

================================================================
== Vitis HLS Report for 'generic_sincos_16_4_s'
================================================================
* Date:           Tue Jun 24 23:16:46 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol
* Solution:       opt_1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.935 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.290 us|  0.290 us|   29|   29|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76  |generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1  |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    298|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    1|     129|    423|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     48|    -|
|Register         |        -|    -|      97|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    2|     226|    769|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      530|  400|  157200|  78600|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                        |                    Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76  |generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1  |        4|   0|  129|  399|    0|
    |mul_16ns_22ns_37_1_1_U344                               |mul_16ns_22ns_37_1_1                          |        0|   1|    0|   24|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                   |                                              |        4|   1|  129|  423|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +--------------------------------------+---------------------------------+--------------+
    |               Instance               |              Module             |  Expression  |
    +--------------------------------------+---------------------------------+--------------+
    |mac_muladd_4ns_16ns_18ns_18_4_1_U345  |mac_muladd_4ns_16ns_18ns_18_4_1  |  i0 + i1 * i2|
    +--------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |sub_ln237_fu_91_p2        |         -|   0|  0|  23|           1|          16|
    |sub_ln254_fu_161_p2       |         -|   0|  0|  25|          17|          18|
    |sub_ln274_fu_257_p2       |         -|   0|  0|  24|           1|          17|
    |sub_ln280_fu_241_p2       |         -|   0|  0|  24|           1|          17|
    |sub_ln292_fu_327_p2       |         -|   0|  0|  17|           1|          14|
    |icmp_ln251_1_fu_172_p2    |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln251_fu_167_p2      |      icmp|   0|  0|  10|           2|           2|
    |icmp_ln274_1_fu_293_p2    |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln274_fu_280_p2      |      icmp|   0|  0|  10|           2|           1|
    |sign0_fu_85_p2            |      icmp|   0|  0|  23|          16|           1|
    |or_ln251_fu_177_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln274_fu_306_p2        |        or|   0|  0|   2|           1|           1|
    |inabs_fu_97_p3            |    select|   0|  0|  16|           1|          16|
    |select_ln274_1_fu_285_p3  |    select|   0|  0|  14|           1|          14|
    |select_ln274_2_fu_298_p3  |    select|   0|  0|  14|           1|          14|
    |select_ln274_3_fu_311_p3  |    select|   0|  0|  14|           1|          14|
    |select_ln274_4_fu_319_p3  |    select|   0|  0|  14|           1|          14|
    |select_ln274_fu_273_p3    |    select|   0|  0|  14|           1|          14|
    |select_ln291_fu_333_p3    |    select|   0|  0|  14|           1|          14|
    |z_fu_206_p3               |    select|   0|  0|  17|           1|          17|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 298|          55|         209|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  48|          9|    1|          9|
    +-----------+----+-----------+-----+-----------+
    |Total      |  48|          9|    1|          9|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |   8|   0|    8|          0|
    |grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln251_1_reg_412                                                 |   1|   0|    1|          0|
    |inabs_reg_379                                                        |  16|   0|   16|          0|
    |k_reg_394                                                            |   2|   0|    2|          0|
    |kint_reg_389                                                         |   4|   0|    4|          0|
    |p_loc2_fu_62                                                         |  17|   0|   17|          0|
    |p_loc_fu_66                                                          |  17|   0|   17|          0|
    |sign0_reg_374                                                        |   1|   0|    1|          0|
    |trunc_ln68_reg_384                                                   |  13|   0|   13|          0|
    |z_reg_418                                                            |  17|   0|   17|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                |  97|   0|   97|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------+-----+-----+------------+-----------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  generic_sincos<16, 4>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  generic_sincos<16, 4>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  generic_sincos<16, 4>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  generic_sincos<16, 4>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  generic_sincos<16, 4>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  generic_sincos<16, 4>|  return value|
|ap_return_0  |  out|   14|  ap_ctrl_hs|  generic_sincos<16, 4>|  return value|
|ap_return_1  |  out|   14|  ap_ctrl_hs|  generic_sincos<16, 4>|  return value|
|in_val       |   in|   16|     ap_none|                 in_val|        scalar|
+-------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.88>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_val"   --->   Operation 9 'read' 'in_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_loc2 = alloca i64 1"   --->   Operation 10 'alloca' 'p_loc2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 11 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.07ns)   --->   "%sign0 = icmp_sgt  i16 %in_val_read, i16 0" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:230]   --->   Operation 12 'icmp' 'sign0' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (2.07ns)   --->   "%sub_ln237 = sub i16 0, i16 %in_val_read" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:237]   --->   Operation 13 'sub' 'sub_ln237' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.80ns)   --->   "%inabs = select i1 %sign0, i16 %in_val_read, i16 %sub_ln237" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:234]   --->   Operation 14 'select' 'inabs' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i16 %inabs" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:68->D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:243]   --->   Operation 15 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.32>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i16 %inabs" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:64->D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:243]   --->   Operation 16 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (6.32ns)   --->   "%mul_ln64 = mul i37 %zext_ln64, i37 1335088" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:64->D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:243]   --->   Operation 17 'mul' 'mul_ln64' <Predicate = true> <Delay = 6.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%kint = partselect i4 @_ssdm_op_PartSelect.i4.i37.i32.i32, i37 %mul_ln64, i32 33, i32 36" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:65->D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:243]   --->   Operation 18 'partselect' 'kint' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%k = partselect i2 @_ssdm_op_PartSelect.i2.i37.i32.i32, i37 %mul_ln64, i32 33, i32 34" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:67->D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:243]   --->   Operation 19 'partselect' 'k' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i4 %kint" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:68->D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:243]   --->   Operation 20 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [3/3] (1.05ns) (grouped into DSP with root node add_ln68)   --->   "%mul_ln68 = mul i18 %zext_ln68, i18 56257" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:68->D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:243]   --->   Operation 21 'mul' 'mul_ln68' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.05>
ST_4 : Operation 22 [2/3] (1.05ns) (grouped into DSP with root node add_ln68)   --->   "%mul_ln68 = mul i18 %zext_ln68, i18 56257" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:68->D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:243]   --->   Operation 22 'mul' 'mul_ln68' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i13.i5, i13 %trunc_ln68, i5 0" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:68->D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:243]   --->   Operation 23 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/3] (0.00ns) (grouped into DSP with root node add_ln68)   --->   "%mul_ln68 = mul i18 %zext_ln68, i18 56257" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:68->D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:243]   --->   Operation 24 'mul' 'mul_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 25 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln68 = add i18 %shl_ln, i18 %mul_ln68" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:68->D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:243]   --->   Operation 25 'add' 'add_ln68' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.80>
ST_6 : Operation 26 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln68 = add i18 %shl_ln, i18 %mul_ln68" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:68->D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:243]   --->   Operation 26 'add' 'add_ln68' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%r = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %add_ln68, i32 1, i32 17" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:68->D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:243]   --->   Operation 27 'partselect' 'r' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i17 %r" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:68->D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:243]   --->   Operation 28 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (2.13ns)   --->   "%sub_ln254 = sub i18 102943, i18 %zext_ln68_1" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:254]   --->   Operation 29 'sub' 'sub_ln254' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 30 [1/1] (1.56ns)   --->   "%icmp_ln251 = icmp_eq  i2 %k, i2 3" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:251]   --->   Operation 30 'icmp' 'icmp_ln251' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 31 [1/1] (1.56ns)   --->   "%icmp_ln251_1 = icmp_eq  i2 %k, i2 1" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:251]   --->   Operation 31 'icmp' 'icmp_ln251_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node z)   --->   "%or_ln251 = or i1 %icmp_ln251, i1 %icmp_ln251_1" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:251]   --->   Operation 32 'or' 'or_ln251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node z)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %add_ln68, i32 2, i32 17" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:254]   --->   Operation 33 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node z)   --->   "%zext_ln254 = zext i16 %tmp_1" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:254]   --->   Operation 34 'zext' 'zext_ln254' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node z)   --->   "%tmp_2 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %sub_ln254, i32 1, i32 17" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:254]   --->   Operation 35 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.97ns) (out node of the LUT)   --->   "%z = select i1 %or_ln251, i17 %tmp_2, i17 %zext_ln254" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:251]   --->   Operation 36 'select' 'z' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 37 [2/2] (1.58ns)   --->   "%call_ln251 = call void @generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1, i17 %z, i17 %p_loc, i17 %p_loc2, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:251]   --->   Operation 37 'call' 'call_ln251' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln251 = call void @generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1, i17 %z, i17 %p_loc, i17 %p_loc2, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:251]   --->   Operation 38 'call' 'call_ln251' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 5.32>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%p_loc_load = load i17 %p_loc"   --->   Operation 39 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%p_loc2_load = load i17 %p_loc2"   --->   Operation 40 'load' 'p_loc2_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %p_loc2_load, i32 3, i32 16" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:288]   --->   Operation 41 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %p_loc_load, i32 3, i32 16" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:275]   --->   Operation 42 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (2.10ns)   --->   "%sub_ln280 = sub i17 0, i17 %p_loc2_load" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:280]   --->   Operation 43 'sub' 'sub_ln280' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %sub_ln280, i32 3, i32 16" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:280]   --->   Operation 44 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (2.10ns)   --->   "%sub_ln274 = sub i17 0, i17 %p_loc_load" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:274]   --->   Operation 45 'sub' 'sub_ln274' <Predicate = (!icmp_ln251_1)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln274_1)   --->   "%trunc_ln274_1 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %sub_ln274, i32 3, i32 16" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:274]   --->   Operation 46 'partselect' 'trunc_ln274_1' <Predicate = (!icmp_ln251_1)> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln274_1)   --->   "%select_ln274 = select i1 %icmp_ln251_1, i14 %trunc_ln2, i14 %trunc_ln274_1" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:274]   --->   Operation 47 'select' 'select_ln274' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 48 [1/1] (1.56ns)   --->   "%icmp_ln274 = icmp_eq  i2 %k, i2 0" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:274]   --->   Operation 48 'icmp' 'icmp_ln274' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 49 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln274_1 = select i1 %icmp_ln274, i14 %trunc_ln2, i14 %select_ln274" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:274]   --->   Operation 49 'select' 'select_ln274_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 50 [1/1] (1.56ns)   --->   "%icmp_ln274_1 = icmp_eq  i2 %k, i2 2" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:274]   --->   Operation 50 'icmp' 'icmp_ln274_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln274_4)   --->   "%select_ln274_2 = select i1 %icmp_ln274, i14 %trunc_ln1, i14 %trunc_ln3" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:274]   --->   Operation 51 'select' 'select_ln274_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln274_4)   --->   "%or_ln274 = or i1 %icmp_ln274, i1 %icmp_ln251_1" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:274]   --->   Operation 52 'or' 'or_ln274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln274_3 = select i1 %icmp_ln274_1, i14 %trunc_ln3, i14 %trunc_ln1" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:274]   --->   Operation 53 'select' 'select_ln274_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln274_4 = select i1 %or_ln274, i14 %select_ln274_2, i14 %select_ln274_3" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:274]   --->   Operation 54 'select' 'select_ln274_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 55 [1/1] (1.81ns)   --->   "%sub_ln292 = sub i14 0, i14 %select_ln274_1" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:292]   --->   Operation 55 'sub' 'sub_ln292' <Predicate = (!sign0)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.70ns)   --->   "%select_ln291 = select i1 %sign0, i14 %select_ln274_1, i14 %sub_ln292" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:291]   --->   Operation 56 'select' 'select_ln291' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%mrv = insertvalue i28 <undef>, i14 %select_ln291" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:293]   --->   Operation 57 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i28 %mrv, i14 %select_ln274_4" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:293]   --->   Operation 58 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln293 = ret i28 %mrv_1" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:293]   --->   Operation 59 'ret' 'ret_ln293' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cordic_apfixed_circ_table_arctan_128]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_val_read    (read          ) [ 000000000]
p_loc2         (alloca        ) [ 001111111]
p_loc          (alloca        ) [ 001111111]
sign0          (icmp          ) [ 001111111]
sub_ln237      (sub           ) [ 000000000]
inabs          (select        ) [ 001000000]
trunc_ln68     (trunc         ) [ 001111000]
zext_ln64      (zext          ) [ 000000000]
mul_ln64       (mul           ) [ 000000000]
kint           (partselect    ) [ 000100000]
k              (partselect    ) [ 000111111]
zext_ln68      (zext          ) [ 000011000]
shl_ln         (bitconcatenate) [ 000000100]
mul_ln68       (mul           ) [ 000000100]
add_ln68       (add           ) [ 000000000]
r              (partselect    ) [ 000000000]
zext_ln68_1    (zext          ) [ 000000000]
sub_ln254      (sub           ) [ 000000000]
icmp_ln251     (icmp          ) [ 000000000]
icmp_ln251_1   (icmp          ) [ 000000011]
or_ln251       (or            ) [ 000000000]
tmp_1          (partselect    ) [ 000000000]
zext_ln254     (zext          ) [ 000000000]
tmp_2          (partselect    ) [ 000000000]
z              (select        ) [ 000000010]
call_ln251     (call          ) [ 000000000]
p_loc_load     (load          ) [ 000000000]
p_loc2_load    (load          ) [ 000000000]
trunc_ln1      (partselect    ) [ 000000000]
trunc_ln2      (partselect    ) [ 000000000]
sub_ln280      (sub           ) [ 000000000]
trunc_ln3      (partselect    ) [ 000000000]
sub_ln274      (sub           ) [ 000000000]
trunc_ln274_1  (partselect    ) [ 000000000]
select_ln274   (select        ) [ 000000000]
icmp_ln274     (icmp          ) [ 000000000]
select_ln274_1 (select        ) [ 000000000]
icmp_ln274_1   (icmp          ) [ 000000000]
select_ln274_2 (select        ) [ 000000000]
or_ln274       (or            ) [ 000000000]
select_ln274_3 (select        ) [ 000000000]
select_ln274_4 (select        ) [ 000000000]
sub_ln292      (sub           ) [ 000000000]
select_ln291   (select        ) [ 000000000]
mrv            (insertvalue   ) [ 000000000]
mrv_1          (insertvalue   ) [ 000000000]
ret_ln293      (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cordic_apfixed_circ_table_arctan_128">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_apfixed_circ_table_arctan_128"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i13.i5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="p_loc2_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="17" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_loc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="17" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="in_val_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_val_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="17" slack="0"/>
<pin id="79" dir="0" index="2" bw="17" slack="5"/>
<pin id="80" dir="0" index="3" bw="17" slack="5"/>
<pin id="81" dir="0" index="4" bw="126" slack="0"/>
<pin id="82" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln251/6 "/>
</bind>
</comp>

<comp id="85" class="1004" name="sign0_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="16" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sign0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="sub_ln237_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="16" slack="0"/>
<pin id="94" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln237/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="inabs_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="0"/>
<pin id="100" dir="0" index="2" bw="16" slack="0"/>
<pin id="101" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inabs/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="trunc_ln68_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln64_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="1"/>
<pin id="111" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="mul_ln64_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="22" slack="0"/>
<pin id="115" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln64/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="kint_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="37" slack="0"/>
<pin id="121" dir="0" index="2" bw="7" slack="0"/>
<pin id="122" dir="0" index="3" bw="7" slack="0"/>
<pin id="123" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="kint/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="k_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="0"/>
<pin id="130" dir="0" index="1" bw="37" slack="0"/>
<pin id="131" dir="0" index="2" bw="7" slack="0"/>
<pin id="132" dir="0" index="3" bw="7" slack="0"/>
<pin id="133" dir="1" index="4" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln68_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="1"/>
<pin id="140" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="shl_ln_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="18" slack="0"/>
<pin id="143" dir="0" index="1" bw="13" slack="4"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="r_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="17" slack="0"/>
<pin id="150" dir="0" index="1" bw="18" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="0" index="3" bw="6" slack="0"/>
<pin id="153" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/6 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln68_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="17" slack="0"/>
<pin id="159" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_1/6 "/>
</bind>
</comp>

<comp id="161" class="1004" name="sub_ln254_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="18" slack="0"/>
<pin id="163" dir="0" index="1" bw="17" slack="0"/>
<pin id="164" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln254/6 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln251_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="2" slack="4"/>
<pin id="169" dir="0" index="1" bw="2" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln251/6 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln251_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="4"/>
<pin id="174" dir="0" index="1" bw="2" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln251_1/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="or_ln251_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln251/6 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="0" index="1" bw="18" slack="0"/>
<pin id="186" dir="0" index="2" bw="3" slack="0"/>
<pin id="187" dir="0" index="3" bw="6" slack="0"/>
<pin id="188" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln254_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln254/6 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="17" slack="0"/>
<pin id="198" dir="0" index="1" bw="18" slack="0"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="0" index="3" bw="6" slack="0"/>
<pin id="201" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="z_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="17" slack="0"/>
<pin id="209" dir="0" index="2" bw="17" slack="0"/>
<pin id="210" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="z/6 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_loc_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="17" slack="7"/>
<pin id="217" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/8 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_loc2_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="17" slack="7"/>
<pin id="220" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc2_load/8 "/>
</bind>
</comp>

<comp id="221" class="1004" name="trunc_ln1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="14" slack="0"/>
<pin id="223" dir="0" index="1" bw="17" slack="0"/>
<pin id="224" dir="0" index="2" bw="3" slack="0"/>
<pin id="225" dir="0" index="3" bw="6" slack="0"/>
<pin id="226" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/8 "/>
</bind>
</comp>

<comp id="231" class="1004" name="trunc_ln2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="14" slack="0"/>
<pin id="233" dir="0" index="1" bw="17" slack="0"/>
<pin id="234" dir="0" index="2" bw="3" slack="0"/>
<pin id="235" dir="0" index="3" bw="6" slack="0"/>
<pin id="236" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/8 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sub_ln280_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="17" slack="0"/>
<pin id="244" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln280/8 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln3_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="14" slack="0"/>
<pin id="249" dir="0" index="1" bw="17" slack="0"/>
<pin id="250" dir="0" index="2" bw="3" slack="0"/>
<pin id="251" dir="0" index="3" bw="6" slack="0"/>
<pin id="252" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/8 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sub_ln274_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="17" slack="0"/>
<pin id="260" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln274/8 "/>
</bind>
</comp>

<comp id="263" class="1004" name="trunc_ln274_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="14" slack="0"/>
<pin id="265" dir="0" index="1" bw="17" slack="0"/>
<pin id="266" dir="0" index="2" bw="3" slack="0"/>
<pin id="267" dir="0" index="3" bw="6" slack="0"/>
<pin id="268" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln274_1/8 "/>
</bind>
</comp>

<comp id="273" class="1004" name="select_ln274_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="2"/>
<pin id="275" dir="0" index="1" bw="14" slack="0"/>
<pin id="276" dir="0" index="2" bw="14" slack="0"/>
<pin id="277" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln274/8 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln274_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="6"/>
<pin id="282" dir="0" index="1" bw="2" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln274/8 "/>
</bind>
</comp>

<comp id="285" class="1004" name="select_ln274_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="14" slack="0"/>
<pin id="288" dir="0" index="2" bw="14" slack="0"/>
<pin id="289" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln274_1/8 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln274_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="6"/>
<pin id="295" dir="0" index="1" bw="2" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln274_1/8 "/>
</bind>
</comp>

<comp id="298" class="1004" name="select_ln274_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="14" slack="0"/>
<pin id="301" dir="0" index="2" bw="14" slack="0"/>
<pin id="302" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln274_2/8 "/>
</bind>
</comp>

<comp id="306" class="1004" name="or_ln274_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="2"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln274/8 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln274_3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="14" slack="0"/>
<pin id="314" dir="0" index="2" bw="14" slack="0"/>
<pin id="315" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln274_3/8 "/>
</bind>
</comp>

<comp id="319" class="1004" name="select_ln274_4_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="14" slack="0"/>
<pin id="322" dir="0" index="2" bw="14" slack="0"/>
<pin id="323" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln274_4/8 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sub_ln292_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="14" slack="0"/>
<pin id="330" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln292/8 "/>
</bind>
</comp>

<comp id="333" class="1004" name="select_ln291_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="7"/>
<pin id="335" dir="0" index="1" bw="14" slack="0"/>
<pin id="336" dir="0" index="2" bw="14" slack="0"/>
<pin id="337" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln291/8 "/>
</bind>
</comp>

<comp id="340" class="1004" name="mrv_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="28" slack="0"/>
<pin id="342" dir="0" index="1" bw="14" slack="0"/>
<pin id="343" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/8 "/>
</bind>
</comp>

<comp id="346" class="1004" name="mrv_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="28" slack="0"/>
<pin id="348" dir="0" index="1" bw="14" slack="0"/>
<pin id="349" dir="1" index="2" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/8 "/>
</bind>
</comp>

<comp id="352" class="1007" name="grp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="0" index="1" bw="16" slack="0"/>
<pin id="355" dir="0" index="2" bw="18" slack="0"/>
<pin id="356" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln68/3 add_ln68/5 "/>
</bind>
</comp>

<comp id="362" class="1005" name="p_loc2_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="17" slack="5"/>
<pin id="364" dir="1" index="1" bw="17" slack="5"/>
</pin_list>
<bind>
<opset="p_loc2 "/>
</bind>
</comp>

<comp id="368" class="1005" name="p_loc_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="17" slack="5"/>
<pin id="370" dir="1" index="1" bw="17" slack="5"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="374" class="1005" name="sign0_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="7"/>
<pin id="376" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="sign0 "/>
</bind>
</comp>

<comp id="379" class="1005" name="inabs_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="1"/>
<pin id="381" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inabs "/>
</bind>
</comp>

<comp id="384" class="1005" name="trunc_ln68_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="13" slack="4"/>
<pin id="386" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln68 "/>
</bind>
</comp>

<comp id="389" class="1005" name="kint_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="1"/>
<pin id="391" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kint "/>
</bind>
</comp>

<comp id="394" class="1005" name="k_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="2" slack="4"/>
<pin id="396" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="402" class="1005" name="zext_ln68_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="18" slack="1"/>
<pin id="404" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln68 "/>
</bind>
</comp>

<comp id="407" class="1005" name="shl_ln_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="18" slack="1"/>
<pin id="409" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="412" class="1005" name="icmp_ln251_1_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="2"/>
<pin id="414" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln251_1 "/>
</bind>
</comp>

<comp id="418" class="1005" name="z_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="17" slack="1"/>
<pin id="420" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="83"><net_src comp="44" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="76" pin=4"/></net>

<net id="89"><net_src comp="70" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="70" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="102"><net_src comp="85" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="70" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="91" pin="2"/><net_sink comp="97" pin=2"/></net>

<net id="108"><net_src comp="97" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="109" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="112" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="112" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="160"><net_src comp="148" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="167" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="40" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="195"><net_src comp="183" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="28" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="161" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="211"><net_src comp="177" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="196" pin="4"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="192" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="214"><net_src comp="206" pin="3"/><net_sink comp="76" pin=1"/></net>

<net id="227"><net_src comp="46" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="230"><net_src comp="50" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="215" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="48" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="240"><net_src comp="50" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="245"><net_src comp="52" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="218" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="46" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="241" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="48" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="256"><net_src comp="50" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="261"><net_src comp="52" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="215" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="46" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="257" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="48" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="50" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="278"><net_src comp="231" pin="4"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="263" pin="4"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="54" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="280" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="231" pin="4"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="273" pin="3"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="56" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="280" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="221" pin="4"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="247" pin="4"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="280" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="293" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="247" pin="4"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="221" pin="4"/><net_sink comp="311" pin=2"/></net>

<net id="324"><net_src comp="306" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="298" pin="3"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="311" pin="3"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="58" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="285" pin="3"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="285" pin="3"/><net_sink comp="333" pin=1"/></net>

<net id="339"><net_src comp="327" pin="2"/><net_sink comp="333" pin=2"/></net>

<net id="344"><net_src comp="60" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="333" pin="3"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="319" pin="3"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="138" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="22" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="141" pin="3"/><net_sink comp="352" pin=2"/></net>

<net id="360"><net_src comp="352" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="361"><net_src comp="352" pin="3"/><net_sink comp="183" pin=1"/></net>

<net id="365"><net_src comp="62" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="76" pin=3"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="371"><net_src comp="66" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="377"><net_src comp="85" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="382"><net_src comp="97" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="387"><net_src comp="105" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="392"><net_src comp="118" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="397"><net_src comp="128" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="400"><net_src comp="394" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="401"><net_src comp="394" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="405"><net_src comp="138" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="410"><net_src comp="141" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="415"><net_src comp="172" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="421"><net_src comp="206" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="76" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cordic_apfixed_circ_table_arctan_128 | {}
 - Input state : 
	Port: generic_sincos<16, 4> : in_val | {1 }
	Port: generic_sincos<16, 4> : cordic_apfixed_circ_table_arctan_128 | {6 7 }
  - Chain level:
	State 1
		inabs : 1
		trunc_ln68 : 2
	State 2
		mul_ln64 : 1
		kint : 2
		k : 2
	State 3
		mul_ln68 : 1
	State 4
	State 5
		add_ln68 : 1
	State 6
		r : 1
		zext_ln68_1 : 2
		sub_ln254 : 3
		or_ln251 : 1
		tmp_1 : 1
		zext_ln254 : 2
		tmp_2 : 4
		z : 5
		call_ln251 : 6
	State 7
	State 8
		trunc_ln1 : 1
		trunc_ln2 : 1
		sub_ln280 : 1
		trunc_ln3 : 2
		sub_ln274 : 1
		trunc_ln274_1 : 2
		select_ln274 : 3
		select_ln274_1 : 4
		select_ln274_2 : 3
		or_ln274 : 1
		select_ln274_3 : 3
		select_ln274_4 : 4
		sub_ln292 : 5
		select_ln291 : 6
		mrv : 7
		mrv_1 : 8
		ret_ln293 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76 |    0    |  1.588  |   123   |   325   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                       inabs_fu_97                      |    0    |    0    |    0    |    16   |
|          |                        z_fu_206                        |    0    |    0    |    0    |    17   |
|          |                   select_ln274_fu_273                  |    0    |    0    |    0    |    14   |
|  select  |                  select_ln274_1_fu_285                 |    0    |    0    |    0    |    14   |
|          |                  select_ln274_2_fu_298                 |    0    |    0    |    0    |    14   |
|          |                  select_ln274_3_fu_311                 |    0    |    0    |    0    |    14   |
|          |                  select_ln274_4_fu_319                 |    0    |    0    |    0    |    14   |
|          |                   select_ln291_fu_333                  |    0    |    0    |    0    |    14   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                     sub_ln237_fu_91                    |    0    |    0    |    0    |    23   |
|          |                    sub_ln254_fu_161                    |    0    |    0    |    0    |    25   |
|    sub   |                    sub_ln280_fu_241                    |    0    |    0    |    0    |    24   |
|          |                    sub_ln274_fu_257                    |    0    |    0    |    0    |    24   |
|          |                    sub_ln292_fu_327                    |    0    |    0    |    0    |    17   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                       sign0_fu_85                      |    0    |    0    |    0    |    23   |
|          |                    icmp_ln251_fu_167                   |    0    |    0    |    0    |    10   |
|   icmp   |                   icmp_ln251_1_fu_172                  |    0    |    0    |    0    |    10   |
|          |                    icmp_ln274_fu_280                   |    0    |    0    |    0    |    10   |
|          |                   icmp_ln274_1_fu_293                  |    0    |    0    |    0    |    10   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                     mul_ln64_fu_112                    |    1    |    0    |    0    |    24   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|    or    |                     or_ln251_fu_177                    |    0    |    0    |    0    |    2    |
|          |                     or_ln274_fu_306                    |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|  muladd  |                       grp_fu_352                       |    1    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   read   |                 in_val_read_read_fu_70                 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                    trunc_ln68_fu_105                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                    zext_ln64_fu_109                    |    0    |    0    |    0    |    0    |
|   zext   |                    zext_ln68_fu_138                    |    0    |    0    |    0    |    0    |
|          |                   zext_ln68_1_fu_157                   |    0    |    0    |    0    |    0    |
|          |                    zext_ln254_fu_192                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                       kint_fu_118                      |    0    |    0    |    0    |    0    |
|          |                        k_fu_128                        |    0    |    0    |    0    |    0    |
|          |                        r_fu_148                        |    0    |    0    |    0    |    0    |
|          |                      tmp_1_fu_183                      |    0    |    0    |    0    |    0    |
|partselect|                      tmp_2_fu_196                      |    0    |    0    |    0    |    0    |
|          |                    trunc_ln1_fu_221                    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln2_fu_231                    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln3_fu_247                    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln274_1_fu_263                  |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                      shl_ln_fu_141                     |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|insertvalue|                       mrv_fu_340                       |    0    |    0    |    0    |    0    |
|          |                      mrv_1_fu_346                      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                        |    2    |  1.588  |   123   |   646   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|icmp_ln251_1_reg_412|    1   |
|    inabs_reg_379   |   16   |
|      k_reg_394     |    2   |
|    kint_reg_389    |    4   |
|   p_loc2_reg_362   |   17   |
|    p_loc_reg_368   |   17   |
|   shl_ln_reg_407   |   18   |
|    sign0_reg_374   |    1   |
| trunc_ln68_reg_384 |   13   |
|      z_reg_418     |   17   |
|  zext_ln68_reg_402 |   18   |
+--------------------+--------+
|        Total       |   124  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76 |  p1  |   2  |  17  |   34   ||    9    |
|                       grp_fu_352                       |  p0  |   3  |   4  |   12   ||    14   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Total                         |      |      |      |   46   ||  3.2953 ||    23   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    1   |   123  |   646  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   23   |
|  Register |    -   |    -   |   124  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   247  |   669  |
+-----------+--------+--------+--------+--------+
