[["New Microarchitecture Challenges in the Coming Generations of CMOS Process Technologies.", ["Fred J. Pollack"], "http://doi.ieeecomputersociety.org/10.1109/MICRO.1999.10004", 0], ["Control Independence in Trace Processors.", ["Eric Rotenberg", "James E. Smith"], "https://doi.org/10.1109/MICRO.1999.809438", 12], ["Fetch Directed Instruction Prefetching.", ["Glenn Reinman", "Brad Calder", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.1999.809439", 12], ["Improving Branch Predictors by Correlating on Data Values.", ["Timothy H. Heil", "Zak Smith", "James E. Smith"], "https://doi.org/10.1109/MICRO.1999.809440", 10], ["Instruction Fetch Mechanisms for Multipath Execution Processors.", ["Artur Klauser", "Dirk Grunwald"], "https://doi.org/10.1109/MICRO.1999.809441", 10], ["A Superscalar 3D Graphics Engine.", ["Andrew Wolfe", "Derek B. Noonburg"], "https://doi.org/10.1109/MICRO.1999.809443", 12], ["Dynamic 3D Graphics Workload Characterization and the Architectural Implications.", ["Tulika Mitra", "Tzi-cker Chiueh"], "https://doi.org/10.1109/MICRO.1999.809444", 10], ["Exploiting a New Level of DLP in Multimedia Applications.", ["Jesus Corbal", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1109/MICRO.1999.809445", 8], ["Compiler-Driven Cached Code Compression Schemes for Embedded ILP Processors.", ["Sergei Y. Larin", "Thomas M. Conte"], "https://doi.org/10.1109/MICRO.1999.809446", 11], ["Evaluation of a High Performance Code Compression Method.", ["Charles Lefurgy", "Eva Piccininni", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.1999.809447", 10], ["Low-Cost Branch Folding for Embedded Applications with Small Tight Loops.", ["Lea Hwang Lee", "Jeff Scott", "Bill Moyer", "John Arends"], "https://doi.org/10.1109/MICRO.1999.809448", 9], ["Automatic and Efficient Evaluation of Memory Hierarchies for Embedded Systems.", ["Santosh G. Abraham", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.1999.809449", 12], ["Hardware Identification of Cache Conflict Misses.", ["Jamison D. Collins", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.1999.809450", 10], ["Access Region Locality for High-Bandwidth Processor Memory System Design.", ["Sangyeun Cho", "Pen-Chung Yew", "Gyungho Lee"], "https://doi.org/10.1109/MICRO.1999.809451", 11], ["Code Transformations to Improve Memory Parallelism.", ["Vijay S. Pai", "Sarita V. Adve"], "https://doi.org/10.1109/MICRO.1999.809452", 9], ["Compiler-Directed Dynamic Computation Reuse: Rationale and Initial Results.", ["Daniel A. Connors", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1999.809453", 12], ["Dynamic Memory Disambiguation in the Presence of Out-of-Order Store Issuing.", ["Soner Onder", "Rajiv Gupta"], "https://doi.org/10.1109/MICRO.1999.809454", 7], ["Read-After-Read Memory Dependence Prediction.", ["Andreas Moshovos", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1999.809455", 9], ["Delaying Physical Register Allocation through Virtual-Physical Registers.", ["Teresa Monreal", "Antonio Gonzalez", "Mateo Valero", "Jose Gonzalez", "Victor Vinals"], "https://doi.org/10.1109/MICRO.1999.809456", 7], ["Core Technologies in Hardware and Software.", ["Bruce Shriver"], "https://doi.org/10.1109/MICRO.1999.809457", 0], ["DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design.", ["Todd M. Austin"], "https://doi.org/10.1109/MICRO.1999.809458", 12], ["Exploiting ILP in Page-based Intelligent Memory.", ["Mark Oskin", "Justin Hensley", "Diana Keen", "Frederic T. Chong", "Matthew K. Farrens", "Aneet Chopra"], "https://doi.org/10.1109/MICRO.1999.809459", 11], ["The Use of Multithreading for Exception Handling.", ["Craig B. Zilles", "Joel S. Emer", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1999.809460", 11], ["Value Prediction for Speculative Multithreaded Architectures.", ["Pedro Marcuello", "Jordi Tubella", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.1999.809461", 7], ["Predicting the Usefulness of a Block Result: A Micro-Architectural Technique for High-Performance Low-Power Processors.", ["Enric Musoll"], "https://doi.org/10.1109/MICRO.1999.809462", 10], ["Selective Cache Ways: On-Demand Cache Resource Allocation.", ["David H. Albonesi"], "https://doi.org/10.1109/MICRO.1999.809463", 12], ["Wavefront Scheduling: Path based Data Representation and Scheduling of Subgraphs.", ["Jay Bharadwaj", "Kishore N. Menezes", "Chris McKinsey"], "https://doi.org/10.1109/MICRO.1999.809464", 10], ["Balance Scheduling: Weighting Branch Tradeoffs in Superblocks.", ["Alexandre E. Eichenberger", "Waleed Meleis"], "https://doi.org/10.1109/MICRO.1999.809465", 12], ["Optimizations and Oracle Parallelism with Dynamic Translation.", ["Kemal Ebcioglu", "Erik R. Altman", "Sumedh W. Sathaye", "Michael Gschwind"], "https://doi.org/10.1109/MICRO.1999.809466", 12]]