#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Sep 19 11:06:05 2016
# Process ID: 9760
# Current directory: Z:/KS/TFE4141 Design av digitale system 1/2016/assignments/Assignment5/vivado_assignment_5/assignment_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9716 Z:\KS\TFE4141 Design av digitale system 1\2016\assignments\Assignment5\vivado_assignment_5\assignment_5\assignment_5.xpr
# Log file: Z:/KS/TFE4141 Design av digitale system 1/2016/assignments/Assignment5/vivado_assignment_5/assignment_5/vivado.log
# Journal file: Z:/KS/TFE4141 Design av digitale system 1/2016/assignments/Assignment5/vivado_assignment_5/assignment_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {Z:/KS/TFE4141 Design av digitale system 1/2016/assignments/Assignment5/vivado_assignment_5/assignment_5/assignment_5.xpr}
update_compile_order -fileset sources_1
set_property target_language VHDL [current_project]
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
save_constraints
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_2
