
/root/projects/compiled/non_crypto/stripped/embecosm_mibench.git_id3tag_46f81eb4_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	22ff2300 	rscscs	r2, pc, #0, 6
   4:	f8807203 			; <UNDEFINED> instruction: 0xf8807203
   8:	f8803027 			; <UNDEFINED> instruction: 0xf8803027
   c:	f8803046 			; <UNDEFINED> instruction: 0xf8803046
  10:	f8803065 			; <UNDEFINED> instruction: 0xf8803065
  14:	f880306a 			; <UNDEFINED> instruction: 0xf880306a
  18:	f8802109 			; <UNDEFINED> instruction: 0xf8802109
  1c:	6043310a 	subvs	r3, r3, sl, lsl #2
  20:	bf004770 	svclt	0x00004770
  24:	b5704b4b 	ldrblt	r4, [r0, #-2891]!	; 0xfffff4b5
  28:	447b4604 	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
  2c:	0608f100 	streq	pc, [r8], -r0, lsl #2
  30:	0589f100 	streq	pc, [r9, #256]	; 0x100
  34:	6818b082 	ldmdavs	r8, {r1, r7, ip, sp, pc}
  38:	0089f8c4 	addeq	pc, r9, r4, asr #17
  3c:	f7ff4630 			; <UNDEFINED> instruction: 0xf7ff4630
  40:	281dfffe 	ldmdacs	sp, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  44:	f1c0d806 			; <UNDEFINED> instruction: 0xf1c0d806
  48:	2120021e 			; <UNDEFINED> instruction: 0x2120021e
  4c:	f7ff4430 			; <UNDEFINED> instruction: 0xf7ff4430
  50:	201efffe 			; <UNDEFINED> instruction: 0x201efffe
  54:	23004631 	movwcs	r4, #1585	; 0x631
  58:	5433221e 	ldrtpl	r2, [r3], #-542	; 0xfffffde2
  5c:	46282380 	strtmi	r2, [r8], -r0, lsl #7
  60:	0627f104 	strteq	pc, [r7], -r4, lsl #2
  64:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  68:	f7ff4630 			; <UNDEFINED> instruction: 0xf7ff4630
  6c:	281dfffe 	ldmdacs	sp, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  70:	f1c0d806 			; <UNDEFINED> instruction: 0xf1c0d806
  74:	2120021e 			; <UNDEFINED> instruction: 0x2120021e
  78:	f7ff4430 			; <UNDEFINED> instruction: 0xf7ff4430
  7c:	201efffe 			; <UNDEFINED> instruction: 0x201efffe
  80:	23004631 	movwcs	r4, #1585	; 0x631
  84:	5433221e 	ldrtpl	r2, [r3], #-542	; 0xfffffde2
  88:	46282380 	strtmi	r2, [r8], -r0, lsl #7
  8c:	0646f104 	strbeq	pc, [r6], -r4, lsl #2	; <UNPREDICTABLE>
  90:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  94:	f7ff4630 			; <UNDEFINED> instruction: 0xf7ff4630
  98:	281dfffe 	ldmdacs	sp, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  9c:	f1c0d806 			; <UNDEFINED> instruction: 0xf1c0d806
  a0:	2120021e 			; <UNDEFINED> instruction: 0x2120021e
  a4:	f7ff4430 			; <UNDEFINED> instruction: 0xf7ff4430
  a8:	201efffe 			; <UNDEFINED> instruction: 0x201efffe
  ac:	23004631 	movwcs	r4, #1585	; 0x631
  b0:	5433221e 	ldrtpl	r2, [r3], #-542	; 0xfffffde2
  b4:	46282380 	strtmi	r2, [r8], -r0, lsl #7
  b8:	0665f104 	strbteq	pc, [r5], -r4, lsl #2	; <UNPREDICTABLE>
  bc:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  c0:	f7ff4630 			; <UNDEFINED> instruction: 0xf7ff4630
  c4:	2803fffe 	stmdacs	r3, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  c8:	f1c0d806 			; <UNDEFINED> instruction: 0xf1c0d806
  cc:	21200204 			; <UNDEFINED> instruction: 0x21200204
  d0:	f7ff4430 			; <UNDEFINED> instruction: 0xf7ff4430
  d4:	2004fffe 	strdcs	pc, [r4], -lr
  d8:	23004631 	movwcs	r4, #1585	; 0x631
  dc:	54332204 	ldrtpl	r2, [r3], #-516	; 0xfffffdfc
  e0:	46282380 	strtmi	r2, [r8], -r0, lsl #7
  e4:	066af104 	strbteq	pc, [sl], -r4, lsl #2	; <UNPREDICTABLE>
  e8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  ec:	f7ff4630 			; <UNDEFINED> instruction: 0xf7ff4630
  f0:	281dfffe 	ldmdacs	sp, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  f4:	f1c0d806 			; <UNDEFINED> instruction: 0xf1c0d806
  f8:	2120021e 			; <UNDEFINED> instruction: 0x2120021e
  fc:	f7ff4430 			; <UNDEFINED> instruction: 0xf7ff4430
 100:	201efffe 			; <UNDEFINED> instruction: 0x201efffe
 104:	2300221e 	movwcs	r2, #542	; 0x21e
 108:	54334631 	ldrtpl	r4, [r3], #-1585	; 0xfffff9cf
 10c:	46282380 	strtmi	r2, [r8], -r0, lsl #7
 110:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 114:	1109f204 	tstne	r9, r4, lsl #4	; <UNPREDICTABLE>
 118:	91014608 	tstls	r1, r8, lsl #12
 11c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 120:	46029901 	strmi	r9, [r2], -r1, lsl #18
 124:	2201b918 	andcs	fp, r1, #24, 18	; 0x60000
 128:	f8842320 			; <UNDEFINED> instruction: 0xf8842320
 12c:	23803109 	orrcs	r3, r0, #1073741826	; 0x40000002
 130:	46282600 	strtmi	r2, [r8], -r0, lsl #12
 134:	2201548e 	andcs	r5, r1, #-1912602624	; 0x8e000000
 138:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 13c:	310af894 			; <UNDEFINED> instruction: 0x310af894
 140:	f884b11b 			; <UNDEFINED> instruction: 0xf884b11b
 144:	f8846106 			; <UNDEFINED> instruction: 0xf8846106
 148:	23013107 	movwcs	r3, #4359	; 0x1107
 14c:	b0026063 	andlt	r6, r2, r3, rrx
 150:	bf00bd70 	svclt	0x0000bd70
 154:	00000126 	andeq	r0, r0, r6, lsr #2
 158:	684bb538 	stmdavs	fp, {r3, r4, r5, r8, sl, ip, sp, pc}^
 15c:	460db1b3 			; <UNDEFINED> instruction: 0x460db1b3
 160:	4479490c 	ldrbtmi	r4, [r9], #-2316	; 0xfffff6f4
 164:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 168:	b1784604 	cmnlt	r8, r4, lsl #12
 16c:	21002202 	tstcs	r0, r2, lsl #4
 170:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 174:	22804623 	addcs	r4, r0, #36700160	; 0x2300000
 178:	f1052101 			; <UNDEFINED> instruction: 0xf1052101
 17c:	f7ff0089 			; <UNDEFINED> instruction: 0xf7ff0089
 180:	4620fffe 	qsub8mi	pc, r0, lr	; <UNPREDICTABLE>
 184:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 188:	bd382000 	ldclt	0, cr2, [r8, #-0]
 18c:	30fff04f 	rscscc	pc, pc, pc, asr #32
 190:	bf00bd38 	svclt	0x0000bd38
 194:	0000002e 	andeq	r0, r0, lr, lsr #32
