// Seed: 3115680899
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1 == id_3;
  assign id_1 = id_3;
  wire id_4;
  wire id_5;
  wire id_6;
  assign id_1 = 1'b0 == 1;
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    input wire id_2,
    input uwire id_3,
    input uwire id_4,
    input tri1 id_5,
    input wor id_6,
    input tri0 id_7,
    input uwire id_8,
    input uwire id_9
    , id_13,
    input wand id_10,
    output supply1 id_11
);
  xor primCall (id_1, id_6, id_5, id_3, id_9, id_4, id_2, id_13, id_10, id_0, id_7);
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
endmodule
