
WhiteBoard_Plotter_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002134  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000011c  20002134  20002134  0000a134  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000009c0  20002250  20002250  0000a250  2**3
                  ALLOC
  3 .stack        00003000  20002c10  20002c10  0000a250  2**0
                  ALLOC
  4 .comment      000000d7  00000000  00000000  0000a250  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 000002e8  00000000  00000000  0000a327  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000005ed  00000000  00000000  0000a60f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00004973  00000000  00000000  0000abfc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000008eb  00000000  00000000  0000f56f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000188f  00000000  00000000  0000fe5a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000a80  00000000  00000000  000116ec  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00001f2e  00000000  00000000  0001216c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001011  00000000  00000000  0001409a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 00025320  00000000  00000000  000150ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000025  00000000  00000000  0003a3cb  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 000002d8  00000000  00000000  0003a3f0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	2000126d 	.word	0x2000126d
2000006c:	20001299 	.word	0x20001299
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000719 	.word	0x20000719
20000094:	20000749 	.word	0x20000749
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>
20000344:	e7fe      	b.n	20000344 <I2C1_SMBus_IRQHandler+0x4>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	200012c5 	.word	0x200012c5
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20002134 	.word	0x20002134
20000450:	20002134 	.word	0x20002134
20000454:	20002134 	.word	0x20002134
20000458:	20002250 	.word	0x20002250
2000045c:	00000000 	.word	0x00000000
20000460:	20002250 	.word	0x20002250
20000464:	20002c10 	.word	0x20002c10
20000468:	20001df9 	.word	0x20001df9
2000046c:	20000a19 	.word	0x20000a19

20000470 <__do_global_dtors_aux>:
20000470:	f242 2350 	movw	r3, #8784	; 0x2250
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f242 1034 	movw	r0, #8500	; 0x2134
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200004a0:	b480      	push	{r7}
200004a2:	b083      	sub	sp, #12
200004a4:	af00      	add	r7, sp, #0
200004a6:	4603      	mov	r3, r0
200004a8:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200004aa:	f24e 1300 	movw	r3, #57600	; 0xe100
200004ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
200004b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200004b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200004ba:	88f9      	ldrh	r1, [r7, #6]
200004bc:	f001 011f 	and.w	r1, r1, #31
200004c0:	f04f 0001 	mov.w	r0, #1
200004c4:	fa00 f101 	lsl.w	r1, r0, r1
200004c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200004cc:	f107 070c 	add.w	r7, r7, #12
200004d0:	46bd      	mov	sp, r7
200004d2:	bc80      	pop	{r7}
200004d4:	4770      	bx	lr
200004d6:	bf00      	nop

200004d8 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
200004d8:	b480      	push	{r7}
200004da:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
200004dc:	f240 0300 	movw	r3, #0
200004e0:	f2c4 230a 	movt	r3, #16906	; 0x420a
200004e4:	f04f 0201 	mov.w	r2, #1
200004e8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
200004ec:	46bd      	mov	sp, r7
200004ee:	bc80      	pop	{r7}
200004f0:	4770      	bx	lr
200004f2:	bf00      	nop

200004f4 <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
200004f4:	b480      	push	{r7}
200004f6:	b083      	sub	sp, #12
200004f8:	af00      	add	r7, sp, #0
200004fa:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
200004fc:	f245 0300 	movw	r3, #20480	; 0x5000
20000500:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000504:	687a      	ldr	r2, [r7, #4]
20000506:	605a      	str	r2, [r3, #4]
}
20000508:	f107 070c 	add.w	r7, r7, #12
2000050c:	46bd      	mov	sp, r7
2000050e:	bc80      	pop	{r7}
20000510:	4770      	bx	lr
20000512:	bf00      	nop

20000514 <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
20000514:	b580      	push	{r7, lr}
20000516:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
20000518:	f240 0300 	movw	r3, #0
2000051c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000520:	f04f 0201 	mov.w	r2, #1
20000524:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
20000528:	f04f 0014 	mov.w	r0, #20
2000052c:	f7ff ffb8 	bl	200004a0 <NVIC_EnableIRQ>
}
20000530:	bd80      	pop	{r7, pc}
20000532:	bf00      	nop

20000534 <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
20000534:	b480      	push	{r7}
20000536:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
20000538:	f245 0300 	movw	r3, #20480	; 0x5000
2000053c:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000540:	f04f 0201 	mov.w	r2, #1
20000544:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The “dsb” data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
20000546:	f3bf 8f4f 	dsb	sy
}
2000054a:	46bd      	mov	sp, r7
2000054c:	bc80      	pop	{r7}
2000054e:	4770      	bx	lr

20000550 <MSS_TIM2_start>:
  MSS_TIM2_load_immediate() or MSS_TIM2_load_background() functions. 
  Note: The MSS_TIM2_start() function is also used to resume the down-counter
        if previously stopped using the MSS_TIM2_stop() function.
 */
static __INLINE void MSS_TIM2_start( void )
{
20000550:	b480      	push	{r7}
20000552:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2ENABLE = 1U;    /* enable timer */
20000554:	f240 0300 	movw	r3, #0
20000558:	f2c4 230a 	movt	r3, #16906	; 0x420a
2000055c:	f04f 0201 	mov.w	r2, #1
20000560:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
}
20000564:	46bd      	mov	sp, r7
20000566:	bc80      	pop	{r7}
20000568:	4770      	bx	lr
2000056a:	bf00      	nop

2000056c <MSS_TIM2_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 2
    down-counter will start decrementing. 
 */
static __INLINE void MSS_TIM2_load_immediate(uint32_t load_value)
{
2000056c:	b480      	push	{r7}
2000056e:	b083      	sub	sp, #12
20000570:	af00      	add	r7, sp, #0
20000572:	6078      	str	r0, [r7, #4]
    TIMER->TIM2_LOADVAL = load_value;
20000574:	f245 0300 	movw	r3, #20480	; 0x5000
20000578:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000057c:	687a      	ldr	r2, [r7, #4]
2000057e:	61da      	str	r2, [r3, #28]
}
20000580:	f107 070c 	add.w	r7, r7, #12
20000584:	46bd      	mov	sp, r7
20000586:	bc80      	pop	{r7}
20000588:	4770      	bx	lr
2000058a:	bf00      	nop

2000058c <MSS_TIM2_enable_irq>:
  linkage, in the SmartFusion CMSIS-PAL. You must provide your own implementation
  of the Timer2_IRQHandler() function, that will override the default
  implementation, to suit your application.
 */
static __INLINE void MSS_TIM2_enable_irq(void)
{
2000058c:	b580      	push	{r7, lr}
2000058e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2INTEN = 1U;
20000590:	f240 0300 	movw	r3, #0
20000594:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000598:	f04f 0201 	mov.w	r2, #1
2000059c:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    NVIC_EnableIRQ( Timer2_IRQn );
200005a0:	f04f 0015 	mov.w	r0, #21
200005a4:	f7ff ff7c 	bl	200004a0 <NVIC_EnableIRQ>
}
200005a8:	bd80      	pop	{r7, pc}
200005aa:	bf00      	nop

200005ac <MSS_TIM2_clear_irq>:
  implementation of the Timer2_IRQHandler() Timer 2 interrupt service routine
  (ISR) in order to prevent the same interrupt event re-triggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM2_clear_irq(void)
{
200005ac:	b480      	push	{r7}
200005ae:	af00      	add	r7, sp, #0
    TIMER->TIM2_RIS = 1U;
200005b0:	f245 0300 	movw	r3, #20480	; 0x5000
200005b4:	f2c4 0300 	movt	r3, #16384	; 0x4000
200005b8:	f04f 0201 	mov.w	r2, #1
200005bc:	629a      	str	r2, [r3, #40]	; 0x28
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The “dsb” data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
200005be:	f3bf 8f4f 	dsb	sy
}
200005c2:	46bd      	mov	sp, r7
200005c4:	bc80      	pop	{r7}
200005c6:	4770      	bx	lr

200005c8 <motorLeft>:
double thres = .02;
double ratio;
//////////////////////////////////////////////////////////////////////////////////////////////////////////
///////////////////////////////////////// TIMER //////////////////////////////////////////////////////////

void motorLeft(int dir) {
200005c8:	b580      	push	{r7, lr}
200005ca:	b082      	sub	sp, #8
200005cc:	af00      	add	r7, sp, #0
200005ce:	6078      	str	r0, [r7, #4]
	step(dir, NO);
200005d0:	6878      	ldr	r0, [r7, #4]
200005d2:	f04f 0100 	mov.w	r1, #0
200005d6:	f000 fa99 	bl	20000b0c <step>
	if(dir == CW){
200005da:	687b      	ldr	r3, [r7, #4]
200005dc:	2b02      	cmp	r3, #2
200005de:	d117      	bne.n	20000610 <motorLeft+0x48>
		RadiusLeft = RadiusLeft + 3.8*1.8/360/16;
200005e0:	f642 33b8 	movw	r3, #11192	; 0x2bb8
200005e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005e8:	e9d3 2300 	ldrd	r2, r3, [r3]
200005ec:	4610      	mov	r0, r2
200005ee:	4619      	mov	r1, r3
200005f0:	a31d      	add	r3, pc, #116	; (adr r3, 20000668 <motorLeft+0xa0>)
200005f2:	e9d3 2300 	ldrd	r2, r3, [r3]
200005f6:	f000 ff8d 	bl	20001514 <__adddf3>
200005fa:	4602      	mov	r2, r0
200005fc:	460b      	mov	r3, r1
200005fe:	4610      	mov	r0, r2
20000600:	4619      	mov	r1, r3
20000602:	f642 33b8 	movw	r3, #11192	; 0x2bb8
20000606:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000060a:	e9c3 0100 	strd	r0, r1, [r3]
2000060e:	e019      	b.n	20000644 <motorLeft+0x7c>
	}
	else if(dir == CCW){
20000610:	687b      	ldr	r3, [r7, #4]
20000612:	2b01      	cmp	r3, #1
20000614:	d116      	bne.n	20000644 <motorLeft+0x7c>
		RadiusLeft = RadiusLeft - 3.8*1.8/360/16;
20000616:	f642 33b8 	movw	r3, #11192	; 0x2bb8
2000061a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000061e:	e9d3 2300 	ldrd	r2, r3, [r3]
20000622:	4610      	mov	r0, r2
20000624:	4619      	mov	r1, r3
20000626:	a310      	add	r3, pc, #64	; (adr r3, 20000668 <motorLeft+0xa0>)
20000628:	e9d3 2300 	ldrd	r2, r3, [r3]
2000062c:	f000 ff70 	bl	20001510 <__aeabi_dsub>
20000630:	4602      	mov	r2, r0
20000632:	460b      	mov	r3, r1
20000634:	4610      	mov	r0, r2
20000636:	4619      	mov	r1, r3
20000638:	f642 33b8 	movw	r3, #11192	; 0x2bb8
2000063c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000640:	e9c3 0100 	strd	r0, r1, [r3]
	}
	++counter;
20000644:	f642 33a0 	movw	r3, #11168	; 0x2ba0
20000648:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000064c:	681b      	ldr	r3, [r3, #0]
2000064e:	f103 0201 	add.w	r2, r3, #1
20000652:	f642 33a0 	movw	r3, #11168	; 0x2ba0
20000656:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000065a:	601a      	str	r2, [r3, #0]
}
2000065c:	f107 0708 	add.w	r7, r7, #8
20000660:	46bd      	mov	sp, r7
20000662:	bd80      	pop	{r7, pc}
20000664:	f3af 8000 	nop.w
20000668:	6a7ef9db 	.word	0x6a7ef9db
2000066c:	3f5374bc 	.word	0x3f5374bc

20000670 <motorRight>:
void motorRight(int dir) {
20000670:	b580      	push	{r7, lr}
20000672:	b082      	sub	sp, #8
20000674:	af00      	add	r7, sp, #0
20000676:	6078      	str	r0, [r7, #4]
	step(NO, dir);
20000678:	f04f 0000 	mov.w	r0, #0
2000067c:	6879      	ldr	r1, [r7, #4]
2000067e:	f000 fa45 	bl	20000b0c <step>
	if(dir == CCW){
20000682:	687b      	ldr	r3, [r7, #4]
20000684:	2b01      	cmp	r3, #1
20000686:	d117      	bne.n	200006b8 <motorRight+0x48>
		RadiusRight = RadiusRight + 3.8*1.8/360/16;
20000688:	f242 23a0 	movw	r3, #8864	; 0x22a0
2000068c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000690:	e9d3 2300 	ldrd	r2, r3, [r3]
20000694:	4610      	mov	r0, r2
20000696:	4619      	mov	r1, r3
20000698:	a31d      	add	r3, pc, #116	; (adr r3, 20000710 <motorRight+0xa0>)
2000069a:	e9d3 2300 	ldrd	r2, r3, [r3]
2000069e:	f000 ff39 	bl	20001514 <__adddf3>
200006a2:	4602      	mov	r2, r0
200006a4:	460b      	mov	r3, r1
200006a6:	4610      	mov	r0, r2
200006a8:	4619      	mov	r1, r3
200006aa:	f242 23a0 	movw	r3, #8864	; 0x22a0
200006ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006b2:	e9c3 0100 	strd	r0, r1, [r3]
200006b6:	e019      	b.n	200006ec <motorRight+0x7c>
	}
	else if(dir == CW){
200006b8:	687b      	ldr	r3, [r7, #4]
200006ba:	2b02      	cmp	r3, #2
200006bc:	d116      	bne.n	200006ec <motorRight+0x7c>
		RadiusRight = RadiusRight - 3.8*1.8/360/16;
200006be:	f242 23a0 	movw	r3, #8864	; 0x22a0
200006c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006c6:	e9d3 2300 	ldrd	r2, r3, [r3]
200006ca:	4610      	mov	r0, r2
200006cc:	4619      	mov	r1, r3
200006ce:	a310      	add	r3, pc, #64	; (adr r3, 20000710 <motorRight+0xa0>)
200006d0:	e9d3 2300 	ldrd	r2, r3, [r3]
200006d4:	f000 ff1c 	bl	20001510 <__aeabi_dsub>
200006d8:	4602      	mov	r2, r0
200006da:	460b      	mov	r3, r1
200006dc:	4610      	mov	r0, r2
200006de:	4619      	mov	r1, r3
200006e0:	f242 23a0 	movw	r3, #8864	; 0x22a0
200006e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006e8:	e9c3 0100 	strd	r0, r1, [r3]
	}
	++counter;
200006ec:	f642 33a0 	movw	r3, #11168	; 0x2ba0
200006f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006f4:	681b      	ldr	r3, [r3, #0]
200006f6:	f103 0201 	add.w	r2, r3, #1
200006fa:	f642 33a0 	movw	r3, #11168	; 0x2ba0
200006fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000702:	601a      	str	r2, [r3, #0]
}
20000704:	f107 0708 	add.w	r7, r7, #8
20000708:	46bd      	mov	sp, r7
2000070a:	bd80      	pop	{r7, pc}
2000070c:	f3af 8000 	nop.w
20000710:	6a7ef9db 	.word	0x6a7ef9db
20000714:	3f5374bc 	.word	0x3f5374bc

20000718 <Timer1_IRQHandler>:
	MSS_TIM2_load_immediate(100000 * ratio);
	MSS_TIM2_start();
	MSS_TIM2_enable_irq();
}

void Timer1_IRQHandler( void ){
20000718:	b580      	push	{r7, lr}
2000071a:	af00      	add	r7, sp, #0
	motorLeft(dirLeft);
2000071c:	f242 1338 	movw	r3, #8504	; 0x2138
20000720:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000724:	681b      	ldr	r3, [r3, #0]
20000726:	4618      	mov	r0, r3
20000728:	f7ff ff4e 	bl	200005c8 <motorLeft>

	MSS_TIM1_clear_irq();
2000072c:	f7ff ff02 	bl	20000534 <MSS_TIM1_clear_irq>
	MSS_TIM1_load_immediate(100000);
20000730:	f248 60a0 	movw	r0, #34464	; 0x86a0
20000734:	f2c0 0001 	movt	r0, #1
20000738:	f7ff fedc 	bl	200004f4 <MSS_TIM1_load_immediate>
	MSS_TIM1_start();
2000073c:	f7ff fecc 	bl	200004d8 <MSS_TIM1_start>
	MSS_TIM1_enable_irq();
20000740:	f7ff fee8 	bl	20000514 <MSS_TIM1_enable_irq>
}
20000744:	bd80      	pop	{r7, pc}
20000746:	bf00      	nop

20000748 <Timer2_IRQHandler>:

void Timer2_IRQHandler( void ){
20000748:	b580      	push	{r7, lr}
2000074a:	af00      	add	r7, sp, #0
	motorRight(dirRight);
2000074c:	f242 133c 	movw	r3, #8508	; 0x213c
20000750:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000754:	681b      	ldr	r3, [r3, #0]
20000756:	4618      	mov	r0, r3
20000758:	f7ff ff8a 	bl	20000670 <motorRight>

	MSS_TIM2_clear_irq();
2000075c:	f7ff ff26 	bl	200005ac <MSS_TIM2_clear_irq>
	MSS_TIM2_load_immediate(100000 * ratio);
20000760:	f642 33a8 	movw	r3, #11176	; 0x2ba8
20000764:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000768:	e9d3 2300 	ldrd	r2, r3, [r3]
2000076c:	4610      	mov	r0, r2
2000076e:	4619      	mov	r1, r3
20000770:	a309      	add	r3, pc, #36	; (adr r3, 20000798 <Timer2_IRQHandler+0x50>)
20000772:	e9d3 2300 	ldrd	r2, r3, [r3]
20000776:	f001 f87f 	bl	20001878 <__aeabi_dmul>
2000077a:	4602      	mov	r2, r0
2000077c:	460b      	mov	r3, r1
2000077e:	4610      	mov	r0, r2
20000780:	4619      	mov	r1, r3
20000782:	f001 fb13 	bl	20001dac <__aeabi_d2uiz>
20000786:	4603      	mov	r3, r0
20000788:	4618      	mov	r0, r3
2000078a:	f7ff feef 	bl	2000056c <MSS_TIM2_load_immediate>
	MSS_TIM2_start();
2000078e:	f7ff fedf 	bl	20000550 <MSS_TIM2_start>
	MSS_TIM2_enable_irq();
20000792:	f7ff fefb 	bl	2000058c <MSS_TIM2_enable_irq>
}
20000796:	bd80      	pop	{r7, pc}
20000798:	00000000 	.word	0x00000000
2000079c:	40f86a00 	.word	0x40f86a00

200007a0 <interfaceConfig>:

//////////////////////////////////////////////////////////////////////////////////////////////////////////////
///////////////////////////////////////// INTERFACE //////////////////////////////////////////////////////////

void interfaceConfig(double height, double width){
200007a0:	b5b0      	push	{r4, r5, r7, lr}
200007a2:	b084      	sub	sp, #16
200007a4:	af00      	add	r7, sp, #0
200007a6:	e9c7 0102 	strd	r0, r1, [r7, #8]
200007aa:	e9c7 2300 	strd	r2, r3, [r7]
	boardHeight = height;
200007ae:	f642 3398 	movw	r3, #11160	; 0x2b98
200007b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007b6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
200007ba:	e9c3 0100 	strd	r0, r1, [r3]
	boardWidth = width;
200007be:	f242 2398 	movw	r3, #8856	; 0x2298
200007c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007c6:	e9d7 0100 	ldrd	r0, r1, [r7]
200007ca:	e9c3 0100 	strd	r0, r1, [r3]

	xPos = boardWidth/2;
200007ce:	f242 2398 	movw	r3, #8856	; 0x2298
200007d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007d6:	e9d3 2300 	ldrd	r2, r3, [r3]
200007da:	4610      	mov	r0, r2
200007dc:	4619      	mov	r1, r3
200007de:	f04f 0200 	mov.w	r2, #0
200007e2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
200007e6:	f001 f971 	bl	20001acc <__aeabi_ddiv>
200007ea:	4602      	mov	r2, r0
200007ec:	460b      	mov	r3, r1
200007ee:	4610      	mov	r0, r2
200007f0:	4619      	mov	r1, r3
200007f2:	f642 33b0 	movw	r3, #11184	; 0x2bb0
200007f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007fa:	e9c3 0100 	strd	r0, r1, [r3]
	yPos = boardHeight/2;
200007fe:	f642 3398 	movw	r3, #11160	; 0x2b98
20000802:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000806:	e9d3 2300 	ldrd	r2, r3, [r3]
2000080a:	4610      	mov	r0, r2
2000080c:	4619      	mov	r1, r3
2000080e:	f04f 0200 	mov.w	r2, #0
20000812:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
20000816:	f001 f959 	bl	20001acc <__aeabi_ddiv>
2000081a:	4602      	mov	r2, r0
2000081c:	460b      	mov	r3, r1
2000081e:	4610      	mov	r0, r2
20000820:	4619      	mov	r1, r3
20000822:	f242 23a8 	movw	r3, #8872	; 0x22a8
20000826:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000082a:	e9c3 0100 	strd	r0, r1, [r3]

	RadiusLeft = sqrt(pow(xPos, 2) + pow(yPos, 2));
2000082e:	f642 33b0 	movw	r3, #11184	; 0x2bb0
20000832:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000836:	e9d3 2300 	ldrd	r2, r3, [r3]
2000083a:	4610      	mov	r0, r2
2000083c:	4619      	mov	r1, r3
2000083e:	f001 f81b 	bl	20001878 <__aeabi_dmul>
20000842:	4602      	mov	r2, r0
20000844:	460b      	mov	r3, r1
20000846:	4614      	mov	r4, r2
20000848:	461d      	mov	r5, r3
2000084a:	f242 23a8 	movw	r3, #8872	; 0x22a8
2000084e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000852:	e9d3 2300 	ldrd	r2, r3, [r3]
20000856:	4610      	mov	r0, r2
20000858:	4619      	mov	r1, r3
2000085a:	f001 f80d 	bl	20001878 <__aeabi_dmul>
2000085e:	4602      	mov	r2, r0
20000860:	460b      	mov	r3, r1
20000862:	4620      	mov	r0, r4
20000864:	4629      	mov	r1, r5
20000866:	f000 fe55 	bl	20001514 <__adddf3>
2000086a:	4602      	mov	r2, r0
2000086c:	460b      	mov	r3, r1
2000086e:	4610      	mov	r0, r2
20000870:	4619      	mov	r1, r3
20000872:	f001 fae9 	bl	20001e48 <sqrt>
20000876:	f642 33b8 	movw	r3, #11192	; 0x2bb8
2000087a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000087e:	e9c3 0100 	strd	r0, r1, [r3]
	RadiusRight = sqrt(pow(boardWidth - xPos, 2) + pow(yPos, 2));
20000882:	f242 2398 	movw	r3, #8856	; 0x2298
20000886:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000088a:	e9d3 0100 	ldrd	r0, r1, [r3]
2000088e:	f642 33b0 	movw	r3, #11184	; 0x2bb0
20000892:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000896:	e9d3 2300 	ldrd	r2, r3, [r3]
2000089a:	f000 fe39 	bl	20001510 <__aeabi_dsub>
2000089e:	4602      	mov	r2, r0
200008a0:	460b      	mov	r3, r1
200008a2:	4610      	mov	r0, r2
200008a4:	4619      	mov	r1, r3
200008a6:	f000 ffe7 	bl	20001878 <__aeabi_dmul>
200008aa:	4602      	mov	r2, r0
200008ac:	460b      	mov	r3, r1
200008ae:	4614      	mov	r4, r2
200008b0:	461d      	mov	r5, r3
200008b2:	f242 23a8 	movw	r3, #8872	; 0x22a8
200008b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008ba:	e9d3 2300 	ldrd	r2, r3, [r3]
200008be:	4610      	mov	r0, r2
200008c0:	4619      	mov	r1, r3
200008c2:	f000 ffd9 	bl	20001878 <__aeabi_dmul>
200008c6:	4602      	mov	r2, r0
200008c8:	460b      	mov	r3, r1
200008ca:	4620      	mov	r0, r4
200008cc:	4629      	mov	r1, r5
200008ce:	f000 fe21 	bl	20001514 <__adddf3>
200008d2:	4602      	mov	r2, r0
200008d4:	460b      	mov	r3, r1
200008d6:	4610      	mov	r0, r2
200008d8:	4619      	mov	r1, r3
200008da:	f001 fab5 	bl	20001e48 <sqrt>
200008de:	f242 23a0 	movw	r3, #8864	; 0x22a0
200008e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008e6:	e9c3 0100 	strd	r0, r1, [r3]

	counter = 0;
200008ea:	f642 33a0 	movw	r3, #11168	; 0x2ba0
200008ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008f2:	f04f 0200 	mov.w	r2, #0
200008f6:	601a      	str	r2, [r3, #0]
}
200008f8:	f107 0710 	add.w	r7, r7, #16
200008fc:	46bd      	mov	sp, r7
200008fe:	bdb0      	pop	{r4, r5, r7, pc}

20000900 <sendMessage>:

uint8_t g_rx_buff[RX_BUFF_SIZE];

//Takes in an array of uint8_t containing address and destination address
//Constructs frame appropriately and sends it out
void sendMessage(uint8_t* inputMessage, uint8_t inputMessageLength, uint16_t destAddr) {
20000900:	b580      	push	{r7, lr}
20000902:	b088      	sub	sp, #32
20000904:	af00      	add	r7, sp, #0
20000906:	6078      	str	r0, [r7, #4]
20000908:	4613      	mov	r3, r2
2000090a:	460a      	mov	r2, r1
2000090c:	70fa      	strb	r2, [r7, #3]
2000090e:	803b      	strh	r3, [r7, #0]
	int i;
	uint8_t message[messageLength];
	message[0] = 0x7E;	//Delimiter, does not change
20000910:	f04f 037e 	mov.w	r3, #126	; 0x7e
20000914:	723b      	strb	r3, [r7, #8]
	message[1] = (messageLength - 4) >> 8;	//Length MSB
20000916:	f04f 0300 	mov.w	r3, #0
2000091a:	727b      	strb	r3, [r7, #9]
	message[2] = (messageLength - 4) & 0xFF;	//Length LSB
2000091c:	f04f 030c 	mov.w	r3, #12
20000920:	72bb      	strb	r3, [r7, #10]
	message[3] = 0;	//Frame type: 0 = TX Request 64 bit addr
20000922:	f04f 0300 	mov.w	r3, #0
20000926:	72fb      	strb	r3, [r7, #11]
	message[4] = 1;	//Frame ID
20000928:	f04f 0301 	mov.w	r3, #1
2000092c:	733b      	strb	r3, [r7, #12]
	//5-12: Destination addresses
	for(i = 5; i < 11; ++i) {
2000092e:	f04f 0305 	mov.w	r3, #5
20000932:	61bb      	str	r3, [r7, #24]
20000934:	e00b      	b.n	2000094e <sendMessage+0x4e>
		message[i] = 0;
20000936:	69bb      	ldr	r3, [r7, #24]
20000938:	f107 0120 	add.w	r1, r7, #32
2000093c:	440b      	add	r3, r1
2000093e:	f04f 0200 	mov.w	r2, #0
20000942:	f803 2c18 	strb.w	r2, [r3, #-24]
	message[1] = (messageLength - 4) >> 8;	//Length MSB
	message[2] = (messageLength - 4) & 0xFF;	//Length LSB
	message[3] = 0;	//Frame type: 0 = TX Request 64 bit addr
	message[4] = 1;	//Frame ID
	//5-12: Destination addresses
	for(i = 5; i < 11; ++i) {
20000946:	69bb      	ldr	r3, [r7, #24]
20000948:	f103 0301 	add.w	r3, r3, #1
2000094c:	61bb      	str	r3, [r7, #24]
2000094e:	69bb      	ldr	r3, [r7, #24]
20000950:	2b0a      	cmp	r3, #10
20000952:	ddf0      	ble.n	20000936 <sendMessage+0x36>
		message[i] = 0;
	}
	message[11] = (destAddr >> 8) & 0xFF;
20000954:	883b      	ldrh	r3, [r7, #0]
20000956:	ea4f 2313 	mov.w	r3, r3, lsr #8
2000095a:	b29b      	uxth	r3, r3
2000095c:	b2db      	uxtb	r3, r3
2000095e:	74fb      	strb	r3, [r7, #19]
	message[12] = destAddr & 0xFF;
20000960:	883b      	ldrh	r3, [r7, #0]
20000962:	b2db      	uxtb	r3, r3
20000964:	753b      	strb	r3, [r7, #20]
	message[13] = 0;	//Options
20000966:	f04f 0300 	mov.w	r3, #0
2000096a:	757b      	strb	r3, [r7, #21]
	for(i = 0; i < inputMessageLength; ++i) {
2000096c:	f04f 0300 	mov.w	r3, #0
20000970:	61bb      	str	r3, [r7, #24]
20000972:	e00f      	b.n	20000994 <sendMessage+0x94>
		message[i + 14] = *(inputMessage + i * sizeof(uint8_t));
20000974:	69bb      	ldr	r3, [r7, #24]
20000976:	f103 030e 	add.w	r3, r3, #14
2000097a:	69b9      	ldr	r1, [r7, #24]
2000097c:	687a      	ldr	r2, [r7, #4]
2000097e:	440a      	add	r2, r1
20000980:	7812      	ldrb	r2, [r2, #0]
20000982:	f107 0120 	add.w	r1, r7, #32
20000986:	440b      	add	r3, r1
20000988:	f803 2c18 	strb.w	r2, [r3, #-24]
		message[i] = 0;
	}
	message[11] = (destAddr >> 8) & 0xFF;
	message[12] = destAddr & 0xFF;
	message[13] = 0;	//Options
	for(i = 0; i < inputMessageLength; ++i) {
2000098c:	69bb      	ldr	r3, [r7, #24]
2000098e:	f103 0301 	add.w	r3, r3, #1
20000992:	61bb      	str	r3, [r7, #24]
20000994:	78fa      	ldrb	r2, [r7, #3]
20000996:	69bb      	ldr	r3, [r7, #24]
20000998:	429a      	cmp	r2, r3
2000099a:	dceb      	bgt.n	20000974 <sendMessage+0x74>
		message[i + 14] = *(inputMessage + i * sizeof(uint8_t));
	}
	uint8_t sum = 0;
2000099c:	f04f 0300 	mov.w	r3, #0
200009a0:	77fb      	strb	r3, [r7, #31]
	for(i = 3; i < messageLength - 1; ++i) {
200009a2:	f04f 0303 	mov.w	r3, #3
200009a6:	61bb      	str	r3, [r7, #24]
200009a8:	e00c      	b.n	200009c4 <sendMessage+0xc4>
		sum += message[i];
200009aa:	69bb      	ldr	r3, [r7, #24]
200009ac:	f107 0220 	add.w	r2, r7, #32
200009b0:	4413      	add	r3, r2
200009b2:	f813 2c18 	ldrb.w	r2, [r3, #-24]
200009b6:	7ffb      	ldrb	r3, [r7, #31]
200009b8:	4413      	add	r3, r2
200009ba:	77fb      	strb	r3, [r7, #31]
	message[13] = 0;	//Options
	for(i = 0; i < inputMessageLength; ++i) {
		message[i + 14] = *(inputMessage + i * sizeof(uint8_t));
	}
	uint8_t sum = 0;
	for(i = 3; i < messageLength - 1; ++i) {
200009bc:	69bb      	ldr	r3, [r7, #24]
200009be:	f103 0301 	add.w	r3, r3, #1
200009c2:	61bb      	str	r3, [r7, #24]
200009c4:	69bb      	ldr	r3, [r7, #24]
200009c6:	2b0e      	cmp	r3, #14
200009c8:	ddef      	ble.n	200009aa <sendMessage+0xaa>
		sum += message[i];
	}
	message[messageLength - 1] = (0xFF - sum) & 0xFF;
200009ca:	7ffb      	ldrb	r3, [r7, #31]
200009cc:	ea6f 0303 	mvn.w	r3, r3
200009d0:	b2db      	uxtb	r3, r3
200009d2:	75fb      	strb	r3, [r7, #23]
	MSS_UART_polled_tx(&g_mss_uart1, message, sizeof(message));
200009d4:	f107 0308 	add.w	r3, r7, #8
200009d8:	f642 30c0 	movw	r0, #11200	; 0x2bc0
200009dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009e0:	4619      	mov	r1, r3
200009e2:	f04f 0210 	mov.w	r2, #16
200009e6:	f000 f9fb 	bl	20000de0 <MSS_UART_polled_tx>
}
200009ea:	f107 0720 	add.w	r7, r7, #32
200009ee:	46bd      	mov	sp, r7
200009f0:	bd80      	pop	{r7, pc}
200009f2:	bf00      	nop

200009f4 <uart1_rx_handler>:

//When something is received, trigger an interrupt that fills g_rx_buff with the received data
void uart1_rx_handler( mss_uart_instance_t * this_uart ) {
200009f4:	b580      	push	{r7, lr}
200009f6:	b082      	sub	sp, #8
200009f8:	af00      	add	r7, sp, #0
200009fa:	6078      	str	r0, [r7, #4]
      MSS_UART_get_rx( this_uart, &g_rx_buff, sizeof(g_rx_buff) );
200009fc:	6878      	ldr	r0, [r7, #4]
200009fe:	f242 2158 	movw	r1, #8792	; 0x2258
20000a02:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000a06:	f04f 0240 	mov.w	r2, #64	; 0x40
20000a0a:	f000 fa5b 	bl	20000ec4 <MSS_UART_get_rx>
}
20000a0e:	f107 0708 	add.w	r7, r7, #8
20000a12:	46bd      	mov	sp, r7
20000a14:	bd80      	pop	{r7, pc}
20000a16:	bf00      	nop

20000a18 <main>:
#include "interface.h"
#include "xbee.h"

//Current Dimensions: 57, 85
//center: 42.5, 28.5
int main(){
20000a18:	b580      	push	{r7, lr}
20000a1a:	b084      	sub	sp, #16
20000a1c:	af00      	add	r7, sp, #0
	stepper_config(SIXTEENTH, SIXTEENTH);
20000a1e:	f04f 0007 	mov.w	r0, #7
20000a22:	f04f 0107 	mov.w	r1, #7
20000a26:	f000 f85f 	bl	20000ae8 <stepper_config>
	interfaceConfig(57, 85);
20000a2a:	a123      	add	r1, pc, #140	; (adr r1, 20000ab8 <main+0xa0>)
20000a2c:	e9d1 0100 	ldrd	r0, r1, [r1]
20000a30:	a323      	add	r3, pc, #140	; (adr r3, 20000ac0 <main+0xa8>)
20000a32:	e9d3 2300 	ldrd	r2, r3, [r3]
20000a36:	f7ff feb3 	bl	200007a0 <interfaceConfig>

	uint8_t servoExtend[1] = "e";
20000a3a:	f242 03f0 	movw	r3, #8432	; 0x20f0
20000a3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a42:	781b      	ldrb	r3, [r3, #0]
20000a44:	723b      	strb	r3, [r7, #8]
	uint8_t servoRetract[1] = "r";
20000a46:	f242 03f4 	movw	r3, #8436	; 0x20f4
20000a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a4e:	781b      	ldrb	r3, [r3, #0]
20000a50:	713b      	strb	r3, [r7, #4]
	MSS_UART_init(&g_mss_uart1, MSS_UART_57600_BAUD, MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
20000a52:	f642 30c0 	movw	r0, #11200	; 0x2bc0
20000a56:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a5a:	f44f 4161 	mov.w	r1, #57600	; 0xe100
20000a5e:	f04f 0203 	mov.w	r2, #3
20000a62:	f000 f8bb 	bl	20000bdc <MSS_UART_init>
	MSS_UART_set_rx_handler( &g_mss_uart1, uart1_rx_handler, MSS_UART_FIFO_SINGLE_BYTE);
20000a66:	f642 30c0 	movw	r0, #11200	; 0x2bc0
20000a6a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a6e:	f640 11f5 	movw	r1, #2549	; 0x9f5
20000a72:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000a76:	f04f 0200 	mov.w	r2, #0
20000a7a:	f000 fba3 	bl	200011c4 <MSS_UART_set_rx_handler>


	int a = 1;
20000a7e:	f04f 0301 	mov.w	r3, #1
20000a82:	60fb      	str	r3, [r7, #12]
	while(1) {
		sendMessage(&servoRetract, 1, 0x373A);
20000a84:	f107 0304 	add.w	r3, r7, #4
20000a88:	4618      	mov	r0, r3
20000a8a:	f04f 0101 	mov.w	r1, #1
20000a8e:	f243 723a 	movw	r2, #14138	; 0x373a
20000a92:	f7ff ff35 	bl	20000900 <sendMessage>
		a = 1;
20000a96:	f04f 0301 	mov.w	r3, #1
20000a9a:	60fb      	str	r3, [r7, #12]
		sendMessage(&servoExtend, 1, 0x373A);
20000a9c:	f107 0308 	add.w	r3, r7, #8
20000aa0:	4618      	mov	r0, r3
20000aa2:	f04f 0101 	mov.w	r1, #1
20000aa6:	f243 723a 	movw	r2, #14138	; 0x373a
20000aaa:	f7ff ff29 	bl	20000900 <sendMessage>
		a = 1;
20000aae:	f04f 0301 	mov.w	r3, #1
20000ab2:	60fb      	str	r3, [r7, #12]
	}
20000ab4:	e7e6      	b.n	20000a84 <main+0x6c>
20000ab6:	bf00      	nop
20000ab8:	00000000 	.word	0x00000000
20000abc:	404c8000 	.word	0x404c8000
20000ac0:	00000000 	.word	0x00000000
20000ac4:	40554000 	.word	0x40554000

20000ac8 <MSS_GPIO_set_outputs>:
static __INLINE void
MSS_GPIO_set_outputs
(
   uint32_t value
)
{
20000ac8:	b480      	push	{r7}
20000aca:	b083      	sub	sp, #12
20000acc:	af00      	add	r7, sp, #0
20000ace:	6078      	str	r0, [r7, #4]
    GPIO->GPIO_OUT = value;
20000ad0:	f243 0300 	movw	r3, #12288	; 0x3000
20000ad4:	f2c4 0301 	movt	r3, #16385	; 0x4001
20000ad8:	687a      	ldr	r2, [r7, #4]
20000ada:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
20000ade:	f107 070c 	add.w	r7, r7, #12
20000ae2:	46bd      	mov	sp, r7
20000ae4:	bc80      	pop	{r7}
20000ae6:	4770      	bx	lr

20000ae8 <stepper_config>:
 *      Author: rishgoel
 */
#include "stepper.h"
#include "mss_gpio.h"

void stepper_config(int mode1, int mode2){
20000ae8:	b580      	push	{r7, lr}
20000aea:	b082      	sub	sp, #8
20000aec:	af00      	add	r7, sp, #0
20000aee:	6078      	str	r0, [r7, #4]
20000af0:	6039      	str	r1, [r7, #0]
	MSS_GPIO_set_outputs(mode1 | (mode2<<3));
20000af2:	683b      	ldr	r3, [r7, #0]
20000af4:	ea4f 02c3 	mov.w	r2, r3, lsl #3
20000af8:	687b      	ldr	r3, [r7, #4]
20000afa:	ea42 0303 	orr.w	r3, r2, r3
20000afe:	4618      	mov	r0, r3
20000b00:	f7ff ffe2 	bl	20000ac8 <MSS_GPIO_set_outputs>
}
20000b04:	f107 0708 	add.w	r7, r7, #8
20000b08:	46bd      	mov	sp, r7
20000b0a:	bd80      	pop	{r7, pc}

20000b0c <step>:

void step(int dir1, int dir2){
20000b0c:	b480      	push	{r7}
20000b0e:	b085      	sub	sp, #20
20000b10:	af00      	add	r7, sp, #0
20000b12:	6078      	str	r0, [r7, #4]
20000b14:	6039      	str	r1, [r7, #0]
	int data = 0;
20000b16:	f04f 0300 	mov.w	r3, #0
20000b1a:	60fb      	str	r3, [r7, #12]

	if(dir1){
20000b1c:	687b      	ldr	r3, [r7, #4]
20000b1e:	2b00      	cmp	r3, #0
20000b20:	d008      	beq.n	20000b34 <step+0x28>
		data |= ((1<<2) | (dir1-1));
20000b22:	687b      	ldr	r3, [r7, #4]
20000b24:	f103 33ff 	add.w	r3, r3, #4294967295
20000b28:	f043 0304 	orr.w	r3, r3, #4
20000b2c:	68fa      	ldr	r2, [r7, #12]
20000b2e:	ea42 0303 	orr.w	r3, r2, r3
20000b32:	60fb      	str	r3, [r7, #12]
	}
	if(dir2){
20000b34:	683b      	ldr	r3, [r7, #0]
20000b36:	2b00      	cmp	r3, #0
20000b38:	d00a      	beq.n	20000b50 <step+0x44>
		data |= ((1<<3)| ((dir2-1)<<1));
20000b3a:	683b      	ldr	r3, [r7, #0]
20000b3c:	f103 33ff 	add.w	r3, r3, #4294967295
20000b40:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000b44:	f043 0308 	orr.w	r3, r3, #8
20000b48:	68fa      	ldr	r2, [r7, #12]
20000b4a:	ea42 0303 	orr.w	r3, r2, r3
20000b4e:	60fb      	str	r3, [r7, #12]
	}
	*PADDR = data;
20000b50:	f240 0300 	movw	r3, #0
20000b54:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000b58:	68fa      	ldr	r2, [r7, #12]
20000b5a:	601a      	str	r2, [r3, #0]
}
20000b5c:	f107 0714 	add.w	r7, r7, #20
20000b60:	46bd      	mov	sp, r7
20000b62:	bc80      	pop	{r7}
20000b64:	4770      	bx	lr
20000b66:	bf00      	nop

20000b68 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20000b68:	b480      	push	{r7}
20000b6a:	b083      	sub	sp, #12
20000b6c:	af00      	add	r7, sp, #0
20000b6e:	4603      	mov	r3, r0
20000b70:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20000b72:	f24e 1300 	movw	r3, #57600	; 0xe100
20000b76:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000b7a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000b7e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000b82:	88f9      	ldrh	r1, [r7, #6]
20000b84:	f001 011f 	and.w	r1, r1, #31
20000b88:	f04f 0001 	mov.w	r0, #1
20000b8c:	fa00 f101 	lsl.w	r1, r0, r1
20000b90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000b94:	f107 070c 	add.w	r7, r7, #12
20000b98:	46bd      	mov	sp, r7
20000b9a:	bc80      	pop	{r7}
20000b9c:	4770      	bx	lr
20000b9e:	bf00      	nop

20000ba0 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000ba0:	b480      	push	{r7}
20000ba2:	b083      	sub	sp, #12
20000ba4:	af00      	add	r7, sp, #0
20000ba6:	4603      	mov	r3, r0
20000ba8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000baa:	f24e 1300 	movw	r3, #57600	; 0xe100
20000bae:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000bb2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000bb6:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000bba:	88f9      	ldrh	r1, [r7, #6]
20000bbc:	f001 011f 	and.w	r1, r1, #31
20000bc0:	f04f 0001 	mov.w	r0, #1
20000bc4:	fa00 f101 	lsl.w	r1, r0, r1
20000bc8:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000bcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000bd0:	f107 070c 	add.w	r7, r7, #12
20000bd4:	46bd      	mov	sp, r7
20000bd6:	bc80      	pop	{r7}
20000bd8:	4770      	bx	lr
20000bda:	bf00      	nop

20000bdc <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20000bdc:	b580      	push	{r7, lr}
20000bde:	b088      	sub	sp, #32
20000be0:	af00      	add	r7, sp, #0
20000be2:	60f8      	str	r0, [r7, #12]
20000be4:	60b9      	str	r1, [r7, #8]
20000be6:	4613      	mov	r3, r2
20000be8:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
20000bea:	f04f 0301 	mov.w	r3, #1
20000bee:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
20000bf0:	f04f 0300 	mov.w	r3, #0
20000bf4:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000bf6:	68fa      	ldr	r2, [r7, #12]
20000bf8:	f642 33e8 	movw	r3, #11240	; 0x2be8
20000bfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c00:	429a      	cmp	r2, r3
20000c02:	d007      	beq.n	20000c14 <MSS_UART_init+0x38>
20000c04:	68fa      	ldr	r2, [r7, #12]
20000c06:	f642 33c0 	movw	r3, #11200	; 0x2bc0
20000c0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c0e:	429a      	cmp	r2, r3
20000c10:	d000      	beq.n	20000c14 <MSS_UART_init+0x38>
20000c12:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20000c14:	68bb      	ldr	r3, [r7, #8]
20000c16:	2b00      	cmp	r3, #0
20000c18:	d100      	bne.n	20000c1c <MSS_UART_init+0x40>
20000c1a:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20000c1c:	f000 fb58 	bl	200012d0 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20000c20:	68fa      	ldr	r2, [r7, #12]
20000c22:	f642 33e8 	movw	r3, #11240	; 0x2be8
20000c26:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c2a:	429a      	cmp	r2, r3
20000c2c:	d12e      	bne.n	20000c8c <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20000c2e:	68fb      	ldr	r3, [r7, #12]
20000c30:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20000c34:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20000c36:	68fb      	ldr	r3, [r7, #12]
20000c38:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20000c3c:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20000c3e:	68fb      	ldr	r3, [r7, #12]
20000c40:	f04f 020a 	mov.w	r2, #10
20000c44:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20000c46:	f242 1348 	movw	r3, #8520	; 0x2148
20000c4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c4e:	681b      	ldr	r3, [r3, #0]
20000c50:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20000c52:	f242 0300 	movw	r3, #8192	; 0x2000
20000c56:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000c5a:	f242 0200 	movw	r2, #8192	; 0x2000
20000c5e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000c62:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000c64:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20000c68:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20000c6a:	f04f 000a 	mov.w	r0, #10
20000c6e:	f7ff ff97 	bl	20000ba0 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20000c72:	f242 0300 	movw	r3, #8192	; 0x2000
20000c76:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000c7a:	f242 0200 	movw	r2, #8192	; 0x2000
20000c7e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000c82:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000c84:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20000c88:	631a      	str	r2, [r3, #48]	; 0x30
20000c8a:	e031      	b.n	20000cf0 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20000c8c:	68fa      	ldr	r2, [r7, #12]
20000c8e:	f240 0300 	movw	r3, #0
20000c92:	f2c4 0301 	movt	r3, #16385	; 0x4001
20000c96:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20000c98:	68fa      	ldr	r2, [r7, #12]
20000c9a:	f240 0300 	movw	r3, #0
20000c9e:	f2c4 2320 	movt	r3, #16928	; 0x4220
20000ca2:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20000ca4:	68fb      	ldr	r3, [r7, #12]
20000ca6:	f04f 020b 	mov.w	r2, #11
20000caa:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20000cac:	f242 134c 	movw	r3, #8524	; 0x214c
20000cb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cb4:	681b      	ldr	r3, [r3, #0]
20000cb6:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20000cb8:	f242 0300 	movw	r3, #8192	; 0x2000
20000cbc:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000cc0:	f242 0200 	movw	r2, #8192	; 0x2000
20000cc4:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000cc8:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000cca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20000cce:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20000cd0:	f04f 000b 	mov.w	r0, #11
20000cd4:	f7ff ff64 	bl	20000ba0 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20000cd8:	f242 0300 	movw	r3, #8192	; 0x2000
20000cdc:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000ce0:	f242 0200 	movw	r2, #8192	; 0x2000
20000ce4:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000ce8:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000cea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20000cee:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20000cf0:	68fb      	ldr	r3, [r7, #12]
20000cf2:	681b      	ldr	r3, [r3, #0]
20000cf4:	f04f 0200 	mov.w	r2, #0
20000cf8:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20000cfa:	68bb      	ldr	r3, [r7, #8]
20000cfc:	2b00      	cmp	r3, #0
20000cfe:	d021      	beq.n	20000d44 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20000d00:	69ba      	ldr	r2, [r7, #24]
20000d02:	68bb      	ldr	r3, [r7, #8]
20000d04:	fbb2 f3f3 	udiv	r3, r2, r3
20000d08:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20000d0a:	69fb      	ldr	r3, [r7, #28]
20000d0c:	f003 0308 	and.w	r3, r3, #8
20000d10:	2b00      	cmp	r3, #0
20000d12:	d006      	beq.n	20000d22 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20000d14:	69fb      	ldr	r3, [r7, #28]
20000d16:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000d1a:	f103 0301 	add.w	r3, r3, #1
20000d1e:	61fb      	str	r3, [r7, #28]
20000d20:	e003      	b.n	20000d2a <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
20000d22:	69fb      	ldr	r3, [r7, #28]
20000d24:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000d28:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20000d2a:	69fa      	ldr	r2, [r7, #28]
20000d2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000d30:	429a      	cmp	r2, r3
20000d32:	d900      	bls.n	20000d36 <MSS_UART_init+0x15a>
20000d34:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
20000d36:	69fa      	ldr	r2, [r7, #28]
20000d38:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000d3c:	429a      	cmp	r2, r3
20000d3e:	d801      	bhi.n	20000d44 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20000d40:	69fb      	ldr	r3, [r7, #28]
20000d42:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20000d44:	68fb      	ldr	r3, [r7, #12]
20000d46:	685b      	ldr	r3, [r3, #4]
20000d48:	f04f 0201 	mov.w	r2, #1
20000d4c:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20000d50:	68fb      	ldr	r3, [r7, #12]
20000d52:	681b      	ldr	r3, [r3, #0]
20000d54:	8afa      	ldrh	r2, [r7, #22]
20000d56:	ea4f 2212 	mov.w	r2, r2, lsr #8
20000d5a:	b292      	uxth	r2, r2
20000d5c:	b2d2      	uxtb	r2, r2
20000d5e:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20000d60:	68fb      	ldr	r3, [r7, #12]
20000d62:	681b      	ldr	r3, [r3, #0]
20000d64:	8afa      	ldrh	r2, [r7, #22]
20000d66:	b2d2      	uxtb	r2, r2
20000d68:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20000d6a:	68fb      	ldr	r3, [r7, #12]
20000d6c:	685b      	ldr	r3, [r3, #4]
20000d6e:	f04f 0200 	mov.w	r2, #0
20000d72:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20000d76:	68fb      	ldr	r3, [r7, #12]
20000d78:	681b      	ldr	r3, [r3, #0]
20000d7a:	79fa      	ldrb	r2, [r7, #7]
20000d7c:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20000d7e:	68fb      	ldr	r3, [r7, #12]
20000d80:	681b      	ldr	r3, [r3, #0]
20000d82:	f04f 020e 	mov.w	r2, #14
20000d86:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20000d88:	68fb      	ldr	r3, [r7, #12]
20000d8a:	685b      	ldr	r3, [r3, #4]
20000d8c:	f04f 0200 	mov.w	r2, #0
20000d90:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20000d94:	68fb      	ldr	r3, [r7, #12]
20000d96:	f04f 0200 	mov.w	r2, #0
20000d9a:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20000d9c:	68fb      	ldr	r3, [r7, #12]
20000d9e:	f04f 0200 	mov.w	r2, #0
20000da2:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20000da4:	68fb      	ldr	r3, [r7, #12]
20000da6:	f04f 0200 	mov.w	r2, #0
20000daa:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20000dac:	68fb      	ldr	r3, [r7, #12]
20000dae:	f04f 0200 	mov.w	r2, #0
20000db2:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20000db4:	68fa      	ldr	r2, [r7, #12]
20000db6:	f241 03bd 	movw	r3, #4285	; 0x10bd
20000dba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dbe:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20000dc0:	68fb      	ldr	r3, [r7, #12]
20000dc2:	f04f 0200 	mov.w	r2, #0
20000dc6:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20000dc8:	68fb      	ldr	r3, [r7, #12]
20000dca:	f04f 0200 	mov.w	r2, #0
20000dce:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20000dd0:	68fb      	ldr	r3, [r7, #12]
20000dd2:	f04f 0200 	mov.w	r2, #0
20000dd6:	729a      	strb	r2, [r3, #10]
}
20000dd8:	f107 0720 	add.w	r7, r7, #32
20000ddc:	46bd      	mov	sp, r7
20000dde:	bd80      	pop	{r7, pc}

20000de0 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20000de0:	b480      	push	{r7}
20000de2:	b089      	sub	sp, #36	; 0x24
20000de4:	af00      	add	r7, sp, #0
20000de6:	60f8      	str	r0, [r7, #12]
20000de8:	60b9      	str	r1, [r7, #8]
20000dea:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20000dec:	f04f 0300 	mov.w	r3, #0
20000df0:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000df2:	68fa      	ldr	r2, [r7, #12]
20000df4:	f642 33e8 	movw	r3, #11240	; 0x2be8
20000df8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dfc:	429a      	cmp	r2, r3
20000dfe:	d007      	beq.n	20000e10 <MSS_UART_polled_tx+0x30>
20000e00:	68fa      	ldr	r2, [r7, #12]
20000e02:	f642 33c0 	movw	r3, #11200	; 0x2bc0
20000e06:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e0a:	429a      	cmp	r2, r3
20000e0c:	d000      	beq.n	20000e10 <MSS_UART_polled_tx+0x30>
20000e0e:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20000e10:	68bb      	ldr	r3, [r7, #8]
20000e12:	2b00      	cmp	r3, #0
20000e14:	d100      	bne.n	20000e18 <MSS_UART_polled_tx+0x38>
20000e16:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20000e18:	687b      	ldr	r3, [r7, #4]
20000e1a:	2b00      	cmp	r3, #0
20000e1c:	d100      	bne.n	20000e20 <MSS_UART_polled_tx+0x40>
20000e1e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000e20:	68fa      	ldr	r2, [r7, #12]
20000e22:	f642 33e8 	movw	r3, #11240	; 0x2be8
20000e26:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e2a:	429a      	cmp	r2, r3
20000e2c:	d006      	beq.n	20000e3c <MSS_UART_polled_tx+0x5c>
20000e2e:	68fa      	ldr	r2, [r7, #12]
20000e30:	f642 33c0 	movw	r3, #11200	; 0x2bc0
20000e34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e38:	429a      	cmp	r2, r3
20000e3a:	d13d      	bne.n	20000eb8 <MSS_UART_polled_tx+0xd8>
20000e3c:	68bb      	ldr	r3, [r7, #8]
20000e3e:	2b00      	cmp	r3, #0
20000e40:	d03a      	beq.n	20000eb8 <MSS_UART_polled_tx+0xd8>
20000e42:	687b      	ldr	r3, [r7, #4]
20000e44:	2b00      	cmp	r3, #0
20000e46:	d037      	beq.n	20000eb8 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20000e48:	68fb      	ldr	r3, [r7, #12]
20000e4a:	681b      	ldr	r3, [r3, #0]
20000e4c:	7d1b      	ldrb	r3, [r3, #20]
20000e4e:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20000e50:	68fb      	ldr	r3, [r7, #12]
20000e52:	7a9a      	ldrb	r2, [r3, #10]
20000e54:	7efb      	ldrb	r3, [r7, #27]
20000e56:	ea42 0303 	orr.w	r3, r2, r3
20000e5a:	b2da      	uxtb	r2, r3
20000e5c:	68fb      	ldr	r3, [r7, #12]
20000e5e:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20000e60:	7efb      	ldrb	r3, [r7, #27]
20000e62:	f003 0320 	and.w	r3, r3, #32
20000e66:	2b00      	cmp	r3, #0
20000e68:	d023      	beq.n	20000eb2 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20000e6a:	f04f 0310 	mov.w	r3, #16
20000e6e:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20000e70:	687b      	ldr	r3, [r7, #4]
20000e72:	2b0f      	cmp	r3, #15
20000e74:	d801      	bhi.n	20000e7a <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
20000e76:	687b      	ldr	r3, [r7, #4]
20000e78:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000e7a:	f04f 0300 	mov.w	r3, #0
20000e7e:	617b      	str	r3, [r7, #20]
20000e80:	e00e      	b.n	20000ea0 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20000e82:	68fb      	ldr	r3, [r7, #12]
20000e84:	681b      	ldr	r3, [r3, #0]
20000e86:	68b9      	ldr	r1, [r7, #8]
20000e88:	693a      	ldr	r2, [r7, #16]
20000e8a:	440a      	add	r2, r1
20000e8c:	7812      	ldrb	r2, [r2, #0]
20000e8e:	701a      	strb	r2, [r3, #0]
20000e90:	693b      	ldr	r3, [r7, #16]
20000e92:	f103 0301 	add.w	r3, r3, #1
20000e96:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000e98:	697b      	ldr	r3, [r7, #20]
20000e9a:	f103 0301 	add.w	r3, r3, #1
20000e9e:	617b      	str	r3, [r7, #20]
20000ea0:	697a      	ldr	r2, [r7, #20]
20000ea2:	69fb      	ldr	r3, [r7, #28]
20000ea4:	429a      	cmp	r2, r3
20000ea6:	d3ec      	bcc.n	20000e82 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20000ea8:	687a      	ldr	r2, [r7, #4]
20000eaa:	697b      	ldr	r3, [r7, #20]
20000eac:	ebc3 0302 	rsb	r3, r3, r2
20000eb0:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
20000eb2:	687b      	ldr	r3, [r7, #4]
20000eb4:	2b00      	cmp	r3, #0
20000eb6:	d1c7      	bne.n	20000e48 <MSS_UART_polled_tx+0x68>
    }
}
20000eb8:	f107 0724 	add.w	r7, r7, #36	; 0x24
20000ebc:	46bd      	mov	sp, r7
20000ebe:	bc80      	pop	{r7}
20000ec0:	4770      	bx	lr
20000ec2:	bf00      	nop

20000ec4 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
20000ec4:	b480      	push	{r7}
20000ec6:	b087      	sub	sp, #28
20000ec8:	af00      	add	r7, sp, #0
20000eca:	60f8      	str	r0, [r7, #12]
20000ecc:	60b9      	str	r1, [r7, #8]
20000ece:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
20000ed0:	f04f 0300 	mov.w	r3, #0
20000ed4:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
20000ed6:	f04f 0300 	mov.w	r3, #0
20000eda:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000edc:	68fa      	ldr	r2, [r7, #12]
20000ede:	f642 33e8 	movw	r3, #11240	; 0x2be8
20000ee2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ee6:	429a      	cmp	r2, r3
20000ee8:	d007      	beq.n	20000efa <MSS_UART_get_rx+0x36>
20000eea:	68fa      	ldr	r2, [r7, #12]
20000eec:	f642 33c0 	movw	r3, #11200	; 0x2bc0
20000ef0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ef4:	429a      	cmp	r2, r3
20000ef6:	d000      	beq.n	20000efa <MSS_UART_get_rx+0x36>
20000ef8:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
20000efa:	68bb      	ldr	r3, [r7, #8]
20000efc:	2b00      	cmp	r3, #0
20000efe:	d100      	bne.n	20000f02 <MSS_UART_get_rx+0x3e>
20000f00:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
20000f02:	687b      	ldr	r3, [r7, #4]
20000f04:	2b00      	cmp	r3, #0
20000f06:	d100      	bne.n	20000f0a <MSS_UART_get_rx+0x46>
20000f08:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000f0a:	68fa      	ldr	r2, [r7, #12]
20000f0c:	f642 33e8 	movw	r3, #11240	; 0x2be8
20000f10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f14:	429a      	cmp	r2, r3
20000f16:	d006      	beq.n	20000f26 <MSS_UART_get_rx+0x62>
20000f18:	68fa      	ldr	r2, [r7, #12]
20000f1a:	f642 33c0 	movw	r3, #11200	; 0x2bc0
20000f1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f22:	429a      	cmp	r2, r3
20000f24:	d134      	bne.n	20000f90 <MSS_UART_get_rx+0xcc>
20000f26:	68bb      	ldr	r3, [r7, #8]
20000f28:	2b00      	cmp	r3, #0
20000f2a:	d031      	beq.n	20000f90 <MSS_UART_get_rx+0xcc>
20000f2c:	687b      	ldr	r3, [r7, #4]
20000f2e:	2b00      	cmp	r3, #0
20000f30:	d02e      	beq.n	20000f90 <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
20000f32:	68fb      	ldr	r3, [r7, #12]
20000f34:	681b      	ldr	r3, [r3, #0]
20000f36:	7d1b      	ldrb	r3, [r3, #20]
20000f38:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
20000f3a:	68fb      	ldr	r3, [r7, #12]
20000f3c:	7a9a      	ldrb	r2, [r3, #10]
20000f3e:	7dfb      	ldrb	r3, [r7, #23]
20000f40:	ea42 0303 	orr.w	r3, r2, r3
20000f44:	b2da      	uxtb	r2, r3
20000f46:	68fb      	ldr	r3, [r7, #12]
20000f48:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20000f4a:	e017      	b.n	20000f7c <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
20000f4c:	68ba      	ldr	r2, [r7, #8]
20000f4e:	693b      	ldr	r3, [r7, #16]
20000f50:	4413      	add	r3, r2
20000f52:	68fa      	ldr	r2, [r7, #12]
20000f54:	6812      	ldr	r2, [r2, #0]
20000f56:	7812      	ldrb	r2, [r2, #0]
20000f58:	b2d2      	uxtb	r2, r2
20000f5a:	701a      	strb	r2, [r3, #0]
            ++rx_size;
20000f5c:	693b      	ldr	r3, [r7, #16]
20000f5e:	f103 0301 	add.w	r3, r3, #1
20000f62:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
20000f64:	68fb      	ldr	r3, [r7, #12]
20000f66:	681b      	ldr	r3, [r3, #0]
20000f68:	7d1b      	ldrb	r3, [r3, #20]
20000f6a:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
20000f6c:	68fb      	ldr	r3, [r7, #12]
20000f6e:	7a9a      	ldrb	r2, [r3, #10]
20000f70:	7dfb      	ldrb	r3, [r7, #23]
20000f72:	ea42 0303 	orr.w	r3, r2, r3
20000f76:	b2da      	uxtb	r2, r3
20000f78:	68fb      	ldr	r3, [r7, #12]
20000f7a:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20000f7c:	7dfb      	ldrb	r3, [r7, #23]
20000f7e:	f003 0301 	and.w	r3, r3, #1
20000f82:	b2db      	uxtb	r3, r3
20000f84:	2b00      	cmp	r3, #0
20000f86:	d003      	beq.n	20000f90 <MSS_UART_get_rx+0xcc>
20000f88:	693a      	ldr	r2, [r7, #16]
20000f8a:	687b      	ldr	r3, [r7, #4]
20000f8c:	429a      	cmp	r2, r3
20000f8e:	d3dd      	bcc.n	20000f4c <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
20000f90:	693b      	ldr	r3, [r7, #16]
}
20000f92:	4618      	mov	r0, r3
20000f94:	f107 071c 	add.w	r7, r7, #28
20000f98:	46bd      	mov	sp, r7
20000f9a:	bc80      	pop	{r7}
20000f9c:	4770      	bx	lr
20000f9e:	bf00      	nop

20000fa0 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20000fa0:	b580      	push	{r7, lr}
20000fa2:	b084      	sub	sp, #16
20000fa4:	af00      	add	r7, sp, #0
20000fa6:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000fa8:	687a      	ldr	r2, [r7, #4]
20000faa:	f642 33e8 	movw	r3, #11240	; 0x2be8
20000fae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fb2:	429a      	cmp	r2, r3
20000fb4:	d007      	beq.n	20000fc6 <MSS_UART_isr+0x26>
20000fb6:	687a      	ldr	r2, [r7, #4]
20000fb8:	f642 33c0 	movw	r3, #11200	; 0x2bc0
20000fbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fc0:	429a      	cmp	r2, r3
20000fc2:	d000      	beq.n	20000fc6 <MSS_UART_isr+0x26>
20000fc4:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20000fc6:	687a      	ldr	r2, [r7, #4]
20000fc8:	f642 33e8 	movw	r3, #11240	; 0x2be8
20000fcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fd0:	429a      	cmp	r2, r3
20000fd2:	d006      	beq.n	20000fe2 <MSS_UART_isr+0x42>
20000fd4:	687a      	ldr	r2, [r7, #4]
20000fd6:	f642 33c0 	movw	r3, #11200	; 0x2bc0
20000fda:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fde:	429a      	cmp	r2, r3
20000fe0:	d167      	bne.n	200010b2 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20000fe2:	687b      	ldr	r3, [r7, #4]
20000fe4:	681b      	ldr	r3, [r3, #0]
20000fe6:	7a1b      	ldrb	r3, [r3, #8]
20000fe8:	b2db      	uxtb	r3, r3
20000fea:	f003 030f 	and.w	r3, r3, #15
20000fee:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
20000ff0:	7bfb      	ldrb	r3, [r7, #15]
20000ff2:	2b0c      	cmp	r3, #12
20000ff4:	d854      	bhi.n	200010a0 <MSS_UART_isr+0x100>
20000ff6:	a201      	add	r2, pc, #4	; (adr r2, 20000ffc <MSS_UART_isr+0x5c>)
20000ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20000ffc:	20001031 	.word	0x20001031
20001000:	200010a1 	.word	0x200010a1
20001004:	2000104d 	.word	0x2000104d
20001008:	200010a1 	.word	0x200010a1
2000100c:	20001069 	.word	0x20001069
20001010:	200010a1 	.word	0x200010a1
20001014:	20001085 	.word	0x20001085
20001018:	200010a1 	.word	0x200010a1
2000101c:	200010a1 	.word	0x200010a1
20001020:	200010a1 	.word	0x200010a1
20001024:	200010a1 	.word	0x200010a1
20001028:	200010a1 	.word	0x200010a1
2000102c:	20001069 	.word	0x20001069
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20001030:	687b      	ldr	r3, [r7, #4]
20001032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001034:	2b00      	cmp	r3, #0
20001036:	d100      	bne.n	2000103a <MSS_UART_isr+0x9a>
20001038:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
2000103a:	687b      	ldr	r3, [r7, #4]
2000103c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
2000103e:	2b00      	cmp	r3, #0
20001040:	d030      	beq.n	200010a4 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20001042:	687b      	ldr	r3, [r7, #4]
20001044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001046:	6878      	ldr	r0, [r7, #4]
20001048:	4798      	blx	r3
                }
            }
            break;
2000104a:	e032      	b.n	200010b2 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
2000104c:	687b      	ldr	r3, [r7, #4]
2000104e:	6a1b      	ldr	r3, [r3, #32]
20001050:	2b00      	cmp	r3, #0
20001052:	d100      	bne.n	20001056 <MSS_UART_isr+0xb6>
20001054:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20001056:	687b      	ldr	r3, [r7, #4]
20001058:	6a1b      	ldr	r3, [r3, #32]
2000105a:	2b00      	cmp	r3, #0
2000105c:	d024      	beq.n	200010a8 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
2000105e:	687b      	ldr	r3, [r7, #4]
20001060:	6a1b      	ldr	r3, [r3, #32]
20001062:	6878      	ldr	r0, [r7, #4]
20001064:	4798      	blx	r3
                }
            }
            break;
20001066:	e024      	b.n	200010b2 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20001068:	687b      	ldr	r3, [r7, #4]
2000106a:	69db      	ldr	r3, [r3, #28]
2000106c:	2b00      	cmp	r3, #0
2000106e:	d100      	bne.n	20001072 <MSS_UART_isr+0xd2>
20001070:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
20001072:	687b      	ldr	r3, [r7, #4]
20001074:	69db      	ldr	r3, [r3, #28]
20001076:	2b00      	cmp	r3, #0
20001078:	d018      	beq.n	200010ac <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
2000107a:	687b      	ldr	r3, [r7, #4]
2000107c:	69db      	ldr	r3, [r3, #28]
2000107e:	6878      	ldr	r0, [r7, #4]
20001080:	4798      	blx	r3
                }
            }
            break;
20001082:	e016      	b.n	200010b2 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20001084:	687b      	ldr	r3, [r7, #4]
20001086:	699b      	ldr	r3, [r3, #24]
20001088:	2b00      	cmp	r3, #0
2000108a:	d100      	bne.n	2000108e <MSS_UART_isr+0xee>
2000108c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
2000108e:	687b      	ldr	r3, [r7, #4]
20001090:	699b      	ldr	r3, [r3, #24]
20001092:	2b00      	cmp	r3, #0
20001094:	d00c      	beq.n	200010b0 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
20001096:	687b      	ldr	r3, [r7, #4]
20001098:	699b      	ldr	r3, [r3, #24]
2000109a:	6878      	ldr	r0, [r7, #4]
2000109c:	4798      	blx	r3
                }
            }
            break;
2000109e:	e008      	b.n	200010b2 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
200010a0:	be00      	bkpt	0x0000
200010a2:	e006      	b.n	200010b2 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
200010a4:	bf00      	nop
200010a6:	e004      	b.n	200010b2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
200010a8:	bf00      	nop
200010aa:	e002      	b.n	200010b2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
200010ac:	bf00      	nop
200010ae:	e000      	b.n	200010b2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
200010b0:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
200010b2:	f107 0710 	add.w	r7, r7, #16
200010b6:	46bd      	mov	sp, r7
200010b8:	bd80      	pop	{r7, pc}
200010ba:	bf00      	nop

200010bc <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
200010bc:	b480      	push	{r7}
200010be:	b087      	sub	sp, #28
200010c0:	af00      	add	r7, sp, #0
200010c2:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200010c4:	687a      	ldr	r2, [r7, #4]
200010c6:	f642 33e8 	movw	r3, #11240	; 0x2be8
200010ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ce:	429a      	cmp	r2, r3
200010d0:	d007      	beq.n	200010e2 <default_tx_handler+0x26>
200010d2:	687a      	ldr	r2, [r7, #4]
200010d4:	f642 33c0 	movw	r3, #11200	; 0x2bc0
200010d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010dc:	429a      	cmp	r2, r3
200010de:	d000      	beq.n	200010e2 <default_tx_handler+0x26>
200010e0:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
200010e2:	687b      	ldr	r3, [r7, #4]
200010e4:	68db      	ldr	r3, [r3, #12]
200010e6:	2b00      	cmp	r3, #0
200010e8:	d100      	bne.n	200010ec <default_tx_handler+0x30>
200010ea:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
200010ec:	687b      	ldr	r3, [r7, #4]
200010ee:	691b      	ldr	r3, [r3, #16]
200010f0:	2b00      	cmp	r3, #0
200010f2:	d100      	bne.n	200010f6 <default_tx_handler+0x3a>
200010f4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200010f6:	687a      	ldr	r2, [r7, #4]
200010f8:	f642 33e8 	movw	r3, #11240	; 0x2be8
200010fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001100:	429a      	cmp	r2, r3
20001102:	d006      	beq.n	20001112 <default_tx_handler+0x56>
20001104:	687a      	ldr	r2, [r7, #4]
20001106:	f642 33c0 	movw	r3, #11200	; 0x2bc0
2000110a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000110e:	429a      	cmp	r2, r3
20001110:	d152      	bne.n	200011b8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
20001112:	687b      	ldr	r3, [r7, #4]
20001114:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001116:	2b00      	cmp	r3, #0
20001118:	d04e      	beq.n	200011b8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
2000111a:	687b      	ldr	r3, [r7, #4]
2000111c:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000111e:	2b00      	cmp	r3, #0
20001120:	d04a      	beq.n	200011b8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001122:	687b      	ldr	r3, [r7, #4]
20001124:	681b      	ldr	r3, [r3, #0]
20001126:	7d1b      	ldrb	r3, [r3, #20]
20001128:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
2000112a:	687b      	ldr	r3, [r7, #4]
2000112c:	7a9a      	ldrb	r2, [r3, #10]
2000112e:	7afb      	ldrb	r3, [r7, #11]
20001130:	ea42 0303 	orr.w	r3, r2, r3
20001134:	b2da      	uxtb	r2, r3
20001136:	687b      	ldr	r3, [r7, #4]
20001138:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
2000113a:	7afb      	ldrb	r3, [r7, #11]
2000113c:	f003 0320 	and.w	r3, r3, #32
20001140:	2b00      	cmp	r3, #0
20001142:	d029      	beq.n	20001198 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
20001144:	f04f 0310 	mov.w	r3, #16
20001148:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
2000114a:	687b      	ldr	r3, [r7, #4]
2000114c:	691a      	ldr	r2, [r3, #16]
2000114e:	687b      	ldr	r3, [r7, #4]
20001150:	695b      	ldr	r3, [r3, #20]
20001152:	ebc3 0302 	rsb	r3, r3, r2
20001156:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20001158:	697b      	ldr	r3, [r7, #20]
2000115a:	2b0f      	cmp	r3, #15
2000115c:	d801      	bhi.n	20001162 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
2000115e:	697b      	ldr	r3, [r7, #20]
20001160:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001162:	f04f 0300 	mov.w	r3, #0
20001166:	60fb      	str	r3, [r7, #12]
20001168:	e012      	b.n	20001190 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
2000116a:	687b      	ldr	r3, [r7, #4]
2000116c:	681b      	ldr	r3, [r3, #0]
2000116e:	687a      	ldr	r2, [r7, #4]
20001170:	68d1      	ldr	r1, [r2, #12]
20001172:	687a      	ldr	r2, [r7, #4]
20001174:	6952      	ldr	r2, [r2, #20]
20001176:	440a      	add	r2, r1
20001178:	7812      	ldrb	r2, [r2, #0]
2000117a:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
2000117c:	687b      	ldr	r3, [r7, #4]
2000117e:	695b      	ldr	r3, [r3, #20]
20001180:	f103 0201 	add.w	r2, r3, #1
20001184:	687b      	ldr	r3, [r7, #4]
20001186:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001188:	68fb      	ldr	r3, [r7, #12]
2000118a:	f103 0301 	add.w	r3, r3, #1
2000118e:	60fb      	str	r3, [r7, #12]
20001190:	68fa      	ldr	r2, [r7, #12]
20001192:	693b      	ldr	r3, [r7, #16]
20001194:	429a      	cmp	r2, r3
20001196:	d3e8      	bcc.n	2000116a <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20001198:	687b      	ldr	r3, [r7, #4]
2000119a:	695a      	ldr	r2, [r3, #20]
2000119c:	687b      	ldr	r3, [r7, #4]
2000119e:	691b      	ldr	r3, [r3, #16]
200011a0:	429a      	cmp	r2, r3
200011a2:	d109      	bne.n	200011b8 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
200011a4:	687b      	ldr	r3, [r7, #4]
200011a6:	f04f 0200 	mov.w	r2, #0
200011aa:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
200011ac:	687b      	ldr	r3, [r7, #4]
200011ae:	685b      	ldr	r3, [r3, #4]
200011b0:	f04f 0200 	mov.w	r2, #0
200011b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
200011b8:	f107 071c 	add.w	r7, r7, #28
200011bc:	46bd      	mov	sp, r7
200011be:	bc80      	pop	{r7}
200011c0:	4770      	bx	lr
200011c2:	bf00      	nop

200011c4 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
200011c4:	b580      	push	{r7, lr}
200011c6:	b084      	sub	sp, #16
200011c8:	af00      	add	r7, sp, #0
200011ca:	60f8      	str	r0, [r7, #12]
200011cc:	60b9      	str	r1, [r7, #8]
200011ce:	4613      	mov	r3, r2
200011d0:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200011d2:	68fa      	ldr	r2, [r7, #12]
200011d4:	f642 33e8 	movw	r3, #11240	; 0x2be8
200011d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011dc:	429a      	cmp	r2, r3
200011de:	d007      	beq.n	200011f0 <MSS_UART_set_rx_handler+0x2c>
200011e0:	68fa      	ldr	r2, [r7, #12]
200011e2:	f642 33c0 	movw	r3, #11200	; 0x2bc0
200011e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011ea:	429a      	cmp	r2, r3
200011ec:	d000      	beq.n	200011f0 <MSS_UART_set_rx_handler+0x2c>
200011ee:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
200011f0:	68bb      	ldr	r3, [r7, #8]
200011f2:	2b00      	cmp	r3, #0
200011f4:	d100      	bne.n	200011f8 <MSS_UART_set_rx_handler+0x34>
200011f6:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
200011f8:	79fb      	ldrb	r3, [r7, #7]
200011fa:	2bc0      	cmp	r3, #192	; 0xc0
200011fc:	d900      	bls.n	20001200 <MSS_UART_set_rx_handler+0x3c>
200011fe:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001200:	68fa      	ldr	r2, [r7, #12]
20001202:	f642 33e8 	movw	r3, #11240	; 0x2be8
20001206:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000120a:	429a      	cmp	r2, r3
2000120c:	d006      	beq.n	2000121c <MSS_UART_set_rx_handler+0x58>
2000120e:	68fa      	ldr	r2, [r7, #12]
20001210:	f642 33c0 	movw	r3, #11200	; 0x2bc0
20001214:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001218:	429a      	cmp	r2, r3
2000121a:	d123      	bne.n	20001264 <MSS_UART_set_rx_handler+0xa0>
2000121c:	68bb      	ldr	r3, [r7, #8]
2000121e:	2b00      	cmp	r3, #0
20001220:	d020      	beq.n	20001264 <MSS_UART_set_rx_handler+0xa0>
20001222:	79fb      	ldrb	r3, [r7, #7]
20001224:	2bc0      	cmp	r3, #192	; 0xc0
20001226:	d81d      	bhi.n	20001264 <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
20001228:	68fb      	ldr	r3, [r7, #12]
2000122a:	68ba      	ldr	r2, [r7, #8]
2000122c:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
2000122e:	68fb      	ldr	r3, [r7, #12]
20001230:	681a      	ldr	r2, [r3, #0]
20001232:	79fb      	ldrb	r3, [r7, #7]
20001234:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
20001238:	f043 030a 	orr.w	r3, r3, #10
2000123c:	b2db      	uxtb	r3, r3
2000123e:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001240:	68fb      	ldr	r3, [r7, #12]
20001242:	891b      	ldrh	r3, [r3, #8]
20001244:	b21b      	sxth	r3, r3
20001246:	4618      	mov	r0, r3
20001248:	f7ff fcaa 	bl	20000ba0 <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
2000124c:	68fb      	ldr	r3, [r7, #12]
2000124e:	685b      	ldr	r3, [r3, #4]
20001250:	f04f 0201 	mov.w	r2, #1
20001254:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001258:	68fb      	ldr	r3, [r7, #12]
2000125a:	891b      	ldrh	r3, [r3, #8]
2000125c:	b21b      	sxth	r3, r3
2000125e:	4618      	mov	r0, r3
20001260:	f7ff fc82 	bl	20000b68 <NVIC_EnableIRQ>
    }
}
20001264:	f107 0710 	add.w	r7, r7, #16
20001268:	46bd      	mov	sp, r7
2000126a:	bd80      	pop	{r7, pc}

2000126c <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
2000126c:	4668      	mov	r0, sp
2000126e:	f020 0107 	bic.w	r1, r0, #7
20001272:	468d      	mov	sp, r1
20001274:	b589      	push	{r0, r3, r7, lr}
20001276:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
20001278:	f642 30e8 	movw	r0, #11240	; 0x2be8
2000127c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001280:	f7ff fe8e 	bl	20000fa0 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
20001284:	f04f 000a 	mov.w	r0, #10
20001288:	f7ff fc8a 	bl	20000ba0 <NVIC_ClearPendingIRQ>
}
2000128c:	46bd      	mov	sp, r7
2000128e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001292:	4685      	mov	sp, r0
20001294:	4770      	bx	lr
20001296:	bf00      	nop

20001298 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20001298:	4668      	mov	r0, sp
2000129a:	f020 0107 	bic.w	r1, r0, #7
2000129e:	468d      	mov	sp, r1
200012a0:	b589      	push	{r0, r3, r7, lr}
200012a2:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
200012a4:	f642 30c0 	movw	r0, #11200	; 0x2bc0
200012a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200012ac:	f7ff fe78 	bl	20000fa0 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
200012b0:	f04f 000b 	mov.w	r0, #11
200012b4:	f7ff fc74 	bl	20000ba0 <NVIC_ClearPendingIRQ>
}
200012b8:	46bd      	mov	sp, r7
200012ba:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200012be:	4685      	mov	sp, r0
200012c0:	4770      	bx	lr
200012c2:	bf00      	nop

200012c4 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
200012c4:	b480      	push	{r7}
200012c6:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
200012c8:	46bd      	mov	sp, r7
200012ca:	bc80      	pop	{r7}
200012cc:	4770      	bx	lr
200012ce:	bf00      	nop

200012d0 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
200012d0:	b580      	push	{r7, lr}
200012d2:	b08a      	sub	sp, #40	; 0x28
200012d4:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
200012d6:	f242 03f8 	movw	r3, #8440	; 0x20f8
200012da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012de:	46bc      	mov	ip, r7
200012e0:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
200012e2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
200012e6:	f242 0300 	movw	r3, #8192	; 0x2000
200012ea:	f2ce 0304 	movt	r3, #57348	; 0xe004
200012ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200012f0:	ea4f 0393 	mov.w	r3, r3, lsr #2
200012f4:	f003 0303 	and.w	r3, r3, #3
200012f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
200012fc:	f107 0228 	add.w	r2, r7, #40	; 0x28
20001300:	4413      	add	r3, r2
20001302:	f853 3c28 	ldr.w	r3, [r3, #-40]
20001306:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20001308:	f242 0300 	movw	r3, #8192	; 0x2000
2000130c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001310:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20001312:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001316:	f003 0303 	and.w	r3, r3, #3
2000131a:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000131e:	f107 0228 	add.w	r2, r7, #40	; 0x28
20001322:	4413      	add	r3, r2
20001324:	f853 3c28 	ldr.w	r3, [r3, #-40]
20001328:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
2000132a:	f242 0300 	movw	r3, #8192	; 0x2000
2000132e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001332:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20001334:	ea4f 1393 	mov.w	r3, r3, lsr #6
20001338:	f003 0303 	and.w	r3, r3, #3
2000133c:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001340:	f107 0228 	add.w	r2, r7, #40	; 0x28
20001344:	4413      	add	r3, r2
20001346:	f853 3c28 	ldr.w	r3, [r3, #-40]
2000134a:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
2000134c:	f242 0300 	movw	r3, #8192	; 0x2000
20001350:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001354:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20001356:	ea4f 2313 	mov.w	r3, r3, lsr #8
2000135a:	f003 031f 	and.w	r3, r3, #31
2000135e:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20001360:	f242 0300 	movw	r3, #8192	; 0x2000
20001364:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001368:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
2000136a:	ea4f 3353 	mov.w	r3, r3, lsr #13
2000136e:	f003 0301 	and.w	r3, r3, #1
20001372:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
20001374:	6a3b      	ldr	r3, [r7, #32]
20001376:	f103 0301 	add.w	r3, r3, #1
2000137a:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
2000137c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2000137e:	2b00      	cmp	r3, #0
20001380:	d003      	beq.n	2000138a <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
20001382:	69fb      	ldr	r3, [r7, #28]
20001384:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001388:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
2000138a:	f000 f849 	bl	20001420 <GetSystemClock>
2000138e:	4602      	mov	r2, r0
20001390:	f242 1344 	movw	r3, #8516	; 0x2144
20001394:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001398:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
2000139a:	f242 1344 	movw	r3, #8516	; 0x2144
2000139e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013a2:	681a      	ldr	r2, [r3, #0]
200013a4:	693b      	ldr	r3, [r7, #16]
200013a6:	fbb2 f2f3 	udiv	r2, r2, r3
200013aa:	f242 1348 	movw	r3, #8520	; 0x2148
200013ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013b2:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
200013b4:	f242 1344 	movw	r3, #8516	; 0x2144
200013b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013bc:	681a      	ldr	r2, [r3, #0]
200013be:	697b      	ldr	r3, [r7, #20]
200013c0:	fbb2 f2f3 	udiv	r2, r2, r3
200013c4:	f242 134c 	movw	r3, #8524	; 0x214c
200013c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013cc:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
200013ce:	f242 1344 	movw	r3, #8516	; 0x2144
200013d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013d6:	681a      	ldr	r2, [r3, #0]
200013d8:	69bb      	ldr	r3, [r7, #24]
200013da:	fbb2 f2f3 	udiv	r2, r2, r3
200013de:	f242 1350 	movw	r3, #8528	; 0x2150
200013e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013e6:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
200013e8:	f242 1344 	movw	r3, #8516	; 0x2144
200013ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013f0:	681a      	ldr	r2, [r3, #0]
200013f2:	69fb      	ldr	r3, [r7, #28]
200013f4:	fbb2 f2f3 	udiv	r2, r2, r3
200013f8:	f242 1354 	movw	r3, #8532	; 0x2154
200013fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001400:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20001402:	f242 1344 	movw	r3, #8516	; 0x2144
20001406:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000140a:	681a      	ldr	r2, [r3, #0]
2000140c:	f242 1340 	movw	r3, #8512	; 0x2140
20001410:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001414:	601a      	str	r2, [r3, #0]
}
20001416:	f107 0728 	add.w	r7, r7, #40	; 0x28
2000141a:	46bd      	mov	sp, r7
2000141c:	bd80      	pop	{r7, pc}
2000141e:	bf00      	nop

20001420 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
20001420:	b480      	push	{r7}
20001422:	b08b      	sub	sp, #44	; 0x2c
20001424:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
20001426:	f04f 0300 	mov.w	r3, #0
2000142a:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
2000142c:	f640 031c 	movw	r3, #2076	; 0x81c
20001430:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001434:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
20001436:	f240 2330 	movw	r3, #560	; 0x230
2000143a:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000143e:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20001440:	68fb      	ldr	r3, [r7, #12]
20001442:	681b      	ldr	r3, [r3, #0]
20001444:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
20001448:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
2000144a:	693a      	ldr	r2, [r7, #16]
2000144c:	f241 13cf 	movw	r3, #4559	; 0x11cf
20001450:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20001454:	429a      	cmp	r2, r3
20001456:	d108      	bne.n	2000146a <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
20001458:	f64e 732c 	movw	r3, #61228	; 0xef2c
2000145c:	f2c6 0301 	movt	r3, #24577	; 0x6001
20001460:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
20001462:	697b      	ldr	r3, [r7, #20]
20001464:	681b      	ldr	r3, [r3, #0]
20001466:	607b      	str	r3, [r7, #4]
20001468:	e03d      	b.n	200014e6 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
2000146a:	68bb      	ldr	r3, [r7, #8]
2000146c:	681a      	ldr	r2, [r3, #0]
2000146e:	f244 3341 	movw	r3, #17217	; 0x4341
20001472:	f6c4 4354 	movt	r3, #19540	; 0x4c54
20001476:	429a      	cmp	r2, r3
20001478:	d135      	bne.n	200014e6 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
2000147a:	f640 0340 	movw	r3, #2112	; 0x840
2000147e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001482:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
20001484:	69bb      	ldr	r3, [r7, #24]
20001486:	681b      	ldr	r3, [r3, #0]
20001488:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
2000148a:	69fb      	ldr	r3, [r7, #28]
2000148c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20001490:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
20001492:	69fa      	ldr	r2, [r7, #28]
20001494:	f240 3300 	movw	r3, #768	; 0x300
20001498:	f2c0 0301 	movt	r3, #1
2000149c:	429a      	cmp	r2, r3
2000149e:	d922      	bls.n	200014e6 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
200014a0:	69fa      	ldr	r2, [r7, #28]
200014a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
200014a6:	f2c0 0301 	movt	r3, #1
200014aa:	429a      	cmp	r2, r3
200014ac:	d808      	bhi.n	200014c0 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
200014ae:	f241 632c 	movw	r3, #5676	; 0x162c
200014b2:	f2c6 0308 	movt	r3, #24584	; 0x6008
200014b6:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
200014b8:	6a3b      	ldr	r3, [r7, #32]
200014ba:	681b      	ldr	r3, [r3, #0]
200014bc:	607b      	str	r3, [r7, #4]
200014be:	e012      	b.n	200014e6 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
200014c0:	69fa      	ldr	r2, [r7, #28]
200014c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
200014c6:	f2c0 0302 	movt	r3, #2
200014ca:	429a      	cmp	r2, r3
200014cc:	d808      	bhi.n	200014e0 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
200014ce:	f641 63ac 	movw	r3, #7852	; 0x1eac
200014d2:	f2c6 0308 	movt	r3, #24584	; 0x6008
200014d6:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
200014d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200014da:	681b      	ldr	r3, [r3, #0]
200014dc:	607b      	str	r3, [r7, #4]
200014de:	e002      	b.n	200014e6 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
200014e0:	f04f 0300 	mov.w	r3, #0
200014e4:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
200014e6:	687b      	ldr	r3, [r7, #4]
200014e8:	2b00      	cmp	r3, #0
200014ea:	d105      	bne.n	200014f8 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
200014ec:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
200014ee:	f647 0340 	movw	r3, #30784	; 0x7840
200014f2:	f2c0 137d 	movt	r3, #381	; 0x17d
200014f6:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
200014f8:	687b      	ldr	r3, [r7, #4]
}
200014fa:	4618      	mov	r0, r3
200014fc:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20001500:	46bd      	mov	sp, r7
20001502:	bc80      	pop	{r7}
20001504:	4770      	bx	lr
20001506:	bf00      	nop

20001508 <__aeabi_drsub>:
20001508:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
2000150c:	e002      	b.n	20001514 <__adddf3>
2000150e:	bf00      	nop

20001510 <__aeabi_dsub>:
20001510:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20001514 <__adddf3>:
20001514:	b530      	push	{r4, r5, lr}
20001516:	ea4f 0441 	mov.w	r4, r1, lsl #1
2000151a:	ea4f 0543 	mov.w	r5, r3, lsl #1
2000151e:	ea94 0f05 	teq	r4, r5
20001522:	bf08      	it	eq
20001524:	ea90 0f02 	teqeq	r0, r2
20001528:	bf1f      	itttt	ne
2000152a:	ea54 0c00 	orrsne.w	ip, r4, r0
2000152e:	ea55 0c02 	orrsne.w	ip, r5, r2
20001532:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20001536:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
2000153a:	f000 80e2 	beq.w	20001702 <__adddf3+0x1ee>
2000153e:	ea4f 5454 	mov.w	r4, r4, lsr #21
20001542:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20001546:	bfb8      	it	lt
20001548:	426d      	neglt	r5, r5
2000154a:	dd0c      	ble.n	20001566 <__adddf3+0x52>
2000154c:	442c      	add	r4, r5
2000154e:	ea80 0202 	eor.w	r2, r0, r2
20001552:	ea81 0303 	eor.w	r3, r1, r3
20001556:	ea82 0000 	eor.w	r0, r2, r0
2000155a:	ea83 0101 	eor.w	r1, r3, r1
2000155e:	ea80 0202 	eor.w	r2, r0, r2
20001562:	ea81 0303 	eor.w	r3, r1, r3
20001566:	2d36      	cmp	r5, #54	; 0x36
20001568:	bf88      	it	hi
2000156a:	bd30      	pophi	{r4, r5, pc}
2000156c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20001570:	ea4f 3101 	mov.w	r1, r1, lsl #12
20001574:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20001578:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
2000157c:	d002      	beq.n	20001584 <__adddf3+0x70>
2000157e:	4240      	negs	r0, r0
20001580:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20001584:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20001588:	ea4f 3303 	mov.w	r3, r3, lsl #12
2000158c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
20001590:	d002      	beq.n	20001598 <__adddf3+0x84>
20001592:	4252      	negs	r2, r2
20001594:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20001598:	ea94 0f05 	teq	r4, r5
2000159c:	f000 80a7 	beq.w	200016ee <__adddf3+0x1da>
200015a0:	f1a4 0401 	sub.w	r4, r4, #1
200015a4:	f1d5 0e20 	rsbs	lr, r5, #32
200015a8:	db0d      	blt.n	200015c6 <__adddf3+0xb2>
200015aa:	fa02 fc0e 	lsl.w	ip, r2, lr
200015ae:	fa22 f205 	lsr.w	r2, r2, r5
200015b2:	1880      	adds	r0, r0, r2
200015b4:	f141 0100 	adc.w	r1, r1, #0
200015b8:	fa03 f20e 	lsl.w	r2, r3, lr
200015bc:	1880      	adds	r0, r0, r2
200015be:	fa43 f305 	asr.w	r3, r3, r5
200015c2:	4159      	adcs	r1, r3
200015c4:	e00e      	b.n	200015e4 <__adddf3+0xd0>
200015c6:	f1a5 0520 	sub.w	r5, r5, #32
200015ca:	f10e 0e20 	add.w	lr, lr, #32
200015ce:	2a01      	cmp	r2, #1
200015d0:	fa03 fc0e 	lsl.w	ip, r3, lr
200015d4:	bf28      	it	cs
200015d6:	f04c 0c02 	orrcs.w	ip, ip, #2
200015da:	fa43 f305 	asr.w	r3, r3, r5
200015de:	18c0      	adds	r0, r0, r3
200015e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
200015e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200015e8:	d507      	bpl.n	200015fa <__adddf3+0xe6>
200015ea:	f04f 0e00 	mov.w	lr, #0
200015ee:	f1dc 0c00 	rsbs	ip, ip, #0
200015f2:	eb7e 0000 	sbcs.w	r0, lr, r0
200015f6:	eb6e 0101 	sbc.w	r1, lr, r1
200015fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
200015fe:	d31b      	bcc.n	20001638 <__adddf3+0x124>
20001600:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20001604:	d30c      	bcc.n	20001620 <__adddf3+0x10c>
20001606:	0849      	lsrs	r1, r1, #1
20001608:	ea5f 0030 	movs.w	r0, r0, rrx
2000160c:	ea4f 0c3c 	mov.w	ip, ip, rrx
20001610:	f104 0401 	add.w	r4, r4, #1
20001614:	ea4f 5244 	mov.w	r2, r4, lsl #21
20001618:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
2000161c:	f080 809a 	bcs.w	20001754 <__adddf3+0x240>
20001620:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20001624:	bf08      	it	eq
20001626:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
2000162a:	f150 0000 	adcs.w	r0, r0, #0
2000162e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20001632:	ea41 0105 	orr.w	r1, r1, r5
20001636:	bd30      	pop	{r4, r5, pc}
20001638:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
2000163c:	4140      	adcs	r0, r0
2000163e:	eb41 0101 	adc.w	r1, r1, r1
20001642:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20001646:	f1a4 0401 	sub.w	r4, r4, #1
2000164a:	d1e9      	bne.n	20001620 <__adddf3+0x10c>
2000164c:	f091 0f00 	teq	r1, #0
20001650:	bf04      	itt	eq
20001652:	4601      	moveq	r1, r0
20001654:	2000      	moveq	r0, #0
20001656:	fab1 f381 	clz	r3, r1
2000165a:	bf08      	it	eq
2000165c:	3320      	addeq	r3, #32
2000165e:	f1a3 030b 	sub.w	r3, r3, #11
20001662:	f1b3 0220 	subs.w	r2, r3, #32
20001666:	da0c      	bge.n	20001682 <__adddf3+0x16e>
20001668:	320c      	adds	r2, #12
2000166a:	dd08      	ble.n	2000167e <__adddf3+0x16a>
2000166c:	f102 0c14 	add.w	ip, r2, #20
20001670:	f1c2 020c 	rsb	r2, r2, #12
20001674:	fa01 f00c 	lsl.w	r0, r1, ip
20001678:	fa21 f102 	lsr.w	r1, r1, r2
2000167c:	e00c      	b.n	20001698 <__adddf3+0x184>
2000167e:	f102 0214 	add.w	r2, r2, #20
20001682:	bfd8      	it	le
20001684:	f1c2 0c20 	rsble	ip, r2, #32
20001688:	fa01 f102 	lsl.w	r1, r1, r2
2000168c:	fa20 fc0c 	lsr.w	ip, r0, ip
20001690:	bfdc      	itt	le
20001692:	ea41 010c 	orrle.w	r1, r1, ip
20001696:	4090      	lslle	r0, r2
20001698:	1ae4      	subs	r4, r4, r3
2000169a:	bfa2      	ittt	ge
2000169c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
200016a0:	4329      	orrge	r1, r5
200016a2:	bd30      	popge	{r4, r5, pc}
200016a4:	ea6f 0404 	mvn.w	r4, r4
200016a8:	3c1f      	subs	r4, #31
200016aa:	da1c      	bge.n	200016e6 <__adddf3+0x1d2>
200016ac:	340c      	adds	r4, #12
200016ae:	dc0e      	bgt.n	200016ce <__adddf3+0x1ba>
200016b0:	f104 0414 	add.w	r4, r4, #20
200016b4:	f1c4 0220 	rsb	r2, r4, #32
200016b8:	fa20 f004 	lsr.w	r0, r0, r4
200016bc:	fa01 f302 	lsl.w	r3, r1, r2
200016c0:	ea40 0003 	orr.w	r0, r0, r3
200016c4:	fa21 f304 	lsr.w	r3, r1, r4
200016c8:	ea45 0103 	orr.w	r1, r5, r3
200016cc:	bd30      	pop	{r4, r5, pc}
200016ce:	f1c4 040c 	rsb	r4, r4, #12
200016d2:	f1c4 0220 	rsb	r2, r4, #32
200016d6:	fa20 f002 	lsr.w	r0, r0, r2
200016da:	fa01 f304 	lsl.w	r3, r1, r4
200016de:	ea40 0003 	orr.w	r0, r0, r3
200016e2:	4629      	mov	r1, r5
200016e4:	bd30      	pop	{r4, r5, pc}
200016e6:	fa21 f004 	lsr.w	r0, r1, r4
200016ea:	4629      	mov	r1, r5
200016ec:	bd30      	pop	{r4, r5, pc}
200016ee:	f094 0f00 	teq	r4, #0
200016f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
200016f6:	bf06      	itte	eq
200016f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
200016fc:	3401      	addeq	r4, #1
200016fe:	3d01      	subne	r5, #1
20001700:	e74e      	b.n	200015a0 <__adddf3+0x8c>
20001702:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20001706:	bf18      	it	ne
20001708:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
2000170c:	d029      	beq.n	20001762 <__adddf3+0x24e>
2000170e:	ea94 0f05 	teq	r4, r5
20001712:	bf08      	it	eq
20001714:	ea90 0f02 	teqeq	r0, r2
20001718:	d005      	beq.n	20001726 <__adddf3+0x212>
2000171a:	ea54 0c00 	orrs.w	ip, r4, r0
2000171e:	bf04      	itt	eq
20001720:	4619      	moveq	r1, r3
20001722:	4610      	moveq	r0, r2
20001724:	bd30      	pop	{r4, r5, pc}
20001726:	ea91 0f03 	teq	r1, r3
2000172a:	bf1e      	ittt	ne
2000172c:	2100      	movne	r1, #0
2000172e:	2000      	movne	r0, #0
20001730:	bd30      	popne	{r4, r5, pc}
20001732:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20001736:	d105      	bne.n	20001744 <__adddf3+0x230>
20001738:	0040      	lsls	r0, r0, #1
2000173a:	4149      	adcs	r1, r1
2000173c:	bf28      	it	cs
2000173e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
20001742:	bd30      	pop	{r4, r5, pc}
20001744:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20001748:	bf3c      	itt	cc
2000174a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
2000174e:	bd30      	popcc	{r4, r5, pc}
20001750:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20001754:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20001758:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
2000175c:	f04f 0000 	mov.w	r0, #0
20001760:	bd30      	pop	{r4, r5, pc}
20001762:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20001766:	bf1a      	itte	ne
20001768:	4619      	movne	r1, r3
2000176a:	4610      	movne	r0, r2
2000176c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
20001770:	bf1c      	itt	ne
20001772:	460b      	movne	r3, r1
20001774:	4602      	movne	r2, r0
20001776:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
2000177a:	bf06      	itte	eq
2000177c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
20001780:	ea91 0f03 	teqeq	r1, r3
20001784:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20001788:	bd30      	pop	{r4, r5, pc}
2000178a:	bf00      	nop

2000178c <__aeabi_ui2d>:
2000178c:	f090 0f00 	teq	r0, #0
20001790:	bf04      	itt	eq
20001792:	2100      	moveq	r1, #0
20001794:	4770      	bxeq	lr
20001796:	b530      	push	{r4, r5, lr}
20001798:	f44f 6480 	mov.w	r4, #1024	; 0x400
2000179c:	f104 0432 	add.w	r4, r4, #50	; 0x32
200017a0:	f04f 0500 	mov.w	r5, #0
200017a4:	f04f 0100 	mov.w	r1, #0
200017a8:	e750      	b.n	2000164c <__adddf3+0x138>
200017aa:	bf00      	nop

200017ac <__aeabi_i2d>:
200017ac:	f090 0f00 	teq	r0, #0
200017b0:	bf04      	itt	eq
200017b2:	2100      	moveq	r1, #0
200017b4:	4770      	bxeq	lr
200017b6:	b530      	push	{r4, r5, lr}
200017b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
200017bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
200017c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
200017c4:	bf48      	it	mi
200017c6:	4240      	negmi	r0, r0
200017c8:	f04f 0100 	mov.w	r1, #0
200017cc:	e73e      	b.n	2000164c <__adddf3+0x138>
200017ce:	bf00      	nop

200017d0 <__aeabi_f2d>:
200017d0:	0042      	lsls	r2, r0, #1
200017d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
200017d6:	ea4f 0131 	mov.w	r1, r1, rrx
200017da:	ea4f 7002 	mov.w	r0, r2, lsl #28
200017de:	bf1f      	itttt	ne
200017e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
200017e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200017e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
200017ec:	4770      	bxne	lr
200017ee:	f092 0f00 	teq	r2, #0
200017f2:	bf14      	ite	ne
200017f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200017f8:	4770      	bxeq	lr
200017fa:	b530      	push	{r4, r5, lr}
200017fc:	f44f 7460 	mov.w	r4, #896	; 0x380
20001800:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20001804:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20001808:	e720      	b.n	2000164c <__adddf3+0x138>
2000180a:	bf00      	nop

2000180c <__aeabi_ul2d>:
2000180c:	ea50 0201 	orrs.w	r2, r0, r1
20001810:	bf08      	it	eq
20001812:	4770      	bxeq	lr
20001814:	b530      	push	{r4, r5, lr}
20001816:	f04f 0500 	mov.w	r5, #0
2000181a:	e00a      	b.n	20001832 <__aeabi_l2d+0x16>

2000181c <__aeabi_l2d>:
2000181c:	ea50 0201 	orrs.w	r2, r0, r1
20001820:	bf08      	it	eq
20001822:	4770      	bxeq	lr
20001824:	b530      	push	{r4, r5, lr}
20001826:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
2000182a:	d502      	bpl.n	20001832 <__aeabi_l2d+0x16>
2000182c:	4240      	negs	r0, r0
2000182e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20001832:	f44f 6480 	mov.w	r4, #1024	; 0x400
20001836:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000183a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
2000183e:	f43f aedc 	beq.w	200015fa <__adddf3+0xe6>
20001842:	f04f 0203 	mov.w	r2, #3
20001846:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
2000184a:	bf18      	it	ne
2000184c:	3203      	addne	r2, #3
2000184e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20001852:	bf18      	it	ne
20001854:	3203      	addne	r2, #3
20001856:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
2000185a:	f1c2 0320 	rsb	r3, r2, #32
2000185e:	fa00 fc03 	lsl.w	ip, r0, r3
20001862:	fa20 f002 	lsr.w	r0, r0, r2
20001866:	fa01 fe03 	lsl.w	lr, r1, r3
2000186a:	ea40 000e 	orr.w	r0, r0, lr
2000186e:	fa21 f102 	lsr.w	r1, r1, r2
20001872:	4414      	add	r4, r2
20001874:	e6c1      	b.n	200015fa <__adddf3+0xe6>
20001876:	bf00      	nop

20001878 <__aeabi_dmul>:
20001878:	b570      	push	{r4, r5, r6, lr}
2000187a:	f04f 0cff 	mov.w	ip, #255	; 0xff
2000187e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20001882:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20001886:	bf1d      	ittte	ne
20001888:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
2000188c:	ea94 0f0c 	teqne	r4, ip
20001890:	ea95 0f0c 	teqne	r5, ip
20001894:	f000 f8de 	bleq	20001a54 <__aeabi_dmul+0x1dc>
20001898:	442c      	add	r4, r5
2000189a:	ea81 0603 	eor.w	r6, r1, r3
2000189e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
200018a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
200018a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
200018aa:	bf18      	it	ne
200018ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
200018b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200018b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
200018b8:	d038      	beq.n	2000192c <__aeabi_dmul+0xb4>
200018ba:	fba0 ce02 	umull	ip, lr, r0, r2
200018be:	f04f 0500 	mov.w	r5, #0
200018c2:	fbe1 e502 	umlal	lr, r5, r1, r2
200018c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
200018ca:	fbe0 e503 	umlal	lr, r5, r0, r3
200018ce:	f04f 0600 	mov.w	r6, #0
200018d2:	fbe1 5603 	umlal	r5, r6, r1, r3
200018d6:	f09c 0f00 	teq	ip, #0
200018da:	bf18      	it	ne
200018dc:	f04e 0e01 	orrne.w	lr, lr, #1
200018e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
200018e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
200018e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
200018ec:	d204      	bcs.n	200018f8 <__aeabi_dmul+0x80>
200018ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
200018f2:	416d      	adcs	r5, r5
200018f4:	eb46 0606 	adc.w	r6, r6, r6
200018f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
200018fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20001900:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20001904:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20001908:	ea4f 2ece 	mov.w	lr, lr, lsl #11
2000190c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20001910:	bf88      	it	hi
20001912:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20001916:	d81e      	bhi.n	20001956 <__aeabi_dmul+0xde>
20001918:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
2000191c:	bf08      	it	eq
2000191e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
20001922:	f150 0000 	adcs.w	r0, r0, #0
20001926:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000192a:	bd70      	pop	{r4, r5, r6, pc}
2000192c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20001930:	ea46 0101 	orr.w	r1, r6, r1
20001934:	ea40 0002 	orr.w	r0, r0, r2
20001938:	ea81 0103 	eor.w	r1, r1, r3
2000193c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20001940:	bfc2      	ittt	gt
20001942:	ebd4 050c 	rsbsgt	r5, r4, ip
20001946:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
2000194a:	bd70      	popgt	{r4, r5, r6, pc}
2000194c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20001950:	f04f 0e00 	mov.w	lr, #0
20001954:	3c01      	subs	r4, #1
20001956:	f300 80ab 	bgt.w	20001ab0 <__aeabi_dmul+0x238>
2000195a:	f114 0f36 	cmn.w	r4, #54	; 0x36
2000195e:	bfde      	ittt	le
20001960:	2000      	movle	r0, #0
20001962:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20001966:	bd70      	pople	{r4, r5, r6, pc}
20001968:	f1c4 0400 	rsb	r4, r4, #0
2000196c:	3c20      	subs	r4, #32
2000196e:	da35      	bge.n	200019dc <__aeabi_dmul+0x164>
20001970:	340c      	adds	r4, #12
20001972:	dc1b      	bgt.n	200019ac <__aeabi_dmul+0x134>
20001974:	f104 0414 	add.w	r4, r4, #20
20001978:	f1c4 0520 	rsb	r5, r4, #32
2000197c:	fa00 f305 	lsl.w	r3, r0, r5
20001980:	fa20 f004 	lsr.w	r0, r0, r4
20001984:	fa01 f205 	lsl.w	r2, r1, r5
20001988:	ea40 0002 	orr.w	r0, r0, r2
2000198c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
20001990:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20001994:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20001998:	fa21 f604 	lsr.w	r6, r1, r4
2000199c:	eb42 0106 	adc.w	r1, r2, r6
200019a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200019a4:	bf08      	it	eq
200019a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200019aa:	bd70      	pop	{r4, r5, r6, pc}
200019ac:	f1c4 040c 	rsb	r4, r4, #12
200019b0:	f1c4 0520 	rsb	r5, r4, #32
200019b4:	fa00 f304 	lsl.w	r3, r0, r4
200019b8:	fa20 f005 	lsr.w	r0, r0, r5
200019bc:	fa01 f204 	lsl.w	r2, r1, r4
200019c0:	ea40 0002 	orr.w	r0, r0, r2
200019c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200019c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200019cc:	f141 0100 	adc.w	r1, r1, #0
200019d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200019d4:	bf08      	it	eq
200019d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200019da:	bd70      	pop	{r4, r5, r6, pc}
200019dc:	f1c4 0520 	rsb	r5, r4, #32
200019e0:	fa00 f205 	lsl.w	r2, r0, r5
200019e4:	ea4e 0e02 	orr.w	lr, lr, r2
200019e8:	fa20 f304 	lsr.w	r3, r0, r4
200019ec:	fa01 f205 	lsl.w	r2, r1, r5
200019f0:	ea43 0302 	orr.w	r3, r3, r2
200019f4:	fa21 f004 	lsr.w	r0, r1, r4
200019f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200019fc:	fa21 f204 	lsr.w	r2, r1, r4
20001a00:	ea20 0002 	bic.w	r0, r0, r2
20001a04:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20001a08:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20001a0c:	bf08      	it	eq
20001a0e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20001a12:	bd70      	pop	{r4, r5, r6, pc}
20001a14:	f094 0f00 	teq	r4, #0
20001a18:	d10f      	bne.n	20001a3a <__aeabi_dmul+0x1c2>
20001a1a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
20001a1e:	0040      	lsls	r0, r0, #1
20001a20:	eb41 0101 	adc.w	r1, r1, r1
20001a24:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20001a28:	bf08      	it	eq
20001a2a:	3c01      	subeq	r4, #1
20001a2c:	d0f7      	beq.n	20001a1e <__aeabi_dmul+0x1a6>
20001a2e:	ea41 0106 	orr.w	r1, r1, r6
20001a32:	f095 0f00 	teq	r5, #0
20001a36:	bf18      	it	ne
20001a38:	4770      	bxne	lr
20001a3a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
20001a3e:	0052      	lsls	r2, r2, #1
20001a40:	eb43 0303 	adc.w	r3, r3, r3
20001a44:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20001a48:	bf08      	it	eq
20001a4a:	3d01      	subeq	r5, #1
20001a4c:	d0f7      	beq.n	20001a3e <__aeabi_dmul+0x1c6>
20001a4e:	ea43 0306 	orr.w	r3, r3, r6
20001a52:	4770      	bx	lr
20001a54:	ea94 0f0c 	teq	r4, ip
20001a58:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20001a5c:	bf18      	it	ne
20001a5e:	ea95 0f0c 	teqne	r5, ip
20001a62:	d00c      	beq.n	20001a7e <__aeabi_dmul+0x206>
20001a64:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20001a68:	bf18      	it	ne
20001a6a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20001a6e:	d1d1      	bne.n	20001a14 <__aeabi_dmul+0x19c>
20001a70:	ea81 0103 	eor.w	r1, r1, r3
20001a74:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20001a78:	f04f 0000 	mov.w	r0, #0
20001a7c:	bd70      	pop	{r4, r5, r6, pc}
20001a7e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20001a82:	bf06      	itte	eq
20001a84:	4610      	moveq	r0, r2
20001a86:	4619      	moveq	r1, r3
20001a88:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20001a8c:	d019      	beq.n	20001ac2 <__aeabi_dmul+0x24a>
20001a8e:	ea94 0f0c 	teq	r4, ip
20001a92:	d102      	bne.n	20001a9a <__aeabi_dmul+0x222>
20001a94:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20001a98:	d113      	bne.n	20001ac2 <__aeabi_dmul+0x24a>
20001a9a:	ea95 0f0c 	teq	r5, ip
20001a9e:	d105      	bne.n	20001aac <__aeabi_dmul+0x234>
20001aa0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20001aa4:	bf1c      	itt	ne
20001aa6:	4610      	movne	r0, r2
20001aa8:	4619      	movne	r1, r3
20001aaa:	d10a      	bne.n	20001ac2 <__aeabi_dmul+0x24a>
20001aac:	ea81 0103 	eor.w	r1, r1, r3
20001ab0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20001ab4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20001ab8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20001abc:	f04f 0000 	mov.w	r0, #0
20001ac0:	bd70      	pop	{r4, r5, r6, pc}
20001ac2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20001ac6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
20001aca:	bd70      	pop	{r4, r5, r6, pc}

20001acc <__aeabi_ddiv>:
20001acc:	b570      	push	{r4, r5, r6, lr}
20001ace:	f04f 0cff 	mov.w	ip, #255	; 0xff
20001ad2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20001ad6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20001ada:	bf1d      	ittte	ne
20001adc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20001ae0:	ea94 0f0c 	teqne	r4, ip
20001ae4:	ea95 0f0c 	teqne	r5, ip
20001ae8:	f000 f8a7 	bleq	20001c3a <__aeabi_ddiv+0x16e>
20001aec:	eba4 0405 	sub.w	r4, r4, r5
20001af0:	ea81 0e03 	eor.w	lr, r1, r3
20001af4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20001af8:	ea4f 3101 	mov.w	r1, r1, lsl #12
20001afc:	f000 8088 	beq.w	20001c10 <__aeabi_ddiv+0x144>
20001b00:	ea4f 3303 	mov.w	r3, r3, lsl #12
20001b04:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20001b08:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20001b0c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20001b10:	ea4f 2202 	mov.w	r2, r2, lsl #8
20001b14:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20001b18:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20001b1c:	ea4f 2600 	mov.w	r6, r0, lsl #8
20001b20:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20001b24:	429d      	cmp	r5, r3
20001b26:	bf08      	it	eq
20001b28:	4296      	cmpeq	r6, r2
20001b2a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20001b2e:	f504 7440 	add.w	r4, r4, #768	; 0x300
20001b32:	d202      	bcs.n	20001b3a <__aeabi_ddiv+0x6e>
20001b34:	085b      	lsrs	r3, r3, #1
20001b36:	ea4f 0232 	mov.w	r2, r2, rrx
20001b3a:	1ab6      	subs	r6, r6, r2
20001b3c:	eb65 0503 	sbc.w	r5, r5, r3
20001b40:	085b      	lsrs	r3, r3, #1
20001b42:	ea4f 0232 	mov.w	r2, r2, rrx
20001b46:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20001b4a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
20001b4e:	ebb6 0e02 	subs.w	lr, r6, r2
20001b52:	eb75 0e03 	sbcs.w	lr, r5, r3
20001b56:	bf22      	ittt	cs
20001b58:	1ab6      	subcs	r6, r6, r2
20001b5a:	4675      	movcs	r5, lr
20001b5c:	ea40 000c 	orrcs.w	r0, r0, ip
20001b60:	085b      	lsrs	r3, r3, #1
20001b62:	ea4f 0232 	mov.w	r2, r2, rrx
20001b66:	ebb6 0e02 	subs.w	lr, r6, r2
20001b6a:	eb75 0e03 	sbcs.w	lr, r5, r3
20001b6e:	bf22      	ittt	cs
20001b70:	1ab6      	subcs	r6, r6, r2
20001b72:	4675      	movcs	r5, lr
20001b74:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20001b78:	085b      	lsrs	r3, r3, #1
20001b7a:	ea4f 0232 	mov.w	r2, r2, rrx
20001b7e:	ebb6 0e02 	subs.w	lr, r6, r2
20001b82:	eb75 0e03 	sbcs.w	lr, r5, r3
20001b86:	bf22      	ittt	cs
20001b88:	1ab6      	subcs	r6, r6, r2
20001b8a:	4675      	movcs	r5, lr
20001b8c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
20001b90:	085b      	lsrs	r3, r3, #1
20001b92:	ea4f 0232 	mov.w	r2, r2, rrx
20001b96:	ebb6 0e02 	subs.w	lr, r6, r2
20001b9a:	eb75 0e03 	sbcs.w	lr, r5, r3
20001b9e:	bf22      	ittt	cs
20001ba0:	1ab6      	subcs	r6, r6, r2
20001ba2:	4675      	movcs	r5, lr
20001ba4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20001ba8:	ea55 0e06 	orrs.w	lr, r5, r6
20001bac:	d018      	beq.n	20001be0 <__aeabi_ddiv+0x114>
20001bae:	ea4f 1505 	mov.w	r5, r5, lsl #4
20001bb2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
20001bb6:	ea4f 1606 	mov.w	r6, r6, lsl #4
20001bba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001bbe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
20001bc2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20001bc6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
20001bca:	d1c0      	bne.n	20001b4e <__aeabi_ddiv+0x82>
20001bcc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20001bd0:	d10b      	bne.n	20001bea <__aeabi_ddiv+0x11e>
20001bd2:	ea41 0100 	orr.w	r1, r1, r0
20001bd6:	f04f 0000 	mov.w	r0, #0
20001bda:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
20001bde:	e7b6      	b.n	20001b4e <__aeabi_ddiv+0x82>
20001be0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20001be4:	bf04      	itt	eq
20001be6:	4301      	orreq	r1, r0
20001be8:	2000      	moveq	r0, #0
20001bea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20001bee:	bf88      	it	hi
20001bf0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20001bf4:	f63f aeaf 	bhi.w	20001956 <__aeabi_dmul+0xde>
20001bf8:	ebb5 0c03 	subs.w	ip, r5, r3
20001bfc:	bf04      	itt	eq
20001bfe:	ebb6 0c02 	subseq.w	ip, r6, r2
20001c02:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20001c06:	f150 0000 	adcs.w	r0, r0, #0
20001c0a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20001c0e:	bd70      	pop	{r4, r5, r6, pc}
20001c10:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20001c14:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20001c18:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20001c1c:	bfc2      	ittt	gt
20001c1e:	ebd4 050c 	rsbsgt	r5, r4, ip
20001c22:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20001c26:	bd70      	popgt	{r4, r5, r6, pc}
20001c28:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20001c2c:	f04f 0e00 	mov.w	lr, #0
20001c30:	3c01      	subs	r4, #1
20001c32:	e690      	b.n	20001956 <__aeabi_dmul+0xde>
20001c34:	ea45 0e06 	orr.w	lr, r5, r6
20001c38:	e68d      	b.n	20001956 <__aeabi_dmul+0xde>
20001c3a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20001c3e:	ea94 0f0c 	teq	r4, ip
20001c42:	bf08      	it	eq
20001c44:	ea95 0f0c 	teqeq	r5, ip
20001c48:	f43f af3b 	beq.w	20001ac2 <__aeabi_dmul+0x24a>
20001c4c:	ea94 0f0c 	teq	r4, ip
20001c50:	d10a      	bne.n	20001c68 <__aeabi_ddiv+0x19c>
20001c52:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20001c56:	f47f af34 	bne.w	20001ac2 <__aeabi_dmul+0x24a>
20001c5a:	ea95 0f0c 	teq	r5, ip
20001c5e:	f47f af25 	bne.w	20001aac <__aeabi_dmul+0x234>
20001c62:	4610      	mov	r0, r2
20001c64:	4619      	mov	r1, r3
20001c66:	e72c      	b.n	20001ac2 <__aeabi_dmul+0x24a>
20001c68:	ea95 0f0c 	teq	r5, ip
20001c6c:	d106      	bne.n	20001c7c <__aeabi_ddiv+0x1b0>
20001c6e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20001c72:	f43f aefd 	beq.w	20001a70 <__aeabi_dmul+0x1f8>
20001c76:	4610      	mov	r0, r2
20001c78:	4619      	mov	r1, r3
20001c7a:	e722      	b.n	20001ac2 <__aeabi_dmul+0x24a>
20001c7c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20001c80:	bf18      	it	ne
20001c82:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20001c86:	f47f aec5 	bne.w	20001a14 <__aeabi_dmul+0x19c>
20001c8a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
20001c8e:	f47f af0d 	bne.w	20001aac <__aeabi_dmul+0x234>
20001c92:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20001c96:	f47f aeeb 	bne.w	20001a70 <__aeabi_dmul+0x1f8>
20001c9a:	e712      	b.n	20001ac2 <__aeabi_dmul+0x24a>

20001c9c <__gedf2>:
20001c9c:	f04f 3cff 	mov.w	ip, #4294967295
20001ca0:	e006      	b.n	20001cb0 <__cmpdf2+0x4>
20001ca2:	bf00      	nop

20001ca4 <__ledf2>:
20001ca4:	f04f 0c01 	mov.w	ip, #1
20001ca8:	e002      	b.n	20001cb0 <__cmpdf2+0x4>
20001caa:	bf00      	nop

20001cac <__cmpdf2>:
20001cac:	f04f 0c01 	mov.w	ip, #1
20001cb0:	f84d cd04 	str.w	ip, [sp, #-4]!
20001cb4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20001cb8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20001cbc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20001cc0:	bf18      	it	ne
20001cc2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
20001cc6:	d01b      	beq.n	20001d00 <__cmpdf2+0x54>
20001cc8:	b001      	add	sp, #4
20001cca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
20001cce:	bf0c      	ite	eq
20001cd0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
20001cd4:	ea91 0f03 	teqne	r1, r3
20001cd8:	bf02      	ittt	eq
20001cda:	ea90 0f02 	teqeq	r0, r2
20001cde:	2000      	moveq	r0, #0
20001ce0:	4770      	bxeq	lr
20001ce2:	f110 0f00 	cmn.w	r0, #0
20001ce6:	ea91 0f03 	teq	r1, r3
20001cea:	bf58      	it	pl
20001cec:	4299      	cmppl	r1, r3
20001cee:	bf08      	it	eq
20001cf0:	4290      	cmpeq	r0, r2
20001cf2:	bf2c      	ite	cs
20001cf4:	17d8      	asrcs	r0, r3, #31
20001cf6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
20001cfa:	f040 0001 	orr.w	r0, r0, #1
20001cfe:	4770      	bx	lr
20001d00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20001d04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20001d08:	d102      	bne.n	20001d10 <__cmpdf2+0x64>
20001d0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
20001d0e:	d107      	bne.n	20001d20 <__cmpdf2+0x74>
20001d10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20001d14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20001d18:	d1d6      	bne.n	20001cc8 <__cmpdf2+0x1c>
20001d1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
20001d1e:	d0d3      	beq.n	20001cc8 <__cmpdf2+0x1c>
20001d20:	f85d 0b04 	ldr.w	r0, [sp], #4
20001d24:	4770      	bx	lr
20001d26:	bf00      	nop

20001d28 <__aeabi_cdrcmple>:
20001d28:	4684      	mov	ip, r0
20001d2a:	4610      	mov	r0, r2
20001d2c:	4662      	mov	r2, ip
20001d2e:	468c      	mov	ip, r1
20001d30:	4619      	mov	r1, r3
20001d32:	4663      	mov	r3, ip
20001d34:	e000      	b.n	20001d38 <__aeabi_cdcmpeq>
20001d36:	bf00      	nop

20001d38 <__aeabi_cdcmpeq>:
20001d38:	b501      	push	{r0, lr}
20001d3a:	f7ff ffb7 	bl	20001cac <__cmpdf2>
20001d3e:	2800      	cmp	r0, #0
20001d40:	bf48      	it	mi
20001d42:	f110 0f00 	cmnmi.w	r0, #0
20001d46:	bd01      	pop	{r0, pc}

20001d48 <__aeabi_dcmpeq>:
20001d48:	f84d ed08 	str.w	lr, [sp, #-8]!
20001d4c:	f7ff fff4 	bl	20001d38 <__aeabi_cdcmpeq>
20001d50:	bf0c      	ite	eq
20001d52:	2001      	moveq	r0, #1
20001d54:	2000      	movne	r0, #0
20001d56:	f85d fb08 	ldr.w	pc, [sp], #8
20001d5a:	bf00      	nop

20001d5c <__aeabi_dcmplt>:
20001d5c:	f84d ed08 	str.w	lr, [sp, #-8]!
20001d60:	f7ff ffea 	bl	20001d38 <__aeabi_cdcmpeq>
20001d64:	bf34      	ite	cc
20001d66:	2001      	movcc	r0, #1
20001d68:	2000      	movcs	r0, #0
20001d6a:	f85d fb08 	ldr.w	pc, [sp], #8
20001d6e:	bf00      	nop

20001d70 <__aeabi_dcmple>:
20001d70:	f84d ed08 	str.w	lr, [sp, #-8]!
20001d74:	f7ff ffe0 	bl	20001d38 <__aeabi_cdcmpeq>
20001d78:	bf94      	ite	ls
20001d7a:	2001      	movls	r0, #1
20001d7c:	2000      	movhi	r0, #0
20001d7e:	f85d fb08 	ldr.w	pc, [sp], #8
20001d82:	bf00      	nop

20001d84 <__aeabi_dcmpge>:
20001d84:	f84d ed08 	str.w	lr, [sp, #-8]!
20001d88:	f7ff ffce 	bl	20001d28 <__aeabi_cdrcmple>
20001d8c:	bf94      	ite	ls
20001d8e:	2001      	movls	r0, #1
20001d90:	2000      	movhi	r0, #0
20001d92:	f85d fb08 	ldr.w	pc, [sp], #8
20001d96:	bf00      	nop

20001d98 <__aeabi_dcmpgt>:
20001d98:	f84d ed08 	str.w	lr, [sp, #-8]!
20001d9c:	f7ff ffc4 	bl	20001d28 <__aeabi_cdrcmple>
20001da0:	bf34      	ite	cc
20001da2:	2001      	movcc	r0, #1
20001da4:	2000      	movcs	r0, #0
20001da6:	f85d fb08 	ldr.w	pc, [sp], #8
20001daa:	bf00      	nop

20001dac <__aeabi_d2uiz>:
20001dac:	004a      	lsls	r2, r1, #1
20001dae:	d211      	bcs.n	20001dd4 <__aeabi_d2uiz+0x28>
20001db0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20001db4:	d211      	bcs.n	20001dda <__aeabi_d2uiz+0x2e>
20001db6:	d50d      	bpl.n	20001dd4 <__aeabi_d2uiz+0x28>
20001db8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20001dbc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20001dc0:	d40e      	bmi.n	20001de0 <__aeabi_d2uiz+0x34>
20001dc2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20001dc6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20001dca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20001dce:	fa23 f002 	lsr.w	r0, r3, r2
20001dd2:	4770      	bx	lr
20001dd4:	f04f 0000 	mov.w	r0, #0
20001dd8:	4770      	bx	lr
20001dda:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
20001dde:	d102      	bne.n	20001de6 <__aeabi_d2uiz+0x3a>
20001de0:	f04f 30ff 	mov.w	r0, #4294967295
20001de4:	4770      	bx	lr
20001de6:	f04f 0000 	mov.w	r0, #0
20001dea:	4770      	bx	lr

20001dec <__errno>:
20001dec:	f242 1358 	movw	r3, #8536	; 0x2158
20001df0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001df4:	6818      	ldr	r0, [r3, #0]
20001df6:	4770      	bx	lr

20001df8 <__libc_init_array>:
20001df8:	b570      	push	{r4, r5, r6, lr}
20001dfa:	f242 162c 	movw	r6, #8492	; 0x212c
20001dfe:	f242 152c 	movw	r5, #8492	; 0x212c
20001e02:	f2c2 0600 	movt	r6, #8192	; 0x2000
20001e06:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001e0a:	1b76      	subs	r6, r6, r5
20001e0c:	10b6      	asrs	r6, r6, #2
20001e0e:	d006      	beq.n	20001e1e <__libc_init_array+0x26>
20001e10:	2400      	movs	r4, #0
20001e12:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20001e16:	3401      	adds	r4, #1
20001e18:	4798      	blx	r3
20001e1a:	42a6      	cmp	r6, r4
20001e1c:	d8f9      	bhi.n	20001e12 <__libc_init_array+0x1a>
20001e1e:	f242 152c 	movw	r5, #8492	; 0x212c
20001e22:	f242 1630 	movw	r6, #8496	; 0x2130
20001e26:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001e2a:	f2c2 0600 	movt	r6, #8192	; 0x2000
20001e2e:	1b76      	subs	r6, r6, r5
20001e30:	f000 f970 	bl	20002114 <_init>
20001e34:	10b6      	asrs	r6, r6, #2
20001e36:	d006      	beq.n	20001e46 <__libc_init_array+0x4e>
20001e38:	2400      	movs	r4, #0
20001e3a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20001e3e:	3401      	adds	r4, #1
20001e40:	4798      	blx	r3
20001e42:	42a6      	cmp	r6, r4
20001e44:	d8f9      	bhi.n	20001e3a <__libc_init_array+0x42>
20001e46:	bd70      	pop	{r4, r5, r6, pc}

20001e48 <sqrt>:
20001e48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20001e4c:	b08b      	sub	sp, #44	; 0x2c
20001e4e:	4606      	mov	r6, r0
20001e50:	460f      	mov	r7, r1
20001e52:	f000 f84f 	bl	20001ef4 <__ieee754_sqrt>
20001e56:	f242 244c 	movw	r4, #8780	; 0x224c
20001e5a:	f2c2 0400 	movt	r4, #8192	; 0x2000
20001e5e:	f994 3000 	ldrsb.w	r3, [r4]
20001e62:	f1b3 3fff 	cmp.w	r3, #4294967295
20001e66:	4680      	mov	r8, r0
20001e68:	4689      	mov	r9, r1
20001e6a:	d031      	beq.n	20001ed0 <sqrt+0x88>
20001e6c:	4630      	mov	r0, r6
20001e6e:	4639      	mov	r1, r7
20001e70:	f000 f92e 	bl	200020d0 <__isnand>
20001e74:	4605      	mov	r5, r0
20001e76:	2800      	cmp	r0, #0
20001e78:	d12a      	bne.n	20001ed0 <sqrt+0x88>
20001e7a:	f04f 0a00 	mov.w	sl, #0
20001e7e:	f04f 0b00 	mov.w	fp, #0
20001e82:	4630      	mov	r0, r6
20001e84:	4639      	mov	r1, r7
20001e86:	4652      	mov	r2, sl
20001e88:	465b      	mov	r3, fp
20001e8a:	f7ff ff67 	bl	20001d5c <__aeabi_dcmplt>
20001e8e:	b1f8      	cbz	r0, 20001ed0 <sqrt+0x88>
20001e90:	7824      	ldrb	r4, [r4, #0]
20001e92:	f242 130c 	movw	r3, #8460	; 0x210c
20001e96:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e9a:	9508      	str	r5, [sp, #32]
20001e9c:	9301      	str	r3, [sp, #4]
20001e9e:	2301      	movs	r3, #1
20001ea0:	e9cd 6702 	strd	r6, r7, [sp, #8]
20001ea4:	9300      	str	r3, [sp, #0]
20001ea6:	e9cd 6704 	strd	r6, r7, [sp, #16]
20001eaa:	b1b4      	cbz	r4, 20001eda <sqrt+0x92>
20001eac:	4650      	mov	r0, sl
20001eae:	4659      	mov	r1, fp
20001eb0:	4652      	mov	r2, sl
20001eb2:	465b      	mov	r3, fp
20001eb4:	f7ff fe0a 	bl	20001acc <__aeabi_ddiv>
20001eb8:	2c02      	cmp	r4, #2
20001eba:	e9cd 0106 	strd	r0, r1, [sp, #24]
20001ebe:	d10e      	bne.n	20001ede <sqrt+0x96>
20001ec0:	f7ff ff94 	bl	20001dec <__errno>
20001ec4:	2321      	movs	r3, #33	; 0x21
20001ec6:	6003      	str	r3, [r0, #0]
20001ec8:	9b08      	ldr	r3, [sp, #32]
20001eca:	b973      	cbnz	r3, 20001eea <sqrt+0xa2>
20001ecc:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20001ed0:	4640      	mov	r0, r8
20001ed2:	4649      	mov	r1, r9
20001ed4:	b00b      	add	sp, #44	; 0x2c
20001ed6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20001eda:	e9cd ab06 	strd	sl, fp, [sp, #24]
20001ede:	4668      	mov	r0, sp
20001ee0:	f000 f904 	bl	200020ec <matherr>
20001ee4:	2800      	cmp	r0, #0
20001ee6:	d1ef      	bne.n	20001ec8 <sqrt+0x80>
20001ee8:	e7ea      	b.n	20001ec0 <sqrt+0x78>
20001eea:	f7ff ff7f 	bl	20001dec <__errno>
20001eee:	9b08      	ldr	r3, [sp, #32]
20001ef0:	6003      	str	r3, [r0, #0]
20001ef2:	e7eb      	b.n	20001ecc <sqrt+0x84>

20001ef4 <__ieee754_sqrt>:
20001ef4:	f240 0c00 	movw	ip, #0
20001ef8:	460b      	mov	r3, r1
20001efa:	f6c7 7cf0 	movt	ip, #32752	; 0x7ff0
20001efe:	4602      	mov	r2, r0
20001f00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
20001f04:	4666      	mov	r6, ip
20001f06:	ea01 0c0c 	and.w	ip, r1, ip
20001f0a:	4604      	mov	r4, r0
20001f0c:	45b4      	cmp	ip, r6
20001f0e:	460d      	mov	r5, r1
20001f10:	4680      	mov	r8, r0
20001f12:	4689      	mov	r9, r1
20001f14:	f000 80be 	beq.w	20002094 <__ieee754_sqrt+0x1a0>
20001f18:	2900      	cmp	r1, #0
20001f1a:	f340 808c 	ble.w	20002036 <__ieee754_sqrt+0x142>
20001f1e:	ea5f 5821 	movs.w	r8, r1, asr #20
20001f22:	f000 8096 	beq.w	20002052 <__ieee754_sqrt+0x15e>
20001f26:	f5a8 787e 	sub.w	r8, r8, #1016	; 0x3f8
20001f2a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20001f2e:	f1a8 0807 	sub.w	r8, r8, #7
20001f32:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20001f36:	f018 0f01 	tst.w	r8, #1
20001f3a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
20001f3e:	d16a      	bne.n	20002016 <__ieee754_sqrt+0x122>
20001f40:	0fd1      	lsrs	r1, r2, #31
20001f42:	f04f 0c00 	mov.w	ip, #0
20001f46:	eb01 0343 	add.w	r3, r1, r3, lsl #1
20001f4a:	0052      	lsls	r2, r2, #1
20001f4c:	4665      	mov	r5, ip
20001f4e:	4660      	mov	r0, ip
20001f50:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
20001f54:	1844      	adds	r4, r0, r1
20001f56:	0fd6      	lsrs	r6, r2, #31
20001f58:	0052      	lsls	r2, r2, #1
20001f5a:	429c      	cmp	r4, r3
20001f5c:	f10c 0c01 	add.w	ip, ip, #1
20001f60:	dc02      	bgt.n	20001f68 <__ieee754_sqrt+0x74>
20001f62:	1b1b      	subs	r3, r3, r4
20001f64:	186d      	adds	r5, r5, r1
20001f66:	1860      	adds	r0, r4, r1
20001f68:	0849      	lsrs	r1, r1, #1
20001f6a:	f1bc 0f16 	cmp.w	ip, #22
20001f6e:	eb06 0343 	add.w	r3, r6, r3, lsl #1
20001f72:	d1ef      	bne.n	20001f54 <__ieee754_sqrt+0x60>
20001f74:	2400      	movs	r4, #0
20001f76:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
20001f7a:	46a2      	mov	sl, r4
20001f7c:	4626      	mov	r6, r4
20001f7e:	e013      	b.n	20001fa8 <__ieee754_sqrt+0xb4>
20001f80:	4283      	cmp	r3, r0
20001f82:	bf14      	ite	ne
20001f84:	2700      	movne	r7, #0
20001f86:	2701      	moveq	r7, #1
20001f88:	4594      	cmp	ip, r2
20001f8a:	bf8c      	ite	hi
20001f8c:	2700      	movhi	r7, #0
20001f8e:	f007 0701 	andls.w	r7, r7, #1
20001f92:	b96f      	cbnz	r7, 20001fb0 <__ieee754_sqrt+0xbc>
20001f94:	3401      	adds	r4, #1
20001f96:	4607      	mov	r7, r0
20001f98:	0849      	lsrs	r1, r1, #1
20001f9a:	0fd0      	lsrs	r0, r2, #31
20001f9c:	0052      	lsls	r2, r2, #1
20001f9e:	2c20      	cmp	r4, #32
20001fa0:	eb00 0343 	add.w	r3, r0, r3, lsl #1
20001fa4:	d01b      	beq.n	20001fde <__ieee754_sqrt+0xea>
20001fa6:	4638      	mov	r0, r7
20001fa8:	4298      	cmp	r0, r3
20001faa:	eb01 0c06 	add.w	ip, r1, r6
20001fae:	dae7      	bge.n	20001f80 <__ieee754_sqrt+0x8c>
20001fb0:	f00c 4700 	and.w	r7, ip, #2147483648	; 0x80000000
20001fb4:	eb0c 0601 	add.w	r6, ip, r1
20001fb8:	f1b7 4f00 	cmp.w	r7, #2147483648	; 0x80000000
20001fbc:	d027      	beq.n	2000200e <__ieee754_sqrt+0x11a>
20001fbe:	4607      	mov	r7, r0
20001fc0:	1a1b      	subs	r3, r3, r0
20001fc2:	4594      	cmp	ip, r2
20001fc4:	ebcc 0202 	rsb	r2, ip, r2
20001fc8:	bf88      	it	hi
20001fca:	3b01      	subhi	r3, #1
20001fcc:	3401      	adds	r4, #1
20001fce:	448a      	add	sl, r1
20001fd0:	0fd0      	lsrs	r0, r2, #31
20001fd2:	0849      	lsrs	r1, r1, #1
20001fd4:	0052      	lsls	r2, r2, #1
20001fd6:	2c20      	cmp	r4, #32
20001fd8:	eb00 0343 	add.w	r3, r0, r3, lsl #1
20001fdc:	d1e3      	bne.n	20001fa6 <__ieee754_sqrt+0xb2>
20001fde:	4313      	orrs	r3, r2
20001fe0:	d11e      	bne.n	20002020 <__ieee754_sqrt+0x12c>
20001fe2:	ea4f 0a5a 	mov.w	sl, sl, lsr #1
20001fe6:	ea4f 0168 	mov.w	r1, r8, asr #1
20001fea:	f015 0f01 	tst.w	r5, #1
20001fee:	bf18      	it	ne
20001ff0:	f04a 4a00 	orrne.w	sl, sl, #2147483648	; 0x80000000
20001ff4:	0509      	lsls	r1, r1, #20
20001ff6:	4654      	mov	r4, sl
20001ff8:	f101 517e 	add.w	r1, r1, #1065353216	; 0x3f800000
20001ffc:	f501 01c0 	add.w	r1, r1, #6291456	; 0x600000
20002000:	eb01 0365 	add.w	r3, r1, r5, asr #1
20002004:	461d      	mov	r5, r3
20002006:	4620      	mov	r0, r4
20002008:	4629      	mov	r1, r5
2000200a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
2000200e:	2e00      	cmp	r6, #0
20002010:	dbd5      	blt.n	20001fbe <__ieee754_sqrt+0xca>
20002012:	1c47      	adds	r7, r0, #1
20002014:	e7d4      	b.n	20001fc0 <__ieee754_sqrt+0xcc>
20002016:	0fd1      	lsrs	r1, r2, #31
20002018:	0052      	lsls	r2, r2, #1
2000201a:	eb01 0343 	add.w	r3, r1, r3, lsl #1
2000201e:	e78f      	b.n	20001f40 <__ieee754_sqrt+0x4c>
20002020:	f1ba 3fff 	cmp.w	sl, #4294967295
20002024:	bf1c      	itt	ne
20002026:	f00a 0301 	andne.w	r3, sl, #1
2000202a:	449a      	addne	sl, r3
2000202c:	d1d9      	bne.n	20001fe2 <__ieee754_sqrt+0xee>
2000202e:	3501      	adds	r5, #1
20002030:	f04f 0a00 	mov.w	sl, #0
20002034:	e7d7      	b.n	20001fe6 <__ieee754_sqrt+0xf2>
20002036:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
2000203a:	ea5c 0c00 	orrs.w	ip, ip, r0
2000203e:	d0e2      	beq.n	20002006 <__ieee754_sqrt+0x112>
20002040:	2900      	cmp	r1, #0
20002042:	d13a      	bne.n	200020ba <__ieee754_sqrt+0x1c6>
20002044:	4688      	mov	r8, r1
20002046:	0ad3      	lsrs	r3, r2, #11
20002048:	f1a8 0815 	sub.w	r8, r8, #21
2000204c:	0552      	lsls	r2, r2, #21
2000204e:	2b00      	cmp	r3, #0
20002050:	d0f9      	beq.n	20002046 <__ieee754_sqrt+0x152>
20002052:	f413 1180 	ands.w	r1, r3, #1048576	; 0x100000
20002056:	d12d      	bne.n	200020b4 <__ieee754_sqrt+0x1c0>
20002058:	005b      	lsls	r3, r3, #1
2000205a:	3101      	adds	r1, #1
2000205c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20002060:	d0fa      	beq.n	20002058 <__ieee754_sqrt+0x164>
20002062:	f1c1 0020 	rsb	r0, r1, #32
20002066:	f108 0801 	add.w	r8, r8, #1
2000206a:	fa32 f000 	lsrs.w	r0, r2, r0
2000206e:	ebc1 0808 	rsb	r8, r1, r8
20002072:	4303      	orrs	r3, r0
20002074:	f5a8 787e 	sub.w	r8, r8, #1016	; 0x3f8
20002078:	408a      	lsls	r2, r1
2000207a:	f1a8 0807 	sub.w	r8, r8, #7
2000207e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20002082:	f018 0f01 	tst.w	r8, #1
20002086:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
2000208a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
2000208e:	f43f af57 	beq.w	20001f40 <__ieee754_sqrt+0x4c>
20002092:	e7c0      	b.n	20002016 <__ieee754_sqrt+0x122>
20002094:	4602      	mov	r2, r0
20002096:	460b      	mov	r3, r1
20002098:	f7ff fbee 	bl	20001878 <__aeabi_dmul>
2000209c:	4602      	mov	r2, r0
2000209e:	460b      	mov	r3, r1
200020a0:	4620      	mov	r0, r4
200020a2:	4629      	mov	r1, r5
200020a4:	f7ff fa36 	bl	20001514 <__adddf3>
200020a8:	4604      	mov	r4, r0
200020aa:	460d      	mov	r5, r1
200020ac:	4620      	mov	r0, r4
200020ae:	4629      	mov	r1, r5
200020b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
200020b4:	2020      	movs	r0, #32
200020b6:	2100      	movs	r1, #0
200020b8:	e7d5      	b.n	20002066 <__ieee754_sqrt+0x172>
200020ba:	4602      	mov	r2, r0
200020bc:	460b      	mov	r3, r1
200020be:	f7ff fa27 	bl	20001510 <__aeabi_dsub>
200020c2:	4602      	mov	r2, r0
200020c4:	460b      	mov	r3, r1
200020c6:	f7ff fd01 	bl	20001acc <__aeabi_ddiv>
200020ca:	4604      	mov	r4, r0
200020cc:	460d      	mov	r5, r1
200020ce:	e79a      	b.n	20002006 <__ieee754_sqrt+0x112>

200020d0 <__isnand>:
200020d0:	4602      	mov	r2, r0
200020d2:	4240      	negs	r0, r0
200020d4:	4310      	orrs	r0, r2
200020d6:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200020da:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
200020de:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
200020e2:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
200020e6:	0fc0      	lsrs	r0, r0, #31
200020e8:	4770      	bx	lr
200020ea:	bf00      	nop

200020ec <matherr>:
200020ec:	2000      	movs	r0, #0
200020ee:	4770      	bx	lr
200020f0:	00000065 	.word	0x00000065
200020f4:	00000072 	.word	0x00000072

200020f8 <C.18.2576>:
200020f8:	00000001 00000002 00000004 00000001     ................
20002108:	00000043 74727173 00000000              C...sqrt....

20002114 <_init>:
20002114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20002116:	bf00      	nop
20002118:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000211a:	bc08      	pop	{r3}
2000211c:	469e      	mov	lr, r3
2000211e:	4770      	bx	lr

20002120 <_fini>:
20002120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20002122:	bf00      	nop
20002124:	bcf8      	pop	{r3, r4, r5, r6, r7}
20002126:	bc08      	pop	{r3}
20002128:	469e      	mov	lr, r3
2000212a:	4770      	bx	lr

2000212c <__frame_dummy_init_array_entry>:
2000212c:	0485 2000                                   ... 

20002130 <__do_global_dtors_aux_fini_array_entry>:
20002130:	0471 2000                                   q.. 
