# AOI32 Circuit & Layout Design

This project showcases the **transistor-level design** and **layout implementation** of an AOI32 logic gate using Cadence Virtuoso. It includes both *complex* and *non-complex* layout styles, along with simulations and documentation.

---

## ğŸ”§ Tech Stack
- **Cadence Virtuoso** â€“ schematic & layout design  
- **Eldo** â€“ simulation  
- **.cir** files â€“ circuit netlists for AOI32 and its variants

---

## ğŸ“ Repository Structure

| File | Description |
|------|-------------|
| `OAI33.cir` / `OAI Complex.cir` | SPICE netlists for simulation |
| `Complex Whight.png` | Schematic of complex implementation |
| `Complex Image from WhatsApp.png` | Layout image of complex AOI32 |
| `Noncomplex Final.png` | Layout of non-complex implementation |
| `DVD Endsem Group 30.pptx/pdf` | Project presentation slides |

---

## ğŸ–¼ï¸ Layout Snapshots

### ğŸŒ€ Complex Layout
![Complex Layout](Complex%20Image%20from%20WhatsApp.png)

### ğŸŒ¿ Non-complex Layout
![Non-complex Layout](Noncomplex%20Final.png)

---

## ğŸ“ Summary

- Designed AOI32 logic gate using both compact and expanded transistor arrangements  
- Verified functionality through **pre- and post-layout simulation**  
- Extracted parasitics and validated delay behavior using **Eldo**

---

> ğŸ‘¨â€ğŸ”¬ Team of 3 | Aug â€˜24 â€“ Nov â€˜24  
> ğŸ“IIIT Delhi | Course: Digital VLSI Design

---

