
-- Test-Bench de un decodificador
-- BCD a 7 segmentos realizado para
-- el tutorial de la actividad AIP3
-- (20-09-2022)

-- Clausulas de visibilidad
library ieee;
use ieee.std_logic_1164.all;

--Declaracion de la entidad sin puertos
entity tb_decodBCD7seg is
end entity;

architecture test of tb_decodBCD7seg is
  signal digBCD:  std_logic_vector(3 downto 0); --Estimulo
  signal setDisp: std_logic_vector(6 downto 0); -- Respuesta
begin

-- Modelo a verificar: decodificador BCD (Port => Signal)
  dut: entity Work.decodBCD7seg(rtl)
	port map(digBCD => digBCD,
		 segDisp => segDisp);

-- Generacio de estimulos
-- Estimulo <= Valor;
-- wait for tiempo_de_mantenimiento
process
begin
 digBCD <= "0000"; --En T = 0 ns
 wait for 100 ns;
 digBCD <= "0001"; --En T = 0 ns
 wait for 100 ns;
 digBCD <= "0010"; --En T = 0 ns
 wait for 100 ns;
 digBCD <= "0011"; --En T = 0 ns
 wait for 100 ns;
 digBCD <= "0100"; --En T = 0 ns
 wait for 100 ns;
 digBCD <= "0101"; --En T = 0 ns
 wait for 100 ns;
 digBCD <= "0110"; --En T = 0 ns
 wait for 100 ns;
 digBCD <= "0111"; --En T = 0 ns
 wait for 100 ns;
 digBCD <= "1000"; --En T = 0 ns
 wait for 100 ns;
 digBCD <= "1001"; --En T = 0 ns
 wait for 100 ns;
 digBCD <= "1010"; --En T = 0 ns
 wait for 100 ns;
 digBCD <= "1011"; --En T = 0 ns
 wait for 100 ns;
 digBCD <= "1100"; --En T = 0 ns
 wait for 100 ns;
 digBCD <= "1101"; --En T = 0 ns
 wait for 100 ns;
 digBCD <= "1110"; --En T = 0 ns
 wait for 100 ns;
 digBCD <= "1111"; --En T = 0 ns
 wait;
end process;

end test;