# â±ï¸ 4-bit Asynchronous (Ripple) Counter

## ğŸ“˜ Introduction
A **4-bit Asynchronous Counter** (also called a Ripple Counter) is a counter where the flip-flops are not clocked simultaneously.  
- The first flip-flop is triggered by the external clock.  
- Each subsequent flip-flop is triggered by the output of the previous flip-flop.  

This causes a "ripple" effect in counting.  

---

## ğŸ“ Code

[asynchronous_counter.v](asynchronous_counter.v) â€“ RTL Design  

[asynchronous_counter_tb.v](asynchronous_counter_tb.v) â€“ Testbench  



## ğŸ” Simulation

- Tool: QuestaSim / EDA Playground  

- ### ğŸ“Š Waveform Output

Here is the simulation waveform:  

![Waveform](asynchronous_counter_waveform.png)



Output Verified!
