static void F_1 ( T_1 * V_1 )\r\n{\r\nV_1 -> V_2 . V_3 . V_4 [ V_5 ] = 0 ;\r\nV_1 -> V_2 . V_3 . V_4 [ V_6 ] = 1 ;\r\nV_1 -> V_2 . V_3 . V_4 [ V_7 ] = 2 ;\r\nV_1 -> V_2 . V_3 . V_4 [ V_8 ] = 1 ;\r\nV_1 -> V_2 . V_3 . V_4 [ V_9 ] = 2 ;\r\nV_1 -> V_2 . V_3 . V_4 [ V_10 ] = 2 ;\r\nV_1 -> V_11 . V_12 = V_1 -> V_2 . V_3 . V_13 [ 0 ] ;\r\nV_1 -> V_11 . V_14 = V_1 -> V_2 . V_3 . V_13 [ 1 ] ;\r\nV_1 -> V_11 . V_15 = V_1 -> V_2 . V_3 . V_13 [ 2 ] ;\r\nV_1 -> V_11 . V_16 = V_1 -> V_11 . V_14 ;\r\nV_1 -> V_11 . V_17 = V_1 -> V_11 . V_15 ;\r\nV_1 -> V_11 . V_18 = V_1 -> V_11 . V_17 + V_19 ;\r\nV_1 -> V_11 . V_16 += 0x4C ;\r\n}\r\nint F_2 ( T_1 * V_1 )\r\n{\r\nint V_20 ;\r\nT_2 V_21 = 0 , V_22 = 0xffffffff ;\r\nT_3 V_23 = 0 , V_24 ;\r\nT_4 V_25 , V_26 ;\r\nvoid * V_27 ;\r\nT_4 T_5 * V_28 ;\r\nV_1 -> V_11 . V_29 = V_30 [ V_1 -> V_31 ] ;\r\nF_3 ((L_1, a->xdi_adapter.Properties.Name))\r\nfor ( V_20 = 0 ; V_20 < 3 ; V_20 ++ ) {\r\nV_1 -> V_2 . V_3 . V_20 [ V_20 ] =\r\nF_4 ( V_1 -> V_2 . V_3 . V_32 ,\r\nV_1 -> V_2 . V_3 . V_33 , V_20 ,\r\nV_1 -> V_2 . V_3 . V_27 ) ;\r\nif ( ! V_1 -> V_2 . V_3 . V_20 [ V_20 ] ) {\r\nF_5 ((L_2, bar))\r\nreturn ( - 1 ) ;\r\n}\r\n}\r\nV_1 -> V_2 . V_3 . V_34 =\r\n( T_4 ) F_6 ( V_1 -> V_2 . V_3 . V_32 ,\r\nV_1 -> V_2 . V_3 . V_33 ,\r\nV_1 -> V_2 . V_3 . V_27 ) ;\r\nif ( ! V_1 -> V_2 . V_3 . V_34 ) {\r\nF_5 ( ( L_3 ) ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nV_25 = V_1 -> V_2 . V_3 . V_32 ;\r\nV_26 = V_1 -> V_2 . V_3 . V_33 ;\r\nV_27 = V_1 -> V_2 . V_3 . V_27 ;\r\nF_7 ( V_25 , V_26 , 0x18 , & V_21 , sizeof( V_21 ) , V_27 ) ;\r\nF_7 ( V_25 , V_26 , 0x04 , & V_24 , sizeof( V_24 ) , V_27 ) ;\r\nF_8 ( V_25 , V_26 , 0x04 , & V_23 , sizeof( V_23 ) , V_27 ) ;\r\nF_8 ( V_25 , V_26 , 0x18 , & V_22 , sizeof( V_22 ) , V_27 ) ;\r\nF_7 ( V_25 , V_26 , 0x18 , & V_22 , sizeof( V_22 ) , V_27 ) ;\r\nF_8 ( V_25 , V_26 , 0x18 , & V_21 , sizeof( V_21 ) , V_27 ) ;\r\nF_8 ( V_25 , V_26 , 0x04 , & V_24 , sizeof( V_24 ) , V_27 ) ;\r\nV_22 = ( ~ ( V_22 & ~ 7 ) ) + 1 ;\r\nF_3 ((L_4, bar2_length))\r\nif ( ! ( V_1 -> V_2 . V_3 . V_13 [ 0 ] =\r\nF_9 ( V_1 , 0 , V_1 -> V_2 . V_3 . V_20 [ 0 ] ,\r\nV_35 [ 0 ] ) ) ) {\r\nF_5 ((L_5))\r\nF_10 ( V_1 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nsprintf ( & V_1 -> V_36 [ 0 ] , L_6 ,\r\nV_1 -> V_2 . V_3 . V_32 , V_1 -> V_2 . V_3 . V_33 ) ;\r\nif ( F_11 ( V_1 , 1 , V_1 -> V_2 . V_3 . V_20 [ 1 ] ,\r\nV_35 [ 1 ] , & V_1 -> V_36 [ 0 ] , 1 ) ) {\r\nF_5 ((L_7))\r\nF_10 ( V_1 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nV_1 -> V_2 . V_3 . V_13 [ 1 ] = ( void * ) ( unsigned long ) V_1 -> V_2 . V_3 . V_20 [ 1 ] ;\r\nV_1 -> V_2 . V_3 . V_37 [ 1 ] = V_35 [ 1 ] ;\r\nif ( F_11 ( V_1 , 1 , V_1 -> V_2 . V_3 . V_20 [ 2 ] ,\r\nV_22 , & V_1 -> V_36 [ 0 ] , 2 ) ) {\r\nF_5 ((L_8))\r\nF_10 ( V_1 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nV_1 -> V_2 . V_3 . V_13 [ 2 ] = ( void * ) ( unsigned long ) V_1 -> V_2 . V_3 . V_20 [ 2 ] ;\r\nV_1 -> V_2 . V_3 . V_37 [ 2 ] = V_22 ;\r\nF_1 ( V_1 ) ;\r\nV_1 -> V_11 . V_38 = F_12 ( V_1 ) ;\r\nif ( F_13 ( V_1 ) ) {\r\nF_10 ( V_1 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nif ( F_14\r\n( & V_1 -> V_11 . V_39 , L_9 ) ) {\r\nF_10 ( V_1 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nif ( F_14\r\n( & V_1 -> V_11 . V_40 , L_10 ) ) {\r\nF_10 ( V_1 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nstrcpy ( V_1 -> V_11 . V_41 . V_42 , L_11 ) ;\r\nif ( F_15 ( & V_1 -> V_11 . V_41 ,\r\nV_43 , & V_1 -> V_11 ) ) {\r\nF_10 ( V_1 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nV_1 -> V_11 . V_44 . V_45 = V_1 -> V_11 . V_41 . V_45 ;\r\nV_1 -> V_11 . V_46 = V_30 [ V_1 -> V_31 ] . V_46 ;\r\nV_1 -> V_11 . V_47 = V_30 [ V_1 -> V_31 ] . V_48 ;\r\nV_1 -> V_11 . V_49 = F_16 ( 0 , V_1 -> V_11 . V_47 * sizeof( V_50 ) ) ;\r\nif ( ! V_1 -> V_11 . V_49 ) {\r\nF_10 ( V_1 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nmemset ( V_1 -> V_11 . V_49 , 0x00 , V_1 -> V_11 . V_47 * sizeof( V_50 ) ) ;\r\nV_1 -> V_11 . V_1 . V_51 = & V_1 -> V_11 ;\r\nV_1 -> V_11 . V_52 = V_53 ;\r\nV_1 -> V_54 . V_55 = F_10 ;\r\nV_1 -> V_54 . V_56 = V_57 ;\r\nV_28 = F_17 ( & V_1 -> V_11 ) ;\r\nF_18 ( V_28 , 0x41 ) ;\r\nF_19 ( & V_1 -> V_11 , V_28 ) ;\r\nF_20 ( & V_1 -> V_11 ) ;\r\nV_1 -> V_58 = 0x00000003 ;\r\nV_1 -> V_11 . V_59 . V_60 = V_1 -> V_2 . V_3 . V_34 ;\r\nsprintf ( V_1 -> V_11 . V_59 . V_61 , L_12 ,\r\n( long ) V_1 -> V_11 . V_38 ) ;\r\nif ( F_21 ( V_1 , V_1 -> V_11 . V_59 . V_60 ,\r\nV_1 -> V_11 . V_59 . V_61 ) ) {\r\nF_10 ( V_1 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nV_1 -> V_11 . V_59 . V_62 = 1 ;\r\nF_22 ( L_13 , V_1 -> V_11 . V_29 . V_63 ,\r\nV_1 -> V_2 . V_3 . V_34 , V_1 -> V_11 . V_38 ) ;\r\nreturn ( 0 ) ;\r\n}\r\nstatic int F_10 ( T_1 * V_1 )\r\n{\r\nint V_64 ;\r\nif ( V_1 -> V_11 . V_65 ) {\r\nF_23 ( V_1 ) ;\r\n}\r\nif ( V_1 -> V_11 . V_59 . V_62 ) {\r\nF_24 ( V_1 , V_1 -> V_11 . V_59 . V_60 ) ;\r\n}\r\nV_1 -> V_11 . V_59 . V_62 = 0 ;\r\nif ( V_1 -> V_2 . V_3 . V_13 [ 0 ] && V_1 -> V_2 . V_3 . V_20 [ 0 ] ) {\r\nF_25 ( V_1 -> V_2 . V_3 . V_13 [ 0 ] ) ;\r\nV_1 -> V_2 . V_3 . V_13 [ 0 ] = NULL ;\r\nV_1 -> V_2 . V_3 . V_20 [ 0 ] = 0 ;\r\n}\r\nfor ( V_64 = 1 ; V_64 < 3 ; V_64 ++ ) {\r\nif ( V_1 -> V_2 . V_3 . V_13 [ V_64 ] && V_1 -> V_2 . V_3 . V_20 [ V_64 ] ) {\r\nF_11 ( V_1 , 0 ,\r\nV_1 -> V_2 . V_3 . V_20 [ V_64 ] ,\r\nV_1 -> V_2 . V_3 .\r\nV_37 [ V_64 ] ,\r\n& V_1 -> V_36 [ 0 ] , V_64 ) ;\r\nV_1 -> V_2 . V_3 . V_13 [ V_64 ] = NULL ;\r\nV_1 -> V_2 . V_3 . V_20 [ V_64 ] = 0 ;\r\n}\r\n}\r\nF_26 ( & V_1 -> V_11 . V_41 ) ;\r\nF_26 ( & V_1 -> V_11 . V_44 ) ;\r\nF_27 ( & V_1 -> V_11 . V_41 ) ;\r\nV_1 -> V_11 . V_44 . V_45 = NULL ;\r\nF_28 ( & V_1 -> V_11 . V_39 , L_14 ) ;\r\nF_28 ( & V_1 -> V_11 . V_40 , L_14 ) ;\r\nif ( V_1 -> V_11 . V_49 ) {\r\nF_29 ( 0 , V_1 -> V_11 . V_49 ) ;\r\nV_1 -> V_11 . V_49 = NULL ;\r\n}\r\nreturn ( 0 ) ;\r\n}\r\nvoid F_30 ( T_6 V_66 )\r\n{\r\n}\r\nstatic T_2 F_12 ( T_1 * V_1 )\r\n{\r\nT_2 V_67 = 0 ;\r\nT_4 T_5 * V_68 ;\r\nT_3 V_69 , V_70 ;\r\nT_3 T_5 * V_71 ;\r\nV_68 = F_31 ( & V_1 -> V_11 ) ;\r\nV_69 = ( T_3 ) ( F_32 ( & V_68 [ 0x22 ] ) & 0x0FFF ) ;\r\nV_70 = ( T_3 ) ( F_32 ( & V_68 [ 0x26 ] ) & 0x0FFF ) ;\r\nV_67 = ( ( T_2 ) V_69 << 16 ) | ( T_2 ) V_70 ;\r\nF_33 ( & V_1 -> V_11 , V_68 ) ;\r\nif ( ( V_67 == 0 ) || ( V_67 == 0xFFFFFFFF ) ) {\r\nF_34 ((L_15))\r\nV_71 = ( T_3 T_5 * ) F_35 ( & V_1 -> V_11 ) ;\r\nV_69 = ( T_3 ) ( F_36 ( & V_71 [ 0x11 ] ) & 0x0FFF ) ;\r\nV_70 = ( T_3 ) ( F_36 ( & V_71 [ 0x13 ] ) & 0x0FFF ) ;\r\nV_67 = ( ( ( T_2 ) V_69 ) << 16 ) | ( ( T_2 ) V_70 ) ;\r\nF_37 ( & V_1 -> V_11 , V_71 ) ;\r\n}\r\nF_3 ((L_16, serNo))\r\nreturn ( V_67 ) ;\r\n}\r\nstatic int F_13 ( T_1 * V_1 )\r\n{\r\nint V_64 ;\r\nfor ( V_64 = 1 ; V_64 < 3 ; V_64 ++ ) {\r\nF_11 ( V_1 , 0 , V_1 -> V_2 . V_3 . V_20 [ V_64 ] ,\r\nV_1 -> V_2 . V_3 . V_37 [ V_64 ] ,\r\n& V_1 -> V_36 [ 0 ] , V_64 ) ;\r\nV_1 -> V_2 . V_3 . V_13 [ V_64 ] = NULL ;\r\n}\r\nsprintf ( V_1 -> V_36 , L_12 ,\r\n( long ) V_1 -> V_11 . V_38 ) ;\r\nfor ( V_64 = 1 ; V_64 < 3 ; V_64 ++ ) {\r\nif ( F_11 ( V_1 , 1 , V_1 -> V_2 . V_3 . V_20 [ V_64 ] ,\r\nV_1 -> V_2 . V_3 . V_37 [ V_64 ] ,\r\n& V_1 -> V_36 [ 0 ] , V_64 ) ) {\r\nF_5 ((L_17, i))\r\nreturn ( - 1 ) ;\r\n}\r\nV_1 -> V_2 . V_3 . V_13 [ V_64 ] =\r\n( void * ) ( unsigned long ) V_1 -> V_2 . V_3 . V_20 [ V_64 ] ;\r\n}\r\nreturn ( 0 ) ;\r\n}\r\nstatic int\r\nV_57 ( struct V_72 * V_1 ,\r\nT_7 * V_23 , int V_37 )\r\n{\r\nint V_73 = - 1 ;\r\nif ( V_23 -> V_74 != V_1 -> V_75 ) {\r\nF_5 ((L_18,\r\ncmd->adapter, a->controller))\r\nreturn ( - 1 ) ;\r\n}\r\nswitch ( V_23 -> V_76 ) {\r\ncase V_77 :\r\nV_1 -> V_78 . V_79 = sizeof( T_2 ) ;\r\nV_1 -> V_78 . V_80 =\r\nF_16 ( 0 , V_1 -> V_78 . V_79 ) ;\r\nif ( V_1 -> V_78 . V_80 ) {\r\n* ( T_2 * ) V_1 -> V_78 . V_80 =\r\n( T_2 ) V_1 -> V_31 ;\r\nV_1 -> V_78 . V_81 = V_82 ;\r\nV_73 = 0 ;\r\n}\r\nbreak;\r\ncase V_83 :\r\nV_1 -> V_78 . V_79 = sizeof( T_2 ) ;\r\nV_1 -> V_78 . V_80 =\r\nF_16 ( 0 , V_1 -> V_78 . V_79 ) ;\r\nif ( V_1 -> V_78 . V_80 ) {\r\n* ( T_2 * ) V_1 -> V_78 . V_80 =\r\n( T_2 ) V_1 -> V_11 . V_38 ;\r\nV_1 -> V_78 . V_81 = V_82 ;\r\nV_73 = 0 ;\r\n}\r\nbreak;\r\ncase V_84 :\r\nV_1 -> V_78 . V_79 = sizeof( T_2 ) * 9 ;\r\nV_1 -> V_78 . V_80 =\r\nF_16 ( 0 , V_1 -> V_78 . V_79 ) ;\r\nif ( V_1 -> V_78 . V_80 ) {\r\nint V_64 ;\r\nT_2 * V_80 = ( T_2 * ) V_1 -> V_78 . V_80 ;\r\nfor ( V_64 = 0 ; V_64 < 8 ; V_64 ++ ) {\r\n* V_80 ++ = V_1 -> V_2 . V_3 . V_20 [ V_64 ] ;\r\n}\r\n* V_80 ++ = ( T_2 ) V_1 -> V_2 . V_3 . V_34 ;\r\nV_1 -> V_78 . V_81 = V_82 ;\r\nV_73 = 0 ;\r\n}\r\nbreak;\r\ncase V_85 :\r\nV_1 -> V_78 . V_79 = sizeof( T_2 ) ;\r\nV_1 -> V_78 . V_80 =\r\nF_16 ( 0 , V_1 -> V_78 . V_79 ) ;\r\nif ( V_1 -> V_78 . V_80 ) {\r\nT_2 * V_80 = ( T_2 * ) V_1 -> V_78 . V_80 ;\r\nif ( ! V_1 -> V_11 . V_17 ) {\r\n* V_80 = 3 ;\r\n} else if ( V_1 -> V_11 . V_86 ) {\r\n* V_80 = 2 ;\r\n} else if ( V_1 -> V_11 . V_65 ) {\r\n* V_80 = 1 ;\r\n} else {\r\n* V_80 = 0 ;\r\n}\r\nV_1 -> V_78 . V_81 = V_82 ;\r\nV_73 = 0 ;\r\n}\r\nbreak;\r\ncase V_87 :\r\nV_73 = F_38 ( & V_1 -> V_11 ) ;\r\nbreak;\r\ncase V_88 :\r\nV_73 = F_39 ( & V_1 -> V_11 ,\r\nV_23 -> V_89 .\r\nV_90 . V_91 ,\r\n( T_4 * ) & V_23 [ 1 ] ,\r\nV_23 -> V_89 .\r\nV_90 . V_37 ) ;\r\nbreak;\r\ncase V_92 :\r\nV_73 = F_40 ( & V_1 -> V_11 ,\r\nV_23 -> V_89 . V_93 .\r\nV_91 ,\r\nV_23 -> V_89 . V_93 .\r\nV_94 ) ;\r\nbreak;\r\ncase V_95 :\r\nV_1 -> V_11 . V_94 =\r\nV_23 -> V_89 . V_94 . V_94 ;\r\nV_1 -> V_11 . V_1 . V_96 =\r\nV_1 -> V_11 . V_94 ;\r\nF_41 (\r\n(L_19,\r\na->xdi_adapter.features)) V_73 = 0 ;\r\nbreak;\r\ncase V_97 :\r\nV_73 = F_23 ( V_1 ) ;\r\nbreak;\r\ncase V_98 :\r\nV_73 = F_42 ( V_1 ) ;\r\nbreak;\r\ndefault:\r\nF_5 (\r\n(L_20, a->controller,\r\ncmd->command)) }\r\nreturn ( V_73 ) ;\r\n}\r\nstatic int F_38 ( T_6 V_66 )\r\n{\r\nT_4 T_5 * V_99 , * V_100 , * V_101 ;\r\nT_2 V_64 ;\r\nT_4 T_5 * V_102 ;\r\nif ( ! V_66 -> V_17 ) {\r\nreturn ( - 1 ) ;\r\n}\r\nif ( V_66 -> V_65 ) {\r\nF_5 ((L_21,\r\nIoAdapter->ANum)) return ( - 1 ) ;\r\n}\r\n( * ( V_66 -> V_103 ) ) ( V_66 ) ;\r\nF_43 ( 100 ) ;\r\nV_102 = F_44 ( V_66 ) ;\r\nV_99 = V_102 +\r\n( ( V_66 -> V_29 . V_25 == V_104 ) ? V_105 : V_106 ) ;\r\nV_100 = V_102 + V_107 ;\r\nV_101 = V_102 + V_108 ;\r\nF_18 ( V_99 , ( T_4 ) 0 ) ;\r\nF_45 ( V_100 , ( T_3 ) 0 ) ;\r\nF_45 ( V_101 , ( T_3 ) 0 ) ;\r\nF_18 ( V_99 ,\r\n( T_4 ) (\r\n( V_66 -> V_109 + V_66 -> V_110 -\r\nV_111 ) >> 16 ) ) ;\r\nF_45 ( V_100 , 0 ) ;\r\nfor ( V_64 = 0 ; V_64 < 0x8000 ; F_45 ( V_101 , 0 ) , ++ V_64 ) ;\r\nF_43 ( 100 ) ;\r\nF_18 ( V_99 ,\r\n( T_4 ) (\r\n( V_66 -> V_109 + V_66 -> V_110 -\r\nV_111 ) >> 16 ) ) ;\r\nF_45 ( V_100 , 0x1e ) ;\r\nF_18 ( V_101 , 0 ) ;\r\nF_18 ( V_101 , 0 ) ;\r\nF_18 ( V_99 , ( T_4 ) 0 ) ;\r\nF_45 ( V_100 , ( T_3 ) 0 ) ;\r\nF_45 ( V_101 , ( T_3 ) 0 ) ;\r\nF_46 ( V_66 , V_102 ) ;\r\nV_66 -> V_112 = 0 ;\r\nif ( V_66 -> V_49 ) {\r\nmemset ( V_66 -> V_49 , 0x00 ,\r\nV_66 -> V_47 * sizeof( V_50 ) ) ;\r\n}\r\nV_66 -> V_113 = 0 ;\r\nV_66 -> V_114 = 0 ;\r\nV_66 -> V_115 = 0 ;\r\nV_66 -> V_86 = 0 ;\r\nmemset ( & V_66 -> V_1 . V_116 [ 0 ] , 0x00 ,\r\nsizeof( V_66 -> V_1 . V_116 ) ) ;\r\nmemset ( & V_66 -> V_1 . V_117 [ 0 ] , 0x00 ,\r\nsizeof( V_66 -> V_1 . V_117 ) ) ;\r\nmemset ( & V_66 -> V_1 . V_118 [ 0 ] , 0x00 ,\r\nsizeof( V_66 -> V_1 . V_118 ) ) ;\r\nmemset ( & V_66 -> V_1 . V_119 [ 0 ] , 0x00 ,\r\nsizeof( V_66 -> V_1 . V_119 ) ) ;\r\nmemset ( & V_66 -> V_1 . V_120 [ 0 ] , 0x00 ,\r\nsizeof( V_66 -> V_1 . V_120 ) ) ;\r\nmemset ( & V_66 -> V_1 . V_121 [ 0 ] , 0x00 ,\r\nsizeof( V_66 -> V_1 . V_121 ) ) ;\r\nmemset ( & V_66 -> V_1 . V_122 [ 0 ] , 0x00 ,\r\nsizeof( V_66 -> V_1 . V_122 ) ) ;\r\nmemset ( & V_66 -> V_1 . V_123 [ 0 ] , 0x00 , sizeof( V_66 -> V_1 . V_123 ) ) ;\r\nmemset ( & V_66 -> V_1 . V_124 [ 0 ] , 0x00 , sizeof( V_66 -> V_1 . V_124 ) ) ;\r\nreturn ( 0 ) ;\r\n}\r\nstatic int\r\nF_39 ( T_6 V_66 ,\r\nT_2 V_125 , const T_4 * V_80 , T_2 V_37 )\r\n{\r\nT_4 T_5 * V_99 , * V_100 , * V_101 ;\r\nT_4 T_5 * V_102 ;\r\nif ( ! V_66 -> V_17 ) {\r\nreturn ( - 1 ) ;\r\n}\r\nV_102 = F_44 ( V_66 ) ;\r\nV_99 = V_102 +\r\n( ( V_66 -> V_29 . V_25 == V_104 ) ? V_105 : V_106 ) ;\r\nV_100 = V_102 + V_107 ;\r\nV_101 = V_102 + V_108 ;\r\nwhile ( V_37 -- ) {\r\nF_18 ( V_99 , ( T_3 ) ( V_125 >> 16 ) ) ;\r\nF_45 ( V_100 , ( T_3 ) ( V_125 & 0x0000ffff ) ) ;\r\nF_18 ( V_101 , * V_80 ++ ) ;\r\nV_125 ++ ;\r\n}\r\nF_46 ( V_66 , V_102 ) ;\r\nreturn ( 0 ) ;\r\n}\r\nstatic int\r\nF_40 ( T_6 V_66 ,\r\nT_2 V_126 , T_2 V_94 )\r\n{\r\nT_4 T_5 * V_102 ;\r\nT_2 V_64 , V_127 ;\r\nT_4 T_5 * V_99 , * V_100 , * V_101 ;\r\nint V_128 = 0 ;\r\nT_8 * V_1 = & V_66 -> V_1 ;\r\nif ( V_66 -> V_65 ) {\r\nF_5 (\r\n(L_22,\r\nIoAdapter->ANum)) return ( - 1 ) ;\r\n}\r\nif ( ! V_66 -> V_17 ) {\r\nF_5 ((L_23,\r\nIoAdapter->ANum)) return ( - 1 ) ;\r\n}\r\nsprintf ( V_66 -> V_63 , L_24 , ( int ) V_66 -> V_129 ) ;\r\nF_3 ((L_25, IoAdapter->ANum))\r\nV_102 = F_44 ( V_66 ) ;\r\nV_99 = V_102 +\r\n( ( V_66 -> V_29 . V_25 == V_104 ) ? V_105 : V_106 ) ;\r\nV_100 = V_102 + V_107 ;\r\nV_101 = V_102 + V_108 ;\r\nF_18 ( V_99 ,\r\n( T_4 ) (\r\n( V_66 -> V_109 + V_66 -> V_110 -\r\nV_111 ) >> 16 ) ) ;\r\nF_45 ( V_100 , 0x1e ) ;\r\nF_45 ( V_101 , 0x00 ) ;\r\nF_46 ( V_66 , V_102 ) ;\r\nV_102 = F_47 ( V_66 ) ;\r\nF_18 ( V_102 , 0x08 ) ;\r\nF_48 ( V_66 , V_102 ) ;\r\nV_102 = F_44 ( V_66 ) ;\r\nV_99 = V_102 +\r\n( ( V_66 -> V_29 . V_25 == V_104 ) ? V_105 : V_106 ) ;\r\nV_100 = V_102 + V_107 ;\r\nV_101 = V_102 + V_108 ;\r\nfor ( V_64 = 0 ; V_64 < 300 ; ++ V_64 ) {\r\nF_43 ( 10 ) ;\r\nF_18 ( V_99 ,\r\n( T_4 ) (\r\n( V_66 -> V_109 +\r\nV_66 -> V_110 -\r\nV_111 ) >> 16 ) ) ;\r\nF_45 ( V_100 , 0x1e ) ;\r\nV_127 = ( T_2 ) F_32 ( V_101 ) ;\r\nif ( V_127 == 0x4447 ) {\r\nF_3 (\r\n(L_26,\r\n(i / 100), (i % 100)))\r\nV_128 = 1 ;\r\nbreak;\r\n}\r\n}\r\nF_46 ( V_66 , V_102 ) ;\r\nif ( ! V_128 ) {\r\nF_34 ( ( L_27 ,\r\nV_66 -> V_129 , V_66 -> V_29 . V_63 ,\r\nV_127 ) )\r\n( * ( V_66 -> V_130 ) ) ( V_66 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nV_66 -> V_65 = 1 ;\r\nV_66 -> V_131 = 0 ;\r\nV_1 -> V_132 = 1 ;\r\nif ( V_66 -> V_16 ) {\r\nV_102 = F_17 ( V_66 ) ;\r\nF_18 ( V_102 , 0x41 ) ;\r\nF_19 ( V_66 , V_102 ) ;\r\n}\r\nV_1 -> V_133 ( V_1 , & V_134 -> V_132 , 1 ) ;\r\nfor ( V_64 = 0 ; ( ( ! V_66 -> V_131 ) && ( V_64 < 100 ) ) ; V_64 ++ ) {\r\nF_43 ( 10 ) ;\r\n}\r\nif ( ! V_66 -> V_131 ) {\r\nF_5 (\r\n(L_28,\r\nIoAdapter->ANum))\r\nV_66 -> V_65 = 0 ;\r\nV_66 -> V_135 ( V_66 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nV_66 -> V_29 . V_136 = ( T_3 ) V_94 ;\r\nF_49 ( V_66 -> V_129 ) ;\r\nF_3 ((L_29, IoAdapter->ANum))\r\nF_50 ( V_66 -> V_129 ) ;\r\nreturn ( 0 ) ;\r\n}\r\nstatic void F_51 ( T_1 * V_1 )\r\n{\r\nT_6 V_66 = & V_1 -> V_11 ;\r\nV_66 -> V_137 ( V_66 ) ;\r\nV_66 -> V_138 ( & V_66 -> V_1 ) ;\r\nV_66 -> V_139 ( & V_66 -> V_1 ) ;\r\nV_66 -> V_138 ( & V_66 -> V_1 ) ;\r\nF_26 ( & V_66 -> V_41 ) ;\r\nF_26 ( & V_66 -> V_44 ) ;\r\n}\r\nstatic int F_23 ( T_1 * V_1 )\r\n{\r\nT_6 V_66 = & V_1 -> V_11 ;\r\nint V_64 = 100 ;\r\nif ( ! V_66 -> V_17 ) {\r\nreturn ( - 1 ) ;\r\n}\r\nif ( ! V_66 -> V_65 ) {\r\nF_5 ((L_30,\r\nIoAdapter->ANum))\r\nreturn ( - 1 ) ;\r\n}\r\nV_66 -> V_65 = 0 ;\r\nF_52 ( V_66 -> V_129 ) ;\r\nV_1 -> V_140 = F_51 ;\r\nV_66 -> V_1 . V_132 = 1 ;\r\nV_66 -> V_1 . V_141 ( & V_66 -> V_1 , & V_134 -> V_132 ) ;\r\ndo {\r\nF_53 ( 10 ) ;\r\n} while ( V_64 -- && V_1 -> V_140 );\r\nif ( V_1 -> V_140 ) {\r\nF_51 ( V_1 ) ;\r\nV_1 -> V_140 = NULL ;\r\nF_5 ((L_31,\r\nIoAdapter->ANum))\r\n}\r\nV_66 -> V_1 . V_132 = 0 ;\r\nV_66 -> V_135 ( V_66 ) ;\r\nreturn ( 0 ) ;\r\n}
