{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port ddr3_sdram -pg 1 -y 240 -defaultsOSRD
preplace port sys_clock -pg 1 -y 530 -defaultsOSRD
preplace port usb_uart -pg 1 -y 420 -defaultsOSRD
preplace port push_buttons_4bits -pg 1 -y 570 -defaultsOSRD
preplace port rgb_led -pg 1 -y 680 -defaultsOSRD
preplace port led_4bits -pg 1 -y 550 -defaultsOSRD
preplace port reset -pg 1 -y 410 -defaultsOSRD
preplace port dip_switches_4bits -pg 1 -y 700 -defaultsOSRD
preplace inst rst_mig_7series_0_83M -pg 1 -lvl 6 -y 10 -defaultsOSRD
preplace inst rst_clk_wiz_0_100M -pg 1 -lvl 3 -y 450 -defaultsOSRD
preplace inst smallpond_axi4_interface_0 -pg 1 -lvl 2 -y 320 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 5 -y 280 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -y 470 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 5 -y 560 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 5 -y 690 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -y 430 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -y 420 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -y 480 -defaultsOSRD
preplace netloc mig_7series_0_mmcm_locked 1 5 1 1700
preplace netloc clk_wiz_0_locked 1 2 1 N
preplace netloc mig_7series_0_DDR3 1 5 5 NJ 240 N 240 N 240 N 240 N
preplace netloc smallpond_axi4_interface_0_M00_AXI 1 2 2 NJ 300 NJ
preplace netloc axi_interconnect_0_M02_AXI 1 4 1 1390
preplace netloc rst_mig_7series_0_83M_peripheral_aresetn 1 3 4 1080 600 1380J -80 NJ -80 2060J
preplace netloc util_vector_logic_0_Res 1 1 1 NJ
preplace netloc sys_clock_1 1 0 2 NJ 530 330J
preplace netloc axi_gpio_1_GPIO2 1 5 5 NJ 700 N 700 N 700 N 700 N
preplace netloc mig_7series_0_ui_clk 1 3 3 1080 190 NJ 190 1680
preplace netloc axi_gpio_0_GPIO2 1 5 5 NJ 570 N 570 N 570 N 570 N
preplace netloc clk_wiz_0_clk_out1 1 1 4 320 400 680 350 1060 620 1410J
preplace netloc axi_gpio_0_GPIO 1 5 5 NJ 550 N 550 N 550 N 550 N
preplace netloc axi_uartlite_0_UART 1 5 5 NJ 420 N 420 N 420 N 420 N
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 1400
preplace netloc mig_7series_0_ui_clk_sync_rst 1 5 1 1690
preplace netloc axi_interconnect_0_M01_AXI 1 4 1 N
preplace netloc axi_gpio_1_GPIO 1 5 5 NJ 680 N 680 N 680 N 680 N
preplace netloc rst_clk_wiz_0_100M_peripheral_aresetn 1 1 4 330 390 690J 360 1050 610 1420J
preplace netloc reset_1 1 0 5 20 410 NJ 410 670 240 NJ 240 1390J
preplace netloc rst_clk_wiz_0_100M_interconnect_aresetn 1 3 1 1070J
preplace netloc axi_interconnect_0_M03_AXI 1 4 1 1370
levelinfo -pg 1 0 170 500 870 1230 1550 1880 2080 2130 2180 2220 -top -130 -bot 760
",
}
{
   da_axi4_cnt: "1",
   da_board_cnt: "9",
   da_clkrst_cnt: "25",
}
