import llvmlite.binding as llvm_binding
import llvmlite.ir as ir
from xdsl.backend.llvm.convert_op import convert_op as _xdsl_convert_op
from xdsl.backend.llvm.convert_type import convert_type as _xdsl_convert_type
from xdsl.dialects import cf, func, llvm
from xdsl.dialects.builtin import IndexType, ModuleOp
from xdsl.dialects.llvm import LLVMVoidType
from xdsl.ir import Block, Operation, SSAValue

from xdsl_exo.patches_llvm import FCmpOp, FNegOp, SelectOp

ValMap = dict[SSAValue, ir.Value]
BlockMap = dict[Block, ir.Block]
PhiMap = dict[SSAValue, ir.PhiInstr]


def _convert_type(mlir_type) -> ir.Type:
    match mlir_type:
        case llvm.FuncOp():
            return _convert_type(mlir_type.function_type.output)
        case func.FuncOp():
            outputs = list(mlir_type.function_type.outputs)
            return _convert_type(outputs[0]) if outputs else ir.VoidType()
        case IndexType():
            return ir.IntType(64)
        case LLVMVoidType():
            return ir.VoidType()
        case _:
            return _xdsl_convert_type(mlir_type)


def _convert_op(op: Operation, builder: ir.IRBuilder, block_map: BlockMap, phi_map: PhiMap, val_map: ValMap) -> None:
    match op:
        case llvm.ConstantOp():
            val_map[op.result] = ir.Constant(_convert_type(op.result.type), op.value.value.data)
        case FNegOp():
            val_map[op.res] = builder.fneg(val_map[op.arg])
        case FCmpOp():
            pred, is_ordered = {"oeq": ("==", True), "ogt": (">", True), "oge": (">=", True), "olt": ("<", True), "ole": ("<=", True), "one": ("!=", True), "ord": ("ord", True), "ueq": ("==", False), "ugt": (">", False), "uge": (">=", False), "ult": ("<", False), "ule": ("<=", False), "une": ("!=", False), "uno": ("uno", False)}[op.predicate.data]
            val_map[op.res] = (builder.fcmp_ordered if is_ordered else builder.fcmp_unordered)(pred, val_map[op.lhs], val_map[op.rhs])
        case SelectOp():
            val_map[op.res] = builder.select(val_map[op.cond], val_map[op.lhs], val_map[op.rhs])
        case cf.BranchOp():
            cur = builder.block
            for a, v in zip(op.successor.args, op.operands):
                if a in phi_map:
                    phi_map[a].add_incoming(val_map[v], cur)
            builder.branch(block_map[op.successor])
        case cf.ConditionalBranchOp():
            cur = builder.block
            for a, v in zip(op.successors[0].args, op.then_arguments):
                if a in phi_map:
                    phi_map[a].add_incoming(val_map[v], cur)
            for a, v in zip(op.successors[1].args, op.else_arguments):
                if a in phi_map:
                    phi_map[a].add_incoming(val_map[v], cur)
            builder.cbranch(val_map[op.cond], block_map[op.successors[0]], block_map[op.successors[1]])
        case func.ReturnOp():
            builder.ret(val_map[op.operands[0]]) if op.operands else builder.ret_void()
        case func.CallOp():
            callee = builder.module.get_global(op.callee.string_value())
            result = builder.call(callee, [val_map[arg] for arg in op.arguments])
            if op.res:
                val_map[op.res[0]] = result
        case _:
            _xdsl_convert_op(op, builder, val_map)


def _emit_func(func_op: func.FuncOp | llvm.FuncOp, llvm_module: ir.Module) -> None:
    ir_func = llvm_module.get_global(func_op.sym_name.data)
    mlir_blocks = list(func_op.body.blocks)

    block_map: BlockMap = {block: ir_func.append_basic_block() for block in mlir_blocks}
    phi_map: PhiMap = {}
    val_map: ValMap = dict(zip(mlir_blocks[0].args, ir_func.args))

    for mlir_block in mlir_blocks[1:]:
        for block_arg in mlir_block.args:
            phi = ir.IRBuilder(block_map[mlir_block]).phi(_convert_type(block_arg.type))
            phi_map[block_arg] = val_map[block_arg] = phi

    for mlir_block in mlir_blocks:
        builder = ir.IRBuilder(block_map[mlir_block])
        for op in mlir_block.ops:
            _convert_op(op, builder, block_map, phi_map, val_map)


def to_llvmlite(module: ModuleOp) -> ir.Module:
    llvm_module = ir.Module()
    top_level_ops = list(module.ops)

    # forward-declare all functions so call sites can resolve them regardless of order
    for op in top_level_ops:
        match op:
            case func.FuncOp() | llvm.FuncOp():
                ftype = ir.FunctionType(_convert_type(op), [_convert_type(t) for t in op.function_type.inputs])
                ir.Function(llvm_module, ftype, name=op.sym_name.data)
            case _:
                assert False

    # emit bodies
    for op in top_level_ops:
        if isinstance(op, (func.FuncOp, llvm.FuncOp)) and op.body.blocks:
            _emit_func(op, llvm_module)

    return llvm_module


def jit_compile(ir_module: ir.Module) -> llvm_binding.ExecutionEngine:
    llvm_binding.initialize_native_target()
    llvm_binding.initialize_native_asmprinter()
    llvm_mod = llvm_binding.parse_assembly(str(ir_module))
    llvm_mod.verify()
    target_machine = llvm_binding.Target.from_default_triple().create_target_machine()
    engine = llvm_binding.create_mcjit_compiler(llvm_mod, target_machine)
    engine.finalize_object()
    engine.run_static_constructors()
    return engine
