<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>BPFMIChecking.cpp source code [llvm/llvm/lib/Target/BPF/BPFMIChecking.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/BPF/BPFMIChecking.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>BPF</a>/<a href='BPFMIChecking.cpp.html'>BPFMIChecking.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-------------- BPFMIChecking.cpp - MI Checking Legality -------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This pass performs checking to signal errors for certain illegal usages at</i></td></tr>
<tr><th id="10">10</th><td><i>// MachineInstruction layer. Specially, the result of XADD{32,64} insn should</i></td></tr>
<tr><th id="11">11</th><td><i>// not be used. The pass is done at the PreEmit pass right before the</i></td></tr>
<tr><th id="12">12</th><td><i>// machine code is emitted at which point the register liveness information</i></td></tr>
<tr><th id="13">13</th><td><i>// is still available.</i></td></tr>
<tr><th id="14">14</th><td><i>//</i></td></tr>
<tr><th id="15">15</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="BPF.h.html">"BPF.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="BPFInstrInfo.h.html">"BPFInstrInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="BPFTargetMachine.h.html">"BPFTargetMachine.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "bpf-mi-checking"</u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>namespace</b> {</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::BPFMIPreEmitChecking" title='(anonymous namespace)::BPFMIPreEmitChecking' data-ref="(anonymousnamespace)::BPFMIPreEmitChecking">BPFMIPreEmitChecking</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::BPFMIPreEmitChecking::ID" title='(anonymous namespace)::BPFMIPreEmitChecking::ID' data-type='char' data-ref="(anonymousnamespace)::BPFMIPreEmitChecking::ID">ID</dfn>;</td></tr>
<tr><th id="32">32</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="tu decl" id="(anonymousnamespace)::BPFMIPreEmitChecking::MF" title='(anonymous namespace)::BPFMIPreEmitChecking::MF' data-type='llvm::MachineFunction *' data-ref="(anonymousnamespace)::BPFMIPreEmitChecking::MF">MF</dfn>;</td></tr>
<tr><th id="33">33</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::BPFMIPreEmitChecking::TRI" title='(anonymous namespace)::BPFMIPreEmitChecking::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::BPFMIPreEmitChecking::TRI">TRI</dfn>;</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120BPFMIPreEmitCheckingC1Ev" title='(anonymous namespace)::BPFMIPreEmitChecking::BPFMIPreEmitChecking' data-type='void (anonymous namespace)::BPFMIPreEmitChecking::BPFMIPreEmitChecking()' data-ref="_ZN12_GLOBAL__N_120BPFMIPreEmitCheckingC1Ev">BPFMIPreEmitChecking</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::BPFMIPreEmitChecking::ID" title='(anonymous namespace)::BPFMIPreEmitChecking::ID' data-use='a' data-ref="(anonymousnamespace)::BPFMIPreEmitChecking::ID">ID</a>) {</td></tr>
<tr><th id="36">36</th><td>    <a class="ref" href="#181" title='llvm::initializeBPFMIPreEmitCheckingPass' data-ref="_ZN4llvm34initializeBPFMIPreEmitCheckingPassERNS_12PassRegistryE">initializeBPFMIPreEmitCheckingPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="37">37</th><td>  }</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><b>private</b>:</td></tr>
<tr><th id="40">40</th><td>  <i  data-doc="_ZN12_GLOBAL__N_120BPFMIPreEmitChecking10initializeERN4llvm15MachineFunctionE">// Initialize class variables.</i></td></tr>
<tr><th id="41">41</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120BPFMIPreEmitChecking10initializeERN4llvm15MachineFunctionE" title='(anonymous namespace)::BPFMIPreEmitChecking::initialize' data-type='void (anonymous namespace)::BPFMIPreEmitChecking::initialize(llvm::MachineFunction &amp; MFParm)' data-ref="_ZN12_GLOBAL__N_120BPFMIPreEmitChecking10initializeERN4llvm15MachineFunctionE">initialize</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MFParm" title='MFParm' data-type='llvm::MachineFunction &amp;' data-ref="1MFParm">MFParm</dfn>);</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120BPFMIPreEmitChecking19checkingIllegalXADDEv" title='(anonymous namespace)::BPFMIPreEmitChecking::checkingIllegalXADD' data-type='void (anonymous namespace)::BPFMIPreEmitChecking::checkingIllegalXADD()' data-ref="_ZN12_GLOBAL__N_120BPFMIPreEmitChecking19checkingIllegalXADDEv">checkingIllegalXADD</a>(<em>void</em>);</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><b>public</b>:</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>  <i  data-doc="_ZN12_GLOBAL__N_120BPFMIPreEmitChecking20runOnMachineFunctionERN4llvm15MachineFunctionE">// Main entry point for this pass.</i></td></tr>
<tr><th id="48">48</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120BPFMIPreEmitChecking20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::BPFMIPreEmitChecking::runOnMachineFunction' data-type='bool (anonymous namespace)::BPFMIPreEmitChecking::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_120BPFMIPreEmitChecking20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="2MF">MF</dfn>) override {</td></tr>
<tr><th id="49">49</th><td>    <b>if</b> (!<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col2 ref" href="#2MF" title='MF' data-ref="2MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>())) {</td></tr>
<tr><th id="50">50</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_120BPFMIPreEmitChecking10initializeERN4llvm15MachineFunctionE" title='(anonymous namespace)::BPFMIPreEmitChecking::initialize' data-use='c' data-ref="_ZN12_GLOBAL__N_120BPFMIPreEmitChecking10initializeERN4llvm15MachineFunctionE">initialize</a>(<span class='refarg'><a class="local col2 ref" href="#2MF" title='MF' data-ref="2MF">MF</a></span>);</td></tr>
<tr><th id="51">51</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_120BPFMIPreEmitChecking19checkingIllegalXADDEv" title='(anonymous namespace)::BPFMIPreEmitChecking::checkingIllegalXADD' data-use='c' data-ref="_ZN12_GLOBAL__N_120BPFMIPreEmitChecking19checkingIllegalXADDEv">checkingIllegalXADD</a>();</td></tr>
<tr><th id="52">52</th><td>    }</td></tr>
<tr><th id="53">53</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="54">54</th><td>  }</td></tr>
<tr><th id="55">55</th><td>};</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><i  data-doc="_ZN12_GLOBAL__N_120BPFMIPreEmitChecking10initializeERN4llvm15MachineFunctionE">// Initialize class variables.</i></td></tr>
<tr><th id="58">58</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::BPFMIPreEmitChecking" title='(anonymous namespace)::BPFMIPreEmitChecking' data-ref="(anonymousnamespace)::BPFMIPreEmitChecking">BPFMIPreEmitChecking</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120BPFMIPreEmitChecking10initializeERN4llvm15MachineFunctionE" title='(anonymous namespace)::BPFMIPreEmitChecking::initialize' data-type='void (anonymous namespace)::BPFMIPreEmitChecking::initialize(llvm::MachineFunction &amp; MFParm)' data-ref="_ZN12_GLOBAL__N_120BPFMIPreEmitChecking10initializeERN4llvm15MachineFunctionE">initialize</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="3MFParm" title='MFParm' data-type='llvm::MachineFunction &amp;' data-ref="3MFParm">MFParm</dfn>) {</td></tr>
<tr><th id="59">59</th><td>  <a class="tu member" href="#(anonymousnamespace)::BPFMIPreEmitChecking::MF" title='(anonymous namespace)::BPFMIPreEmitChecking::MF' data-use='w' data-ref="(anonymousnamespace)::BPFMIPreEmitChecking::MF">MF</a> = &amp;<a class="local col3 ref" href="#3MFParm" title='MFParm' data-ref="3MFParm">MFParm</a>;</td></tr>
<tr><th id="60">60</th><td>  <a class="tu member" href="#(anonymousnamespace)::BPFMIPreEmitChecking::TRI" title='(anonymous namespace)::BPFMIPreEmitChecking::TRI' data-use='w' data-ref="(anonymousnamespace)::BPFMIPreEmitChecking::TRI">TRI</a> = <a class="tu member" href="#(anonymousnamespace)::BPFMIPreEmitChecking::MF" title='(anonymous namespace)::BPFMIPreEmitChecking::MF' data-use='r' data-ref="(anonymousnamespace)::BPFMIPreEmitChecking::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="BPFSubtarget.h.html#llvm::BPFSubtarget" title='llvm::BPFSubtarget' data-ref="llvm::BPFSubtarget">BPFSubtarget</a>&gt;().<a class="virtual ref" href="BPFSubtarget.h.html#_ZNK4llvm12BPFSubtarget15getRegisterInfoEv" title='llvm::BPFSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12BPFSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="61">61</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;bpf-mi-checking&quot;)) { dbgs() &lt;&lt; &quot;*** BPF PreEmit checking pass ***\n\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** BPF PreEmit checking pass ***\n\n"</q>);</td></tr>
<tr><th id="62">62</th><td>}</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// Make sure all Defs of XADD are dead, meaning any result of XADD insn is not</i></td></tr>
<tr><th id="65">65</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// used.</i></td></tr>
<tr><th id="66">66</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">//</i></td></tr>
<tr><th id="67">67</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// NOTE: BPF backend hasn't enabled sub-register liveness track, so when the</i></td></tr>
<tr><th id="68">68</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// source and destination operands of XADD are GPR32, there is no sub-register</i></td></tr>
<tr><th id="69">69</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// dead info. If we rely on the generic MachineInstr::allDefsAreDead, then we</i></td></tr>
<tr><th id="70">70</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// will raise false alarm on GPR32 Def.</i></td></tr>
<tr><th id="71">71</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">//</i></td></tr>
<tr><th id="72">72</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// To support GPR32 Def, ideally we could just enable sub-registr liveness track</i></td></tr>
<tr><th id="73">73</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// on BPF backend, then allDefsAreDead could work on GPR32 Def. This requires</i></td></tr>
<tr><th id="74">74</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// implementing TargetSubtargetInfo::enableSubRegLiveness on BPF.</i></td></tr>
<tr><th id="75">75</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">//</i></td></tr>
<tr><th id="76">76</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// However, sub-register liveness tracking module inside LLVM is actually</i></td></tr>
<tr><th id="77">77</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// designed for the situation where one register could be split into more than</i></td></tr>
<tr><th id="78">78</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// one sub-registers for which case each sub-register could have their own</i></td></tr>
<tr><th id="79">79</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// liveness and kill one of them doesn't kill others. So, tracking liveness for</i></td></tr>
<tr><th id="80">80</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// each make sense.</i></td></tr>
<tr><th id="81">81</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">//</i></td></tr>
<tr><th id="82">82</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// For BPF, each 64-bit register could only have one 32-bit sub-register. This</i></td></tr>
<tr><th id="83">83</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// is exactly the case which LLVM think brings no benefits for doing</i></td></tr>
<tr><th id="84">84</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// sub-register tracking, because the live range of sub-register must always</i></td></tr>
<tr><th id="85">85</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// equal to its parent register, therefore liveness tracking is disabled even</i></td></tr>
<tr><th id="86">86</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// the back-end has implemented enableSubRegLiveness. The detailed information</i></td></tr>
<tr><th id="87">87</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// is at r232695:</i></td></tr>
<tr><th id="88">88</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">//</i></td></tr>
<tr><th id="89">89</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">//   Author: Matthias Braun &lt;matze@braunis.de&gt;</i></td></tr>
<tr><th id="90">90</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">//   Date:   Thu Mar 19 00:21:58 2015 +0000</i></td></tr>
<tr><th id="91">91</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">//   Do not track subregister liveness when it brings no benefits</i></td></tr>
<tr><th id="92">92</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">//</i></td></tr>
<tr><th id="93">93</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// Hence, for BPF, we enhance MachineInstr::allDefsAreDead. Given the solo</i></td></tr>
<tr><th id="94">94</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// sub-register always has the same liveness as its parent register, LLVM is</i></td></tr>
<tr><th id="95">95</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// already attaching a implicit 64-bit register Def whenever the there is</i></td></tr>
<tr><th id="96">96</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// a sub-register Def. The liveness of the implicit 64-bit Def is available.</i></td></tr>
<tr><th id="97">97</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// For example, for "lock *(u32 *)(r0 + 4) += w9", the MachineOperand info could</i></td></tr>
<tr><th id="98">98</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// be:</i></td></tr>
<tr><th id="99">99</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">//</i></td></tr>
<tr><th id="100">100</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">//   $w9 = XADDW32 killed $r0, 4, $w9(tied-def 0),</i></td></tr>
<tr><th id="101">101</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">//                        implicit killed $r9, implicit-def dead $r9</i></td></tr>
<tr><th id="102">102</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">//</i></td></tr>
<tr><th id="103">103</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// Even though w9 is not marked as Dead, the parent register r9 is marked as</i></td></tr>
<tr><th id="104">104</th><td><i  data-doc="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">// Dead correctly, and it is safe to use such information or our purpose.</i></td></tr>
<tr><th id="105">105</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE" title='(anonymous namespace)::hasLiveDefs' data-type='bool (anonymous namespace)::hasLiveDefs(const llvm::MachineInstr &amp; MI, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">hasLiveDefs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="4MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="4MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="5TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="5TRI">TRI</dfn>) {</td></tr>
<tr><th id="106">106</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass">MCRegisterClass</a> *<dfn class="local col6 decl" id="6GPR64RegClass" title='GPR64RegClass' data-type='const llvm::MCRegisterClass *' data-ref="6GPR64RegClass">GPR64RegClass</dfn> =</td></tr>
<tr><th id="107">107</th><td>    &amp;<span class='error' title="use of undeclared identifier &apos;BPFMCRegisterClasses&apos;">BPFMCRegisterClasses</span>[<span class='error' title="use of undeclared identifier &apos;BPF&apos;">BPF</span>::GPRRegClassID];</td></tr>
<tr><th id="108">108</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col7 decl" id="7GPR32LiveDefs" title='GPR32LiveDefs' data-type='std::vector&lt;unsigned int&gt;' data-ref="7GPR32LiveDefs">GPR32LiveDefs</dfn>;</td></tr>
<tr><th id="109">109</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col8 decl" id="8GPR64DeadDefs" title='GPR64DeadDefs' data-type='std::vector&lt;unsigned int&gt;' data-ref="8GPR64DeadDefs">GPR64DeadDefs</dfn>;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="9MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="9MO">MO</dfn> : <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="112">112</th><td>    <em>bool</em> <dfn class="local col0 decl" id="10RegIsGPR64" title='RegIsGPR64' data-type='bool' data-ref="10RegIsGPR64">RegIsGPR64</dfn>;</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>    <b>if</b> (!<a class="local col9 ref" href="#9MO" title='MO' data-ref="9MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col9 ref" href="#9MO" title='MO' data-ref="9MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="115">115</th><td>      <b>continue</b>;</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>    <a class="local col0 ref" href="#10RegIsGPR64" title='RegIsGPR64' data-ref="10RegIsGPR64">RegIsGPR64</a> = <a class="local col6 ref" href="#6GPR64RegClass" title='GPR64RegClass' data-ref="6GPR64RegClass">GPR64RegClass</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass8containsEj" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsEj">contains</a>(<a class="local col9 ref" href="#9MO" title='MO' data-ref="9MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="118">118</th><td>    <b>if</b> (!<a class="local col9 ref" href="#9MO" title='MO' data-ref="9MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()) {</td></tr>
<tr><th id="119">119</th><td>      <i>// It is a GPR64 live Def, we are sure it is live. */</i></td></tr>
<tr><th id="120">120</th><td>      <b>if</b> (<a class="local col0 ref" href="#10RegIsGPR64" title='RegIsGPR64' data-ref="10RegIsGPR64">RegIsGPR64</a>)</td></tr>
<tr><th id="121">121</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="122">122</th><td>      <i>// It is a GPR32 live Def, we are unsure whether it is really dead due to</i></td></tr>
<tr><th id="123">123</th><td><i>      // no sub-register liveness tracking. Push it to vector for deferred</i></td></tr>
<tr><th id="124">124</th><td><i>      // check.</i></td></tr>
<tr><th id="125">125</th><td>      <a class="local col7 ref" href="#7GPR32LiveDefs" title='GPR32LiveDefs' data-ref="7GPR32LiveDefs">GPR32LiveDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="local col9 ref" href="#9MO" title='MO' data-ref="9MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="126">126</th><td>      <b>continue</b>;</td></tr>
<tr><th id="127">127</th><td>    }</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>    <i>// Record any GPR64 dead Def as some unmarked GPR32 could be alias of its</i></td></tr>
<tr><th id="130">130</th><td><i>    // low 32-bit.</i></td></tr>
<tr><th id="131">131</th><td>    <b>if</b> (<a class="local col0 ref" href="#10RegIsGPR64" title='RegIsGPR64' data-ref="10RegIsGPR64">RegIsGPR64</a>)</td></tr>
<tr><th id="132">132</th><td>      <a class="local col8 ref" href="#8GPR64DeadDefs" title='GPR64DeadDefs' data-ref="8GPR64DeadDefs">GPR64DeadDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="local col9 ref" href="#9MO" title='MO' data-ref="9MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="133">133</th><td>  }</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <i>// No GPR32 live Def, safe to return false.</i></td></tr>
<tr><th id="136">136</th><td>  <b>if</b> (<a class="local col7 ref" href="#7GPR32LiveDefs" title='GPR32LiveDefs' data-ref="7GPR32LiveDefs">GPR32LiveDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="137">137</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <i>// No GPR64 dead Def, so all those GPR32 live Def can't have alias, therefore</i></td></tr>
<tr><th id="140">140</th><td><i>  // must be truely live, safe to return true.</i></td></tr>
<tr><th id="141">141</th><td>  <b>if</b> (<a class="local col8 ref" href="#8GPR64DeadDefs" title='GPR64DeadDefs' data-ref="8GPR64DeadDefs">GPR64DeadDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="142">142</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <i>// Otherwise, return true if any aliased SuperReg of GPR32 is not dead.</i></td></tr>
<tr><th id="145">145</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{unsignedint,std::allocator{unsignedint}}::iterator" title='std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;unsigned int, allocator&lt;unsigned int&gt; &gt; &gt;' data-ref="std::vector{unsignedint,std::allocator{unsignedint}}::iterator">iterator</a> <dfn class="local col1 decl" id="11search_begin" title='search_begin' data-type='std::vector&lt;unsigned int&gt;::iterator' data-ref="11search_begin">search_begin</dfn> = <a class="local col8 ref" href="#8GPR64DeadDefs" title='GPR64DeadDefs' data-ref="8GPR64DeadDefs">GPR64DeadDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>();</td></tr>
<tr><th id="146">146</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{unsignedint,std::allocator{unsignedint}}::iterator" title='std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;unsigned int, allocator&lt;unsigned int&gt; &gt; &gt;' data-ref="std::vector{unsignedint,std::allocator{unsignedint}}::iterator">iterator</a> <dfn class="local col2 decl" id="12search_end" title='search_end' data-type='std::vector&lt;unsigned int&gt;::iterator' data-ref="12search_end">search_end</dfn> = <a class="local col8 ref" href="#8GPR64DeadDefs" title='GPR64DeadDefs' data-ref="8GPR64DeadDefs">GPR64DeadDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>();</td></tr>
<tr><th id="147">147</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="13I" title='I' data-type='unsigned int' data-ref="13I">I</dfn> : <a class="local col7 ref" href="#7GPR32LiveDefs" title='GPR32LiveDefs' data-ref="7GPR32LiveDefs">GPR32LiveDefs</a>)</td></tr>
<tr><th id="148">148</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSuperRegIterator" title='llvm::MCSuperRegIterator' data-ref="llvm::MCSuperRegIterator">MCSuperRegIterator</a> <dfn class="local col4 decl" id="14SR" title='SR' data-type='llvm::MCSuperRegIterator' data-ref="14SR">SR</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSuperRegIterator::MCSuperRegIterator' data-ref="_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col3 ref" href="#13I" title='I' data-ref="13I">I</a>, <a class="local col5 ref" href="#5TRI" title='TRI' data-ref="5TRI">TRI</a>); <a class="local col4 ref" href="#14SR" title='SR' data-ref="14SR">SR</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col4 ref" href="#14SR" title='SR' data-ref="14SR">SR</a>)</td></tr>
<tr><th id="149">149</th><td>       <b>if</b> (<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt4findT_S_RKT0_" title='std::find' data-ref="_ZSt4findT_S_RKT0_">find</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;unsigned int *, std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{unsignedint*,std::vector{unsignedint,std::allocator{unsignedint}}}::__normal_iterator"></a><a class="local col1 ref" href="#11search_begin" title='search_begin' data-ref="11search_begin">search_begin</a>, <a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;unsigned int *, std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{unsignedint*,std::vector{unsignedint,std::allocator{unsignedint}}}::__normal_iterator"></a><a class="local col2 ref" href="#12search_end" title='search_end' data-ref="12search_end">search_end</a>, <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col4 ref" href="#14SR" title='SR' data-ref="14SR">SR</a>) <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator==" title='__gnu_cxx::operator==' data-ref="__gnu_cxx::operator==">==</a> <a class="local col2 ref" href="#12search_end" title='search_end' data-ref="12search_end">search_end</a>)</td></tr>
<tr><th id="150">150</th><td>         <b>return</b> <b>true</b>;</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="153">153</th><td>}</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::BPFMIPreEmitChecking" title='(anonymous namespace)::BPFMIPreEmitChecking' data-ref="(anonymousnamespace)::BPFMIPreEmitChecking">BPFMIPreEmitChecking</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120BPFMIPreEmitChecking19checkingIllegalXADDEv" title='(anonymous namespace)::BPFMIPreEmitChecking::checkingIllegalXADD' data-type='void (anonymous namespace)::BPFMIPreEmitChecking::checkingIllegalXADD()' data-ref="_ZN12_GLOBAL__N_120BPFMIPreEmitChecking19checkingIllegalXADDEv">checkingIllegalXADD</dfn>(<em>void</em>) {</td></tr>
<tr><th id="156">156</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="15MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="15MBB">MBB</dfn> : *<a class="tu member" href="#(anonymousnamespace)::BPFMIPreEmitChecking::MF" title='(anonymous namespace)::BPFMIPreEmitChecking::MF' data-use='r' data-ref="(anonymousnamespace)::BPFMIPreEmitChecking::MF">MF</a>) {</td></tr>
<tr><th id="157">157</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="16MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="16MI">MI</dfn> : <a class="local col5 ref" href="#15MBB" title='MBB' data-ref="15MBB">MBB</a>) {</td></tr>
<tr><th id="158">158</th><td>      <b>if</b> (MI.getOpcode() != <span class='error' title="use of undeclared identifier &apos;BPF&apos;">BPF</span>::XADDW &amp;&amp;</td></tr>
<tr><th id="159">159</th><td>          MI.getOpcode() != <span class='error' title="use of undeclared identifier &apos;BPF&apos;">BPF</span>::XADDD &amp;&amp;</td></tr>
<tr><th id="160">160</th><td>          MI.getOpcode() != <span class='error' title="use of undeclared identifier &apos;BPF&apos;">BPF</span>::XADDW32)</td></tr>
<tr><th id="161">161</th><td>        <b>continue</b>;</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;bpf-mi-checking&quot;)) { MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="164">164</th><td>      <b>if</b> (<a class="tu ref" href="#_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE" title='(anonymous namespace)::hasLiveDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_1L11hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE">hasLiveDefs</a>(<a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI">MI</a>, <a class="tu member" href="#(anonymousnamespace)::BPFMIPreEmitChecking::TRI" title='(anonymous namespace)::BPFMIPreEmitChecking::TRI' data-use='r' data-ref="(anonymousnamespace)::BPFMIPreEmitChecking::TRI">TRI</a>)) {</td></tr>
<tr><th id="165">165</th><td>        <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col7 decl" id="17Empty" title='Empty' data-type='llvm::DebugLoc' data-ref="17Empty">Empty</dfn>;</td></tr>
<tr><th id="166">166</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="18DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="18DL">DL</dfn> = <a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="167">167</th><td>        <b>if</b> (<a class="local col8 ref" href="#18DL" title='DL' data-ref="18DL">DL</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZNK4llvm8DebugLocneERKS0_" title='llvm::DebugLoc::operator!=' data-ref="_ZNK4llvm8DebugLocneERKS0_">!=</a> <a class="local col7 ref" href="#17Empty" title='Empty' data-ref="17Empty">Empty</a>)</td></tr>
<tr><th id="168">168</th><td>          <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEb">report_fatal_error</a>(<q>"line "</q> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE">+</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx119to_stringEj" title='std::__cxx11::to_string' data-ref="_ZNSt7__cxx119to_stringEj">to_string</a>(<a class="local col8 ref" href="#18DL" title='DL' data-ref="18DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZNK4llvm8DebugLoc7getLineEv" title='llvm::DebugLoc::getLine' data-ref="_ZNK4llvm8DebugLoc7getLineEv">getLine</a>()) <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a></td></tr>
<tr><th id="169">169</th><td>                             <q>": Invalid usage of the XADD return value"</q>, <b>false</b>);</td></tr>
<tr><th id="170">170</th><td>        <b>else</b></td></tr>
<tr><th id="171">171</th><td>          <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Invalid usage of the XADD return value"</q>, <b>false</b>);</td></tr>
<tr><th id="172">172</th><td>      }</td></tr>
<tr><th id="173">173</th><td>    }</td></tr>
<tr><th id="174">174</th><td>  }</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <b>return</b>;</td></tr>
<tr><th id="177">177</th><td>}</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>} <i>// end default namespace</i></td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeBPFMIPreEmitCheckingPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;BPF PreEmit Checking&quot;, &quot;bpf-mi-pemit-checking&quot;, &amp;BPFMIPreEmitChecking::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;BPFMIPreEmitChecking&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeBPFMIPreEmitCheckingPassFlag; void llvm::initializeBPFMIPreEmitCheckingPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeBPFMIPreEmitCheckingPassFlag, initializeBPFMIPreEmitCheckingPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::BPFMIPreEmitChecking" title='(anonymous namespace)::BPFMIPreEmitChecking' data-ref="(anonymousnamespace)::BPFMIPreEmitChecking">BPFMIPreEmitChecking</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"bpf-mi-pemit-checking"</q>,</td></tr>
<tr><th id="182">182</th><td>                <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"BPF PreEmit Checking"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::BPFMIPreEmitChecking" title='(anonymous namespace)::BPFMIPreEmitChecking' data-ref="(anonymousnamespace)::BPFMIPreEmitChecking">BPFMIPreEmitChecking</a>::<dfn class="tu decl def" id="(anonymousnamespace)::BPFMIPreEmitChecking::ID" title='(anonymous namespace)::BPFMIPreEmitChecking::ID' data-type='char' data-ref="(anonymousnamespace)::BPFMIPreEmitChecking::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="185">185</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a>* <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm30createBPFMIPreEmitCheckingPassEv" title='llvm::createBPFMIPreEmitCheckingPass' data-ref="_ZN4llvm30createBPFMIPreEmitCheckingPassEv">createBPFMIPreEmitCheckingPass</dfn>()</td></tr>
<tr><th id="186">186</th><td>{</td></tr>
<tr><th id="187">187</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::BPFMIPreEmitChecking" title='(anonymous namespace)::BPFMIPreEmitChecking' data-ref="(anonymousnamespace)::BPFMIPreEmitChecking">BPFMIPreEmitChecking</a><a class="tu ref" href="#_ZN12_GLOBAL__N_120BPFMIPreEmitCheckingC1Ev" title='(anonymous namespace)::BPFMIPreEmitChecking::BPFMIPreEmitChecking' data-use='c' data-ref="_ZN12_GLOBAL__N_120BPFMIPreEmitCheckingC1Ev">(</a>);</td></tr>
<tr><th id="188">188</th><td>}</td></tr>
<tr><th id="189">189</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
