Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 663f4629aac44308977ef6a8c9740ee9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 160 differs from formal bit length 3136 for port data_out [D:/Vivado_Project/CNN_functional_verify/CNN_functional_verify.srcs/sources_1/new/top_layer.v:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FP16_mult
Compiling module xil_defaultlib.FP16_add
Compiling module xil_defaultlib.convo_layer_default
Compiling module xil_defaultlib.convo_control(node=196)
Compiling module xil_defaultlib.find_FP16max
Compiling module xil_defaultlib.pooling_via_row_default
Compiling module xil_defaultlib.maxpooling_default
Compiling module xil_defaultlib.node_compute_default
Compiling module xil_defaultlib.FC_default
Compiling module xil_defaultlib.node_relu
Compiling module xil_defaultlib.Relu_default
Compiling module xil_defaultlib.FC(output_node=10)
Compiling module xil_defaultlib.Relu(node=10)
Compiling module xil_defaultlib.con_max_fc_relu_layer
Compiling module xil_defaultlib.exponent_compute
Compiling module xil_defaultlib.exponent_and_sum_exp
Compiling module xil_defaultlib.FP16_reciprocal
Compiling module xil_defaultlib.softmax_func
Compiling module xil_defaultlib.softmax
Compiling module xil_defaultlib.top_layer
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
