Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Thu Oct 30 02:17:48 2025
| Host              : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file reports/31_11_unop_timing.rpt
| Design            : waiz_benchmark
| Device            : xcvu13p-fhga2104
| Speed File        : -3  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 498 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 156 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.157      -41.486                    791               426778        0.010        0.000                      0               426778        2.225        0.000                       0                351461  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.157      -41.486                    791               426778        0.010        0.000                      0               426778        2.225        0.000                       0                351461  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :          791  Failing Endpoints,  Worst Slack       -0.157ns,  Total Violation      -41.486ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.157ns  (required time - arrival time)
  Source:                 denselayer2/INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[31].sa/mow/internal_operation/a_reg0_reg[19]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer2/INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[27].sa/mow/internal_operation/buff0_reg[16]__1/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.374ns (26.846%)  route 3.744ns (73.154%))
  Logic Levels:           12  (CARRY8=8 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 8.628 - 5.000 ) 
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.131ns (routing 0.914ns, distribution 2.217ns)
  Clock Net Delay (Destination): 3.015ns (routing 0.829ns, distribution 2.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AW18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AW18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    AW18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.830    clk_IBUF
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.858 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=388459, routed)      3.131     3.989    denselayer2/INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[31].sa/mow/internal_operation/clk
    SLICE_X177Y424       FDRE                                         r  denselayer2/INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[31].sa/mow/internal_operation/a_reg0_reg[19]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y424       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     4.059 r  denselayer2/INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[31].sa/mow/internal_operation/a_reg0_reg[19]_rep__2/Q
                         net (fo=132, routed)         1.432     5.491    denselayer2/INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[31].sa/mow/internal_operation/a_reg0_reg[19]_rep__2_1
    SLICE_X232Y392       LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.114     5.605 r  denselayer2/INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[31].sa/mow/internal_operation/buff0[16]_i_144__412/O
                         net (fo=1, routed)           0.020     5.625    denselayer2/INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[27].sa/mow/internal_operation/INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[27].sa/mow/internal_operation/buff0[16]_i_71[1]
    SLICE_X232Y392       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.170     5.795 r  denselayer2/INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[27].sa/mow/internal_operation/buff0_reg[16]_i_77/CO[7]
                         net (fo=1, routed)           0.023     5.818    denselayer2/INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[27].sa/mow/internal_operation/buff0_reg[16]_i_77_n_1027925
    SLICE_X232Y393       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.050     5.868 r  denselayer2/INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[27].sa/mow/internal_operation/buff0_reg[16]_i_74/O[0]
                         net (fo=3, routed)           0.215     6.083    denselayer2_n_1048557
    SLICE_X231Y395       LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.081     6.164 r  INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[27].sa/mow/internal_operation/buff0[16]_i_31/O
                         net (fo=1, routed)           0.341     6.505    INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[27].sa/mow/internal_operation/buff0[16]_i_31_n_1027925
    SLICE_X230Y394       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[7])
                                                      0.173     6.678 r  INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[27].sa/mow/internal_operation/buff0_reg[16]_i_19/O[7]
                         net (fo=3, routed)           0.307     6.985    INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[27].sa/mow/internal_operation/buff0_reg[16]_i_19_n_1027933
    SLICE_X225Y395       LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.088     7.073 r  INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[27].sa/mow/internal_operation/buff0[15]__0_i_21/O
                         net (fo=1, routed)           0.282     7.355    INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[27].sa/mow/internal_operation/buff0[15]__0_i_21_n_1027925
    SLICE_X226Y395       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[5])
                                                      0.181     7.536 r  INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[27].sa/mow/internal_operation/buff0_reg[15]__0_i_13/O[5]
                         net (fo=1, routed)           0.573     8.109    denselayer2/INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[27].sa/mow/internal_operation/buff0_reg[15]__0_0[5]
    SLICE_X221Y408       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.134     8.243 r  denselayer2/INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[27].sa/mow/internal_operation/buff0_reg[15]__0_i_4/CO[7]
                         net (fo=1, routed)           0.023     8.266    denselayer2_n_1048663
    SLICE_X221Y409       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.050     8.316 r  INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[27].sa/mow/internal_operation/buff0_reg[16]__1_i_3/O[0]
                         net (fo=2, routed)           0.468     8.784    denselayer2/INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[31].sa/mow/internal_operation/buff0_reg[15]__0_12[0]
    SLICE_X219Y409       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.114     8.898 r  denselayer2/INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[31].sa/mow/internal_operation/buff0[15]__0_i_5__480/O
                         net (fo=1, routed)           0.013     8.911    denselayer2/INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[27].sa/mow/internal_operation/buff0_reg[15]__0_3[6]
    SLICE_X219Y409       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.099     9.010 r  denselayer2/INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[27].sa/mow/internal_operation/buff0_reg[15]__0_i_1/CO[7]
                         net (fo=1, routed)           0.023     9.033    denselayer2/INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[27].sa/mow/internal_operation/buff0_reg[15]__0_i_1_n_1027925
    SLICE_X219Y410       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.050     9.083 r  denselayer2/INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[27].sa/mow/internal_operation/buff0_reg[16]__1_i_1/O[0]
                         net (fo=1, routed)           0.024     9.107    denselayer2/INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[27].sa/mow/internal_operation/buff0_reg[16]__1_i_1_n_1027940
    SLICE_X219Y410       FDRE                                         r  denselayer2/INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[27].sa/mow/internal_operation/buff0_reg[16]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    AW18                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AW18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.291     5.291 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.291    clk_IBUF_inst/OUT
    AW18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.291 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.589    clk_IBUF
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.613 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=388459, routed)      3.015     8.628    denselayer2/INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[27].sa/mow/internal_operation/clk
    SLICE_X219Y410       FDRE                                         r  denselayer2/INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[27].sa/mow/internal_operation/buff0_reg[16]__1/C
                         clock pessimism              0.333     8.962    
                         clock uncertainty           -0.035     8.927    
    SLICE_X219Y410       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.023     8.950    denselayer2/INPUT_SIZE_rows[31].OUTPUT_SIZE_cols[27].sa/mow/internal_operation/buff0_reg[16]__1
  -------------------------------------------------------------------
                         required time                          8.950    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                 -0.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 denselayer1/sum_all/col_trees[46].column_tree/genblk2[0].genblk1[1].tree_reg[1][23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer1/sum_all/col_trees[46].column_tree/output_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Net Delay (Source):      1.732ns (routing 0.549ns, distribution 1.183ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.611ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AW18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AW18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.195     0.195 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    clk_IBUF_inst/OUT
    AW18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.195 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.351    clk_IBUF
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.368 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=388459, routed)      1.732     2.100    denselayer1/sum_all/col_trees[46].column_tree/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X104Y512       FDRE                                         r  denselayer1/sum_all/col_trees[46].column_tree/genblk2[0].genblk1[1].tree_reg[1][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y512       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.139 r  denselayer1/sum_all/col_trees[46].column_tree/genblk2[0].genblk1[1].tree_reg[1][23]/Q
                         net (fo=1, routed)           0.060     2.199    denselayer1/sum_all/col_trees[46].column_tree/genblk2[0].genblk1[1].tree_reg[1]_158[23]
    SLICE_X103Y512       FDRE                                         r  denselayer1/sum_all/col_trees[46].column_tree/output_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AW18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AW18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AW18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.191     0.572    clk_IBUF
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.591 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=388459, routed)      1.917     2.508    denselayer1/sum_all/col_trees[46].column_tree/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X103Y512       FDRE                                         r  denselayer1/sum_all/col_trees[46].column_tree/output_data_reg[23]/C
                         clock pessimism             -0.365     2.142    
    SLICE_X103Y512       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.189    denselayer1/sum_all/col_trees[46].column_tree/output_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.122         5.000       3.878      BUFGCE_X0Y122   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X107Y343  denselayer2/INPUT_SIZE_rows[34].OUTPUT_SIZE_cols[9].sa/mow/internal_operation/buff0_reg[0]__0/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X119Y725  denselayer3/INPUT_SIZE_rows[26].OUTPUT_SIZE_cols[25].sa/mow/internal_operation/buff0_reg[16]__2/C



