C51 COMPILER V9.52.0.0   MCU                                                               01/07/2018 15:49:20 PAGE 1   


C51 COMPILER V9.52.0.0, COMPILATION OF MODULE MCU
OBJECT MODULE PLACED IN mcu.obj
COMPILER INVOKED BY: C:\Keil\C51\BIN\C51.EXE source\mcu.c ROM(COMPACT) BROWSE INCDIR(.\source) DEBUG OBJECTEXTEND PRINT(
                    -.\mcu.lst) TABS(2) OBJECT(mcu.obj)

line level    source

   1          //*********************************************************
   2          //  File Name   : mcu.c
   3          //  Created On  : 201801041429
   4          //  Author      : Ming
   5          //  Description : STC15F204EA related function
   6          //*********************************************************
   7          #include  "mcu.h"
   8          
   9          //---------------------------------------------------------------------------
  10          // INIT MCU
  11          //---------------------------------------------------------------------------
  12          void mcu_init (void)
  13          {
  14   1          // STC15F204EA Configure
  15   1          //************************************
  16   1          //* T0x12, T1x12
  17   1          //************************************
  18   1          AUXR        = 0x00;
  19   1      
  20   1      #ifdef JOY_SYS_COMPAT
  21   1          AUXR1       = 0x00;
  22   1          AUXR2       = 0x00;
  23   1          IAP_CONTR   = 0x00;
  24   1          WKTCL       = 0xFF;
  25   1          WKTCH       = 0xEF;
  26   1      #endif
  27   1      
  28   1          //************************************
  29   1          //* MCLKO_S1, MCLKO_S0, ADRJ, Tx_Rx, MCLKO_2
  30   1          //* CLK_S2, CLK_S1, CLK_S0
  31   1          //*     CLK do not output;
  32   1          //*     Uart work mode: normal
  33   1          //*     Main_CLK: div1
  34   1          //************************************
  35   1          CLK_DIV     = 0x00;
  36   1          //************************************
  37   1          //* WDT_FLAG, EN_WDT, CLR_WDT, IDLE_WDT
  38   1          //* PS2, PS1, PS0
  39   1          //*     WDT: disable
  40   1          //************************************
  41   1          WDT_CONTR   = 0x00;
  42   1          //************************************
  43   1          //* SMOD, SMOD0, LVDF, POF, GF1, GF0
  44   1          //* PD, DIL
  45   1          //************************************
  46   1          PCON        = 0x00;
  47   1          //************************************
  48   1          //* P1, P2, P3, I/O mode
  49   1          //*     dual-dir
  50   1          //************************************
  51   1          P0M1        = 0x00;
  52   1          P0M0        = 0x00;
  53   1          P1M1        = 0x00;
  54   1          P1M0        = 0x00;
C51 COMPILER V9.52.0.0   MCU                                                               01/07/2018 15:49:20 PAGE 2   

  55   1          P2M1        = 0x00;
  56   1          P2M0        = 0x00;
  57   1          P3M1        = 0x04;
  58   1          P3M0        = 0x00;
  59   1          //************************************
  60   1          // interrupt
  61   1          IE = 0x00;
  62   1          TCON = 0x00;
  63   1          mcu_set_exint (INT_IDX_0, INT_MOD_STOP);
  64   1          mcu_set_exint (INT_IDX_1, INT_MOD_STOP);
  65   1          mcu_set_tmr   (TMR_IDX_0, TMR_MOD_STOP);
  66   1          mcu_set_tmr   (TMR_IDX_1, TMR_MOD_STOP);
  67   1      }
  68          
  69          //---------------------------------------------------------------------------
  70          // SET Interrupt INT0 and INT1
  71          //---------------------------------------------------------------------------
  72          void mcu_set_exint (unsigned char idx, unsigned char mode)
  73          {
  74   1          // disable interrupt
  75   1          bit ea_bak;
  76   1          ea_bak = EA;
  77   1          EA = 0;
  78   1          if (idx == INT_IDX_0)
  79   1          {
  80   2              EX0 = 0;        // disable int0
  81   2              IE0 = 0;        // clear int0 flag
  82   2      //        IT0 = 1;        // int0 falling edge trigger int
  83   2              IT0 = 0;        // int0 falling edge trigger int
  84   2              if (mode == INT_MOD_START)
  85   2              {
  86   3                  EX0 = 1;        // enable int0
  87   3              }
  88   2              else if (mode == INT_MOD_STOP)
  89   2              {
  90   3              }
  91   2          }
  92   1          else if (idx == INT_IDX_1)
  93   1          {
  94   2              EX1 = 0;        // disable int1
  95   2              IE1 = 0;        // clear int1 flag
  96   2      //        IT1 = 1;        // int1 falling edge trigger int
  97   2              IT1 = 0;        // int1 falling edge trigger int
  98   2              if (mode == INT_MOD_START)
  99   2              {
 100   3                  EX1 = 1;        // enable int1
 101   3              }
 102   2              else if (mode == INT_MOD_STOP)
 103   2              {
 104   3              }
 105   2          }
 106   1          EA = ea_bak;
 107   1      }
 108          
 109          //---------------------------------------------------------------------------
 110          // SET T0 and T1
 111          //---------------------------------------------------------------------------
 112          void mcu_set_tmr (unsigned char idx, unsigned char mode)
 113          {
 114   1          // init reg
 115   1          bit ea_bak;
 116   1          ea_bak = EA;
C51 COMPILER V9.52.0.0   MCU                                                               01/07/2018 15:49:20 PAGE 3   

 117   1          EA = 0;     // disable all interrupt
 118   1          // T0
 119   1          if (idx == TMR_IDX_0)
 120   1          {
 121   2              TR0 = 0;    // stop T0
 122   2              ET0 = 0;    // disable T0 overflow interrupt
 123   2              TF0 = 0;    // clear T0 overflow interrupt flag
 124   2              // conf timer
 125   2              if (mode == TMR_MOD_CAP)
 126   2              {
 127   3                  TMOD = (TMOD & 0xF0) + 0x08;    // GATE=1, C/T=0, M1=0, M0=0
 128   3                  TL0 = 0;    // reset TL0
 129   3                  TH0 = 0;    // reset TH0
 130   3              }
 131   2              else if (mode == TMR_MOD_50MS)
 132   2              {
 133   3                  TMOD = (TMOD & 0xF0) + 0x00;    // GATE=0, C/T=0, M1=0, M0=0
 134   3                  TL0 = TL_INIT_50MS;     // load TL0
 135   3                  TH0 = TH_INIT_50MS;     // load TH0
 136   3              }
 137   2              else if (mode == TMR_MOD_10MS)
 138   2              {
 139   3                  TMOD = (TMOD & 0xF0) + 0x00;    // GATE=0, C/T=0, M1=0, M0=0
 140   3                  TL0 = TL_INIT_10MS;     // load TL0
 141   3                  TH0 = TH_INIT_10MS;     // load TH0
 142   3              }
 143   2              else if (mode == TMR_MOD_STOP)
 144   2              {
 145   3                  EA = ea_bak;    // enable all interrupt
 146   3                  return;
 147   3              }
 148   2              // set reg
 149   2              TF0 = 0;        // clear T0 overflow interrupt flag
 150   2      //        ET0 = 1;        // enable T0 overflow interrupt
 151   2              EA = ea_bak;    // enable all interrupt
 152   2      //        TR0 = 1;        // start T0
 153   2          }
 154   1          // T1
 155   1          else if (idx == TMR_IDX_1)
 156   1          {
 157   2              TR1 = 0;    // stop T1
 158   2              ET1 = 0;    // disable T1 overflow interrupt
 159   2              TF1 = 0;    // clear T1 overflow interrupt flag
 160   2              // conf timer
 161   2              if (mode == TMR_MOD_CAP)
 162   2              {
 163   3                  TMOD = (TMOD & 0x0F) + 0x80;    // GATE=1, C/T=0, M1=0, M0=0
 164   3                  TL1 = 0;                // reset TL1
 165   3                  TH1 = 0;                // reset TH1
 166   3              }
 167   2              else if (mode == TMR_MOD_50MS)
 168   2              {
 169   3                  TMOD = (TMOD & 0x0F) + 0x00;    // GATE=0, C/T=0, M1=0, M0=0
 170   3                  TL1 = TL_INIT_50MS;     // load TL1
 171   3                  TH1 = TH_INIT_50MS;     // load TH1
 172   3              }
 173   2              else if (mode == TMR_MOD_10MS)
 174   2              {
 175   3                  TMOD = (TMOD & 0x0F) + 0x00;    // GATE=0, C/T=0, M1=0, M0=0
 176   3                  TL1 = TL_INIT_10MS;     // load TL1
 177   3                  TH1 = TH_INIT_10MS;     // load TH1
 178   3              }
C51 COMPILER V9.52.0.0   MCU                                                               01/07/2018 15:49:20 PAGE 4   

 179   2              else if (mode == TMR_MOD_STOP)
 180   2              {
 181   3                  EA = ea_bak;    // enable all interrupt
 182   3                  return;
 183   3              }
 184   2              // set reg
 185   2              TF1 = 0;        // clear T1 overflow interrupt flag
 186   2      //        ET1 = 1;        // enable T1 overflow interrupt
 187   2              EA = ea_bak;    // enable all interrupt
 188   2      //        TR1 = 1;        // start T1
 189   2          }
 190   1      }
 191          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    254    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----       2
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
