// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

//
// This file contains Slow Corner delays for the design using part EP4CE22F17C6,
// with speed grade 6, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "problema_dois_top")
<<<<<<< HEAD
  (DATE "07/09/2018 15:51:27")
=======
  (DATE "07/05/2018 09:37:28")
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cts\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1450:1450:1450) (1404:1404:1404))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_en\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1100:1100:1100) (1069:1069:1069))
        (IOPATH i o (2263:2263:2263) (2276:2276:2276))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|process_0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (309:309:309))
        (PORT datad (393:393:393) (433:433:433))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE altera_reserved_tdo\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2414:2414:2414) (2956:2956:2956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clock\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (499:499:499) (643:643:643))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (613:613:613))
        (PORT datab (566:566:566) (579:579:579))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clock\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (133:133:133) (124:124:124))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1096:1096:1096) (1126:1126:1126))
        (PORT datad (838:838:838) (871:871:871))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE reset\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (501:501:501) (643:643:643))
=======
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_en\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (974:974:974) (981:981:981))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE serial_in\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (499:499:499) (643:643:643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|en_clk)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (448:448:448))
        (PORT datac (3203:3203:3203) (3470:3470:3470))
        (PORT datad (166:166:166) (188:188:188))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (874:874:874) (863:863:863))
        (PORT datad (167:167:167) (191:191:191))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (305:305:305))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|clkd\|clk_divisor\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (2526:2526:2526) (2374:2374:2374))
        (PORT datad (223:223:223) (282:282:282))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE lcd\|clkd\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (306:306:306))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
=======
    (INSTANCE lcd\|clkd\|clk_divisor\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1379:1379:1379))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (2528:2528:2528) (2375:2375:2375))
        (PORT datad (207:207:207) (270:270:270))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE lcd\|clkd\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
=======
    (INSTANCE lcd\|clkd\|clk_divisor\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1379:1379:1379))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (312:312:312))
        (PORT datab (230:230:230) (304:304:304))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE lcd\|clkd\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (312:312:312))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
=======
    (INSTANCE lcd\|clkd\|clk_divisor\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1379:1379:1379))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (2979:2979:2979) (2874:2874:2874))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (302:302:302))
        (PORT datac (2524:2524:2524) (2373:2373:2373))
        (PORT datad (218:218:218) (275:275:275))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE lcd\|clkd\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (444:444:444))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|clk_divisor\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (287:287:287))
        (PORT datac (324:324:324) (327:327:327))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
=======
    (INSTANCE lcd\|clkd\|clk_divisor\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1379:1379:1379))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (231:231:231) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE lcd\|clkd\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (314:314:314))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
=======
    (INSTANCE lcd\|clkd\|clk_divisor\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1379:1379:1379))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (2979:2979:2979) (2874:2874:2874))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (2526:2526:2526) (2374:2374:2374))
        (PORT datad (201:201:201) (259:259:259))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE lcd\|clkd\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (430:430:430))
        (PORT datab (241:241:241) (311:311:311))
        (PORT datac (355:355:355) (396:396:396))
        (PORT datad (379:379:379) (410:410:410))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (417:417:417))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (312:312:312))
        (PORT datab (230:230:230) (305:305:305))
        (PORT datac (2531:2531:2531) (2379:2379:2379))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (178:178:178) (200:200:200))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE lcd\|clkd\|clk_divisor\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (285:285:285))
        (PORT datac (324:324:324) (326:326:326))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
=======
    (INSTANCE lcd\|clkd\|clk_divisor\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1379:1379:1379))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2329:2329:2329) (2178:2178:2178))
        (PORT datab (942:942:942) (988:988:988))
        (PORT datac (245:245:245) (319:319:319))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE lcd\|clkd\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (309:309:309))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
=======
    (INSTANCE lcd\|clkd\|clk_divisor\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1379:1379:1379))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (323:323:323))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE lcd\|clkd\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (315:315:315))
        (PORT datab (418:418:418) (449:449:449))
        (PORT datac (383:383:383) (414:414:414))
        (PORT datad (362:362:362) (392:392:392))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (2746:2746:2746) (2628:2628:2628))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (447:447:447))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (2296:2296:2296) (2139:2139:2139))
        (PORT datad (200:200:200) (257:257:257))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE lcd\|clkd\|clk_divisor\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (193:193:193) (244:244:244))
        (PORT datad (296:296:296) (293:293:293))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
=======
    (INSTANCE lcd\|clkd\|clk_divisor\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1379:1379:1379))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (320:320:320))
        (PORT datab (236:236:236) (309:309:309))
        (PORT datac (2291:2291:2291) (2138:2138:2138))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE lcd\|clkd\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (448:448:448))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (179:179:179) (201:201:201))
=======
    (INSTANCE lcd\|clkd\|clk_divisor\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (199:199:199) (253:253:253))
        (PORT datad (316:316:316) (317:317:317))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
=======
    (INSTANCE lcd\|clkd\|clk_divisor\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1379:1379:1379))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|Add0\~20)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT datab (2314:2314:2314) (2171:2171:2171))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
        (PORT datab (240:240:240) (309:309:309))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|clkd\|clk_divisor\[10\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (1356:1356:1356) (1375:1375:1375))
=======
        (PORT clk (1363:1363:1363) (1379:1379:1379))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|Add0\~22)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT datad (206:206:206) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
        (PORT dataa (241:241:241) (313:313:313))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|clkd\|clk_divisor\[11\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (2591:2591:2591) (2778:2778:2778))
=======
        (PORT clk (1363:1363:1363) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|Equal0\~2)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT dataa (232:232:232) (307:307:307))
        (PORT datad (200:200:200) (257:257:257))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
        (PORT dataa (242:242:242) (315:315:315))
        (PORT datab (413:413:413) (447:447:447))
        (PORT datac (353:353:353) (396:396:396))
        (PORT datad (217:217:217) (275:275:275))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (308:308:308))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|clkd\|clk_divisor\[12\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (2591:2591:2591) (2778:2778:2778))
=======
        (PORT clk (1363:1363:1363) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|Add0\~26)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT dataa (232:232:232) (306:306:306))
        (PORT datab (2560:2560:2560) (2409:2409:2409))
        (PORT datad (355:355:355) (392:392:392))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
        (PORT dataa (240:240:240) (312:312:312))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|clkd\|clk_divisor\[13\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (1356:1356:1356) (1375:1375:1375))
=======
        (PORT clk (1363:1363:1363) (1379:1379:1379))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|Add0\~28)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT dataa (876:876:876) (900:900:900))
        (PORT datab (359:359:359) (414:414:414))
        (PORT datad (366:366:366) (410:410:410))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
        (PORT dataa (383:383:383) (424:424:424))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|clk_divisor\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (197:197:197) (251:251:251))
        (PORT datad (299:299:299) (297:297:297))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|clkd\|clk_divisor\[14\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (2979:2979:2979) (2874:2874:2874))
=======
        (PORT clk (1363:1363:1363) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|Add0\~30)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT dataa (387:387:387) (441:441:441))
        (PORT datab (2549:2549:2549) (2400:2400:2400))
        (PORT datac (834:834:834) (861:861:861))
        (PORT datad (218:218:218) (276:276:276))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
        (PORT datad (367:367:367) (408:408:408))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|clk_divisor\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (288:288:288))
        (PORT datac (326:326:326) (328:328:328))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|clkd\|clk_divisor\[15\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (1356:1356:1356) (1375:1375:1375))
=======
        (PORT clk (1363:1363:1363) (1379:1379:1379))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|Equal0\~3)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT datac (2521:2521:2521) (2371:2371:2371))
        (PORT datad (222:222:222) (281:281:281))
=======
        (PORT dataa (243:243:243) (316:316:316))
        (PORT datab (240:240:240) (309:309:309))
        (PORT datac (554:554:554) (570:570:570))
        (PORT datad (373:373:373) (407:407:407))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|Equal0\~4)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
        (PORT dataa (355:355:355) (373:373:373))
        (PORT datab (183:183:183) (215:215:215))
        (PORT datac (158:158:158) (187:187:187))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|out_clk\~0)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT datab (944:944:944) (990:990:990))
        (PORT datad (211:211:211) (274:274:274))
        (IOPATH datab combout (319:319:319) (324:324:324))
=======
        (PORT dataa (228:228:228) (285:285:285))
        (IOPATH dataa combout (318:318:318) (327:327:327))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|clkd\|out_clk)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (2746:2746:2746) (2628:2628:2628))
=======
        (PORT clk (1363:1363:1363) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1369:1369:1369))
        (PORT datab (869:869:869) (884:884:884))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (776:776:776) (791:791:791))
        (PORT datad (162:162:162) (184:184:184))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE lcd\|clkd\|out_clk\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (921:921:921) (942:942:942))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (1082:1082:1082) (1114:1114:1114))
        (PORT datad (560:560:560) (583:583:583))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE lcd\|ctrl\|time_counter\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (243:243:243) (313:313:313))
        (PORT datac (857:857:857) (878:878:878))
        (PORT datad (612:612:612) (651:651:651))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE reset\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (501:501:501) (643:643:643))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (747:747:747))
        (PORT datab (907:907:907) (939:939:939))
        (PORT datac (557:557:557) (547:547:547))
        (PORT datad (406:406:406) (452:452:452))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE lcd\|ctrl\|time_counter\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (1445:1445:1445) (1404:1404:1404))
        (PORT datad (1084:1084:1084) (1141:1141:1141))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE lcd\|ctrl\|time_counter\[5\]\~5clkctrl)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT datad (1829:1829:1829) (1731:1731:1731))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
        (PORT inclk[0] (641:641:641) (611:611:611))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|time_counter\[0\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (1355:1355:1355) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (956:956:956) (888:888:888))
        (PORT ena (1167:1167:1167) (1167:1167:1167))
=======
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1375:1375:1375) (1353:1353:1353))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|time_counter\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (322:322:322))
        (PORT datab (385:385:385) (427:427:427))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|time_counter\[1\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (1355:1355:1355) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (956:956:956) (888:888:888))
        (PORT ena (1167:1167:1167) (1167:1167:1167))
=======
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1375:1375:1375) (1353:1353:1353))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|time_counter\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (309:309:309))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|time_counter\[2\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (1355:1355:1355) (1375:1375:1375))
        (PORT asdata (511:511:511) (576:576:576))
        (PORT clrn (956:956:956) (888:888:888))
        (PORT ena (1167:1167:1167) (1167:1167:1167))
=======
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1375:1375:1375) (1353:1353:1353))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1375:1375:1375))
        (PORT asdata (525:525:525) (588:588:588))
        (PORT clrn (956:956:956) (888:888:888))
        (PORT ena (1167:1167:1167) (1167:1167:1167))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
=======
      (HOLD d (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1058:1058:1058))
        (PORT datab (229:229:229) (301:301:301))
        (PORT datad (204:204:204) (262:262:262))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1375:1375:1375))
        (PORT asdata (505:505:505) (567:567:567))
        (PORT clrn (956:956:956) (888:888:888))
        (PORT ena (1167:1167:1167) (1167:1167:1167))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (INSTANCE lcd\|ctrl\|time_counter\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (326:326:326))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (330:330:330) (372:372:372))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|time_counter\[3\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (1355:1355:1355) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (956:956:956) (888:888:888))
        (PORT ena (1167:1167:1167) (1167:1167:1167))
=======
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1375:1375:1375) (1353:1353:1353))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD ena (posedge clk) (144:144:144))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|time_counter\[4\]\~12)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT datad (206:206:206) (268:268:268))
=======
        (PORT datab (380:380:380) (433:433:433))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|time_counter\[4\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (1355:1355:1355) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (956:956:956) (888:888:888))
        (PORT ena (1167:1167:1167) (1167:1167:1167))
=======
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1375:1375:1375) (1353:1353:1353))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|time_counter\[5\]\~14)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT datad (206:206:206) (266:266:266))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
        (PORT datab (260:260:260) (331:331:331))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH cin combout (408:408:408) (387:387:387))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|time_counter\[5\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (1355:1355:1355) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (956:956:956) (888:888:888))
        (PORT ena (1167:1167:1167) (1167:1167:1167))
=======
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1375:1375:1375) (1353:1353:1353))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|flag_40ms\~0)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT datad (208:208:208) (271:271:271))
=======
        (PORT dataa (401:401:401) (441:441:441))
        (PORT datab (382:382:382) (433:433:433))
        (PORT datad (225:225:225) (286:286:286))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|flag_40ms)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (1355:1355:1355) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (956:956:956) (888:888:888))
        (PORT ena (1167:1167:1167) (1167:1167:1167))
=======
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1375:1375:1375) (1353:1353:1353))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (306:306:306))
        (PORT datab (229:229:229) (300:300:300))
        (PORT datad (206:206:206) (265:265:265))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (210:210:210) (276:276:276))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tms\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (501:501:501) (643:643:643))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tck\~input)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (1355:1355:1355) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (956:956:956) (888:888:888))
        (PORT ena (1167:1167:1167) (1167:1167:1167))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
        (IOPATH i o (501:501:501) (643:643:643))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tdi\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (501:501:501) (643:643:643))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (546:546:546))
        (PORT datab (237:237:237) (313:313:313))
        (PORT datac (164:164:164) (199:199:199))
        (PORT datad (206:206:206) (266:266:266))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1177:1177:1177) (1224:1224:1224))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (956:956:956) (888:888:888))
        (PORT ena (877:877:877) (855:855:855))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1983:1983:1983) (1989:1989:1989))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (749:749:749))
        (PORT datab (891:891:891) (902:902:902))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (856:856:856) (879:879:879))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1381:1381:1381))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1381:1381:1381))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1143:1143:1143) (1145:1145:1145))
        (PORT ena (745:745:745) (751:751:751))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (745:745:745))
        (PORT datab (651:651:651) (685:685:685))
        (PORT datad (200:200:200) (258:258:258))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (208:208:208) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (683:683:683))
        (PORT datab (614:614:614) (647:647:647))
        (PORT datac (635:635:635) (709:709:709))
        (PORT datad (610:610:610) (645:645:645))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1815:1815:1815) (1831:1831:1831))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (317:317:317))
        (PORT datab (1162:1162:1162) (1174:1174:1174))
        (PORT datac (2293:2293:2293) (2140:2140:2140))
        (PORT datad (210:210:210) (272:272:272))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (370:370:370))
        (PORT datab (909:909:909) (945:945:945))
        (PORT datac (752:752:752) (730:730:730))
        (PORT datad (217:217:217) (274:274:274))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (906:906:906) (940:940:940))
        (PORT datac (639:639:639) (712:712:712))
        (PORT datad (405:405:405) (453:453:453))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (294:294:294))
        (PORT datad (206:206:206) (266:266:266))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (234:234:234))
        (PORT datab (375:375:375) (374:374:374))
        (PORT datac (160:160:160) (191:191:191))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1815:1815:1815) (1831:1831:1831))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (1348:1348:1348) (1360:1360:1360))
        (PORT datad (354:354:354) (391:391:391))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1381:1381:1381))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1143:1143:1143) (1145:1145:1145))
        (PORT ena (716:716:716) (714:714:714))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (2532:2532:2532) (2379:2379:2379))
        (PORT datad (1398:1398:1398) (1395:1395:1395))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (478:478:478))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (444:444:444))
        (PORT datac (2289:2289:2289) (2143:2143:2143))
        (PORT datad (845:845:845) (883:883:883))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (779:779:779))
        (PORT datab (1458:1458:1458) (1374:1374:1374))
        (PORT datac (721:721:721) (691:691:691))
        (PORT datad (873:873:873) (912:912:912))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (373:373:373))
        (PORT datab (761:761:761) (727:727:727))
        (PORT datac (649:649:649) (714:714:714))
        (PORT datad (305:305:305) (310:310:310))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1761:1761:1761) (1827:1827:1827))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (546:546:546))
        (PORT datab (237:237:237) (313:313:313))
        (PORT datac (164:164:164) (199:199:199))
        (PORT datad (207:207:207) (267:267:267))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1346:1346:1346) (1361:1361:1361))
        (PORT datad (200:200:200) (258:258:258))
        (IOPATH datab combout (275:275:275) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (956:956:956) (888:888:888))
        (PORT ena (877:877:877) (855:855:855))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (656:656:656))
        (PORT datab (323:323:323) (343:343:343))
        (PORT datac (293:293:293) (300:300:300))
        (PORT datad (366:366:366) (410:410:410))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1154:1154:1154))
        (PORT datad (383:383:383) (432:432:432))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1761:1761:1761) (1827:1827:1827))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (447:447:447))
        (PORT datab (180:180:180) (212:212:212))
        (PORT datac (362:362:362) (401:401:401))
        (PORT datad (299:299:299) (309:309:309))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (545:545:545))
        (PORT datab (1351:1351:1351) (1361:1361:1361))
        (PORT datac (1049:1049:1049) (1121:1121:1121))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1381:1381:1381))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1579:1579:1579) (1573:1573:1573))
        (PORT ena (1322:1322:1322) (1289:1289:1289))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD ena (posedge clk) (144:144:144))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_phy\|virtual_state_udr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1408:1408:1408) (1419:1419:1419))
        (PORT datac (1081:1081:1081) (1113:1113:1113))
        (PORT datad (790:790:790) (816:816:816))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (476:476:476))
        (PORT datab (1350:1350:1350) (1362:1362:1362))
        (PORT datac (222:222:222) (292:292:292))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer3\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1384:1384:1384))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer3\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (255:255:255))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer3\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (1346:1346:1346) (1355:1355:1355))
        (PORT datad (206:206:206) (266:266:266))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|sync2_udr\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (271:271:271))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|sync2_udr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|update_jdo_strobe\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (303:303:303))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (318:318:318))
        (PORT datab (417:417:417) (448:448:448))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1706:1706:1706) (1792:1792:1792))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|update_jdo_strobe)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (588:588:588))
        (PORT datac (1340:1340:1340) (1351:1351:1351))
        (PORT datad (218:218:218) (275:275:275))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|enable_action_strobe)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT asdata (543:543:543) (607:607:607))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD d (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (911:911:911))
        (PORT datab (241:241:241) (311:311:311))
        (PORT datac (582:582:582) (616:616:616))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT datad (362:362:362) (403:403:403))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (1362:1362:1362) (1381:1381:1381))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1143:1143:1143) (1145:1145:1145))
        (PORT ena (745:745:745) (751:751:751))
=======
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1706:1706:1706) (1792:1792:1792))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~13)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT dataa (676:676:676) (744:744:744))
        (PORT datab (613:613:613) (650:650:650))
        (PORT datac (197:197:197) (264:264:264))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
=======
        (PORT datab (1294:1294:1294) (1326:1326:1326))
        (PORT datad (201:201:201) (259:259:259))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (449:449:449))
        (PORT datac (1339:1339:1339) (1351:1351:1351))
        (PORT datad (336:336:336) (380:380:380))
        (IOPATH dataa combout (307:307:307) (306:306:306))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (1362:1362:1362) (1381:1381:1381))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1143:1143:1143) (1145:1145:1145))
        (PORT ena (716:716:716) (714:714:714))
=======
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|ir\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (641:641:641) (696:696:696))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (426:426:426))
        (PORT datab (416:416:416) (445:445:445))
        (PORT datad (368:368:368) (408:408:408))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1706:1706:1706) (1792:1792:1792))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_phy\|virtual_state_uir\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (682:682:682))
        (PORT datac (1146:1146:1146) (1200:1200:1200))
        (PORT datad (827:827:827) (856:856:856))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1335:1335:1335))
        (PORT datab (231:231:231) (302:302:302))
        (PORT datac (352:352:352) (395:395:395))
        (PORT datad (371:371:371) (410:410:410))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
        (PORT asdata (871:871:871) (861:861:861))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD d (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (258:258:258))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1346:1346:1346) (1354:1354:1354))
        (PORT datad (352:352:352) (390:390:390))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|sync2_uir\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (273:273:273))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1385:1385:1385))
        (PORT datab (224:224:224) (293:293:293))
        (PORT datad (206:206:206) (266:266:266))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|sync2_uir)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jxuir\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (437:437:437))
        (PORT datac (554:554:554) (574:574:574))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jxuir)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (946:946:946) (881:881:881))
        (PORT ena (1146:1146:1146) (1152:1152:1152))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|ir\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1106:1106:1106) (1104:1104:1104))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (266:266:266))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (946:946:946) (881:881:881))
        (PORT ena (1146:1146:1146) (1152:1152:1152))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|ir\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT asdata (934:934:934) (993:993:993))
        (PORT ena (1106:1106:1106) (1104:1104:1104))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT asdata (524:524:524) (585:585:585))
        (PORT clrn (946:946:946) (881:881:881))
        (PORT ena (1146:1146:1146) (1152:1152:1152))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|take_no_action_break_a\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (321:321:321))
        (PORT datab (246:246:246) (320:320:320))
        (PORT datad (211:211:211) (276:276:276))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (379:379:379) (425:425:425))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT asdata (513:513:513) (581:581:581))
        (PORT clrn (946:946:946) (881:881:881))
        (PORT ena (1146:1146:1146) (1152:1152:1152))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1211:1211:1211) (1218:1218:1218))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT asdata (839:839:839) (857:857:857))
        (PORT clrn (946:946:946) (881:881:881))
        (PORT ena (1146:1146:1146) (1152:1152:1152))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (758:758:758))
        (PORT datab (1173:1173:1173) (1228:1228:1228))
        (PORT datac (1357:1357:1357) (1293:1293:1293))
        (PORT datad (826:826:826) (855:855:855))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT asdata (506:506:506) (568:568:568))
        (PORT clrn (946:946:946) (881:881:881))
        (PORT ena (1146:1146:1146) (1152:1152:1152))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_phy\|virtual_state_sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (752:752:752))
        (PORT datac (1145:1145:1145) (1199:1199:1199))
        (PORT datad (827:827:827) (855:855:855))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_phy\|virtual_state_cdr)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (927:927:927))
        (PORT datac (1145:1145:1145) (1197:1197:1197))
        (PORT datad (826:826:826) (859:859:859))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (266:266:266))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[36\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (744:744:744))
        (PORT datab (203:203:203) (238:238:238))
        (PORT datac (879:879:879) (922:922:922))
        (PORT datad (179:179:179) (202:202:202))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (746:746:746) (760:760:760))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (946:946:946) (881:881:881))
        (PORT ena (1146:1146:1146) (1152:1152:1152))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (589:589:589) (614:614:614))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (266:266:266))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (985:985:985) (1006:1006:1006))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (946:946:946) (881:881:881))
        (PORT ena (1146:1146:1146) (1152:1152:1152))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (758:758:758))
        (PORT datab (242:242:242) (310:310:310))
        (PORT datac (1142:1142:1142) (1194:1194:1194))
        (PORT datad (827:827:827) (857:857:857))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (276:276:276))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (746:746:746) (760:760:760))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (946:946:946) (881:881:881))
        (PORT ena (1146:1146:1146) (1152:1152:1152))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (334:334:334) (374:374:374))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (426:426:426))
        (PORT datab (229:229:229) (299:299:299))
        (PORT datad (205:205:205) (264:264:264))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1183:1183:1183) (1204:1204:1204))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (762:762:762))
        (PORT datab (390:390:390) (436:436:436))
        (PORT datac (894:894:894) (949:949:949))
        (PORT datad (911:911:911) (946:946:946))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (602:602:602))
        (PORT datab (231:231:231) (304:304:304))
        (PORT datad (205:205:205) (264:264:264))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (215:215:215) (284:284:284))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (946:946:946) (881:881:881))
        (PORT ena (1146:1146:1146) (1152:1152:1152))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (318:318:318))
        (PORT datab (562:562:562) (567:567:567))
        (PORT datac (162:162:162) (196:196:196))
        (PORT datad (336:336:336) (379:379:379))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1238:1238:1238) (1256:1256:1256))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (946:946:946) (881:881:881))
        (PORT ena (866:866:866) (851:851:851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|Mux37\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1090:1090:1090) (1137:1137:1137))
        (PORT datad (787:787:787) (818:818:818))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|DRsize\.100\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (179:179:179) (200:200:200))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|DRsize\.100)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1125:1125:1125) (1092:1092:1092))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (581:581:581) (607:607:607))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (474:474:474))
        (PORT datab (1155:1155:1155) (1173:1173:1173))
        (PORT datac (221:221:221) (292:292:292))
        (PORT datad (1316:1316:1316) (1336:1336:1336))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (1008:1008:1008))
        (PORT datab (2278:2278:2278) (2296:2296:2296))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (924:924:924) (931:931:931))
        (PORT clrn (1146:1146:1146) (1140:1140:1140))
        (PORT sload (1682:1682:1682) (1728:1728:1728))
        (PORT ena (2156:2156:2156) (2191:2191:2191))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
=======
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[35\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1337:1337:1337))
        (PORT datab (653:653:653) (678:678:678))
        (PORT datad (335:335:335) (374:374:374))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (627:627:627) (660:660:660))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (905:905:905))
        (PORT datab (364:364:364) (400:400:400))
        (PORT datac (1087:1087:1087) (1123:1123:1123))
        (PORT datad (219:219:219) (277:277:277))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (260:260:260) (330:330:330))
        (PORT datac (967:967:967) (999:999:999))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (926:926:926))
        (PORT datab (853:853:853) (897:897:897))
        (PORT datac (1142:1142:1142) (1196:1196:1196))
        (PORT datad (205:205:205) (265:265:265))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1146:1146:1146) (1140:1140:1140))
        (PORT ena (745:745:745) (751:751:751))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (902:902:902))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (1087:1087:1087) (1122:1122:1122))
        (PORT datad (304:304:304) (309:309:309))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (466:466:466) (492:492:492))
        (PORT sload (1080:1080:1080) (1121:1121:1121))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (343:343:343) (378:378:378))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT asdata (1270:1270:1270) (1307:1307:1307))
        (PORT ena (1211:1211:1211) (1218:1218:1218))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1146:1146:1146) (1140:1140:1140))
        (PORT ena (745:745:745) (751:751:751))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|take_action_ocimem_b)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (320:320:320))
        (PORT datab (235:235:235) (308:308:308))
        (PORT datac (388:388:388) (434:434:434))
        (PORT datad (615:615:615) (646:646:646))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (357:357:357) (393:393:393))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1146:1146:1146) (1140:1140:1140))
        (PORT ena (745:745:745) (751:751:751))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (255:255:255))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (358:358:358) (386:386:386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1146:1146:1146) (1140:1140:1140))
        (PORT ena (745:745:745) (751:751:751))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (258:258:258))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (365:365:365) (406:406:406))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1146:1146:1146) (1140:1140:1140))
        (PORT ena (745:745:745) (751:751:751))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|rst_controller\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (204:204:204) (273:273:273))
        (PORT datad (199:199:199) (255:255:255))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1219:1219:1219))
        (PORT datac (422:422:422) (465:465:465))
        (PORT datad (565:565:565) (586:586:586))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_early_rst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (335:335:335) (375:375:375))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (733:733:733))
        (PORT datab (705:705:705) (760:760:760))
        (PORT datac (664:664:664) (714:714:714))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (921:921:921))
        (PORT datab (451:451:451) (492:492:492))
        (PORT datad (930:930:930) (951:951:951))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1175:1175:1175) (1179:1179:1179))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1684:1684:1684) (1687:1687:1687))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (302:302:302))
        (PORT datac (423:423:423) (466:466:466))
        (PORT datad (397:397:397) (449:449:449))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (764:764:764))
        (PORT datab (952:952:952) (985:985:985))
        (PORT datac (892:892:892) (953:953:953))
        (PORT datad (555:555:555) (583:583:583))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1220:1220:1220))
        (PORT datab (1312:1312:1312) (1435:1435:1435))
        (PORT datac (835:835:835) (867:867:867))
        (PORT datad (333:333:333) (348:348:348))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1238:1238:1238) (1256:1256:1256))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1175:1175:1175) (1179:1179:1179))
        (PORT ena (717:717:717) (715:715:715))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|take_action_ocimem_a\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (321:321:321))
        (PORT datab (244:244:244) (316:316:316))
        (PORT datad (209:209:209) (271:271:271))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (333:333:333) (373:373:373))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1146:1146:1146) (1140:1140:1140))
        (PORT ena (745:745:745) (751:751:751))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (1052:1052:1052) (1078:1078:1078))
        (PORT datac (825:825:825) (863:863:863))
        (PORT datad (931:931:931) (1006:1006:1006))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (316:316:316))
        (PORT datac (1103:1103:1103) (1182:1182:1182))
        (PORT datad (583:583:583) (611:611:611))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1363:1363:1363))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1175:1175:1175) (1179:1179:1179))
        (PORT ena (717:717:717) (715:715:715))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1537:1537:1537) (1521:1521:1521))
        (PORT datab (1436:1436:1436) (1473:1473:1473))
        (PORT datac (861:861:861) (892:892:892))
        (PORT datad (1189:1189:1189) (1211:1211:1211))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent\|local_read\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (530:530:530) (509:509:509))
        (PORT datad (816:816:816) (822:822:822))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (574:574:574) (610:610:610))
        (PORT datac (1102:1102:1102) (1177:1177:1177))
        (PORT datad (342:342:342) (378:378:378))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rst1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1175:1175:1175) (1179:1179:1179))
        (PORT ena (717:717:717) (715:715:715))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1041:1041:1041))
        (PORT datab (1370:1370:1370) (1413:1413:1413))
        (PORT datac (1059:1059:1059) (1072:1072:1072))
        (PORT datad (258:258:258) (328:328:328))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (365:365:365) (403:403:403))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1363:1363:1363))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1146:1146:1146) (1140:1140:1140))
        (PORT ena (745:745:745) (751:751:751))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (316:316:316))
        (PORT datab (266:266:266) (346:346:346))
        (PORT datad (255:255:255) (323:323:323))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1218:1218:1218))
        (PORT datab (242:242:242) (312:312:312))
        (PORT datac (540:540:540) (563:563:563))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1038:1038:1038))
        (PORT datab (1089:1089:1089) (1095:1095:1095))
        (PORT datac (157:157:157) (187:187:187))
        (PORT datad (255:255:255) (323:323:323))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1175:1175:1175) (1179:1179:1179))
        (PORT ena (717:717:717) (715:715:715))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (317:317:317))
        (PORT datab (264:264:264) (345:345:345))
        (PORT datad (255:255:255) (323:323:323))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (367:367:367) (406:406:406))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (351:351:351))
        (PORT datad (214:214:214) (282:282:282))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1146:1146:1146) (1140:1140:1140))
        (PORT ena (745:745:745) (751:751:751))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1041:1041:1041))
        (PORT datab (184:184:184) (218:218:218))
        (PORT datac (1059:1059:1059) (1070:1070:1070))
        (PORT datad (168:168:168) (195:195:195))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (316:316:316))
        (PORT datac (1105:1105:1105) (1182:1182:1182))
        (PORT datad (361:361:361) (394:394:394))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1363:1363:1363))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1175:1175:1175) (1179:1179:1179))
        (PORT ena (717:717:717) (715:715:715))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1134:1134:1134))
        (PORT datad (258:258:258) (328:328:328))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[71\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (161:161:161) (182:182:182))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (414:414:414) (448:448:448))
        (PORT datac (1101:1101:1101) (1176:1176:1176))
        (PORT datad (219:219:219) (277:277:277))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1363:1363:1363))
        (PORT ena (754:754:754) (770:770:770))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1175:1175:1175) (1179:1179:1179))
        (PORT ena (717:717:717) (715:715:715))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (627:627:627))
        (PORT datab (241:241:241) (311:311:311))
        (PORT datac (1099:1099:1099) (1170:1170:1170))
        (PORT datad (330:330:330) (346:346:346))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (230:230:230) (305:305:305))
        (PORT datac (1090:1090:1090) (1166:1166:1166))
        (PORT datad (1271:1271:1271) (1396:1396:1396))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (799:799:799) (802:802:802))
        (PORT datad (258:258:258) (324:324:324))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1221:1221:1221))
        (PORT datab (184:184:184) (217:217:217))
        (PORT datac (421:421:421) (463:463:463))
        (PORT datad (403:403:403) (452:452:452))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT asdata (466:466:466) (492:492:492))
        (PORT clrn (1383:1383:1383) (1363:1363:1363))
        (PORT ena (754:754:754) (770:770:770))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (910:910:910))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_001\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (243:243:243) (315:315:315))
        (PORT datac (218:218:218) (286:286:286))
        (PORT datad (240:240:240) (310:310:310))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1175:1175:1175) (1179:1179:1179))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|read_0\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (179:179:179) (201:201:201))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1206:1206:1206))
        (PORT datac (367:367:367) (408:408:408))
        (PORT datad (399:399:399) (448:448:448))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|read_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1363:1363:1363) (1341:1341:1341))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1175:1175:1175) (1179:1179:1179))
        (PORT ena (717:717:717) (715:715:715))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rst2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT asdata (2133:2133:2133) (2162:2162:2162))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (733:733:733))
        (PORT datab (706:706:706) (760:760:760))
        (PORT datac (664:664:664) (714:714:714))
        (PORT datad (597:597:597) (640:640:640))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (1472:1472:1472) (1397:1397:1397))
        (PORT datad (927:927:927) (982:982:982))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (652:652:652))
        (PORT datab (589:589:589) (597:597:597))
        (PORT datad (560:560:560) (567:567:567))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (779:779:779))
        (PORT datab (1457:1457:1457) (1372:1372:1372))
        (PORT datac (722:722:722) (693:693:693))
        (PORT datad (873:873:873) (911:911:911))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (924:924:924) (941:941:941))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (368:368:368))
        (PORT datab (762:762:762) (728:728:728))
        (PORT datac (646:646:646) (708:708:708))
        (PORT datad (305:305:305) (309:309:309))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (731:731:731))
        (PORT datab (706:706:706) (758:758:758))
        (PORT datac (665:665:665) (714:714:714))
        (PORT datad (598:598:598) (639:639:639))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (431:431:431))
        (PORT datab (636:636:636) (657:657:657))
        (PORT datad (593:593:593) (606:606:606))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1381:1381:1381))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1579:1579:1579) (1573:1573:1573))
        (PORT ena (1322:1322:1322) (1289:1289:1289))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1658:1658:1658) (1609:1609:1609))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1307:1307:1307))
        (PORT datab (618:618:618) (636:636:636))
        (PORT datac (1090:1090:1090) (1106:1106:1106))
        (PORT datad (1106:1106:1106) (1100:1100:1100))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (298:298:298))
        (PORT datad (205:205:205) (267:267:267))
        (IOPATH dataa combout (273:273:273) (269:269:269))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1558:1558:1558) (1546:1546:1546))
        (PORT ena (1123:1123:1123) (1111:1111:1111))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1146:1146:1146) (1140:1140:1140))
        (PORT ena (745:745:745) (751:751:751))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_valid\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (609:609:609) (630:630:630))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1211:1211:1211))
        (PORT datab (1108:1108:1108) (1153:1153:1153))
        (PORT datac (233:233:233) (301:301:301))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (317:317:317))
        (PORT datab (846:846:846) (871:871:871))
        (PORT datac (1468:1468:1468) (1397:1397:1397))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1146:1146:1146))
        (PORT datad (580:580:580) (601:601:601))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1175:1175:1175) (1179:1179:1179))
        (PORT ena (717:717:717) (715:715:715))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (650:650:650))
        (PORT datab (1128:1128:1128) (1149:1149:1149))
        (PORT datac (1081:1081:1081) (1117:1117:1117))
        (PORT datad (649:649:649) (707:707:707))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (359:359:359) (403:403:403))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1146:1146:1146) (1140:1140:1140))
        (PORT ena (745:745:745) (751:751:751))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (1026:1026:1026))
        (PORT datab (191:191:191) (227:227:227))
        (PORT datac (559:559:559) (560:560:560))
        (PORT datad (564:564:564) (566:566:566))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (310:310:310))
        (PORT datac (1089:1089:1089) (1171:1171:1171))
        (PORT datad (363:363:363) (394:394:394))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|state)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1558:1558:1558) (1546:1546:1546))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1175:1175:1175) (1179:1179:1179))
        (PORT ena (717:717:717) (715:715:715))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (1018:1018:1018))
        (PORT datad (217:217:217) (274:274:274))
        (IOPATH dataa combout (273:273:273) (269:269:269))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2068:2068:2068) (2060:2060:2060))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1558:1558:1558) (1546:1546:1546))
        (PORT ena (1123:1123:1123) (1111:1111:1111))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (448:448:448))
        (PORT datad (618:618:618) (649:649:649))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (1026:1026:1026))
        (PORT datad (201:201:201) (259:259:259))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1558:1558:1558) (1546:1546:1546))
        (PORT ena (1123:1123:1123) (1111:1111:1111))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1463:1463:1463) (1467:1467:1467))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (1028:1028:1028))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH dataa combout (273:273:273) (269:269:269))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1310:1310:1310))
        (PORT datab (1909:1909:1909) (1893:1893:1893))
        (PORT datac (592:592:592) (617:617:617))
        (PORT datad (218:218:218) (275:275:275))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1558:1558:1558) (1546:1546:1546))
        (PORT ena (1123:1123:1123) (1111:1111:1111))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (442:442:442))
        (PORT datab (1292:1292:1292) (1326:1326:1326))
        (PORT datac (216:216:216) (283:283:283))
        (PORT datad (286:286:286) (290:290:290))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (1029:1029:1029))
        (PORT datad (200:200:200) (257:257:257))
        (IOPATH dataa combout (273:273:273) (269:269:269))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (319:319:319))
        (PORT datab (564:564:564) (571:571:571))
        (PORT datac (165:165:165) (199:199:199))
        (PORT datad (339:339:339) (382:382:382))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1558:1558:1558) (1546:1546:1546))
        (PORT ena (1123:1123:1123) (1111:1111:1111))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (946:946:946) (881:881:881))
        (PORT ena (866:866:866) (851:851:851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (1025:1025:1025))
        (PORT datad (199:199:199) (255:255:255))
        (IOPATH dataa combout (273:273:273) (269:269:269))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1149:1149:1149) (1220:1220:1220))
        (PORT datad (1685:1685:1685) (1746:1746:1746))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1558:1558:1558) (1546:1546:1546))
        (PORT ena (1123:1123:1123) (1111:1111:1111))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (414:414:414))
        (PORT datab (1637:1637:1637) (1702:1702:1702))
        (PORT datac (550:550:550) (576:576:576))
        (PORT datad (541:541:541) (530:530:530))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (1027:1027:1027))
        (PORT datac (198:198:198) (265:265:265))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (532:532:532))
        (PORT datab (348:348:348) (354:354:354))
        (PORT datad (302:302:302) (301:301:301))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1558:1558:1558) (1546:1546:1546))
        (PORT ena (1123:1123:1123) (1111:1111:1111))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (908:908:908) (929:929:929))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (1028:1028:1028))
        (PORT datad (200:200:200) (257:257:257))
        (IOPATH dataa combout (273:273:273) (269:269:269))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_setup_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (977:977:977))
        (PORT datab (581:581:581) (626:626:626))
        (PORT datac (892:892:892) (950:950:950))
        (PORT datad (890:890:890) (937:937:937))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1558:1558:1558) (1546:1546:1546))
        (PORT ena (1123:1123:1123) (1111:1111:1111))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1391:1391:1391) (1372:1372:1372))
        (PORT ena (1901:1901:1901) (1909:1909:1909))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[9\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (1029:1029:1029))
        (PORT datab (242:242:242) (313:313:313))
        (PORT datac (163:163:163) (199:199:199))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1558:1558:1558) (1546:1546:1546))
        (PORT ena (1123:1123:1123) (1111:1111:1111))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (214:214:214) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1391:1391:1391) (1372:1372:1372))
        (PORT ena (1901:1901:1901) (1909:1909:1909))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (1026:1026:1026))
        (PORT datac (355:355:355) (403:403:403))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (203:203:203) (265:265:265))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1558:1558:1558) (1546:1546:1546))
        (PORT ena (1123:1123:1123) (1111:1111:1111))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1391:1391:1391) (1372:1372:1372))
        (PORT ena (1901:1901:1901) (1909:1909:1909))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (1021:1021:1021))
        (PORT datad (207:207:207) (270:270:270))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT asdata (1351:1351:1351) (1373:1373:1373))
        (PORT clrn (1391:1391:1391) (1372:1372:1372))
        (PORT ena (1901:1901:1901) (1909:1909:1909))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1558:1558:1558) (1546:1546:1546))
        (PORT ena (1123:1123:1123) (1111:1111:1111))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT asdata (664:664:664) (704:704:704))
        (PORT clrn (1391:1391:1391) (1372:1372:1372))
        (PORT ena (1901:1901:1901) (1909:1909:1909))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (647:647:647))
        (PORT datab (1344:1344:1344) (1371:1371:1371))
        (PORT datac (1098:1098:1098) (1120:1120:1120))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (752:752:752))
        (PORT datab (697:697:697) (742:742:742))
        (PORT datac (599:599:599) (648:648:648))
        (PORT datad (167:167:167) (191:191:191))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (264:264:264))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1378:1378:1378))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1820:1820:1820))
        (PORT ena (1056:1056:1056) (1009:1009:1009))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1391:1391:1391) (1372:1372:1372))
        (PORT ena (1901:1901:1901) (1909:1909:1909))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (241:241:241))
        (PORT datab (252:252:252) (326:326:326))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (257:257:257) (334:334:334))
        (PORT datac (1008:1008:1008) (1011:1011:1011))
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (346:346:346) (384:384:384))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1391:1391:1391) (1372:1372:1372))
        (PORT ena (1854:1854:1854) (1843:1843:1843))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (352:352:352) (389:389:389))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (334:334:334))
        (PORT datab (392:392:392) (435:435:435))
        (PORT datac (225:225:225) (298:298:298))
        (PORT datad (360:360:360) (403:403:403))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1391:1391:1391) (1372:1372:1372))
        (PORT ena (1901:1901:1901) (1909:1909:1909))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (340:340:340))
        (PORT datab (372:372:372) (400:400:400))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (270:270:270))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datab (255:255:255) (331:331:331))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1369:1369:1369) (1348:1348:1348))
        (PORT ena (746:746:746) (759:759:759))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1391:1391:1391) (1372:1372:1372))
        (PORT ena (1901:1901:1901) (1909:1909:1909))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (343:343:343))
        (PORT datab (185:185:185) (219:219:219))
        (PORT datac (228:228:228) (304:304:304))
        (PORT datad (343:343:343) (363:363:363))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT asdata (1124:1124:1124) (1140:1140:1140))
        (PORT clrn (1387:1387:1387) (1367:1367:1367))
        (PORT ena (1581:1581:1581) (1566:1566:1566))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1371:1371:1371))
        (PORT asdata (826:826:826) (840:840:840))
        (PORT clrn (1391:1391:1391) (1372:1372:1372))
        (PORT ena (1622:1622:1622) (1623:1623:1623))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (647:647:647))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1371:1371:1371))
        (PORT asdata (523:523:523) (585:585:585))
        (PORT clrn (1391:1391:1391) (1372:1372:1372))
        (PORT ena (1622:1622:1622) (1623:1623:1623))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1369:1369:1369) (1348:1348:1348))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1371:1371:1371))
        (PORT asdata (655:655:655) (690:690:690))
        (PORT clrn (1391:1391:1391) (1372:1372:1372))
        (PORT ena (1622:1622:1622) (1623:1623:1623))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (649:649:649))
        (PORT datab (258:258:258) (335:335:335))
        (PORT datac (1010:1010:1010) (1013:1013:1013))
        (PORT datad (237:237:237) (301:301:301))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (274:274:274))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1369:1369:1369) (1348:1348:1348))
        (PORT ena (746:746:746) (759:759:759))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1391:1391:1391) (1372:1372:1372))
        (PORT ena (1622:1622:1622) (1623:1623:1623))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (334:334:334))
        (PORT datab (372:372:372) (396:396:396))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1371:1371:1371))
        (PORT asdata (523:523:523) (585:585:585))
        (PORT clrn (1391:1391:1391) (1372:1372:1372))
        (PORT ena (1622:1622:1622) (1623:1623:1623))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1369:1369:1369) (1348:1348:1348))
        (PORT ena (746:746:746) (759:759:759))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1371:1371:1371))
        (PORT asdata (524:524:524) (587:587:587))
        (PORT clrn (1391:1391:1391) (1372:1372:1372))
        (PORT ena (1622:1622:1622) (1623:1623:1623))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (441:441:441))
        (PORT datab (372:372:372) (396:396:396))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (210:210:210) (274:274:274))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1369:1369:1369) (1348:1348:1348))
        (PORT ena (746:746:746) (759:759:759))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1391:1391:1391) (1372:1372:1372))
        (PORT ena (1622:1622:1622) (1623:1623:1623))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (316:316:316))
        (PORT datab (372:372:372) (400:400:400))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (267:267:267))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1369:1369:1369) (1348:1348:1348))
        (PORT ena (746:746:746) (759:759:759))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1369:1369:1369) (1348:1348:1348))
        (PORT ena (746:746:746) (759:759:759))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (342:342:342))
        (PORT datab (395:395:395) (438:438:438))
        (PORT datac (227:227:227) (303:303:303))
        (PORT datad (236:236:236) (301:301:301))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1391:1391:1391) (1372:1372:1372))
        (PORT ena (1622:1622:1622) (1623:1623:1623))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (518:518:518) (503:503:503))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1371:1371:1371))
        (PORT asdata (506:506:506) (568:568:568))
        (PORT clrn (1391:1391:1391) (1372:1372:1372))
        (PORT ena (1622:1622:1622) (1623:1623:1623))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (559:559:559) (560:560:560))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (214:214:214) (277:277:277))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1378:1378:1378))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1364:1364:1364))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1391:1391:1391) (1372:1372:1372))
        (PORT ena (1622:1622:1622) (1623:1623:1623))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1610:1610:1610) (1643:1643:1643))
        (PORT datab (1269:1269:1269) (1339:1339:1339))
        (PORT datac (681:681:681) (744:744:744))
        (PORT datad (1835:1835:1835) (1956:1956:1956))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1609:1609:1609) (1643:1643:1643))
        (PORT datab (1267:1267:1267) (1340:1340:1340))
        (PORT datac (680:680:680) (745:745:745))
        (PORT datad (1834:1834:1834) (1958:1958:1958))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (269:269:269))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_logic\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (349:349:349))
        (PORT datac (1074:1074:1074) (1098:1098:1098))
        (PORT datad (302:302:302) (315:315:315))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1391:1391:1391) (1372:1372:1372))
        (PORT ena (1622:1622:1622) (1623:1623:1623))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1629:1629:1629))
        (PORT datab (1291:1291:1291) (1349:1349:1349))
        (PORT datac (690:690:690) (751:751:751))
        (PORT datad (1839:1839:1839) (1961:1961:1961))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT asdata (957:957:957) (992:992:992))
        (PORT clrn (1390:1390:1390) (1371:1371:1371))
        (PORT ena (1895:1895:1895) (1910:1910:1910))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (315:315:315))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (212:212:212) (272:272:272))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (309:309:309))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1390:1390:1390) (1371:1371:1371))
        (PORT ena (1895:1895:1895) (1910:1910:1910))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (561:561:561) (582:582:582))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (559:559:559))
        (PORT datab (378:378:378) (396:396:396))
        (PORT datac (830:830:830) (855:855:855))
        (PORT datad (543:543:543) (544:544:544))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (276:276:276))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT ena (1636:1636:1636) (1641:1641:1641))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1390:1390:1390) (1371:1371:1371))
        (PORT ena (1895:1895:1895) (1910:1910:1910))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (593:593:593))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (266:266:266))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1390:1390:1390) (1371:1371:1371))
        (PORT ena (1895:1895:1895) (1910:1910:1910))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1772:1772:1772) (1835:1835:1835))
        (PORT datac (1093:1093:1093) (1141:1141:1141))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (214:214:214) (278:278:278))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (296:296:296) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1390:1390:1390) (1371:1371:1371))
        (PORT ena (1895:1895:1895) (1910:1910:1910))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datab (269:269:269) (358:358:358))
        (PORT datad (562:562:562) (593:593:593))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (269:269:269))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1390:1390:1390) (1371:1371:1371))
        (PORT ena (1895:1895:1895) (1910:1910:1910))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1537:1537:1537) (1519:1519:1519))
        (PORT datab (1223:1223:1223) (1281:1281:1281))
        (PORT datac (1447:1447:1447) (1511:1511:1511))
        (PORT datad (1187:1187:1187) (1210:1210:1210))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (265:265:265))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (842:842:842) (855:855:855))
        (PORT datac (1742:1742:1742) (1833:1833:1833))
        (PORT datad (513:513:513) (506:506:506))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1390:1390:1390) (1371:1371:1371))
        (PORT ena (1895:1895:1895) (1910:1910:1910))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT asdata (521:521:521) (592:592:592))
        (PORT clrn (1390:1390:1390) (1371:1371:1371))
        (PORT ena (1895:1895:1895) (1910:1910:1910))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (306:306:306))
        (PORT datab (402:402:402) (450:450:450))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (618:618:618) (650:650:650))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1387:1387:1387) (1367:1367:1367))
        (PORT ena (1642:1642:1642) (1615:1615:1615))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (664:664:664))
        (PORT datab (273:273:273) (362:362:362))
        (PORT datac (1745:1745:1745) (1835:1835:1835))
        (PORT datad (583:583:583) (626:626:626))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (276:276:276))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (177:177:177) (199:199:199))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1387:1387:1387) (1367:1367:1367))
        (PORT ena (1642:1642:1642) (1615:1615:1615))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (373:373:373) (414:414:414))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1387:1387:1387) (1368:1368:1368))
        (PORT ena (1640:1640:1640) (1627:1627:1627))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (549:549:549))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (846:846:846))
        (PORT datab (1079:1079:1079) (1060:1060:1060))
        (PORT datad (519:519:519) (517:517:517))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (203:203:203) (265:265:265))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1378:1378:1378) (1356:1356:1356))
        (PORT ena (745:745:745) (751:751:751))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1387:1387:1387) (1368:1368:1368))
        (PORT ena (1640:1640:1640) (1627:1627:1627))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1378:1378:1378) (1356:1356:1356))
        (PORT ena (745:745:745) (751:751:751))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1375:1375:1375))
        (PORT asdata (525:525:525) (588:588:588))
        (PORT clrn (1387:1387:1387) (1368:1368:1368))
        (PORT ena (1640:1640:1640) (1627:1627:1627))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (212:212:212) (272:272:272))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1387:1387:1387) (1368:1368:1368))
        (PORT ena (1640:1640:1640) (1627:1627:1627))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (316:316:316))
        (PORT datab (1081:1081:1081) (1061:1061:1061))
        (PORT datac (806:806:806) (811:811:811))
        (PORT datad (200:200:200) (257:257:257))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (276:276:276))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1378:1378:1378) (1356:1356:1356))
        (PORT ena (1073:1073:1073) (1051:1051:1051))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1387:1387:1387) (1368:1368:1368))
        (PORT ena (1640:1640:1640) (1627:1627:1627))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1966:1966:1966) (2007:2007:2007))
        (PORT datab (1505:1505:1505) (1559:1559:1559))
        (PORT datac (1511:1511:1511) (1516:1516:1516))
        (PORT datad (1309:1309:1309) (1344:1344:1344))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (267:267:267))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[39\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1422:1422:1422) (1483:1483:1483))
        (PORT datab (1299:1299:1299) (1290:1290:1290))
        (PORT datac (1326:1326:1326) (1349:1349:1349))
        (PORT datad (1446:1446:1446) (1500:1500:1500))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1387:1387:1387) (1368:1368:1368))
        (PORT ena (1640:1640:1640) (1627:1627:1627))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[40\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1963:1963:1963) (2008:2008:2008))
        (PORT datab (1502:1502:1502) (1559:1559:1559))
        (PORT datac (1288:1288:1288) (1284:1284:1284))
        (PORT datad (1297:1297:1297) (1330:1330:1330))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1375:1375:1375))
        (PORT asdata (531:531:531) (596:596:596))
        (PORT clrn (1387:1387:1387) (1368:1368:1368))
        (PORT ena (1640:1640:1640) (1627:1627:1627))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (609:609:609) (635:635:635))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (364:364:364) (403:403:403))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (629:629:629) (655:655:655))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1387:1387:1387) (1367:1367:1367))
        (PORT ena (1642:1642:1642) (1615:1615:1615))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (327:327:327))
        (PORT datab (562:562:562) (554:554:554))
        (PORT datac (836:836:836) (864:864:864))
        (PORT datad (581:581:581) (589:589:589))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (276:276:276))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT ena (1636:1636:1636) (1641:1641:1641))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1387:1387:1387) (1367:1367:1367))
        (PORT ena (1642:1642:1642) (1615:1615:1615))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[41\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1968:1968:1968) (2009:2009:2009))
        (PORT datab (1502:1502:1502) (1554:1554:1554))
        (PORT datac (1294:1294:1294) (1318:1318:1318))
        (PORT datad (1283:1283:1283) (1291:1291:1291))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (211:211:211) (272:272:272))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (467:467:467))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (888:888:888))
        (PORT datab (572:572:572) (559:559:559))
        (PORT datac (565:565:565) (576:576:576))
        (PORT datad (240:240:240) (282:282:282))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1387:1387:1387) (1367:1367:1367))
        (PORT ena (1642:1642:1642) (1615:1615:1615))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (268:268:268))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT ena (1636:1636:1636) (1641:1641:1641))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1387:1387:1387) (1367:1367:1367))
        (PORT ena (1642:1642:1642) (1615:1615:1615))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[42\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2095:2095:2095) (2110:2110:2110))
        (PORT datab (1441:1441:1441) (1498:1498:1498))
        (PORT datac (1302:1302:1302) (1321:1321:1321))
        (PORT datad (1439:1439:1439) (1493:1493:1493))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (203:203:203) (264:264:264))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1387:1387:1387) (1367:1367:1367))
        (PORT ena (1642:1642:1642) (1615:1615:1615))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (684:684:684) (754:754:754))
        (PORT datac (1101:1101:1101) (1086:1086:1086))
        (PORT datad (607:607:607) (608:608:608))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (214:214:214) (276:276:276))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1387:1387:1387) (1367:1367:1367))
        (PORT ena (1642:1642:1642) (1615:1615:1615))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT asdata (1112:1112:1112) (1160:1160:1160))
        (PORT clrn (1375:1375:1375) (1355:1355:1355))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT asdata (512:512:512) (578:578:578))
        (PORT clrn (1387:1387:1387) (1367:1367:1367))
        (PORT ena (1642:1642:1642) (1615:1615:1615))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT asdata (1161:1161:1161) (1194:1194:1194))
        (PORT clrn (1382:1382:1382) (1364:1364:1364))
        (PORT ena (1387:1387:1387) (1375:1375:1375))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot_right\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (1040:1040:1040))
        (PORT datab (1339:1339:1339) (1367:1367:1367))
        (PORT datac (647:647:647) (723:723:723))
        (PORT datad (583:583:583) (609:609:609))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (213:213:213) (277:277:277))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1107:1107:1107))
        (PORT datab (1818:1818:1818) (1933:1933:1933))
        (PORT datac (846:846:846) (872:872:872))
        (PORT datad (1082:1082:1082) (1103:1103:1103))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1364:1364:1364))
        (PORT ena (1387:1387:1387) (1375:1375:1375))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_force_xor\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (1036:1036:1036))
        (PORT datab (632:632:632) (644:644:644))
        (PORT datac (647:647:647) (723:723:723))
        (PORT datad (778:778:778) (762:762:762))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_force_xor\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1612:1612:1612) (1644:1644:1644))
        (PORT datab (1270:1270:1270) (1328:1328:1328))
        (PORT datac (683:683:683) (738:738:738))
        (PORT datad (1837:1837:1837) (1956:1956:1956))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT asdata (513:513:513) (581:581:581))
        (PORT clrn (1382:1382:1382) (1364:1364:1364))
        (PORT ena (1387:1387:1387) (1375:1375:1375))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (265:265:265))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (913:913:913))
        (PORT datac (820:820:820) (869:869:869))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1364:1364:1364))
        (PORT ena (1387:1387:1387) (1375:1375:1375))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_cmpge\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1130:1130:1130))
        (PORT datab (1098:1098:1098) (1092:1092:1092))
        (PORT datac (1053:1053:1053) (1073:1073:1073))
        (PORT datad (799:799:799) (785:785:785))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (202:202:202) (260:260:260))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (933:933:933))
        (PORT datab (595:595:595) (636:636:636))
        (PORT datac (1291:1291:1291) (1332:1332:1332))
        (PORT datad (860:860:860) (871:871:871))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1364:1364:1364))
        (PORT ena (1387:1387:1387) (1375:1375:1375))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_force_xor\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (673:673:673))
        (PORT datab (805:805:805) (791:791:791))
        (PORT datac (782:782:782) (788:788:788))
        (PORT datad (615:615:615) (636:636:636))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (255:255:255))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1821:1821:1821) (1887:1887:1887))
        (PORT datab (955:955:955) (1002:1002:1002))
        (PORT datac (1348:1348:1348) (1380:1380:1380))
        (PORT datad (887:887:887) (928:928:928))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1364:1364:1364))
        (PORT ena (1387:1387:1387) (1375:1375:1375))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_force_xor\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (794:794:794))
        (PORT datab (639:639:639) (672:672:672))
        (PORT datac (853:853:853) (900:900:900))
        (PORT datad (1302:1302:1302) (1337:1337:1337))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (257:257:257))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_force_xor\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (1032:1032:1032))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (299:299:299) (306:306:306))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1364:1364:1364))
        (PORT ena (1387:1387:1387) (1375:1375:1375))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (256:256:256))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_logic_op\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2482:2482:2482) (2596:2596:2596))
        (PORT datab (201:201:201) (235:235:235))
        (PORT datac (162:162:162) (196:196:196))
        (PORT datad (1001:1001:1001) (993:993:993))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1364:1364:1364))
        (PORT ena (1387:1387:1387) (1375:1375:1375))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_logic_op\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT asdata (504:504:504) (566:566:566))
        (PORT clrn (1382:1382:1382) (1364:1364:1364))
        (PORT ena (1387:1387:1387) (1375:1375:1375))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[41\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (1216:1216:1216))
        (PORT datab (1762:1762:1762) (1759:1759:1759))
        (PORT datac (1256:1256:1256) (1266:1266:1266))
        (PORT datad (1162:1162:1162) (1202:1202:1202))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (202:202:202) (260:260:260))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1364:1364:1364))
        (PORT ena (1387:1387:1387) (1375:1375:1375))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (328:328:328) (370:370:370))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1364:1364:1364))
        (PORT ena (1387:1387:1387) (1375:1375:1375))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (627:627:627) (661:661:661))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (257:257:257))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1364:1364:1364))
        (PORT ena (1387:1387:1387) (1375:1375:1375))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (257:257:257))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT asdata (506:506:506) (568:568:568))
        (PORT clrn (1382:1382:1382) (1364:1364:1364))
        (PORT ena (1387:1387:1387) (1375:1375:1375))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1036:1036:1036) (1108:1108:1108))
        (PORT datac (175:175:175) (206:206:206))
        (PORT datad (634:634:634) (666:666:666))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (398:398:398) (451:451:451))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1151:1151:1151) (1140:1140:1140))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1391:1391:1391) (1372:1372:1372))
        (PORT ena (1854:1854:1854) (1843:1843:1843))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1359:1359:1359))
        (PORT asdata (900:900:900) (915:915:915))
        (PORT ena (985:985:985) (1006:1006:1006))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (706:706:706))
        (PORT datab (406:406:406) (446:446:446))
        (PORT datac (450:450:450) (538:538:538))
        (PORT datad (883:883:883) (923:923:923))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1185:1185:1185) (1190:1190:1190))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[43\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1113:1113:1113))
        (PORT datab (888:888:888) (918:918:918))
        (PORT datac (1407:1407:1407) (1439:1439:1439))
        (PORT datad (873:873:873) (914:914:914))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[44\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1104:1104:1104))
        (PORT datab (892:892:892) (926:926:926))
        (PORT datac (1409:1409:1409) (1446:1446:1446))
        (PORT datad (897:897:897) (948:948:948))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (275:275:275) (360:360:360))
        (PORT datac (347:347:347) (397:397:397))
        (PORT datad (799:799:799) (839:839:839))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[45\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1096:1096:1096))
        (PORT datab (893:893:893) (926:926:926))
        (PORT datac (1409:1409:1409) (1446:1446:1446))
        (PORT datad (857:857:857) (906:906:906))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (358:358:358))
        (PORT datac (837:837:837) (892:892:892))
        (PORT datad (363:363:363) (401:401:401))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1606:1606:1606) (1638:1638:1638))
        (PORT datab (1283:1283:1283) (1344:1344:1344))
        (PORT datac (693:693:693) (748:748:748))
        (PORT datad (1842:1842:1842) (1961:1961:1961))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (778:778:778))
        (PORT datab (603:603:603) (597:597:597))
        (PORT datac (1080:1080:1080) (1104:1104:1104))
        (PORT datad (509:509:509) (493:493:493))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1827:1827:1827) (1898:1898:1898))
        (PORT datab (972:972:972) (1027:1027:1027))
        (PORT datac (1336:1336:1336) (1369:1369:1369))
        (PORT datad (887:887:887) (928:928:928))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1826:1826:1826) (1900:1900:1900))
        (PORT datab (968:968:968) (1022:1022:1022))
        (PORT datac (1340:1340:1340) (1373:1373:1373))
        (PORT datad (883:883:883) (933:933:933))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (672:672:672))
        (PORT datac (581:581:581) (623:623:623))
        (PORT datad (551:551:551) (560:560:560))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1829:1829:1829) (1896:1896:1896))
        (PORT datab (974:974:974) (1024:1024:1024))
        (PORT datac (1331:1331:1331) (1363:1363:1363))
        (PORT datad (890:890:890) (928:928:928))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1828:1828:1828) (1899:1899:1899))
        (PORT datab (973:973:973) (1028:1028:1028))
        (PORT datac (1335:1335:1335) (1367:1367:1367))
        (PORT datad (888:888:888) (927:927:927))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (583:583:583) (593:593:593))
        (PORT datac (881:881:881) (916:916:916))
        (PORT datad (571:571:571) (565:565:565))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (330:330:330))
        (PORT datab (597:597:597) (585:585:585))
        (PORT datac (755:755:755) (743:743:743))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1830:1830:1830) (1897:1897:1897))
        (PORT datab (975:975:975) (1025:1025:1025))
        (PORT datac (1330:1330:1330) (1359:1359:1359))
        (PORT datad (890:890:890) (928:928:928))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_opx_rsv63\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (581:581:581) (619:619:619))
        (PORT datad (1491:1491:1491) (1506:1506:1506))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (810:810:810))
        (PORT datab (586:586:586) (607:607:607))
        (PORT datac (1543:1543:1543) (1541:1541:1541))
        (PORT datad (193:193:193) (220:220:220))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (930:930:930))
        (PORT datab (595:595:595) (637:637:637))
        (PORT datac (1291:1291:1291) (1328:1328:1328))
        (PORT datad (856:856:856) (866:866:866))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1536:1536:1536) (1552:1552:1552))
        (PORT datab (822:822:822) (803:803:803))
        (PORT datac (584:584:584) (623:623:623))
        (PORT datad (293:293:293) (299:299:299))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1101:1101:1101))
        (PORT datab (1815:1815:1815) (1933:1933:1933))
        (PORT datac (842:842:842) (870:870:870))
        (PORT datad (1078:1078:1078) (1100:1100:1100))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (934:934:934))
        (PORT datab (594:594:594) (641:641:641))
        (PORT datac (1291:1291:1291) (1332:1332:1332))
        (PORT datad (859:859:859) (870:870:870))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_opx_rsv17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1131:1131:1131))
        (PORT datab (1096:1096:1096) (1094:1094:1094))
        (PORT datac (1051:1051:1051) (1072:1072:1072))
        (PORT datad (797:797:797) (784:784:784))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1821:1821:1821) (1887:1887:1887))
        (PORT datab (955:955:955) (1003:1003:1003))
        (PORT datac (1348:1348:1348) (1380:1380:1380))
        (PORT datad (888:888:888) (928:928:928))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (667:667:667))
        (PORT datab (824:824:824) (804:804:804))
        (PORT datac (873:873:873) (882:882:882))
        (PORT datad (189:189:189) (216:216:216))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (554:554:554))
        (PORT datab (347:347:347) (367:367:367))
        (PORT datac (552:552:552) (559:559:559))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (911:911:911))
        (PORT datab (255:255:255) (334:334:334))
        (PORT datac (1997:1997:1997) (2013:2013:2013))
        (PORT datad (238:238:238) (303:303:303))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (636:636:636) (648:648:648))
        (PORT datac (554:554:554) (560:560:560))
        (PORT datad (529:529:529) (526:526:526))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (569:569:569) (563:563:563))
        (PORT datac (559:559:559) (559:559:559))
        (PORT datad (322:322:322) (336:336:336))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (223:223:223))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (506:506:506))
        (PORT datac (793:793:793) (835:835:835))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1021:1021:1021))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (583:583:583) (578:578:578))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_subtract\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (876:876:876) (910:910:910))
        (PORT datad (1337:1337:1337) (1381:1381:1381))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1825:1825:1825) (1898:1898:1898))
        (PORT datab (969:969:969) (1018:1018:1018))
        (PORT datac (1342:1342:1342) (1373:1373:1373))
        (PORT datad (885:885:885) (930:930:930))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (667:667:667))
        (PORT datab (1328:1328:1328) (1366:1366:1366))
        (PORT datac (581:581:581) (619:619:619))
        (PORT datad (293:293:293) (296:296:296))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (971:971:971))
        (PORT datab (659:659:659) (667:667:667))
        (PORT datac (158:158:158) (189:189:189))
        (PORT datad (557:557:557) (566:566:566))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (555:555:555))
        (PORT datab (502:502:502) (488:488:488))
        (PORT datad (699:699:699) (669:669:669))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1608:1608:1608) (1642:1642:1642))
        (PORT datab (1279:1279:1279) (1335:1335:1335))
        (PORT datac (690:690:690) (741:741:741))
        (PORT datad (1839:1839:1839) (1958:1958:1958))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (238:238:238))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (176:176:176) (208:208:208))
        (PORT datad (621:621:621) (678:678:678))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (402:402:402))
        (PORT datab (330:330:330) (351:351:351))
        (PORT datac (1081:1081:1081) (1108:1108:1108))
        (PORT datad (304:304:304) (311:311:311))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (782:782:782))
        (PORT datab (536:536:536) (528:528:528))
        (PORT datac (1075:1075:1075) (1100:1100:1100))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1072:1072:1072))
        (PORT datab (541:541:541) (532:532:532))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (496:496:496) (482:482:482))
        (IOPATH dataa combout (307:307:307) (289:289:289))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_retaddr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1611:1611:1611) (1643:1643:1643))
        (PORT datab (1865:1865:1865) (1995:1995:1995))
        (PORT datac (651:651:651) (699:699:699))
        (PORT datad (622:622:622) (678:678:678))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (559:559:559))
        (PORT datab (1250:1250:1250) (1251:1251:1251))
        (PORT datac (810:810:810) (838:838:838))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT asdata (476:476:476) (509:509:509))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (297:297:297))
        (PORT datab (393:393:393) (457:457:457))
        (PORT datad (225:225:225) (288:288:288))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_mem8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1594:1594:1594) (1624:1624:1624))
        (PORT datab (1289:1289:1289) (1356:1356:1356))
        (PORT datac (696:696:696) (756:756:756))
        (PORT datad (1841:1841:1841) (1962:1962:1962))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_mem8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (851:851:851))
        (PORT datac (820:820:820) (860:860:860))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_mem16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1611:1611:1611) (1644:1644:1644))
        (PORT datab (1270:1270:1270) (1327:1327:1327))
        (PORT datac (682:682:682) (737:737:737))
        (PORT datad (1836:1836:1836) (1955:1955:1955))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_mem16\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (825:825:825) (813:813:813))
        (PORT datad (894:894:894) (963:963:963))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_hi_imm16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (916:916:916))
        (PORT datab (1052:1052:1052) (1099:1099:1099))
        (PORT datac (1993:1993:1993) (2099:2099:2099))
        (PORT datad (1083:1083:1083) (1099:1099:1099))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_hi_imm16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (902:902:902))
        (PORT datac (842:842:842) (864:864:864))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_hi_imm16)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (789:789:789))
        (PORT datab (1096:1096:1096) (1103:1103:1103))
        (PORT datac (1083:1083:1083) (1105:1105:1105))
        (PORT datad (509:509:509) (493:493:493))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (670:670:670))
        (PORT datab (611:611:611) (653:653:653))
        (PORT datac (1301:1301:1301) (1342:1342:1342))
        (PORT datad (552:552:552) (562:562:562))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (810:810:810))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (585:585:585) (621:621:621))
        (PORT datad (600:600:600) (614:614:614))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (603:603:603))
        (PORT datab (373:373:373) (371:371:371))
        (PORT datac (469:469:469) (468:468:468))
        (PORT datad (346:346:346) (362:362:362))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (348:348:348))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (1084:1084:1084) (1106:1106:1106))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_force_src2_zero)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (634:634:634))
        (PORT datac (847:847:847) (866:866:866))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (796:796:796))
        (PORT datab (693:693:693) (762:762:762))
        (PORT datac (840:840:840) (825:825:825))
        (PORT datad (187:187:187) (220:220:220))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1352:1352:1352) (1401:1401:1401))
        (PORT datad (776:776:776) (802:802:802))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[45\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1089:1089:1089))
        (PORT datab (1228:1228:1228) (1287:1287:1287))
        (PORT datac (1446:1446:1446) (1509:1509:1509))
        (PORT datad (854:854:854) (901:901:901))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_br_cmp\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (792:792:792))
        (PORT datab (632:632:632) (665:665:665))
        (PORT datac (854:854:854) (896:896:896))
        (PORT datad (1300:1300:1300) (1333:1333:1333))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_br_cmp\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (751:751:751) (718:718:718))
        (PORT datac (170:170:170) (208:208:208))
        (PORT datad (934:934:934) (950:950:950))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1602:1602:1602) (1636:1636:1636))
        (PORT datab (1291:1291:1291) (1349:1349:1349))
        (PORT datac (693:693:693) (751:751:751))
        (PORT datad (1841:1841:1841) (1961:1961:1961))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_br_cmp\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (239:239:239))
        (PORT datab (604:604:604) (596:596:596))
        (PORT datac (482:482:482) (470:470:470))
        (PORT datad (312:312:312) (318:318:318))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_br_cmp\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (644:644:644))
        (PORT datab (208:208:208) (247:247:247))
        (PORT datac (536:536:536) (528:528:528))
        (PORT datad (582:582:582) (577:577:577))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br_cmp)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_rdctl)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (634:634:634))
        (PORT datab (581:581:581) (588:588:588))
        (PORT datac (883:883:883) (918:918:918))
        (PORT datad (1334:1334:1334) (1375:1375:1375))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_rd_ctl_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_alu_result\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (928:928:928) (978:978:978))
        (PORT datad (1082:1082:1082) (1104:1104:1104))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (842:842:842) (854:854:854))
        (PORT datad (250:250:250) (329:329:329))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (630:630:630))
        (PORT datad (205:205:205) (266:266:266))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (PORT ena (746:746:746) (752:752:752))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (664:664:664))
        (PORT datab (276:276:276) (366:366:366))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1353:1353:1353))
        (PORT asdata (467:467:467) (494:494:494))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (PORT ena (746:746:746) (752:752:752))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_002\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (953:953:953))
        (PORT datab (721:721:721) (765:765:765))
        (PORT datad (659:659:659) (709:709:709))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (323:323:323))
        (PORT datac (386:386:386) (446:446:446))
        (PORT datad (237:237:237) (305:305:305))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1319:1319:1319))
        (PORT datab (185:185:185) (218:218:218))
        (PORT datac (190:190:190) (229:229:229))
        (PORT datad (214:214:214) (248:248:248))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1371:1371:1371) (1351:1351:1351))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (323:323:323))
        (PORT datac (386:386:386) (446:446:446))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_waitrequest\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1379:1379:1379))
        (PORT datab (663:663:663) (674:674:674))
        (PORT datac (1238:1238:1238) (1318:1318:1318))
        (PORT datad (185:185:185) (218:218:218))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|av_waitrequest)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1363:1363:1363) (1341:1341:1341))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (350:350:350))
        (PORT datab (240:240:240) (282:282:282))
        (PORT datac (1288:1288:1288) (1286:1286:1286))
        (PORT datad (627:627:627) (665:665:665))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (323:323:323))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datad (225:225:225) (288:288:288))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1371:1371:1371) (1351:1351:1351))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (260:260:260) (332:332:332))
        (PORT datad (626:626:626) (660:660:660))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1317:1317:1317))
        (PORT datab (1879:1879:1879) (1904:1904:1904))
        (PORT datac (190:190:190) (228:228:228))
        (PORT datad (215:215:215) (248:248:248))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1371:1371:1371) (1351:1351:1351))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1163:1163:1163))
        (PORT datab (709:709:709) (741:741:741))
        (PORT datac (646:646:646) (710:710:710))
        (PORT datad (648:648:648) (704:704:704))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (635:635:635))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (448:448:448))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[9\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (323:323:323))
        (PORT datab (778:778:778) (744:744:744))
        (PORT datac (830:830:830) (854:854:854))
        (PORT datad (1071:1071:1071) (1052:1052:1052))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT ena (1636:1636:1636) (1641:1641:1641))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal11\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (865:865:865) (887:887:887))
        (PORT datad (1136:1136:1136) (1182:1182:1182))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal11\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (621:621:621))
        (PORT datab (183:183:183) (215:215:215))
        (PORT datac (663:663:663) (710:710:710))
        (PORT datad (305:305:305) (309:309:309))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src0_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (987:987:987) (1009:1009:1009))
        (PORT datac (563:563:563) (574:574:574))
        (PORT datad (913:913:913) (956:956:956))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (155:155:155) (185:185:185))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (180:180:180) (202:202:202))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1371:1371:1371) (1351:1351:1351))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1588:1588:1588) (1626:1626:1626))
        (PORT datac (1102:1102:1102) (1115:1115:1115))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1313:1313:1313))
        (PORT datab (223:223:223) (293:293:293))
        (PORT datac (187:187:187) (222:222:222))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1041:1041:1041))
        (PORT datab (788:788:788) (767:767:767))
        (PORT datad (1307:1307:1307) (1261:1261:1261))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1360:1360:1360))
        (PORT ena (745:745:745) (751:751:751))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1360:1360:1360))
        (PORT ena (745:745:745) (751:751:751))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (948:948:948))
        (PORT datab (229:229:229) (299:299:299))
        (PORT datac (1015:1015:1015) (1010:1010:1010))
        (PORT datad (328:328:328) (368:368:368))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1360:1360:1360))
        (PORT ena (1863:1863:1863) (1795:1795:1795))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1371:1371:1371) (1351:1351:1351))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1132:1132:1132) (1143:1143:1143))
        (PORT datad (236:236:236) (301:301:301))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (PORT asdata (466:466:466) (491:491:491))
        (PORT clrn (1371:1371:1371) (1351:1351:1351))
        (PORT ena (765:765:765) (772:772:772))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (816:816:816))
        (PORT datab (877:877:877) (949:949:949))
        (PORT datac (682:682:682) (765:765:765))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_001\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (247:247:247) (320:320:320))
        (PORT datac (220:220:220) (290:290:290))
        (PORT datad (241:241:241) (313:313:313))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent_rsp_fifo\|mem\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (213:213:213) (280:280:280))
        (PORT datad (234:234:234) (291:291:291))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (754:754:754))
        (PORT datab (865:865:865) (879:879:879))
        (PORT datac (645:645:645) (697:697:697))
        (PORT datad (1033:1033:1033) (1034:1034:1034))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|woverflow\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1343:1343:1343) (1379:1379:1379))
        (PORT datab (1157:1157:1157) (1162:1162:1162))
        (PORT datac (1238:1238:1238) (1318:1318:1318))
        (PORT datad (185:185:185) (216:216:216))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (855:855:855))
        (PORT datab (247:247:247) (320:320:320))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|r_val\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (186:186:186) (211:211:211))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (254:254:254))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|r_val)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1391:1391:1391) (1372:1372:1372))
        (PORT ena (1854:1854:1854) (1843:1843:1843))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1379:1379:1379))
        (PORT asdata (506:506:506) (568:568:568))
        (PORT clrn (1391:1391:1391) (1372:1372:1372))
        (PORT ena (1854:1854:1854) (1843:1843:1843))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|r_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (311:311:311))
        (PORT datac (343:343:343) (387:387:387))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1084:1084:1084) (1127:1127:1127))
        (PORT datad (1344:1344:1344) (1367:1367:1367))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (310:310:310))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (256:256:256))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1360:1360:1360))
        (PORT ena (1831:1831:1831) (1810:1810:1810))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1391:1391:1391) (1372:1372:1372))
        (PORT ena (1854:1854:1854) (1843:1843:1843))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (310:310:310))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (PORT asdata (1683:1683:1683) (1684:1684:1684))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (PORT ena (1296:1296:1296) (1238:1238:1238))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1360:1360:1360))
        (PORT ena (1831:1831:1831) (1810:1810:1810))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (PORT asdata (524:524:524) (587:587:587))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (PORT ena (1296:1296:1296) (1238:1238:1238))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (310:310:310))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (274:274:274))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1360:1360:1360))
        (PORT ena (1831:1831:1831) (1810:1810:1810))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (PORT ena (1296:1296:1296) (1238:1238:1238))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (311:311:311))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1360:1360:1360))
        (PORT ena (1831:1831:1831) (1810:1810:1810))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (314:314:314))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1360:1360:1360))
        (PORT ena (1831:1831:1831) (1810:1810:1810))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (PORT asdata (524:524:524) (585:585:585))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (PORT ena (1296:1296:1296) (1238:1238:1238))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (274:274:274))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (219:219:219) (277:277:277))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1360:1360:1360))
        (PORT ena (1831:1831:1831) (1810:1810:1810))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (PORT ena (1296:1296:1296) (1238:1238:1238))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (313:313:313))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (276:276:276))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (PORT ena (771:771:771) (781:781:781))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (PORT ena (1296:1296:1296) (1238:1238:1238))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (309:309:309))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (219:219:219) (277:277:277))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (PORT ena (771:771:771) (781:781:781))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (PORT ena (1296:1296:1296) (1238:1238:1238))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (316:316:316))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (220:220:220) (279:279:279))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (PORT ena (771:771:771) (781:781:781))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (PORT ena (1296:1296:1296) (1238:1238:1238))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (316:316:316))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (PORT ena (771:771:771) (781:781:781))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (PORT asdata (526:526:526) (588:588:588))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (PORT ena (1296:1296:1296) (1238:1238:1238))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (311:311:311))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (274:274:274))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (PORT ena (771:771:771) (781:781:781))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (PORT ena (1296:1296:1296) (1238:1238:1238))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (276:276:276))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (219:219:219) (277:277:277))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (PORT ena (771:771:771) (781:781:781))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (PORT ena (1296:1296:1296) (1238:1238:1238))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (843:843:843))
        (PORT datab (905:905:905) (939:939:939))
        (PORT datac (908:908:908) (957:957:957))
        (PORT datad (780:780:780) (747:747:747))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (276:276:276))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|jtag_rd\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (255:255:255))
        (PORT datab (203:203:203) (236:236:236))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|jtag_rd)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (PORT ena (1296:1296:1296) (1238:1238:1238))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|jtag_rd_d1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT asdata (505:505:505) (566:566:566))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (PORT asdata (525:525:525) (587:587:587))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (PORT ena (1296:1296:1296) (1238:1238:1238))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (253:253:253))
        (PORT datad (617:617:617) (646:646:646))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (216:216:216) (273:273:273))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1428:1428:1428) (1434:1434:1434))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (PORT ena (1296:1296:1296) (1238:1238:1238))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (PORT asdata (523:523:523) (585:585:585))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (PORT ena (1296:1296:1296) (1238:1238:1238))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (707:707:707))
        (PORT datab (495:495:495) (585:585:585))
        (PORT datac (1244:1244:1244) (1317:1317:1317))
        (PORT datad (899:899:899) (941:941:941))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sdr)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (977:977:977))
        (PORT datac (894:894:894) (952:952:952))
        (PORT datad (890:890:890) (938:938:938))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1185:1185:1185) (1190:1190:1190))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (305:305:305))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (317:317:317))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (1166:1166:1166) (1233:1233:1233))
        (PORT datac (202:202:202) (272:272:272))
        (PORT datad (599:599:599) (636:636:636))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (764:764:764))
        (PORT datab (1056:1056:1056) (1082:1082:1082))
        (PORT datac (579:579:579) (588:588:588))
        (PORT datad (539:539:539) (559:559:559))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[34\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1159:1159:1159))
        (PORT datab (368:368:368) (402:402:402))
        (PORT datac (513:513:513) (506:506:506))
        (PORT datad (822:822:822) (860:860:860))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (309:309:309))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1115:1115:1115) (1100:1100:1100))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1150:1150:1150) (1159:1159:1159))
        (PORT sload (709:709:709) (769:769:769))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT asdata (511:511:511) (575:575:575))
        (PORT ena (1675:1675:1675) (1676:1676:1676))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (993:993:993))
        (PORT datab (1339:1339:1339) (1365:1365:1365))
        (PORT datad (813:813:813) (792:792:792))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (175:175:175) (205:205:205))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1153:1153:1153) (1162:1162:1162))
        (PORT sload (709:709:709) (769:769:769))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
=======
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[42\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1218:1218:1218))
        (PORT datab (1933:1933:1933) (1948:1948:1948))
        (PORT datac (1305:1305:1305) (1324:1324:1324))
        (PORT datad (1163:1163:1163) (1205:1205:1205))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (305:305:305))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1153:1153:1153) (1161:1161:1161))
        (PORT sload (709:709:709) (769:769:769))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
=======
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[39\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1219:1219:1219))
        (PORT datab (1357:1357:1357) (1378:1378:1378))
        (PORT datac (1276:1276:1276) (1266:1266:1266))
        (PORT datad (1162:1162:1162) (1201:1201:1201))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1151:1151:1151) (1161:1161:1161))
        (PORT sload (709:709:709) (769:769:769))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (414:414:414))
        (PORT datab (228:228:228) (297:297:297))
        (PORT datac (213:213:213) (279:279:279))
        (PORT datad (205:205:205) (264:264:264))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (894:894:894))
        (PORT datab (837:837:837) (873:873:873))
        (PORT datac (837:837:837) (890:890:890))
        (PORT datad (844:844:844) (883:883:883))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (758:758:758))
        (PORT datac (1041:1041:1041) (1042:1042:1042))
        (PORT datad (570:570:570) (568:568:568))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (282:282:282))
        (PORT datab (398:398:398) (436:436:436))
        (PORT datad (177:177:177) (207:207:207))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1127:1127:1127))
        (PORT datad (1580:1580:1580) (1604:1604:1604))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1151:1151:1151) (1160:1160:1160))
        (PORT sload (709:709:709) (769:769:769))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
=======
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (1235:1235:1235))
        (PORT datab (899:899:899) (947:947:947))
        (PORT datad (1112:1112:1112) (1130:1130:1130))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (267:267:267) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (322:322:322))
        (PORT datab (235:235:235) (313:313:313))
        (PORT datac (209:209:209) (284:284:284))
        (PORT datad (213:213:213) (277:277:277))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1412:1412:1412) (1352:1352:1352))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_ram_shift_load\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1190:1190:1190) (1182:1182:1182))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (804:804:804) (843:843:843))
        (PORT datad (212:212:212) (276:276:276))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1378:1378:1378))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1820:1820:1820))
        (PORT ena (1056:1056:1056) (1009:1009:1009))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (313:313:313))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1978:1978:1978) (1888:1888:1888))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\])
=======
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[0\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
<<<<<<< HEAD
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (PORT ena (1106:1106:1106) (1068:1068:1068))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (309:309:309))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT asdata (524:524:524) (587:587:587))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (PORT ena (1106:1106:1106) (1068:1068:1068))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (308:308:308))
        (PORT datab (230:230:230) (302:302:302))
        (PORT datac (215:215:215) (282:282:282))
        (PORT datad (214:214:214) (280:280:280))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (316:316:316))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (316:316:316))
        (PORT datab (814:814:814) (829:829:829))
        (PORT datac (371:371:371) (423:423:423))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\])
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|regoutff)
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
<<<<<<< HEAD
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (PORT ena (1106:1106:1106) (1068:1068:1068))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3)
=======
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[1\]\~feeder)
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT datad (608:608:608) (636:636:636))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\])
=======
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[1\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
<<<<<<< HEAD
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (PORT ena (1106:1106:1106) (1068:1068:1068))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (311:311:311))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (304:304:304))
        (PORT datab (239:239:239) (308:308:308))
        (PORT datac (204:204:204) (275:275:275))
        (PORT datad (215:215:215) (279:279:279))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (PORT ena (1106:1106:1106) (1068:1068:1068))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT asdata (514:514:514) (580:580:580))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (276:276:276))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (332:332:332))
        (PORT datab (222:222:222) (291:291:291))
        (PORT datac (205:205:205) (276:276:276))
        (PORT datad (216:216:216) (279:279:279))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\])
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|regoutff)
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
<<<<<<< HEAD
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (PORT ena (1106:1106:1106) (1068:1068:1068))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0)
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[4\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1365:1365:1365))
        (PORT asdata (1422:1422:1422) (1438:1438:1438))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (PORT ena (1149:1149:1149) (1150:1150:1150))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1365:1365:1365))
        (PORT asdata (514:514:514) (580:580:580))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1)
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|p_match_out\~0)
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (472:472:472))
        (PORT datab (230:230:230) (302:302:302))
        (PORT datac (204:204:204) (275:275:275))
        (PORT datad (213:213:213) (276:276:276))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (297:297:297))
        (PORT datab (356:356:356) (373:373:373))
        (PORT datac (204:204:204) (274:274:274))
        (PORT datad (212:212:212) (273:273:273))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\])
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|regoutff)
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
<<<<<<< HEAD
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (PORT ena (1149:1149:1149) (1150:1150:1150))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2)
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[3\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1365:1365:1365))
        (PORT asdata (1422:1422:1422) (1438:1438:1438))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (PORT ena (1149:1149:1149) (1150:1150:1150))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1365:1365:1365))
        (PORT asdata (513:513:513) (580:580:580))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3)
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|p_match_out\~0)
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (314:314:314))
        (PORT datab (415:415:415) (444:444:444))
        (PORT datac (204:204:204) (276:276:276))
        (PORT datad (393:393:393) (426:426:426))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (305:305:305))
        (PORT datab (399:399:399) (448:448:448))
        (PORT datac (221:221:221) (291:291:291))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\])
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|regoutff)
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
<<<<<<< HEAD
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (PORT ena (1149:1149:1149) (1150:1150:1150))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4)
=======
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[2\]\~feeder)
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT datad (605:605:605) (633:633:633))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\])
=======
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[2\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
<<<<<<< HEAD
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (PORT ena (1149:1149:1149) (1150:1150:1150))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (216:216:216) (273:273:273))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (PORT ena (1149:1149:1149) (1150:1150:1150))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT asdata (513:513:513) (580:580:580))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (646:646:646))
        (PORT datab (1345:1345:1345) (1373:1373:1373))
        (PORT datac (1098:1098:1098) (1121:1121:1121))
        (PORT datad (652:652:652) (710:710:710))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (880:880:880) (915:915:915))
        (PORT datad (219:219:219) (277:277:277))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT asdata (1848:1848:1848) (1827:1827:1827))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (899:899:899) (919:919:919))
        (PORT datac (371:371:371) (418:418:418))
        (IOPATH datab combout (308:308:308) (300:300:300))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (304:304:304))
        (PORT datab (228:228:228) (299:299:299))
        (PORT datac (203:203:203) (276:276:276))
        (PORT datad (211:211:211) (272:272:272))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (250:250:250) (322:322:322))
        (PORT datac (1416:1416:1416) (1477:1477:1477))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (841:841:841) (882:882:882))
        (PORT datad (225:225:225) (285:285:285))
        (IOPATH datab combout (275:275:275) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (307:307:307))
        (PORT datab (356:356:356) (407:407:407))
        (PORT datac (159:159:159) (191:191:191))
        (PORT datad (214:214:214) (276:276:276))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (348:348:348) (386:386:386))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (682:682:682))
        (PORT datab (653:653:653) (693:693:693))
        (PORT datac (605:605:605) (638:638:638))
        (PORT datad (598:598:598) (634:634:634))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1684:1684:1684) (1687:1687:1687))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD ena (posedge clk) (144:144:144))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (703:703:703))
        (PORT datab (484:484:484) (578:578:578))
        (PORT datac (821:821:821) (820:820:820))
        (PORT datad (891:891:891) (930:930:930))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (257:257:257))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1185:1185:1185) (1190:1190:1190))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (830:830:830) (838:838:838))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (256:256:256))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1211:1211:1211) (1218:1218:1218))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (706:706:706))
        (PORT datab (494:494:494) (583:583:583))
        (PORT datac (831:831:831) (847:847:847))
        (PORT datad (899:899:899) (939:939:939))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1185:1185:1185) (1190:1190:1190))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (823:823:823))
        (PORT datab (1328:1328:1328) (1317:1317:1317))
        (PORT datac (1072:1072:1072) (1105:1105:1105))
        (PORT datad (1248:1248:1248) (1217:1217:1217))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1373:1373:1373) (1352:1352:1352))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT asdata (505:505:505) (567:567:567))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (305:305:305))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT datac (1995:1995:1995) (2060:2060:2060))
        (PORT datad (213:213:213) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1278:1278:1278))
        (PORT datab (715:715:715) (770:770:770))
        (PORT datac (311:311:311) (316:316:316))
        (PORT datad (1130:1130:1130) (1152:1152:1152))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT asdata (1208:1208:1208) (1260:1260:1260))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[10\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1077:1077:1077))
        (PORT datab (921:921:921) (1002:1002:1002))
        (PORT datac (973:973:973) (948:948:948))
        (PORT datad (1215:1215:1215) (1239:1239:1239))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|collect_data)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (330:330:330))
        (PORT datad (609:609:609) (633:633:633))
        (IOPATH dataa combout (273:273:273) (269:269:269))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT asdata (605:605:605) (610:610:610))
        (PORT clrn (1386:1386:1386) (1366:1366:1366))
        (PORT ena (1164:1164:1164) (1135:1135:1135))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (916:916:916) (965:965:965))
        (PORT datac (1966:1966:1966) (2003:2003:2003))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[10\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (295:295:295))
        (PORT datab (1473:1473:1473) (1545:1545:1545))
        (PORT datad (218:218:218) (276:276:276))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (305:305:305))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (836:836:836) (869:869:869))
        (PORT datad (1159:1159:1159) (1210:1210:1210))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (530:530:530))
        (PORT datab (715:715:715) (776:776:776))
        (PORT datac (1182:1182:1182) (1241:1241:1241))
        (PORT datad (1140:1140:1140) (1159:1159:1159))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT asdata (608:608:608) (612:612:612))
        (PORT clrn (1386:1386:1386) (1366:1366:1366))
        (PORT ena (1164:1164:1164) (1135:1135:1135))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (931:931:931))
        (PORT datac (369:369:369) (417:417:417))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT datad (1105:1105:1105) (1133:1133:1133))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1455:1455:1455) (1519:1519:1519))
        (PORT datac (860:860:860) (892:892:892))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1278:1278:1278))
        (PORT datab (721:721:721) (775:775:775))
        (PORT datac (287:287:287) (300:300:300))
        (PORT datad (1143:1143:1143) (1157:1157:1157))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1352:1352:1352))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT asdata (634:634:634) (629:629:629))
        (PORT clrn (1386:1386:1386) (1366:1366:1366))
        (PORT ena (1164:1164:1164) (1135:1135:1135))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[5\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1191:1191:1191))
        (PORT datab (1691:1691:1691) (1778:1778:1778))
        (PORT datac (214:214:214) (281:281:281))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (311:311:311))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (2022:2022:2022) (2092:2092:2092))
        (PORT datad (344:344:344) (384:384:384))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1281:1281:1281))
        (PORT datab (709:709:709) (763:763:763))
        (PORT datac (293:293:293) (295:295:295))
        (PORT datad (1134:1134:1134) (1149:1149:1149))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT asdata (635:635:635) (633:633:633))
        (PORT clrn (1386:1386:1386) (1366:1366:1366))
        (PORT ena (1164:1164:1164) (1135:1135:1135))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[6\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (298:298:298))
        (PORT datab (1858:1858:1858) (1904:1904:1904))
        (PORT datad (220:220:220) (278:278:278))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1182:1182:1182))
        (PORT datac (1270:1270:1270) (1258:1258:1258))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (307:307:307))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (331:331:331))
        (PORT datab (716:716:716) (774:774:774))
        (PORT datac (1181:1181:1181) (1240:1240:1240))
        (PORT datad (1139:1139:1139) (1158:1158:1158))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT asdata (818:818:818) (793:793:793))
        (PORT clrn (1386:1386:1386) (1366:1366:1366))
        (PORT ena (1164:1164:1164) (1135:1135:1135))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (314:314:314))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (653:653:653))
        (PORT datab (910:910:910) (944:944:944))
        (PORT datac (810:810:810) (816:816:816))
        (PORT datad (857:857:857) (895:895:895))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1282:1282:1282))
        (PORT datab (563:563:563) (548:548:548))
        (PORT datac (671:671:671) (728:728:728))
        (PORT datad (1132:1132:1132) (1147:1147:1147))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1428:1428:1428) (1434:1434:1434))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT asdata (1586:1586:1586) (1568:1568:1568))
        (PORT clrn (1386:1386:1386) (1366:1366:1366))
        (PORT ena (1164:1164:1164) (1135:1135:1135))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[7\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (904:904:904) (938:938:938))
        (PORT datac (1638:1638:1638) (1700:1700:1700))
        (PORT datad (601:601:601) (642:642:642))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (314:314:314))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[19\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1078:1078:1078))
        (PORT datac (821:821:821) (808:808:808))
        (PORT datad (896:896:896) (968:968:968))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1278:1278:1278))
        (PORT datab (522:522:522) (518:518:518))
        (PORT datac (682:682:682) (743:743:743))
        (PORT datad (1139:1139:1139) (1158:1158:1158))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (794:794:794))
        (PORT datab (875:875:875) (953:953:953))
        (PORT datad (697:697:697) (776:776:776))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT asdata (1335:1335:1335) (1327:1327:1327))
        (PORT clrn (1386:1386:1386) (1366:1366:1366))
        (PORT ena (1164:1164:1164) (1135:1135:1135))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (214:214:214) (277:277:277))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (309:309:309))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (231:231:231))
        (PORT datab (1075:1075:1075) (1074:1074:1074))
        (PORT datac (214:214:214) (289:289:289))
        (PORT datad (215:215:215) (283:283:283))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (334:334:334))
        (PORT datab (718:718:718) (775:775:775))
        (PORT datac (1181:1181:1181) (1243:1243:1243))
        (PORT datad (1138:1138:1138) (1157:1157:1157))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1373:1373:1373) (1352:1352:1352))
        (PORT ena (2353:2353:2353) (2317:2317:2317))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT asdata (853:853:853) (838:838:838))
        (PORT clrn (1386:1386:1386) (1366:1366:1366))
        (PORT ena (1164:1164:1164) (1135:1135:1135))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|readdata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT datab (2495:2495:2495) (2522:2522:2522))
        (PORT datac (601:601:601) (626:626:626))
        (IOPATH datab combout (325:325:325) (332:332:332))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (309:309:309))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1280:1280:1280))
        (PORT datab (708:708:708) (763:763:763))
        (PORT datac (297:297:297) (303:303:303))
        (PORT datad (1133:1133:1133) (1148:1148:1148))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1375:1375:1375) (1354:1354:1354))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT asdata (841:841:841) (823:823:823))
        (PORT clrn (1386:1386:1386) (1366:1366:1366))
        (PORT ena (1164:1164:1164) (1135:1135:1135))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (856:856:856))
        (PORT datab (1372:1372:1372) (1383:1383:1383))
        (PORT datac (597:597:597) (595:595:595))
        (PORT datad (207:207:207) (267:267:267))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1201:1201:1201))
        (PORT datac (335:335:335) (337:337:337))
        (PORT datad (933:933:933) (1008:1008:1008))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (309:309:309))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (309:309:309))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT asdata (1368:1368:1368) (1359:1359:1359))
        (PORT clrn (1375:1375:1375) (1354:1354:1354))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (856:856:856))
        (PORT datab (246:246:246) (317:317:317))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (322:322:322))
        (PORT datab (666:666:666) (701:701:701))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1367:1367:1367) (1346:1346:1346))
        (PORT ena (872:872:872) (863:863:863))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (222:222:222) (283:283:283))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1281:1281:1281))
        (PORT datab (498:498:498) (489:489:489))
        (PORT datac (671:671:671) (732:732:732))
        (PORT datad (1132:1132:1132) (1150:1150:1150))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1367:1367:1367) (1346:1346:1346))
        (PORT ena (872:872:872) (863:863:863))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT asdata (824:824:824) (805:805:805))
        (PORT clrn (1386:1386:1386) (1366:1366:1366))
        (PORT ena (1164:1164:1164) (1135:1135:1135))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (429:429:429))
        (PORT datab (248:248:248) (323:323:323))
        (PORT datac (223:223:223) (296:296:296))
        (PORT datad (225:225:225) (287:287:287))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (396:396:396) (433:433:433))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (683:683:683))
        (PORT datab (251:251:251) (323:323:323))
        (PORT datac (224:224:224) (297:297:297))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1275:1275:1275))
        (PORT datab (310:310:310) (328:328:328))
        (PORT datac (683:683:683) (744:744:744))
        (PORT datad (1141:1141:1141) (1159:1159:1159))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|fifo_AE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1367:1367:1367) (1346:1346:1346))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1367:1367:1367))
        (PORT ena (1332:1332:1332) (1288:1288:1288))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|ien_AE\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1344:1344:1344) (1376:1376:1376))
        (PORT datab (1158:1158:1158) (1163:1163:1163))
        (PORT datac (1240:1240:1240) (1318:1318:1318))
        (PORT datad (185:185:185) (215:215:215))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1402:1402:1402))
        (PORT datab (839:839:839) (840:840:840))
        (PORT datac (596:596:596) (625:625:625))
        (PORT datad (610:610:610) (642:642:642))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|ien_AE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1369:1369:1369) (1348:1348:1348))
        (PORT ena (1418:1418:1418) (1393:1393:1393))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (683:683:683))
        (PORT datab (664:664:664) (683:683:683))
        (PORT datac (615:615:615) (645:645:645))
        (PORT datad (626:626:626) (652:652:652))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT datab (635:635:635) (657:657:657))
        (PORT datad (623:623:623) (664:664:664))
        (IOPATH datab combout (275:275:275) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (712:712:712))
        (PORT datab (628:628:628) (664:664:664))
        (PORT datac (632:632:632) (661:661:661))
        (PORT datad (619:619:619) (646:646:646))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1372:1372:1372) (1352:1352:1352))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (312:312:312))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (823:823:823))
        (PORT datab (879:879:879) (954:954:954))
        (PORT datac (671:671:671) (754:754:754))
        (PORT datad (855:855:855) (885:885:885))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1281:1281:1281))
        (PORT datab (713:713:713) (768:768:768))
        (PORT datac (478:478:478) (473:473:473))
        (PORT datad (1131:1131:1131) (1153:1153:1153))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (219:219:219))
        (PORT datab (1814:1814:1814) (1824:1824:1824))
        (PORT datad (796:796:796) (788:788:788))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (344:344:344))
        (PORT datab (589:589:589) (613:613:613))
        (PORT datad (882:882:882) (938:938:938))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT asdata (635:635:635) (632:632:632))
        (PORT clrn (1386:1386:1386) (1366:1366:1366))
        (PORT ena (1164:1164:1164) (1135:1135:1135))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (307:307:307))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (213:213:213) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1277:1277:1277))
        (PORT datab (719:719:719) (773:773:773))
        (PORT datac (311:311:311) (320:320:320))
        (PORT datad (1142:1142:1142) (1156:1156:1156))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1373:1373:1373) (1352:1352:1352))
        (PORT ena (2353:2353:2353) (2317:2317:2317))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT asdata (839:839:839) (828:828:828))
        (PORT clrn (1386:1386:1386) (1366:1366:1366))
        (PORT ena (1164:1164:1164) (1135:1135:1135))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|readdata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1695:1695:1695) (1743:1743:1743))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH datab combout (295:295:295) (294:294:294))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (307:307:307))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1277:1277:1277))
        (PORT datab (344:344:344) (350:350:350))
        (PORT datac (684:684:684) (740:740:740))
        (PORT datad (1129:1129:1129) (1149:1149:1149))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1373:1373:1373) (1352:1352:1352))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT asdata (633:633:633) (632:632:632))
        (PORT clrn (1386:1386:1386) (1366:1366:1366))
        (PORT ena (1164:1164:1164) (1135:1135:1135))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[32\])
    (DELAY
      (ABSOLUTE
        (PORT datab (906:906:906) (918:918:918))
        (PORT datac (1413:1413:1413) (1471:1471:1471))
        (PORT datad (1440:1440:1440) (1494:1494:1494))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (313:313:313))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH cin combout (408:408:408) (387:387:387))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT datad (1660:1660:1660) (1711:1711:1711))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1279:1279:1279))
        (PORT datab (309:309:309) (327:327:327))
        (PORT datac (681:681:681) (734:734:734))
        (PORT datad (1130:1130:1130) (1150:1150:1150))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1965:1965:1965) (2007:2007:2007))
        (PORT datad (1044:1044:1044) (1063:1063:1063))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT asdata (634:634:634) (633:633:633))
        (PORT clrn (1386:1386:1386) (1366:1366:1366))
        (PORT ena (1164:1164:1164) (1135:1135:1135))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (795:795:795) (823:823:823))
        (PORT datad (1921:1921:1921) (1969:1969:1969))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (687:687:687))
        (PORT datab (660:660:660) (690:690:690))
        (PORT datac (620:620:620) (653:653:653))
        (PORT datad (602:602:602) (631:631:631))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (1002:1002:1002) (1008:1008:1008))
        (PORT datad (1924:1924:1924) (1963:1963:1963))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (219:219:219))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (155:155:155) (186:186:186))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT datad (1661:1661:1661) (1712:1712:1712))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1278:1278:1278))
        (PORT datab (311:311:311) (328:328:328))
        (PORT datac (685:685:685) (741:741:741))
        (PORT datad (1143:1143:1143) (1157:1157:1157))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (661:661:661) (716:716:716))
        (PORT datad (1660:1660:1660) (1713:1713:1713))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (1256:1256:1256) (1252:1252:1252))
        (PORT datad (1661:1661:1661) (1712:1712:1712))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT asdata (827:827:827) (809:809:809))
        (PORT clrn (1386:1386:1386) (1366:1366:1366))
        (PORT ena (1164:1164:1164) (1135:1135:1135))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (851:851:851))
        (PORT datab (230:230:230) (302:302:302))
        (PORT datac (523:523:523) (547:547:547))
        (PORT datad (178:178:178) (200:200:200))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (453:453:453))
        (PORT datab (396:396:396) (439:439:439))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (160:160:160) (181:181:181))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (440:440:440))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1815:1815:1815) (1817:1817:1817))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (268:268:268))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (426:426:426))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (424:424:424))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate2\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (268:268:268))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (445:445:445))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (446:446:446))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (274:274:274))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (368:368:368) (414:414:414))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (160:160:160) (181:181:181))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (451:451:451))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[5\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (740:740:740))
        (PORT datab (665:665:665) (700:700:700))
        (PORT datac (603:603:603) (657:657:657))
        (PORT datad (166:166:166) (188:188:188))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (369:369:369) (419:419:419))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1378:1378:1378))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1820:1820:1820))
        (PORT ena (1316:1316:1316) (1278:1278:1278))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1369:1369:1369) (1347:1347:1347))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (353:353:353) (389:389:389))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1369:1369:1369) (1347:1347:1347))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (676:676:676))
        (PORT datab (578:578:578) (606:606:606))
        (PORT datac (334:334:334) (372:372:372))
        (PORT datad (802:802:802) (808:808:808))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1375:1375:1375))
        (PORT asdata (517:517:517) (586:586:586))
        (PORT clrn (1383:1383:1383) (1363:1363:1363))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1369:1369:1369) (1347:1347:1347))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (308:308:308))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1369:1369:1369) (1347:1347:1347))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_pause\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (645:645:645))
        (PORT datab (662:662:662) (696:696:696))
        (PORT datac (317:317:317) (326:326:326))
        (PORT datad (224:224:224) (285:285:285))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (406:406:406))
        (PORT datab (593:593:593) (612:612:612))
        (PORT datac (617:617:617) (647:647:647))
        (PORT datad (612:612:612) (639:639:639))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_pause\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (305:305:305))
        (PORT datab (355:355:355) (406:406:406))
        (PORT datac (664:664:664) (694:694:694))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1369:1369:1369) (1347:1347:1347))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_pause)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1363:1363:1363))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1369:1369:1369) (1347:1347:1347))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|ac\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (321:321:321))
        (PORT datac (215:215:215) (283:283:283))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (603:603:603))
        (PORT datab (569:569:569) (598:598:598))
        (PORT datac (596:596:596) (633:633:633))
        (PORT datad (619:619:619) (643:643:643))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|ac\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (997:997:997))
        (PORT datab (866:866:866) (851:851:851))
        (PORT datad (954:954:954) (951:951:951))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT asdata (903:903:903) (918:918:918))
        (PORT clrn (1383:1383:1383) (1364:1364:1364))
        (PORT ena (1371:1371:1371) (1350:1350:1350))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|ac)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1369:1369:1369) (1348:1348:1348))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1349:1349:1349))
        (PORT asdata (960:960:960) (981:981:981))
        (PORT clrn (1366:1366:1366) (1345:1345:1345))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (815:815:815))
        (PORT datab (874:874:874) (947:947:947))
        (PORT datad (691:691:691) (768:768:768))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1369:1369:1369) (1347:1347:1347))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1201:1201:1201))
        (PORT datac (354:354:354) (361:361:361))
        (PORT datad (932:932:932) (1004:1004:1004))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (708:708:708))
        (PORT datab (656:656:656) (685:685:685))
        (PORT datad (342:342:342) (382:382:382))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1369:1369:1369) (1347:1347:1347))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT asdata (915:915:915) (949:949:949))
        (PORT clrn (1375:1375:1375) (1354:1354:1354))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (276:276:276))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (PORT ena (1812:1812:1812) (1772:1772:1772))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1369:1369:1369) (1347:1347:1347))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|readdata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT datac (2468:2468:2468) (2495:2495:2495))
        (PORT datad (574:574:574) (611:611:611))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (405:405:405))
        (PORT datab (662:662:662) (686:686:686))
        (PORT datac (578:578:578) (596:596:596))
        (PORT datad (625:625:625) (656:656:656))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1375:1375:1375) (1354:1354:1354))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[33\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1226:1226:1226) (1284:1284:1284))
        (PORT datac (1447:1447:1447) (1512:1512:1512))
        (PORT datad (598:598:598) (626:626:626))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (219:219:219))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (155:155:155) (186:186:186))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (403:403:403) (441:441:441))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (1677:1677:1677) (1741:1741:1741))
        (PORT datad (214:214:214) (276:276:276))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (380:380:380) (419:419:419))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (883:883:883) (923:923:923))
        (PORT datad (1920:1920:1920) (1964:1964:1964))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[12\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (423:423:423))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (864:864:864) (898:898:898))
        (PORT datac (1745:1745:1745) (1810:1810:1810))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1124:1124:1124) (1175:1175:1175))
        (PORT datac (1693:1693:1693) (1752:1752:1752))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (1156:1156:1156) (1202:1202:1202))
        (PORT datad (1924:1924:1924) (1963:1963:1963))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[13\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (450:450:450))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1213:1213:1213) (1195:1195:1195))
        (PORT datac (602:602:602) (594:594:594))
        (PORT datad (1105:1105:1105) (1156:1156:1156))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[14\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (372:372:372) (422:422:422))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1352:1352:1352))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1369:1369:1369))
        (PORT asdata (915:915:915) (953:953:953))
        (PORT clrn (1372:1372:1372) (1352:1352:1352))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (947:947:947))
        (PORT datab (635:635:635) (682:682:682))
        (PORT datac (1654:1654:1654) (1663:1663:1663))
        (PORT datad (526:526:526) (512:512:512))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[15\]\~43)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (408:408:408) (387:387:387))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1700:1700:1700) (1683:1683:1683))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1369:1369:1369) (1347:1347:1347))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (936:936:936) (993:993:993))
        (PORT datad (832:832:832) (877:877:877))
        (IOPATH datab combout (275:275:275) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (394:394:394))
        (PORT datad (622:622:622) (655:655:655))
        (IOPATH datab combout (319:319:319) (324:324:324))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1369:1369:1369) (1347:1347:1347))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[14\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (948:948:948))
        (PORT datab (664:664:664) (695:695:695))
        (PORT datad (197:197:197) (254:254:254))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (861:861:861) (901:901:901))
        (PORT datad (213:213:213) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (381:381:381) (429:429:429))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1211:1211:1211) (1218:1218:1218))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1369:1369:1369) (1347:1347:1347))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (570:570:570))
        (PORT datab (637:637:637) (685:685:685))
        (PORT datac (880:880:880) (915:915:915))
        (PORT datad (803:803:803) (879:879:879))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (685:685:685))
        (PORT datab (387:387:387) (424:424:424))
        (PORT datac (1366:1366:1366) (1374:1374:1374))
        (PORT datad (602:602:602) (629:629:629))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[15\])
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[14\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
<<<<<<< HEAD
        (PORT ena (1700:1700:1700) (1683:1683:1683))
=======
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1369:1369:1369) (1347:1347:1347))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[15\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (661:661:661))
        (PORT datac (1318:1318:1318) (1409:1409:1409))
        (PORT datad (217:217:217) (275:275:275))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[13\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datad (618:618:618) (657:657:657))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (687:687:687))
        (PORT datab (182:182:182) (216:216:216))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (574:574:574) (596:596:596))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[13\])
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1350:1350:1350))
        (PORT d (67:67:67) (78:78:78))
<<<<<<< HEAD
        (PORT clrn (1366:1366:1366) (1345:1345:1345))
=======
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1369:1369:1369) (1347:1347:1347))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1369:1369:1369) (1347:1347:1347))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (818:818:818))
        (PORT datab (870:870:870) (951:951:951))
        (PORT datac (682:682:682) (770:770:770))
        (PORT datad (360:360:360) (394:394:394))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1402:1402:1402))
        (PORT datab (349:349:349) (400:400:400))
        (PORT datac (597:597:597) (625:625:625))
        (PORT datad (760:760:760) (752:752:752))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (822:822:822) (870:870:870))
        (PORT datad (1132:1132:1132) (1182:1182:1182))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (218:218:218))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (302:302:302) (313:313:313))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (1679:1679:1679) (1743:1743:1743))
        (PORT datad (213:213:213) (274:274:274))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (865:865:865))
        (PORT datab (243:243:243) (316:316:316))
        (PORT datac (1295:1295:1295) (1282:1282:1282))
        (PORT datad (396:396:396) (445:445:445))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (543:543:543))
        (PORT datab (650:650:650) (685:685:685))
        (PORT datac (650:650:650) (730:730:730))
        (PORT datad (1436:1436:1436) (1469:1469:1469))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (1428:1428:1428) (1488:1488:1488))
        (PORT datad (214:214:214) (277:277:277))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT asdata (631:631:631) (640:640:640))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1157:1157:1157) (1134:1134:1134))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT asdata (910:910:910) (916:916:916))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1157:1157:1157) (1134:1134:1134))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (1772:1772:1772) (1834:1834:1834))
        (PORT datad (862:862:862) (890:890:890))
        (IOPATH datab combout (275:275:275) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (305:305:305))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (1995:1995:1995) (2056:2056:2056))
        (PORT datad (213:213:213) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (1063:1063:1063))
        (PORT datab (918:918:918) (936:936:936))
        (PORT datac (545:545:545) (536:536:536))
        (PORT datad (873:873:873) (902:902:902))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT asdata (1408:1408:1408) (1377:1377:1377))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1157:1157:1157) (1134:1134:1134))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[25\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (906:906:906))
        (PORT datac (1607:1607:1607) (1648:1648:1648))
        (PORT datad (198:198:198) (255:255:255))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (305:305:305))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (311:311:311))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~28)
    (DELAY
      (ABSOLUTE
        (PORT datac (843:843:843) (871:871:871))
        (PORT datad (1171:1171:1171) (1196:1196:1196))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (1070:1070:1070))
        (PORT datab (917:917:917) (940:940:940))
        (PORT datac (564:564:564) (572:572:572))
        (PORT datad (875:875:875) (905:905:905))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT asdata (1382:1382:1382) (1381:1381:1381))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1157:1157:1157) (1134:1134:1134))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[27\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (862:862:862))
        (PORT datab (239:239:239) (308:308:308))
        (PORT datad (595:595:595) (621:621:621))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (306:306:306))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (930:930:930) (988:988:988))
        (PORT datad (831:831:831) (872:872:872))
        (IOPATH datab combout (275:275:275) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (762:762:762))
        (PORT datab (653:653:653) (680:680:680))
        (PORT datac (519:519:519) (506:506:506))
        (PORT datad (1440:1440:1440) (1468:1468:1468))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT asdata (827:827:827) (807:807:807))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1157:1157:1157) (1134:1134:1134))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[28\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (298:298:298))
        (PORT datab (681:681:681) (728:728:728))
        (PORT datad (870:870:870) (914:914:914))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (313:313:313))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1304:1304:1304) (1397:1397:1397))
        (PORT datab (1472:1472:1472) (1571:1571:1571))
        (PORT datac (559:559:559) (541:541:541))
        (PORT datad (1159:1159:1159) (1172:1172:1172))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (943:943:943))
        (PORT datab (592:592:592) (585:585:585))
        (PORT datac (896:896:896) (954:954:954))
        (PORT datad (823:823:823) (817:817:817))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[15\])
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[4\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT asdata (848:848:848) (845:845:845))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1157:1157:1157) (1134:1134:1134))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_logic_op_raw\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (1034:1034:1034))
        (PORT datab (884:884:884) (925:925:925))
        (PORT datac (648:648:648) (724:724:724))
        (PORT datad (587:587:587) (613:613:613))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (830:830:830) (837:837:837))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_logic_op\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (183:183:183) (217:217:217))
        (PORT datac (162:162:162) (196:196:196))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (575:575:575))
        (PORT datab (848:848:848) (849:849:849))
        (PORT datac (897:897:897) (952:952:952))
        (PORT datad (879:879:879) (902:902:902))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_logic_op\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT asdata (1552:1552:1552) (1501:1501:1501))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1157:1157:1157) (1134:1134:1134))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (684:684:684) (754:754:754))
        (PORT datac (1101:1101:1101) (1086:1086:1086))
        (PORT datad (501:501:501) (484:484:484))
        (IOPATH datab combout (308:308:308) (300:300:300))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (308:308:308))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (845:845:845))
        (PORT datab (808:808:808) (851:851:851))
        (PORT datac (561:561:561) (556:556:556))
        (PORT datad (1155:1155:1155) (1179:1179:1179))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (275:275:275) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT asdata (1125:1125:1125) (1106:1106:1106))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1157:1157:1157) (1134:1134:1134))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (411:411:411))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (738:738:738))
        (PORT datab (805:805:805) (809:809:809))
        (PORT datac (1104:1104:1104) (1130:1130:1130))
        (PORT datad (619:619:619) (667:667:667))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT asdata (1500:1500:1500) (1534:1534:1534))
        (PORT clrn (1375:1375:1375) (1355:1355:1355))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT asdata (1089:1089:1089) (1071:1071:1071))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1157:1157:1157) (1134:1134:1134))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (1774:1774:1774) (1838:1838:1838))
        (PORT datad (1143:1143:1143) (1182:1182:1182))
        (IOPATH datab combout (275:275:275) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (308:308:308))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[16\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (463:463:463))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1481:1481:1481) (1506:1506:1506))
        (PORT datab (652:652:652) (679:679:679))
        (PORT datac (654:654:654) (732:732:732))
        (PORT datad (296:296:296) (305:305:305))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (935:935:935) (954:954:954))
        (PORT clrn (1366:1366:1366) (1346:1346:1346))
        (PORT sload (1655:1655:1655) (1697:1697:1697))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT asdata (662:662:662) (664:664:664))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1157:1157:1157) (1134:1134:1134))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (798:798:798))
        (PORT datab (877:877:877) (952:952:952))
        (PORT datac (585:585:585) (628:628:628))
        (PORT datad (698:698:698) (775:775:775))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (308:308:308))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (684:684:684) (755:755:755))
        (PORT datac (1102:1102:1102) (1087:1087:1087))
        (PORT datad (527:527:527) (508:508:508))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1513:1513:1513))
        (PORT datab (653:653:653) (687:687:687))
        (PORT datac (651:651:651) (726:726:726))
        (PORT datad (314:314:314) (324:324:324))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT asdata (808:808:808) (790:790:790))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1157:1157:1157) (1134:1134:1134))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT asdata (1144:1144:1144) (1163:1163:1163))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (1677:1677:1677) (1743:1743:1743))
        (PORT datad (212:212:212) (275:275:275))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (312:312:312))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (536:536:536))
        (PORT datab (651:651:651) (685:685:685))
        (PORT datac (650:650:650) (724:724:724))
        (PORT datad (1436:1436:1436) (1467:1467:1467))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[17\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (436:436:436))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT asdata (660:660:660) (659:659:659))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1157:1157:1157) (1134:1134:1134))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (306:306:306))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[18\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (429:429:429) (468:468:468))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1514:1514:1514))
        (PORT datab (654:654:654) (687:687:687))
        (PORT datac (652:652:652) (726:726:726))
        (PORT datad (315:315:315) (327:327:327))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1322:1322:1322) (1307:1307:1307))
        (PORT clrn (1366:1366:1366) (1346:1346:1346))
        (PORT sload (1655:1655:1655) (1697:1697:1697))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT asdata (1078:1078:1078) (1041:1041:1041))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1157:1157:1157) (1134:1134:1134))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (812:812:812))
        (PORT datab (871:871:871) (947:947:947))
        (PORT datac (680:680:680) (772:772:772))
        (PORT datad (1326:1326:1326) (1356:1356:1356))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (311:311:311))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT datac (1109:1109:1109) (1128:1128:1128))
        (PORT datad (214:214:214) (277:277:277))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (762:762:762))
        (PORT datab (651:651:651) (680:680:680))
        (PORT datac (323:323:323) (335:335:335))
        (PORT datad (1435:1435:1435) (1465:1465:1465))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT asdata (661:661:661) (659:659:659))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1157:1157:1157) (1134:1134:1134))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1174:1174:1174) (1242:1242:1242))
        (PORT datab (893:893:893) (934:934:934))
        (PORT datad (1106:1106:1106) (1132:1132:1132))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (306:306:306))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[18\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (807:807:807))
        (PORT datab (1247:1247:1247) (1304:1304:1304))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (846:846:846))
        (PORT datab (808:808:808) (851:851:851))
        (PORT datac (1109:1109:1109) (1132:1132:1132))
        (PORT datad (542:542:542) (531:531:531))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (746:746:746))
        (PORT datab (696:696:696) (748:748:748))
        (PORT datad (626:626:626) (670:670:670))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT asdata (1143:1143:1143) (1112:1112:1112))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1157:1157:1157) (1134:1134:1134))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT asdata (1132:1132:1132) (1175:1175:1175))
        (PORT clrn (1375:1375:1375) (1355:1355:1355))
        (PORT ena (2123:2123:2123) (2093:2093:2093))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (311:311:311))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|readdata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2460:2460:2460) (2505:2505:2505))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (541:541:541))
        (PORT datab (817:817:817) (794:794:794))
        (PORT datac (321:321:321) (335:335:335))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1375:1375:1375) (1355:1355:1355))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (888:888:888))
        (PORT datab (1815:1815:1815) (1806:1806:1806))
        (PORT datac (834:834:834) (834:834:834))
        (PORT datad (207:207:207) (267:267:267))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (345:345:345))
        (PORT datab (543:543:543) (544:544:544))
        (PORT datac (472:472:472) (456:456:456))
        (PORT datad (179:179:179) (201:201:201))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (990:990:990))
        (PORT datab (782:782:782) (825:825:825))
        (PORT datac (593:593:593) (615:615:615))
        (PORT datad (552:552:552) (565:565:565))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (545:545:545))
        (PORT datab (352:352:352) (358:358:358))
        (PORT datac (516:516:516) (503:503:503))
        (PORT datad (316:316:316) (326:326:326))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT ena (1638:1638:1638) (1628:1628:1628))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[24\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1391:1391:1391))
        (PORT datab (1479:1479:1479) (1572:1572:1572))
        (PORT datad (547:547:547) (530:530:530))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (312:312:312) (318:318:318))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_unsigned_lo_imm16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (975:975:975))
        (PORT datab (569:569:569) (565:565:565))
        (PORT datac (575:575:575) (585:585:585))
        (PORT datad (191:191:191) (218:218:218))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (316:316:316))
        (PORT datab (917:917:917) (939:939:939))
        (PORT datac (1051:1051:1051) (1058:1058:1058))
        (PORT datad (941:941:941) (1017:1017:1017))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_unsigned_lo_imm16\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (782:782:782))
        (PORT datab (1100:1100:1100) (1108:1108:1108))
        (PORT datac (1075:1075:1075) (1099:1099:1099))
        (PORT datad (788:788:788) (765:765:765))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (778:778:778))
        (PORT datab (593:593:593) (588:588:588))
        (PORT datac (548:548:548) (541:541:541))
        (PORT datad (579:579:579) (576:576:576))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_unsigned_lo_imm16\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (788:788:788))
        (PORT datab (603:603:603) (600:600:600))
        (PORT datac (1082:1082:1082) (1106:1106:1106))
        (PORT datad (311:311:311) (318:318:318))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (606:606:606))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_unsigned_lo_imm16\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (241:241:241))
        (PORT datab (201:201:201) (235:235:235))
        (PORT datac (659:659:659) (753:753:753))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_unsigned_lo_imm16)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:is_buffer_wrapped)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1366:1366:1366))
        (PORT ena (1106:1106:1106) (1082:1082:1082))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_hi\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1079:1079:1079))
        (PORT datad (1554:1554:1554) (1543:1543:1543))
        (IOPATH dataa combout (318:318:318) (323:323:323))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (998:998:998) (1056:1056:1056))
        (PORT datac (887:887:887) (947:947:947))
        (PORT datad (1083:1083:1083) (1093:1093:1093))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1379:1379:1379) (1384:1384:1384))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT sclr (649:649:649) (705:705:705))
        (PORT sload (944:944:944) (1036:1036:1036))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1391:1391:1391) (1372:1372:1372))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT asdata (926:926:926) (964:964:964))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT asdata (513:513:513) (579:579:579))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1151:1151:1151) (1161:1161:1161))
        (PORT datac (1056:1056:1056) (1029:1029:1029))
        (PORT datad (1302:1302:1302) (1374:1374:1374))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (308:308:308))
        (PORT datab (242:242:242) (312:312:312))
        (PORT datac (204:204:204) (275:275:275))
        (PORT datad (354:354:354) (391:391:391))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (428:428:428))
        (PORT datab (565:565:565) (584:584:584))
        (PORT datac (205:205:205) (275:275:275))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT asdata (651:651:651) (684:684:684))
        (PORT clrn (1375:1375:1375) (1355:1355:1355))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT asdata (1136:1136:1136) (1139:1139:1139))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT asdata (513:513:513) (581:581:581))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (746:746:746))
        (PORT datab (695:695:695) (749:749:749))
        (PORT datad (626:626:626) (671:671:671))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (571:571:571))
        (PORT datab (382:382:382) (427:427:427))
        (PORT datac (204:204:204) (277:277:277))
        (PORT datad (206:206:206) (266:266:266))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[26\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (617:617:617))
        (PORT datab (1466:1466:1466) (1561:1561:1561))
        (PORT datad (1282:1282:1282) (1359:1359:1359))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (309:309:309))
        (PORT datab (587:587:587) (610:610:610))
        (PORT datac (353:353:353) (397:397:397))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (2429:2429:2429) (2408:2408:2408))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT sclr (649:649:649) (705:705:705))
        (PORT sload (944:944:944) (1036:1036:1036))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_mem_byte_en\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (1036:1036:1036))
        (PORT datab (228:228:228) (275:275:275))
        (PORT datac (544:544:544) (549:549:549))
        (PORT datad (1003:1003:1003) (978:978:978))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (584:584:584) (586:586:586))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_byteenable\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
=======
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[35\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1223:1223:1223) (1280:1280:1280))
        (PORT datac (1448:1448:1448) (1515:1515:1515))
        (PORT datad (614:614:614) (643:643:643))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (363:363:363) (367:367:367))
        (PORT d[1] (628:628:628) (624:624:624))
        (PORT d[2] (640:640:640) (638:638:638))
        (PORT d[3] (365:365:365) (370:370:370))
        (PORT d[4] (897:897:897) (885:885:885))
        (PORT d[5] (609:609:609) (608:608:608))
        (PORT d[6] (646:646:646) (641:641:641))
        (PORT d[7] (903:903:903) (898:898:898))
        (PORT d[9] (610:610:610) (599:599:599))
        (PORT d[10] (870:870:870) (860:860:860))
        (PORT d[11] (888:888:888) (893:893:893))
        (PORT d[12] (383:383:383) (387:387:387))
        (PORT d[13] (612:612:612) (598:598:598))
        (PORT d[14] (384:384:384) (389:389:389))
        (PORT d[15] (886:886:886) (889:889:889))
        (PORT d[16] (1192:1192:1192) (1219:1219:1219))
        (PORT clk (1644:1644:1644) (1676:1676:1676))
        (PORT ena (1581:1581:1581) (1596:1596:1596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (630:630:630) (609:609:609))
        (PORT d[1] (890:890:890) (889:889:889))
        (PORT d[2] (844:844:844) (835:835:835))
        (PORT d[3] (848:848:848) (836:836:836))
        (PORT d[4] (871:871:871) (870:870:870))
        (PORT d[5] (858:858:858) (856:856:856))
        (PORT d[6] (843:843:843) (834:834:834))
        (PORT d[7] (902:902:902) (901:901:901))
        (PORT d[8] (920:920:920) (921:921:921))
        (PORT clk (1641:1641:1641) (1674:1674:1674))
        (PORT ena (1579:1579:1579) (1593:1593:1593))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (452:452:452))
        (PORT datab (227:227:227) (298:298:298))
        (PORT datac (1041:1041:1041) (1067:1067:1067))
        (PORT datad (213:213:213) (274:274:274))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (431:431:431))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (376:376:376) (419:419:419))
        (PORT datad (213:213:213) (276:276:276))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1098:1098:1098) (1045:1045:1045))
        (PORT clk (1641:1641:1641) (1674:1674:1674))
        (PORT ena (1579:1579:1579) (1593:1593:1593))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (897:897:897) (890:890:890))
        (PORT d[1] (1150:1150:1150) (1112:1112:1112))
        (PORT clk (1644:1644:1644) (1676:1676:1676))
        (PORT ena (1581:1581:1581) (1596:1596:1596))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (305:305:305))
        (PORT datab (392:392:392) (426:426:426))
        (PORT datac (365:365:365) (398:398:398))
        (PORT datad (340:340:340) (371:371:371))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1676:1676:1676))
        (PORT d[0] (1581:1581:1581) (1596:1596:1596))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (382:382:382) (413:413:413))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (456:456:456))
        (PORT datab (562:562:562) (593:593:593))
        (PORT datac (340:340:340) (380:380:380))
        (PORT datad (348:348:348) (383:383:383))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (888:888:888))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1361:1361:1361))
        (PORT asdata (650:650:650) (685:685:685))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (508:508:508))
        (PORT datab (356:356:356) (408:408:408))
        (PORT datac (343:343:343) (382:382:382))
        (PORT datad (540:540:540) (562:562:562))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (389:389:389))
        (PORT datab (648:648:648) (682:682:682))
        (PORT datac (1675:1675:1675) (1688:1688:1688))
        (PORT datad (205:205:205) (266:266:266))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT asdata (662:662:662) (712:712:712))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (1151:1151:1151) (1160:1160:1160))
        (PORT datac (1186:1186:1186) (1232:1232:1232))
        (PORT datad (1303:1303:1303) (1374:1374:1374))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (601:601:601))
        (PORT datab (411:411:411) (444:444:444))
        (PORT datac (344:344:344) (382:382:382))
        (PORT datad (364:364:364) (398:398:398))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1361:1361:1361))
        (PORT asdata (654:654:654) (687:687:687))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT asdata (638:638:638) (682:682:682))
        (PORT clrn (1375:1375:1375) (1355:1355:1355))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (747:747:747))
        (PORT datab (703:703:703) (753:753:753))
        (PORT datad (635:635:635) (675:675:675))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1176:1176:1176))
        (PORT datab (781:781:781) (824:824:824))
        (PORT datac (598:598:598) (619:619:619))
        (PORT datad (894:894:894) (951:951:951))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (220:220:220))
        (PORT datab (1127:1127:1127) (1149:1149:1149))
        (PORT datac (345:345:345) (382:382:382))
        (PORT datad (365:365:365) (398:398:398))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT ena (1638:1638:1638) (1628:1628:1628))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[27\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1405:1405:1405))
        (PORT datab (1466:1466:1466) (1562:1562:1562))
        (PORT datad (591:591:591) (594:594:594))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (531:531:531) (550:550:550))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
=======
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1795:1795:1795) (1807:1807:1807))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT sclr (649:649:649) (705:705:705))
        (PORT sload (944:944:944) (1036:1036:1036))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
        (PORT asdata (515:515:515) (581:581:581))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (831:831:831) (872:872:872))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (305:305:305))
        (PORT datab (241:241:241) (310:310:310))
        (PORT datac (205:205:205) (276:276:276))
        (PORT datad (214:214:214) (276:276:276))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1375:1375:1375) (1355:1355:1355))
        (PORT ena (2123:2123:2123) (2093:2093:2093))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|readdata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (300:300:300))
        (PORT datad (2434:2434:2434) (2467:2467:2467))
        (IOPATH dataa combout (318:318:318) (323:323:323))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (436:436:436))
        (PORT datab (184:184:184) (217:217:217))
        (PORT datac (205:205:205) (276:276:276))
        (PORT datad (213:213:213) (277:277:277))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1375:1375:1375) (1355:1355:1355))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (582:582:582))
        (PORT datab (1816:1816:1816) (1802:1802:1802))
        (PORT datac (835:835:835) (834:834:834))
        (PORT datad (207:207:207) (267:267:267))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (1150:1150:1150) (1165:1165:1165))
        (PORT datac (869:869:869) (877:877:877))
        (PORT datad (1301:1301:1301) (1379:1379:1379))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (570:570:570) (589:589:589))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT asdata (681:681:681) (733:733:733))
        (PORT clrn (1375:1375:1375) (1355:1355:1355))
=======
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD d (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (751:751:751))
        (PORT datab (700:700:700) (751:751:751))
        (PORT datad (631:631:631) (671:671:671))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (456:456:456))
        (PORT datab (229:229:229) (301:301:301))
        (PORT datac (196:196:196) (264:264:264))
        (PORT datad (211:211:211) (276:276:276))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (618:618:618))
        (PORT datab (843:843:843) (840:840:840))
        (PORT datac (598:598:598) (616:616:616))
        (PORT datad (893:893:893) (951:951:951))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (374:374:374) (415:415:415))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT ena (1638:1638:1638) (1628:1628:1628))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[28\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1393:1393:1393))
        (PORT datab (620:620:620) (622:622:622))
        (PORT datad (1451:1451:1451) (1531:1531:1531))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (611:611:611) (653:653:653))
        (PORT datad (1921:1921:1921) (1959:1959:1959))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (330:330:330))
        (PORT datab (236:236:236) (309:309:309))
        (PORT datac (336:336:336) (374:374:374))
        (PORT datad (371:371:371) (411:411:411))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (1075:1075:1075) (1092:1092:1092))
        (PORT datad (1662:1662:1662) (1711:1711:1711))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[21\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1150:1150:1150))
        (PORT datac (1138:1138:1138) (1140:1140:1140))
        (PORT datad (1079:1079:1079) (1065:1065:1065))
        (IOPATH dataa combout (318:318:318) (323:323:323))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (298:298:298))
        (PORT datab (220:220:220) (289:289:289))
        (PORT datac (364:364:364) (399:399:399))
        (PORT datad (340:340:340) (372:372:372))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
=======
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT asdata (1117:1117:1117) (1133:1133:1133))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT datac (1136:1136:1136) (1196:1196:1196))
        (PORT datad (211:211:211) (272:272:272))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT asdata (512:512:512) (578:578:578))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[22\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (753:753:753) (760:760:760))
        (PORT datac (2006:2006:2006) (1982:1982:1982))
        (PORT datad (341:341:341) (335:335:335))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (306:306:306))
        (PORT datab (230:230:230) (301:301:301))
        (PORT datac (202:202:202) (273:273:273))
        (PORT datad (214:214:214) (277:277:277))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (297:297:297))
        (PORT datab (321:321:321) (330:330:330))
        (PORT datac (202:202:202) (271:271:271))
        (PORT datad (215:215:215) (278:278:278))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1340:1340:1340) (1335:1335:1335))
        (PORT datad (1920:1920:1920) (1960:1960:1960))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1365:1365:1365))
        (PORT asdata (1421:1421:1421) (1438:1438:1438))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (750:750:750))
        (PORT datab (701:701:701) (750:750:750))
        (PORT datad (632:632:632) (671:671:671))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (426:426:426))
        (PORT datab (227:227:227) (297:297:297))
        (PORT datac (204:204:204) (274:274:274))
        (PORT datad (372:372:372) (413:413:413))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1365:1365:1365))
        (PORT asdata (513:513:513) (579:579:579))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (849:849:849) (877:877:877))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (409:409:409))
        (PORT datab (225:225:225) (295:295:295))
        (PORT datac (203:203:203) (273:273:273))
        (PORT datad (369:369:369) (412:412:412))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1365:1365:1365))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT ena (2843:2843:2843) (2791:2791:2791))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1815:1815:1815) (1867:1867:1867))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1361:1361:1361))
        (PORT asdata (662:662:662) (695:695:695))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (423:423:423))
        (PORT datab (230:230:230) (300:300:300))
        (PORT datac (613:613:613) (653:653:653))
        (PORT datad (213:213:213) (273:273:273))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1306:1306:1306))
        (PORT datab (1293:1293:1293) (1316:1316:1316))
        (PORT datac (1090:1090:1090) (1096:1096:1096))
        (PORT datad (207:207:207) (267:267:267))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT asdata (923:923:923) (958:958:958))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (595:595:595))
        (PORT datab (561:561:561) (581:581:581))
        (PORT datac (598:598:598) (613:613:613))
        (PORT datad (894:894:894) (948:948:948))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (223:223:223))
        (PORT datab (357:357:357) (409:409:409))
        (PORT datac (610:610:610) (650:650:650))
        (PORT datad (212:212:212) (273:273:273))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT ena (1638:1638:1638) (1628:1628:1628))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[29\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1406:1406:1406))
        (PORT datab (1467:1467:1467) (1557:1557:1557))
        (PORT datad (581:581:581) (583:583:583))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT asdata (1130:1130:1130) (1132:1132:1132))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1592:1592:1592) (1578:1578:1578))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT sclr (649:649:649) (705:705:705))
        (PORT sload (944:944:944) (1036:1036:1036))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT asdata (512:512:512) (578:578:578))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (925:925:925))
        (PORT datad (601:601:601) (652:652:652))
        (IOPATH dataa combout (318:318:318) (323:323:323))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (313:313:313))
        (PORT datab (632:632:632) (669:669:669))
        (PORT datac (203:203:203) (274:274:274))
        (PORT datad (220:220:220) (278:278:278))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (751:751:751))
        (PORT datab (699:699:699) (755:755:755))
        (PORT datad (633:633:633) (677:677:677))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (299:299:299))
        (PORT datab (229:229:229) (300:300:300))
        (PORT datac (210:210:210) (284:284:284))
        (PORT datad (301:301:301) (300:300:300))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT asdata (957:957:957) (994:994:994))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT ena (2389:2389:2389) (2357:2357:2357))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|readdata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT datac (2134:2134:2134) (2163:2163:2163))
        (PORT datad (827:827:827) (874:874:874))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (414:414:414))
        (PORT datab (591:591:591) (640:640:640))
        (PORT datac (365:365:365) (398:398:398))
        (PORT datad (340:340:340) (371:371:371))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (223:223:223))
        (PORT datab (183:183:183) (217:217:217))
        (PORT datac (747:747:747) (740:740:740))
        (PORT datad (315:315:315) (317:317:317))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1706:1706:1706) (1742:1742:1742))
        (PORT datab (856:856:856) (843:843:843))
        (PORT datac (203:203:203) (273:273:273))
        (PORT datad (1316:1316:1316) (1314:1314:1314))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (476:476:476))
        (PORT datab (184:184:184) (217:217:217))
        (PORT datad (205:205:205) (266:266:266))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (441:441:441))
        (PORT datab (566:566:566) (582:582:582))
        (PORT datac (297:297:297) (301:301:301))
        (PORT datad (862:862:862) (908:908:908))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT ena (790:790:790) (746:746:746))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1391:1391:1391) (1372:1372:1372))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD ena (posedge clk) (144:144:144))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (748:748:748))
        (PORT datab (697:697:697) (747:747:747))
        (PORT datad (628:628:628) (668:668:668))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (869:869:869))
        (PORT datab (247:247:247) (320:320:320))
        (PORT datad (395:395:395) (450:450:450))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (275:275:275) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (223:223:223) (294:294:294))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1097:1097:1097) (1090:1090:1090))
        (PORT datad (611:611:611) (633:633:633))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT ena (1818:1818:1818) (1776:1776:1776))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1360:1360:1360))
        (PORT ena (1440:1440:1440) (1447:1447:1447))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2217:2217:2217) (2242:2242:2242))
        (PORT datad (200:200:200) (258:258:258))
        (IOPATH dataa combout (287:287:287) (289:289:289))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (1061:1061:1061))
        (PORT datab (922:922:922) (938:938:938))
        (PORT datac (561:561:561) (556:556:556))
        (PORT datad (875:875:875) (900:900:900))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT asdata (1165:1165:1165) (1162:1162:1162))
        (PORT clrn (1379:1379:1379) (1360:1360:1360))
        (PORT ena (1440:1440:1440) (1447:1447:1447))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (216:216:216) (273:273:273))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1710:1710:1710) (1745:1745:1745))
        (PORT datab (1344:1344:1344) (1351:1351:1351))
        (PORT datac (360:360:360) (406:406:406))
        (PORT datad (866:866:866) (865:865:865))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (570:570:570) (603:603:603))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (442:442:442))
        (PORT datab (605:605:605) (607:607:607))
        (PORT datac (156:156:156) (186:186:186))
        (PORT datad (859:859:859) (906:906:906))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|done\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (1062:1062:1062))
        (PORT datad (879:879:879) (900:900:900))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT ena (790:790:790) (746:746:746))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:done)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1366:1366:1366))
        (PORT ena (1106:1106:1106) (1082:1082:1082))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (922:922:922) (921:921:921))
        (PORT d[1] (822:822:822) (812:812:812))
        (PORT d[2] (874:874:874) (863:863:863))
        (PORT d[3] (759:759:759) (742:742:742))
        (PORT d[4] (903:903:903) (890:890:890))
        (PORT d[5] (878:878:878) (890:890:890))
        (PORT d[6] (773:773:773) (750:750:750))
        (PORT d[7] (1100:1100:1100) (1087:1087:1087))
        (PORT d[8] (897:897:897) (886:886:886))
        (PORT d[9] (821:821:821) (817:817:817))
        (PORT d[10] (937:937:937) (930:930:930))
        (PORT d[11] (865:865:865) (864:864:864))
        (PORT d[12] (872:872:872) (879:879:879))
        (PORT d[13] (649:649:649) (651:651:651))
        (PORT d[14] (1301:1301:1301) (1278:1278:1278))
        (PORT d[15] (856:856:856) (851:851:851))
        (PORT d[16] (1826:1826:1826) (1814:1814:1814))
        (PORT d[17] (1070:1070:1070) (1053:1053:1053))
        (PORT d[18] (676:676:676) (693:693:693))
        (PORT d[19] (858:858:858) (864:864:864))
        (PORT d[20] (928:928:928) (932:932:932))
        (PORT d[21] (914:914:914) (923:923:923))
        (PORT d[22] (821:821:821) (825:825:825))
        (PORT d[23] (880:880:880) (852:852:852))
        (PORT d[24] (880:880:880) (855:855:855))
        (PORT d[25] (892:892:892) (889:889:889))
        (PORT d[26] (1845:1845:1845) (1791:1791:1791))
        (PORT d[27] (656:656:656) (670:670:670))
        (PORT d[28] (1101:1101:1101) (1084:1084:1084))
        (PORT d[29] (660:660:660) (675:675:675))
        (PORT d[30] (1351:1351:1351) (1332:1332:1332))
        (PORT d[31] (1733:1733:1733) (1709:1709:1709))
        (PORT clk (1646:1646:1646) (1672:1672:1672))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (385:385:385) (422:422:422))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1432:1432:1432))
        (PORT d[1] (1141:1141:1141) (1145:1145:1145))
        (PORT d[2] (1139:1139:1139) (1165:1165:1165))
        (PORT d[3] (1389:1389:1389) (1412:1412:1412))
        (PORT d[4] (1117:1117:1117) (1149:1149:1149))
        (PORT clk (1643:1643:1643) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1110:1110:1110) (1053:1053:1053))
        (PORT clk (1643:1643:1643) (1670:1670:1670))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|base_address\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (1069:1069:1069))
        (PORT datab (918:918:918) (935:935:935))
        (PORT datad (876:876:876) (904:904:904))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1672:1672:1672))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:base_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1366:1366:1366))
        (PORT ena (1106:1106:1106) (1082:1082:1082))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|current_segment_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT asdata (693:693:693) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|segment_shift_var\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (836:836:836))
        (PORT datab (926:926:926) (982:982:982))
        (PORT datac (1066:1066:1066) (1059:1059:1059))
        (PORT datad (824:824:824) (817:817:817))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:segment_shift_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1366:1366:1366))
        (PORT ena (766:766:766) (781:781:781))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (445:445:445))
        (PORT datab (867:867:867) (888:888:888))
        (PORT datad (219:219:219) (277:277:277))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1378:1378:1378) (1366:1366:1366))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (573:573:573) (604:604:604))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (460:460:460))
        (PORT datab (281:281:281) (366:366:366))
        (PORT datac (839:839:839) (858:858:858))
        (PORT datad (216:216:216) (273:273:273))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1072:1072:1072) (1084:1084:1084))
        (PORT d[1] (1076:1076:1076) (1102:1102:1102))
        (PORT d[2] (1140:1140:1140) (1171:1171:1171))
        (PORT d[3] (1096:1096:1096) (1117:1117:1117))
        (PORT d[4] (1114:1114:1114) (1141:1141:1141))
        (PORT clk (1645:1645:1645) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1672:1672:1672))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1141:1141:1141) (1137:1137:1137))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (316:316:316))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (444:444:444))
        (PORT datab (272:272:272) (355:355:355))
        (PORT datac (1603:1603:1603) (1664:1664:1664))
        (PORT datad (650:650:650) (696:696:696))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1018:1018:1018))
        (PORT datac (1113:1113:1113) (1163:1163:1163))
        (PORT datad (818:818:818) (826:826:826))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (408:408:408) (387:387:387))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (888:888:888))
        (PORT datab (644:644:644) (658:658:658))
        (PORT datac (220:220:220) (291:291:291))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (324:324:324))
        (PORT datab (236:236:236) (314:314:314))
        (PORT datac (210:210:210) (285:285:285))
        (PORT datad (214:214:214) (278:278:278))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[31\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (977:977:977))
        (PORT datab (620:620:620) (620:620:620))
        (PORT datac (1226:1226:1226) (1181:1181:1181))
        (PORT datad (1110:1110:1110) (1140:1140:1140))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (159:159:159) (190:190:190))
        (PORT datad (211:211:211) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1361:1361:1361))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1109:1109:1109) (1110:1110:1110))
        (PORT sload (709:709:709) (769:769:769))
        (PORT ena (896:896:896) (888:888:888))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
=======
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_subtract\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (757:757:757))
        (PORT datab (635:635:635) (647:647:647))
        (PORT datac (620:620:620) (637:637:637))
        (PORT datad (776:776:776) (763:763:763))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xraddr\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1026:1026:1026) (1114:1114:1114))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_invert_arith_src_msb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1029:1029:1029))
        (PORT datab (1342:1342:1342) (1371:1371:1371))
        (PORT datac (853:853:853) (900:900:900))
        (PORT datad (612:612:612) (633:633:633))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_invert_arith_src_msb\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (1042:1042:1042))
        (PORT datab (1066:1066:1066) (1121:1121:1121))
        (PORT datac (163:163:163) (197:197:197))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xraddr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1919:1919:1919) (1949:1949:1949))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (441:441:441))
        (PORT datab (384:384:384) (423:423:423))
        (PORT datad (246:246:246) (314:314:314))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_invert_arith_src_msb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1919:1919:1919) (1949:1949:1949))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_arith_src1\[31\])
    (DELAY
      (ABSOLUTE
        (PORT datab (896:896:896) (946:946:946))
        (PORT datac (788:788:788) (820:820:820))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (587:587:587) (590:590:590))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_hi\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1394:1394:1394))
        (PORT datab (1478:1478:1478) (1569:1569:1569))
        (PORT datac (392:392:392) (444:444:444))
        (PORT datad (601:601:601) (597:597:597))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_hi\[15\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1076:1076:1076))
        (PORT datab (1595:1595:1595) (1582:1582:1582))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (267:267:267) (275:275:275))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1360:1360:1360))
        (PORT ena (1440:1440:1440) (1447:1447:1447))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (347:347:347) (380:380:380))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (923:923:923))
        (PORT datac (788:788:788) (820:820:820))
        (PORT datad (599:599:599) (650:650:650))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (589:589:589) (611:611:611))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[30\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1392:1392:1392))
        (PORT datab (607:607:607) (596:596:596))
        (PORT datad (1452:1452:1452) (1533:1533:1533))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1141:1141:1141) (1137:1137:1137))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (586:586:586) (607:607:607))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1378:1378:1378) (1366:1366:1366))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_mem_byte_en\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1037:1037:1037))
        (PORT datab (228:228:228) (276:276:276))
        (PORT datac (545:545:545) (549:549:549))
        (PORT datad (1004:1004:1004) (978:978:978))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (691:691:691))
        (PORT datab (1165:1165:1165) (1216:1216:1216))
        (PORT datad (593:593:593) (617:617:617))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_byteenable\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1667:1667:1667) (1704:1704:1704))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT asdata (1115:1115:1115) (1100:1100:1100))
        (PORT clrn (1379:1379:1379) (1360:1360:1360))
        (PORT ena (1440:1440:1440) (1447:1447:1447))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[34\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1436:1436:1436) (1492:1492:1492))
        (PORT datac (763:763:763) (773:773:773))
        (PORT datad (1447:1447:1447) (1500:1500:1500))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1094:1094:1094) (1068:1068:1068))
        (PORT d[1] (791:791:791) (771:771:771))
        (PORT d[2] (363:363:363) (367:367:367))
        (PORT d[3] (365:365:365) (371:371:371))
        (PORT d[4] (368:368:368) (376:376:376))
        (PORT d[5] (631:631:631) (623:623:623))
        (PORT d[6] (629:629:629) (626:626:626))
        (PORT d[7] (613:613:613) (593:593:593))
        (PORT d[9] (672:672:672) (666:666:666))
        (PORT d[10] (933:933:933) (937:937:937))
        (PORT d[11] (916:916:916) (918:918:918))
        (PORT d[12] (365:365:365) (371:371:371))
        (PORT d[13] (615:615:615) (611:611:611))
        (PORT d[14] (628:628:628) (607:607:607))
        (PORT d[15] (365:365:365) (370:370:370))
        (PORT d[16] (1162:1162:1162) (1151:1151:1151))
        (PORT clk (1637:1637:1637) (1664:1664:1664))
        (PORT ena (1603:1603:1603) (1609:1609:1609))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (400:400:400) (407:407:407))
        (PORT d[1] (866:866:866) (845:845:845))
        (PORT d[2] (613:613:613) (614:614:614))
        (PORT d[3] (1104:1104:1104) (1091:1091:1091))
        (PORT d[4] (848:848:848) (836:836:836))
        (PORT d[5] (846:846:846) (832:832:832))
        (PORT d[6] (863:863:863) (838:838:838))
        (PORT d[7] (851:851:851) (847:847:847))
        (PORT d[8] (1120:1120:1120) (1116:1116:1116))
        (PORT clk (1634:1634:1634) (1662:1662:1662))
        (PORT ena (1601:1601:1601) (1606:1606:1606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1349:1349:1349) (1287:1287:1287))
        (PORT clk (1634:1634:1634) (1662:1662:1662))
        (PORT ena (1601:1601:1601) (1606:1606:1606))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (601:601:601) (629:629:629))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (811:811:811) (794:794:794))
        (PORT d[1] (614:614:614) (605:605:605))
        (PORT clk (1637:1637:1637) (1664:1664:1664))
        (PORT ena (1603:1603:1603) (1609:1609:1609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1664:1664:1664))
        (PORT d[0] (1603:1603:1603) (1609:1609:1609))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1141:1141:1141) (1137:1137:1137))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (599:599:599) (627:627:627))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1378:1378:1378) (1366:1366:1366))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (987:987:987))
        (PORT datab (1164:1164:1164) (1216:1216:1216))
        (PORT datad (591:591:591) (621:621:621))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1667:1667:1667) (1704:1704:1704))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT asdata (486:486:486) (512:512:512))
        (PORT clrn (1383:1383:1383) (1364:1364:1364))
        (PORT ena (1130:1130:1130) (1113:1113:1113))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (875:875:875))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT asdata (944:944:944) (972:972:972))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (876:876:876))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (602:602:602) (642:642:642))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1415:1415:1415) (1416:1416:1416))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (604:604:604) (645:645:645))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[20\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1294:1294:1294))
        (PORT datab (228:228:228) (302:302:302))
        (PORT datac (1211:1211:1211) (1276:1276:1276))
        (PORT datad (596:596:596) (588:588:588))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1377:1377:1377) (1352:1352:1352))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[19\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (632:632:632))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (643:643:643))
        (PORT datab (628:628:628) (667:667:667))
        (PORT datad (1138:1138:1138) (1174:1174:1174))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[20\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (466:466:466))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1667:1667:1667) (1704:1704:1704))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1153:1153:1153) (1164:1164:1164))
        (PORT clrn (1366:1366:1366) (1346:1346:1346))
        (PORT sload (1655:1655:1655) (1697:1697:1697))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT asdata (488:488:488) (515:515:515))
        (PORT clrn (1383:1383:1383) (1364:1364:1364))
        (PORT ena (1130:1130:1130) (1113:1113:1113))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[20\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1248:1248:1248))
        (PORT datac (640:640:640) (667:667:667))
        (PORT datad (855:855:855) (889:889:889))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (604:604:604) (630:630:630))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (1130:1130:1130) (1192:1192:1192))
        (PORT datac (1183:1183:1183) (1166:1166:1166))
        (PORT datad (594:594:594) (586:586:586))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1352:1352:1352))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (630:630:630) (675:675:675))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT asdata (894:894:894) (934:934:934))
        (PORT clrn (1373:1373:1373) (1352:1352:1352))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1415:1415:1415) (1416:1416:1416))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[20\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (222:222:222))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (1523:1523:1523) (1505:1505:1505))
        (PORT datad (200:200:200) (258:258:258))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (630:630:630) (675:675:675))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1373:1373:1373) (1352:1352:1352))
        (PORT ena (2127:2127:2127) (2076:2076:2076))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1377:1377:1377) (1352:1352:1352))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (3008:3008:3008) (2978:2978:2978))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT sclr (649:649:649) (705:705:705))
        (PORT sload (944:944:944) (1036:1036:1036))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (592:592:592))
        (PORT datab (399:399:399) (433:433:433))
        (PORT datac (1198:1198:1198) (1242:1242:1242))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~45)
    (DELAY
      (ABSOLUTE
        (PORT datac (620:620:620) (675:675:675))
        (PORT datad (834:834:834) (886:886:886))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1924:1924:1924) (1947:1947:1947))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[28\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (1079:1079:1079))
        (PORT datab (1176:1176:1176) (1184:1184:1184))
        (PORT datac (321:321:321) (330:330:330))
        (PORT datad (1186:1186:1186) (1264:1264:1264))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT asdata (908:908:908) (912:912:912))
        (PORT clrn (1379:1379:1379) (1360:1360:1360))
        (PORT ena (1440:1440:1440) (1447:1447:1447))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~48)
    (DELAY
      (ABSOLUTE
        (PORT datac (840:840:840) (898:898:898))
        (PORT datad (624:624:624) (679:679:679))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~49)
    (DELAY
      (ABSOLUTE
        (PORT datac (841:841:841) (898:898:898))
        (PORT datad (623:623:623) (680:680:680))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (615:615:615) (660:660:660))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (883:883:883) (868:868:868))
        (PORT d[1] (838:838:838) (836:836:836))
        (PORT d[2] (930:930:930) (933:933:933))
        (PORT d[3] (1402:1402:1402) (1378:1378:1378))
        (PORT d[4] (887:887:887) (887:887:887))
        (PORT d[5] (656:656:656) (680:680:680))
        (PORT d[6] (1119:1119:1119) (1100:1100:1100))
        (PORT d[7] (888:888:888) (884:884:884))
        (PORT d[8] (869:869:869) (850:850:850))
        (PORT d[9] (1064:1064:1064) (1054:1054:1054))
        (PORT d[10] (919:919:919) (911:911:911))
        (PORT d[11] (876:876:876) (874:874:874))
        (PORT d[12] (921:921:921) (904:904:904))
        (PORT d[13] (656:656:656) (666:666:666))
        (PORT d[14] (1095:1095:1095) (1077:1077:1077))
        (PORT d[15] (896:896:896) (899:899:899))
        (PORT d[16] (1357:1357:1357) (1350:1350:1350))
        (PORT d[17] (1097:1097:1097) (1084:1084:1084))
        (PORT d[18] (636:636:636) (651:651:651))
        (PORT d[19] (1089:1089:1089) (1082:1082:1082))
        (PORT d[20] (913:913:913) (924:924:924))
        (PORT d[21] (931:931:931) (933:933:933))
        (PORT d[22] (828:828:828) (834:834:834))
        (PORT d[23] (1128:1128:1128) (1119:1119:1119))
        (PORT d[24] (872:872:872) (868:868:868))
        (PORT d[25] (878:878:878) (877:877:877))
        (PORT d[26] (1046:1046:1046) (1020:1020:1020))
        (PORT d[27] (636:636:636) (649:649:649))
        (PORT d[28] (871:871:871) (873:873:873))
        (PORT d[29] (661:661:661) (676:676:676))
        (PORT d[30] (1100:1100:1100) (1075:1075:1075))
        (PORT d[31] (1258:1258:1258) (1243:1243:1243))
        (PORT clk (1646:1646:1646) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1369:1369:1369) (1403:1403:1403))
        (PORT d[1] (1397:1397:1397) (1385:1385:1385))
        (PORT d[2] (1562:1562:1562) (1565:1565:1565))
        (PORT d[3] (1363:1363:1363) (1383:1383:1383))
        (PORT d[4] (1142:1142:1142) (1176:1176:1176))
        (PORT clk (1643:1643:1643) (1670:1670:1670))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1422:1422:1422) (1392:1392:1392))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (616:616:616) (660:660:660))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1099:1099:1099) (1040:1040:1040))
        (PORT clk (1643:1643:1643) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1672:1672:1672))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1399:1399:1399) (1380:1380:1380))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (645:645:645) (671:671:671))
        (PORT datac (1201:1201:1201) (1243:1243:1243))
        (PORT datad (335:335:335) (374:374:374))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1924:1924:1924) (1947:1947:1947))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (841:841:841) (860:860:860))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1354:1354:1354))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (807:807:807) (854:854:854))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1171:1171:1171) (1188:1188:1188))
        (PORT d[1] (1201:1201:1201) (1241:1241:1241))
        (PORT d[2] (1110:1110:1110) (1136:1136:1136))
        (PORT d[3] (1140:1140:1140) (1161:1161:1161))
        (PORT d[4] (1210:1210:1210) (1248:1248:1248))
        (PORT clk (1645:1645:1645) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1672:1672:1672))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1608:1608:1608) (1558:1558:1558))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT asdata (878:878:878) (905:905:905))
        (PORT ena (1684:1684:1684) (1661:1661:1661))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[16\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (406:406:406))
        (PORT datac (1201:1201:1201) (1237:1237:1237))
        (PORT datad (610:610:610) (649:649:649))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1924:1924:1924) (1947:1947:1947))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (610:610:610) (639:639:639))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[25\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1291:1291:1291))
        (PORT datab (1829:1829:1829) (1900:1900:1900))
        (PORT datad (1197:1197:1197) (1155:1155:1155))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (609:609:609) (654:654:654))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1148:1148:1148) (1169:1169:1169))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sclr (1392:1392:1392) (1431:1431:1431))
        (PORT sload (1346:1346:1346) (1397:1397:1397))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1415:1415:1415) (1416:1416:1416))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1140:1140:1140))
        (PORT datac (843:843:843) (904:904:904))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[25\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (590:590:590))
        (PORT datab (1209:1209:1209) (1302:1302:1302))
        (PORT datac (1148:1148:1148) (1156:1156:1156))
        (PORT datad (962:962:962) (1029:1029:1029))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT asdata (3900:3900:3900) (4089:4089:4089))
        (PORT ena (1684:1684:1684) (1661:1661:1661))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[19\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (396:396:396) (432:432:432))
        (PORT datac (1199:1199:1199) (1240:1240:1240))
        (PORT datad (599:599:599) (638:638:638))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1924:1924:1924) (1947:1947:1947))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (873:873:873) (933:933:933))
        (PORT datac (837:837:837) (873:873:873))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1380:1380:1380))
        (PORT asdata (1367:1367:1367) (1386:1386:1386))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[23\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1288:1288:1288))
        (PORT datab (1829:1829:1829) (1897:1897:1897))
        (PORT datad (980:980:980) (934:934:934))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1354:1354:1354))
        (PORT asdata (3475:3475:3475) (3488:3488:3488))
        (PORT ena (1670:1670:1670) (1636:1636:1636))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (2224:2224:2224) (2225:2225:2225))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sclr (1392:1392:1392) (1431:1431:1431))
        (PORT sload (1346:1346:1346) (1397:1397:1397))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3046:3046:3046) (3089:3089:3089))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (1100:1100:1100) (1139:1139:1139))
        (PORT datad (862:862:862) (927:927:927))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1684:1684:1684) (1661:1661:1661))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[22\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (631:631:631))
        (PORT datab (1216:1216:1216) (1307:1307:1307))
        (PORT datac (1136:1136:1136) (1142:1142:1142))
        (PORT datad (971:971:971) (1029:1029:1029))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[20\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (410:410:410))
        (PORT datab (396:396:396) (429:429:429))
        (PORT datac (932:932:932) (973:973:973))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2014:2014:2014) (2054:2054:2054))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[21\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (588:588:588))
        (PORT datab (1210:1210:1210) (1299:1299:1299))
        (PORT datac (1150:1150:1150) (1158:1158:1158))
        (PORT datad (963:963:963) (1028:1028:1028))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (844:844:844) (861:861:861))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[20\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (590:590:590))
        (PORT datab (1218:1218:1218) (1307:1307:1307))
        (PORT datac (1146:1146:1146) (1153:1153:1153))
        (PORT datad (969:969:969) (1032:1032:1032))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3173:3173:3173) (3211:3211:3211))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1361:1361:1361))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1354:1354:1354))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1670:1670:1670) (1636:1636:1636))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[20\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (716:716:716))
        (PORT datab (1407:1407:1407) (1468:1468:1468))
        (PORT datad (1185:1185:1185) (1225:1225:1225))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[10\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1046:1046:1046))
        (PORT datab (605:605:605) (595:595:595))
        (PORT datac (198:198:198) (266:266:266))
        (PORT datad (1107:1107:1107) (1105:1105:1105))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT asdata (3483:3483:3483) (3518:3518:3518))
        (PORT ena (1684:1684:1684) (1661:1661:1661))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[10\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (604:604:604))
        (PORT datab (889:889:889) (915:915:915))
        (PORT datac (1371:1371:1371) (1423:1423:1423))
        (PORT datad (204:204:204) (266:266:266))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[22\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (431:431:431))
        (PORT datac (921:921:921) (964:964:964))
        (PORT datad (358:358:358) (392:392:392))
        (IOPATH dataa combout (318:318:318) (323:323:323))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2014:2014:2014) (2054:2054:2054))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[10\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (224:224:224))
        (PORT datab (183:183:183) (217:217:217))
        (PORT datac (624:624:624) (661:661:661))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (621:621:621) (646:646:646))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1375:1375:1375) (1354:1354:1354))
        (PORT ena (2151:2151:2151) (2106:2106:2106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[26\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1313:1313:1313) (1357:1357:1357))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (PORT sclr (1019:1019:1019) (1048:1048:1048))
        (PORT sload (1127:1127:1127) (1189:1189:1189))
=======
        (PORT clk (1337:1337:1337) (1354:1354:1354))
        (PORT asdata (1112:1112:1112) (1144:1144:1144))
        (PORT ena (1670:1670:1670) (1636:1636:1636))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[26\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT datab (1090:1090:1090) (1100:1100:1100))
        (PORT datad (846:846:846) (893:893:893))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT asdata (924:924:924) (975:975:975))
        (PORT ena (1684:1684:1684) (1661:1661:1661))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[19\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (569:569:569))
        (PORT datab (1474:1474:1474) (1567:1567:1567))
        (PORT datad (1280:1280:1280) (1356:1356:1356))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1320:1320:1320) (1346:1346:1346))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT sclr (649:649:649) (705:705:705))
        (PORT sload (944:944:944) (1036:1036:1036))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (891:891:891) (961:961:961))
        (PORT datad (621:621:621) (681:681:681))
        (IOPATH datab combout (319:319:319) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[26\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (433:433:433))
        (PORT datac (930:930:930) (971:971:971))
        (PORT datad (339:339:339) (373:373:373))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2014:2014:2014) (2054:2054:2054))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[18\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (975:975:975))
        (PORT datab (865:865:865) (838:838:838))
        (PORT datac (1229:1229:1229) (1183:1183:1183))
        (PORT datad (1106:1106:1106) (1138:1138:1138))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (379:379:379) (415:415:415))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1361:1361:1361))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[18\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1405:1405:1405))
        (PORT datab (1473:1473:1473) (1564:1564:1564))
        (PORT datad (536:536:536) (519:519:519))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (842:842:842) (877:877:877))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1369:1369:1369))
        (PORT asdata (1404:1404:1404) (1446:1446:1446))
        (PORT clrn (1372:1372:1372) (1352:1352:1352))
        (PORT ena (2433:2433:2433) (2404:2404:2404))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1354:1354:1354))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1670:1670:1670) (1636:1636:1636))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD d (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|readdata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1705:1705:1705) (1733:1733:1733))
        (PORT datad (202:202:202) (260:260:260))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1346:1346:1346) (1377:1377:1377))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1372:1372:1372) (1352:1352:1352))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[8\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (304:304:304))
        (PORT datab (1145:1145:1145) (1155:1155:1155))
        (PORT datac (1407:1407:1407) (1450:1450:1450))
        (PORT datad (342:342:342) (335:335:335))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1684:1684:1684) (1661:1661:1661))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|pause_irq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (968:968:968))
        (PORT datab (999:999:999) (1014:1014:1014))
        (PORT datad (650:650:650) (684:684:684))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[27\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (386:386:386) (423:423:423))
        (PORT datac (931:931:931) (966:966:966))
        (PORT datad (342:342:342) (373:373:373))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|pause_irq)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1372:1372:1372) (1352:1352:1352))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2014:2014:2014) (2054:2054:2054))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (665:665:665))
        (PORT datab (633:633:633) (667:667:667))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (842:842:842) (855:855:855))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT asdata (856:856:856) (875:875:875))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1354:1354:1354))
        (PORT asdata (2583:2583:2583) (2683:2683:2683))
        (PORT ena (1670:1670:1670) (1636:1636:1636))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2288:2288:2288) (2400:2400:2400))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (662:662:662) (690:690:690))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1473:1473:1473) (1474:1474:1474))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (219:219:219))
        (PORT datab (634:634:634) (668:668:668))
        (PORT datac (156:156:156) (186:186:186))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[28\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (667:667:667))
        (PORT datac (594:594:594) (634:634:634))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (710:710:710))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (666:666:666) (699:699:699))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1934:1934:1934) (1975:1975:1975))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT asdata (911:911:911) (929:929:929))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1354:1354:1354))
        (PORT asdata (1470:1470:1470) (1489:1489:1489))
        (PORT ena (1670:1670:1670) (1636:1636:1636))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (635:635:635) (675:675:675))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (873:873:873) (900:900:900))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (408:408:408) (387:387:387))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1473:1473:1473) (1474:1474:1474))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[29\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (668:668:668))
        (PORT datab (608:608:608) (640:640:640))
        (PORT datad (198:198:198) (255:255:255))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (364:364:364))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (292:292:292) (295:295:295))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1934:1934:1934) (1975:1975:1975))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|fifo_AF)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1372:1372:1372) (1352:1352:1352))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT asdata (1329:1329:1329) (1316:1316:1316))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (646:646:646) (673:673:673))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|ien_AF)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1372:1372:1372) (1352:1352:1352))
        (PORT ena (1687:1687:1687) (1665:1665:1665))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1138:1138:1138) (1138:1138:1138))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (295:295:295))
        (PORT datab (222:222:222) (291:291:291))
        (PORT datac (217:217:217) (285:285:285))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (615:615:615) (648:648:648))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1372:1372:1372) (1352:1352:1352))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1322:1322:1322) (1298:1298:1298))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1370:1370:1370))
        (PORT datac (1967:1967:1967) (2006:2006:2006))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[30\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (602:602:602) (654:654:654))
        (PORT datac (586:586:586) (622:622:622))
        (PORT datad (244:244:244) (310:310:310))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1919:1919:1919) (1949:1949:1949))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[30\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (296:296:296))
        (PORT datab (1464:1464:1464) (1538:1538:1538))
        (PORT datad (217:217:217) (274:274:274))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (887:887:887) (927:927:927))
        (PORT datac (222:222:222) (292:292:292))
        (IOPATH datab combout (308:308:308) (300:300:300))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (292:292:292))
        (PORT datac (892:892:892) (920:920:920))
        (IOPATH datab combout (319:319:319) (324:324:324))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[31\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (913:913:913))
        (PORT datab (1898:1898:1898) (1955:1955:1955))
        (PORT datad (600:600:600) (638:638:638))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (953:953:953))
        (PORT datab (836:836:836) (840:840:840))
        (PORT datac (196:196:196) (263:263:263))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[35\])
    (DELAY
      (ABSOLUTE
        (PORT datab (892:892:892) (924:924:924))
        (PORT datac (1407:1407:1407) (1446:1446:1446))
        (PORT datad (617:617:617) (648:648:648))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|byteenable\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_byteenable\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1689:1689:1689) (1771:1771:1771))
        (PORT datad (883:883:883) (909:909:909))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (606:606:606) (646:646:646))
        (PORT datac (896:896:896) (927:927:927))
        (PORT datad (201:201:201) (259:259:259))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1128:1128:1128) (1122:1122:1122))
        (PORT d[1] (609:609:609) (603:603:603))
        (PORT d[2] (640:640:640) (626:626:626))
        (PORT d[3] (368:368:368) (375:375:375))
        (PORT d[4] (648:648:648) (637:637:637))
        (PORT d[5] (365:365:365) (372:372:372))
        (PORT d[6] (866:866:866) (866:866:866))
        (PORT d[7] (904:904:904) (901:901:901))
        (PORT d[9] (924:924:924) (920:920:920))
        (PORT d[10] (635:635:635) (629:629:629))
        (PORT d[11] (1377:1377:1377) (1356:1356:1356))
        (PORT d[12] (618:618:618) (610:610:610))
        (PORT d[13] (906:906:906) (903:903:903))
        (PORT d[14] (1296:1296:1296) (1278:1278:1278))
        (PORT d[15] (611:611:611) (605:605:605))
        (PORT d[16] (1176:1176:1176) (1156:1156:1156))
        (PORT clk (1631:1631:1631) (1660:1660:1660))
        (PORT ena (1612:1612:1612) (1627:1627:1627))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (298:298:298))
        (PORT datab (864:864:864) (895:895:895))
        (PORT datac (1197:1197:1197) (1214:1214:1214))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (632:632:632) (632:632:632))
        (PORT d[1] (1091:1091:1091) (1074:1074:1074))
        (PORT d[2] (611:611:611) (606:606:606))
        (PORT d[3] (893:893:893) (894:894:894))
        (PORT d[4] (863:863:863) (879:879:879))
        (PORT d[5] (864:864:864) (844:844:844))
        (PORT d[6] (900:900:900) (880:880:880))
        (PORT d[7] (844:844:844) (845:845:845))
        (PORT clk (1628:1628:1628) (1658:1658:1658))
        (PORT ena (1610:1610:1610) (1624:1624:1624))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1358:1358:1358))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1086:1086:1086) (995:995:995))
        (PORT clk (1628:1628:1628) (1658:1658:1658))
        (PORT ena (1610:1610:1610) (1624:1624:1624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (293:293:293))
        (PORT datac (1198:1198:1198) (1216:1216:1216))
        (PORT datad (200:200:200) (257:257:257))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1358:1358:1358))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (849:849:849) (827:827:827))
        (PORT d[1] (610:610:610) (594:594:594))
        (PORT clk (1631:1631:1631) (1660:1660:1660))
        (PORT ena (1612:1612:1612) (1627:1627:1627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1631:1631:1631) (1660:1660:1660))
        (PORT d[0] (1612:1612:1612) (1627:1627:1627))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT asdata (663:663:663) (701:701:701))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (848:848:848) (887:887:887))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1661:1661:1661))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1354:1354:1354))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1670:1670:1670) (1636:1636:1636))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1661:1661:1661))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT asdata (1442:1442:1442) (1472:1472:1472))
        (PORT ena (1684:1684:1684) (1661:1661:1661))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1661:1661:1661))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[25\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (408:408:408))
        (PORT datab (364:364:364) (408:408:408))
        (PORT datac (928:928:928) (966:966:966))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1661:1661:1661))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2014:2014:2014) (2054:2054:2054))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (871:871:871))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (293:293:293))
        (PORT datac (1194:1194:1194) (1210:1210:1210))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (872:872:872))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1358:1358:1358))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (376:376:376) (409:409:409))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1114:1114:1114) (1150:1150:1150))
        (PORT datac (854:854:854) (864:864:864))
        (PORT datad (958:958:958) (920:920:920))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1465:1465:1465) (1499:1499:1499))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1354:1354:1354))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1670:1670:1670) (1636:1636:1636))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
        (PORT asdata (504:504:504) (566:566:566))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT asdata (1739:1739:1739) (1765:1765:1765))
        (PORT ena (1684:1684:1684) (1661:1661:1661))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[8\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (825:825:825))
        (PORT datab (812:812:812) (857:857:857))
        (PORT datac (818:818:818) (809:809:809))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[24\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (608:608:608))
        (PORT datac (925:925:925) (964:964:964))
        (PORT datad (337:337:337) (372:372:372))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[8\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (588:588:588))
        (PORT datab (825:825:825) (825:825:825))
        (PORT datac (623:623:623) (656:656:656))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2014:2014:2014) (2054:2054:2054))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1375:1375:1375) (1354:1354:1354))
        (PORT ena (2151:2151:2151) (2106:2106:2106))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (299:299:299))
        (PORT datac (1200:1200:1200) (1217:1217:1217))
        (PORT datad (199:199:199) (255:255:255))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1801:1801:1801) (1812:1812:1812))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT sclr (649:649:649) (705:705:705))
        (PORT sload (944:944:944) (1036:1036:1036))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1358:1358:1358))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (888:888:888) (958:958:958))
        (PORT datad (626:626:626) (677:677:677))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[17\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1406:1406:1406))
        (PORT datab (1472:1472:1472) (1565:1565:1565))
        (PORT datad (864:864:864) (854:854:854))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (342:342:342) (378:378:378))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1383:1383:1383) (1396:1396:1396))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT sclr (649:649:649) (705:705:705))
        (PORT sload (944:944:944) (1036:1036:1036))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (707:707:707))
        (PORT datad (860:860:860) (925:925:925))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[16\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (1078:1078:1078))
        (PORT datab (1215:1215:1215) (1306:1306:1306))
        (PORT datac (1137:1137:1137) (1144:1144:1144))
        (PORT datad (525:525:525) (504:504:504))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1638:1638:1638) (1662:1662:1662))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1361:1361:1361))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1354:1354:1354))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1670:1670:1670) (1636:1636:1636))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[16\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1114:1114:1114))
        (PORT datab (1837:1837:1837) (1911:1911:1911))
        (PORT datad (1573:1573:1573) (1628:1628:1628))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1604:1604:1604) (1635:1635:1635))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (729:729:729) (767:767:767))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (PORT sclr (1424:1424:1424) (1468:1468:1468))
        (PORT sload (1396:1396:1396) (1466:1466:1466))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1684:1684:1684) (1661:1661:1661))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~59)
    (DELAY
      (ABSOLUTE
        (PORT datac (813:813:813) (860:860:860))
        (PORT datad (1062:1062:1062) (1088:1088:1088))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (870:870:870) (930:930:930))
        (PORT datac (595:595:595) (659:659:659))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[14\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2468:2468:2468) (2480:2480:2480))
        (PORT datab (1024:1024:1024) (1081:1081:1081))
        (PORT datac (560:560:560) (542:542:542))
        (PORT datad (1020:1020:1020) (1091:1091:1091))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[23\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (433:433:433))
        (PORT datac (931:931:931) (966:966:966))
        (PORT datad (356:356:356) (392:392:392))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2014:2014:2014) (2054:2054:2054))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (298:298:298))
        (PORT datac (1196:1196:1196) (1218:1218:1218))
        (PORT datad (200:200:200) (258:258:258))
        (IOPATH dataa combout (307:307:307) (306:306:306))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~61)
    (DELAY
      (ABSOLUTE
        (PORT datac (812:812:812) (858:858:858))
        (PORT datad (631:631:631) (688:688:688))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1358:1358:1358))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[12\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1138:1138:1138))
        (PORT datab (1020:1020:1020) (1080:1080:1080))
        (PORT datac (1177:1177:1177) (1214:1214:1214))
        (PORT datad (779:779:779) (735:735:735))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (296:296:296))
        (PORT datac (1194:1194:1194) (1210:1210:1210))
        (PORT datad (200:200:200) (258:258:258))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1358:1358:1358))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1400:1400:1400))
        (PORT datac (1568:1568:1568) (1578:1578:1578))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[11\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (903:903:903))
        (PORT datab (655:655:655) (699:699:699))
        (PORT datad (1052:1052:1052) (1042:1042:1042))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (855:855:855) (887:887:887))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1037:1037:1037) (999:999:999))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT sload (1847:1847:1847) (1869:1869:1869))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[10\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1086:1086:1086))
        (PORT datab (661:661:661) (708:708:708))
        (PORT datad (1210:1210:1210) (1259:1259:1259))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (585:585:585) (611:611:611))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1763:1763:1763) (1720:1720:1720))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT sload (1847:1847:1847) (1869:1869:1869))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1354:1354:1354))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1670:1670:1670) (1636:1636:1636))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[9\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (750:750:750))
        (PORT datab (1018:1018:1018) (1077:1077:1077))
        (PORT datac (1232:1232:1232) (1250:1250:1250))
        (PORT datad (1027:1027:1027) (1102:1102:1102))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1684:1684:1684) (1661:1661:1661))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (1052:1052:1052) (1075:1075:1075))
        (PORT datad (865:865:865) (926:926:926))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[8\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1364:1364:1364))
        (PORT datab (655:655:655) (702:702:702))
        (PORT datad (353:353:353) (349:349:349))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[21\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (434:434:434))
        (PORT datac (922:922:922) (964:964:964))
        (PORT datad (359:359:359) (395:395:395))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2014:2014:2014) (2054:2054:2054))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (682:682:682) (723:723:723))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (301:301:301))
        (PORT datac (1201:1201:1201) (1218:1218:1218))
        (PORT datad (197:197:197) (254:254:254))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (855:855:855) (840:840:840))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT sload (1847:1847:1847) (1869:1869:1869))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1358:1358:1358))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (1594:1594:1594) (1603:1603:1603))
        (PORT datac (526:526:526) (561:561:561))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (294:294:294))
        (PORT datac (1200:1200:1200) (1217:1217:1217))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1141:1141:1141))
        (PORT datab (1016:1016:1016) (1070:1070:1070))
        (PORT datac (1712:1712:1712) (1728:1728:1728))
        (PORT datad (1294:1294:1294) (1261:1261:1261))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1358:1358:1358))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (293:293:293))
        (PORT datac (1134:1134:1134) (1146:1146:1146))
        (PORT datad (613:613:613) (653:653:653))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (1360:1360:1360) (1371:1371:1371))
        (PORT datad (828:828:828) (877:877:877))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1380:1380:1380) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (686:686:686))
        (PORT datab (1442:1442:1442) (1449:1449:1449))
        (PORT datad (591:591:591) (582:582:582))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (365:365:365) (398:398:398))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (854:854:854) (837:837:837))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT sload (1866:1866:1866) (1879:1879:1879))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[5\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (632:632:632))
        (PORT datab (1196:1196:1196) (1207:1207:1207))
        (PORT datac (845:845:845) (889:889:889))
        (PORT datad (1281:1281:1281) (1357:1357:1357))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1354:1354:1354))
        (PORT asdata (1183:1183:1183) (1234:1234:1234))
        (PORT ena (1670:1670:1670) (1636:1636:1636))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT asdata (1407:1407:1407) (1465:1465:1465))
        (PORT ena (1684:1684:1684) (1661:1661:1661))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (867:867:867))
        (PORT datac (1098:1098:1098) (1153:1153:1153))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[18\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (841:841:841))
        (PORT datac (1199:1199:1199) (1236:1236:1236))
        (PORT datad (743:743:743) (767:767:767))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1595:1595:1595) (1605:1605:1605))
        (PORT datac (1212:1212:1212) (1266:1266:1266))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1924:1924:1924) (1947:1947:1947))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[4\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (612:612:612))
        (PORT datab (1023:1023:1023) (1080:1080:1080))
        (PORT datad (639:639:639) (676:676:676))
        (IOPATH dataa combout (273:273:273) (269:269:269))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (296:296:296))
        (PORT datab (222:222:222) (291:291:291))
        (PORT datac (1134:1134:1134) (1146:1146:1146))
        (IOPATH dataa combout (307:307:307) (306:306:306))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (856:856:856) (843:843:843))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT sload (1847:1847:1847) (1869:1869:1869))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1380:1380:1380) (1361:1361:1361))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1146:1146:1146))
        (PORT datab (666:666:666) (710:710:710))
        (PORT datad (592:592:592) (585:585:585))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (378:378:378) (410:410:410))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (832:832:832) (816:816:816))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT sload (1847:1847:1847) (1869:1869:1869))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1206:1206:1206))
        (PORT datab (208:208:208) (251:251:251))
        (PORT datac (863:863:863) (897:897:897))
        (PORT datad (736:736:736) (757:757:757))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1354:1354:1354))
        (PORT asdata (1251:1251:1251) (1324:1324:1324))
        (PORT ena (1670:1670:1670) (1636:1636:1636))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (872:872:872))
        (PORT datac (1098:1098:1098) (1153:1153:1153))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (846:846:846) (886:886:886))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (866:866:866))
        (PORT datad (586:586:586) (641:641:641))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1128:1128:1128) (1185:1185:1185))
        (IOPATH datab cout (385:385:385) (280:280:280))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1377:1377:1377) (1352:1352:1352))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (331:331:331))
        (PORT datab (1333:1333:1333) (1331:1331:1331))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[17\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (625:625:625) (664:664:664))
        (PORT datac (1199:1199:1199) (1236:1236:1236))
        (PORT datad (361:361:361) (393:393:393))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (1233:1233:1233))
        (PORT datab (564:564:564) (551:551:551))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1924:1924:1924) (1947:1947:1947))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (1028:1028:1028))
        (PORT datab (321:321:321) (330:330:330))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (570:570:570))
        (PORT datab (832:832:832) (842:842:842))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (301:301:301))
        (PORT datac (1128:1128:1128) (1138:1138:1138))
        (PORT datad (201:201:201) (259:259:259))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (630:630:630))
        (PORT datab (846:846:846) (880:880:880))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1293:1293:1293))
        (PORT datab (183:183:183) (217:217:217))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1380:1380:1380) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (1028:1028:1028) (1038:1038:1038))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (291:291:291))
        (PORT datac (1129:1129:1129) (1138:1138:1138))
        (PORT datad (198:198:198) (255:255:255))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (665:665:665))
        (PORT datab (598:598:598) (600:600:600))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1380:1380:1380) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (707:707:707))
        (PORT datab (782:782:782) (773:773:773))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (874:874:874))
        (PORT datab (355:355:355) (356:356:356))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (295:295:295))
        (PORT datac (1133:1133:1133) (1144:1144:1144))
        (PORT datad (200:200:200) (258:258:258))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1380:1380:1380) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (337:337:337))
        (PORT datab (1096:1096:1096) (1130:1130:1130))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (177:177:177) (198:198:198))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (558:558:558))
        (PORT datab (848:848:848) (875:875:875))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1334:1334:1334))
        (PORT datab (607:607:607) (616:616:616))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1364:1364:1364))
        (PORT ena (1130:1130:1130) (1113:1113:1113))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (343:343:343))
        (PORT datab (677:677:677) (723:723:723))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (611:611:611) (639:639:639))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1534:1534:1534) (1553:1553:1553))
        (PORT datab (500:500:500) (495:495:495))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1027:1027:1027))
        (PORT datab (788:788:788) (822:822:822))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT asdata (895:895:895) (925:925:925))
        (PORT ena (1377:1377:1377) (1352:1352:1352))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (955:955:955))
        (PORT datab (538:538:538) (536:536:536))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT asdata (894:894:894) (927:927:927))
        (PORT ena (1415:1415:1415) (1416:1416:1416))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (986:986:986))
        (PORT datab (352:352:352) (354:354:354))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[14\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (396:396:396) (431:431:431))
        (PORT datac (1198:1198:1198) (1242:1242:1242))
        (PORT datad (357:357:357) (394:394:394))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (944:944:944))
        (PORT datab (353:353:353) (356:356:356))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (957:957:957))
        (PORT datab (519:519:519) (505:505:505))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1924:1924:1924) (1947:1947:1947))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (292:292:292))
        (PORT datac (1133:1133:1133) (1140:1140:1140))
        (PORT datad (200:200:200) (256:256:256))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (975:975:975))
        (PORT datab (558:558:558) (543:543:543))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (337:337:337))
        (PORT datab (906:906:906) (939:939:939))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (355:355:355))
        (PORT datab (915:915:915) (983:983:983))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1380:1380:1380) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT asdata (484:484:484) (510:510:510))
        (PORT clrn (1383:1383:1383) (1364:1364:1364))
        (PORT ena (1130:1130:1130) (1113:1113:1113))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1178:1178:1178))
        (PORT datab (355:355:355) (357:357:357))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (612:612:612) (643:643:643))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (949:949:949))
        (PORT datab (315:315:315) (334:334:334))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (339:339:339))
        (PORT datab (1096:1096:1096) (1127:1127:1127))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (528:528:528))
        (PORT datab (880:880:880) (935:935:935))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (951:951:951))
        (PORT datab (308:308:308) (323:323:323))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT asdata (934:934:934) (971:971:971))
        (PORT ena (1377:1377:1377) (1352:1352:1352))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT asdata (934:934:934) (969:969:969))
        (PORT ena (1415:1415:1415) (1416:1416:1416))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[13\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (396:396:396) (430:430:430))
        (PORT datac (1199:1199:1199) (1240:1240:1240))
        (PORT datad (340:340:340) (373:373:373))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (359:359:359))
        (PORT datab (1185:1185:1185) (1207:1207:1207))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (222:222:222))
        (PORT datab (900:900:900) (950:950:950))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1924:1924:1924) (1947:1947:1947))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (300:300:300))
        (PORT datac (1129:1129:1129) (1143:1143:1143))
        (PORT datad (200:200:200) (258:258:258))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (941:941:941))
        (PORT datab (183:183:183) (217:217:217))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1380:1380:1380) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (220:220:220))
        (PORT datab (182:182:182) (215:215:215))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (293:293:293))
        (PORT datac (1129:1129:1129) (1139:1139:1139))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[31\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (688:688:688))
        (PORT datab (1023:1023:1023) (1065:1065:1065))
        (PORT datac (867:867:867) (919:919:919))
        (PORT datad (1090:1090:1090) (1123:1123:1123))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[31\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (331:331:331))
        (PORT datab (1156:1156:1156) (1211:1211:1211))
        (PORT datad (309:309:309) (316:316:316))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1380:1380:1380) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (178:178:178) (200:200:200))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot_right\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (907:907:907))
        (PORT datab (258:258:258) (337:337:337))
        (PORT datac (224:224:224) (297:297:297))
        (PORT datad (234:234:234) (298:298:298))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot_right\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (774:774:774))
        (PORT datab (525:525:525) (526:526:526))
        (PORT datac (1493:1493:1493) (1509:1509:1509))
        (PORT datad (1515:1515:1515) (1540:1540:1540))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1364:1364:1364))
        (PORT ena (1130:1130:1130) (1113:1113:1113))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (606:606:606) (630:630:630))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_shift_rot_right)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_logical\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1826:1826:1826) (1890:1890:1890))
        (PORT datab (969:969:969) (1010:1010:1010))
        (PORT datac (1345:1345:1345) (1378:1378:1378))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1821:1821:1821) (1890:1890:1890))
        (PORT datab (955:955:955) (1013:1013:1013))
        (PORT datac (1348:1348:1348) (1380:1380:1380))
        (PORT datad (888:888:888) (931:931:931))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT asdata (921:921:921) (959:959:959))
        (PORT ena (1415:1415:1415) (1416:1416:1416))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT asdata (918:918:918) (957:957:957))
        (PORT ena (1377:1377:1377) (1352:1352:1352))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_logical\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1076:1076:1076))
        (PORT datab (363:363:363) (365:365:365))
        (PORT datac (340:340:340) (354:354:354))
        (PORT datad (506:506:506) (496:496:496))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (635:635:635))
        (PORT datac (616:616:616) (645:645:645))
        (PORT datad (1137:1137:1137) (1174:1174:1174))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1667:1667:1667) (1704:1704:1704))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_logical\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (822:822:822) (821:821:821))
        (PORT datac (158:158:158) (189:189:189))
        (PORT datad (1059:1059:1059) (1092:1092:1092))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (934:934:934) (976:976:976))
        (PORT datac (594:594:594) (621:621:621))
        (PORT datad (200:200:200) (258:258:258))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_shift_logical)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1364:1364:1364))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_rot_right_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1132:1132:1132))
        (PORT datab (823:823:823) (819:819:819))
        (PORT datac (1058:1058:1058) (1075:1075:1075))
        (PORT datad (505:505:505) (495:495:495))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (293:293:293))
        (PORT datac (904:904:904) (948:948:948))
        (PORT datad (200:200:200) (257:257:257))
        (IOPATH datab combout (319:319:319) (324:324:324))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_rot_right)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1364:1364:1364))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_fill_bit\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (298:298:298))
        (PORT datab (921:921:921) (953:953:953))
        (PORT datac (775:775:775) (813:813:813))
        (PORT datad (197:197:197) (254:254:254))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (179:179:179) (202:202:202))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1364:1364:1364))
        (PORT ena (1130:1130:1130) (1113:1113:1113))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (328:328:328))
        (PORT datab (604:604:604) (637:637:637))
        (PORT datad (984:984:984) (1059:1059:1059))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (617:617:617) (656:656:656))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1404:1404:1404) (1416:1416:1416))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (PORT sload (1651:1651:1651) (1745:1745:1745))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (422:422:422))
        (PORT datab (249:249:249) (323:323:323))
        (PORT datad (990:990:990) (1064:1064:1064))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1208:1208:1208) (1270:1270:1270))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (PORT sload (1651:1651:1651) (1745:1745:1745))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT asdata (918:918:918) (943:943:943))
        (PORT ena (1378:1378:1378) (1366:1366:1366))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT asdata (918:918:918) (942:942:942))
        (PORT ena (1141:1141:1141) (1137:1137:1137))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (326:326:326))
        (PORT datab (1028:1028:1028) (1095:1095:1095))
        (PORT datad (226:226:226) (290:290:290))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (1165:1165:1165) (1210:1210:1210))
        (PORT datac (763:763:763) (778:778:778))
        (PORT datad (584:584:584) (604:604:604))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1117:1117:1117) (1157:1157:1157))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (PORT sload (1651:1651:1651) (1745:1745:1745))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1667:1667:1667) (1704:1704:1704))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (459:459:459))
        (PORT datab (246:246:246) (319:319:319))
        (PORT datad (988:988:988) (1056:1056:1056))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (293:293:293))
        (PORT datac (908:908:908) (950:950:950))
        (PORT datad (198:198:198) (255:255:255))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1109:1109:1109) (1135:1135:1135))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (PORT sload (1651:1651:1651) (1745:1745:1745))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1364:1364:1364))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[4\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (332:332:332))
        (PORT datab (241:241:241) (310:310:310))
        (PORT datad (992:992:992) (1060:1060:1060))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (576:576:576) (586:586:586))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1135:1135:1135) (1174:1174:1174))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (PORT sload (1651:1651:1651) (1745:1745:1745))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1360:1360:1360))
        (PORT ena (1440:1440:1440) (1447:1447:1447))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (455:455:455))
        (PORT datab (247:247:247) (321:321:321))
        (PORT datad (991:991:991) (1062:1062:1062))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (338:338:338) (378:378:378))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (2099:2099:2099) (2099:2099:2099))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (PORT sload (1651:1651:1651) (1745:1745:1745))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[6\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (435:435:435))
        (PORT datab (249:249:249) (324:324:324))
        (PORT datad (993:993:993) (1061:1061:1061))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT asdata (675:675:675) (718:718:718))
        (PORT ena (1377:1377:1377) (1352:1352:1352))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1097:1097:1097) (1125:1125:1125))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (PORT sload (1651:1651:1651) (1745:1745:1745))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT asdata (676:676:676) (719:719:719))
        (PORT ena (1415:1415:1415) (1416:1416:1416))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (331:331:331))
        (PORT datab (249:249:249) (324:324:324))
        (PORT datad (983:983:983) (1058:1058:1058))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (623:623:623) (646:646:646))
        (PORT datac (609:609:609) (630:630:630))
        (PORT datad (1143:1143:1143) (1174:1174:1174))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1382:1382:1382) (1401:1401:1401))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (PORT sload (1651:1651:1651) (1745:1745:1745))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1667:1667:1667) (1704:1704:1704))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[8\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (331:331:331))
        (PORT datab (249:249:249) (324:324:324))
        (PORT datad (990:990:990) (1066:1066:1066))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (297:297:297))
        (PORT datab (224:224:224) (294:294:294))
        (PORT datac (907:907:907) (944:944:944))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1339:1339:1339) (1359:1359:1359))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (PORT sload (1651:1651:1651) (1745:1745:1745))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1364:1364:1364))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[9\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (331:331:331))
        (PORT datab (248:248:248) (321:321:321))
        (PORT datad (986:986:986) (1055:1055:1055))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (592:592:592) (601:601:601))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1555:1555:1555) (1560:1560:1560))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (PORT sload (1651:1651:1651) (1745:1745:1745))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1360:1360:1360))
        (PORT ena (1440:1440:1440) (1447:1447:1447))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[10\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (330:330:330))
        (PORT datab (378:378:378) (431:431:431))
        (PORT datad (984:984:984) (1063:1063:1063))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (334:334:334) (375:375:375))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1149:1149:1149) (1188:1188:1188))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (PORT sload (1651:1651:1651) (1745:1745:1745))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[11\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (328:328:328))
        (PORT datab (248:248:248) (320:320:320))
        (PORT datad (984:984:984) (1058:1058:1058))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (601:601:601) (623:623:623))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1148:1148:1148) (1188:1188:1188))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (PORT sload (1651:1651:1651) (1745:1745:1745))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1415:1415:1415) (1416:1416:1416))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[12\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (317:317:317))
        (PORT datab (246:246:246) (320:320:320))
        (PORT datad (992:992:992) (1062:1062:1062))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (597:597:597) (618:618:618))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1134:1134:1134) (1156:1156:1156))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (PORT sload (1651:1651:1651) (1745:1745:1745))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1377:1377:1377) (1352:1352:1352))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[13\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (326:326:326))
        (PORT datab (248:248:248) (322:322:322))
        (PORT datad (991:991:991) (1063:1063:1063))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1341:1341:1341) (1357:1357:1357))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (PORT sload (1651:1651:1651) (1745:1745:1745))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[14\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (424:424:424))
        (PORT datab (248:248:248) (322:322:322))
        (PORT datad (985:985:985) (1055:1055:1055))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (599:599:599) (640:640:640))
        (PORT datac (578:578:578) (598:598:598))
        (PORT datad (1137:1137:1137) (1174:1174:1174))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1382:1382:1382) (1412:1412:1412))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (PORT sload (1651:1651:1651) (1745:1745:1745))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1667:1667:1667) (1704:1704:1704))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (915:915:915))
        (PORT datab (248:248:248) (322:322:322))
        (PORT datad (989:989:989) (1064:1064:1064))
        (IOPATH dataa combout (273:273:273) (269:269:269))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (300:300:300))
        (PORT datab (223:223:223) (293:293:293))
        (PORT datac (903:903:903) (948:948:948))
        (IOPATH dataa combout (307:307:307) (306:306:306))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1168:1168:1168) (1200:1200:1200))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (PORT sload (1651:1651:1651) (1745:1745:1745))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1364:1364:1364))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[16\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (942:942:942))
        (PORT datab (1103:1103:1103) (1160:1160:1160))
        (PORT datad (225:225:225) (285:285:285))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (300:300:300))
        (PORT datac (908:908:908) (950:950:950))
        (PORT datad (200:200:200) (258:258:258))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1694:1694:1694) (1714:1714:1714))
        (PORT clrn (1373:1373:1373) (1353:1353:1353))
        (PORT sload (2042:2042:2042) (2150:2150:2150))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1364:1364:1364))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[17\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1252:1252:1252))
        (PORT datab (248:248:248) (319:319:319))
        (PORT datad (218:218:218) (275:275:275))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (871:871:871) (873:873:873))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1440:1440:1440) (1467:1467:1467))
        (PORT clrn (1373:1373:1373) (1353:1353:1353))
        (PORT sload (2042:2042:2042) (2150:2150:2150))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1360:1360:1360))
        (PORT ena (1440:1440:1440) (1447:1447:1447))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[18\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (432:432:432))
        (PORT datab (1096:1096:1096) (1148:1148:1148))
        (PORT datad (223:223:223) (282:282:282))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT asdata (672:672:672) (712:712:712))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (935:935:935) (987:987:987))
        (PORT clrn (1373:1373:1373) (1353:1353:1353))
        (PORT sload (2042:2042:2042) (2150:2150:2150))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[19\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (422:422:422))
        (PORT datab (1098:1098:1098) (1153:1153:1153))
        (PORT datad (223:223:223) (285:285:285))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (601:601:601) (630:630:630))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1121:1121:1121) (1138:1138:1138))
        (PORT clrn (1373:1373:1373) (1353:1353:1353))
        (PORT sload (2042:2042:2042) (2150:2150:2150))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1378:1378:1378) (1366:1366:1366))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[20\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (435:435:435))
        (PORT datab (1100:1100:1100) (1157:1157:1157))
        (PORT datad (225:225:225) (285:285:285))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (603:603:603) (633:633:633))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (920:920:920) (967:967:967))
        (PORT clrn (1373:1373:1373) (1353:1353:1353))
        (PORT sload (2042:2042:2042) (2150:2150:2150))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1141:1141:1141) (1137:1137:1137))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[21\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (330:330:330))
        (PORT datab (1103:1103:1103) (1160:1160:1160))
        (PORT datad (353:353:353) (386:386:386))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1166:1166:1166) (1213:1213:1213))
        (PORT datac (360:360:360) (404:404:404))
        (PORT datad (596:596:596) (620:620:620))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1173:1173:1173) (1190:1190:1190))
        (PORT clrn (1373:1373:1373) (1353:1353:1353))
        (PORT sload (2042:2042:2042) (2150:2150:2150))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1667:1667:1667) (1704:1704:1704))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[22\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1190:1190:1190) (1256:1256:1256))
        (PORT datab (248:248:248) (322:322:322))
        (PORT datad (225:225:225) (286:286:286))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (301:301:301))
        (PORT datab (224:224:224) (294:294:294))
        (PORT datac (903:903:903) (942:942:942))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1102:1102:1102) (1136:1136:1136))
        (PORT clrn (1373:1373:1373) (1353:1353:1353))
        (PORT sload (2042:2042:2042) (2150:2150:2150))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1364:1364:1364))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[23\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (326:326:326))
        (PORT datab (1097:1097:1097) (1149:1149:1149))
        (PORT datad (355:355:355) (394:394:394))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (939:939:939) (990:990:990))
        (PORT clrn (1373:1373:1373) (1353:1353:1353))
        (PORT sload (2042:2042:2042) (2150:2150:2150))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[24\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (325:325:325))
        (PORT datab (248:248:248) (322:322:322))
        (PORT datad (1168:1168:1168) (1214:1214:1214))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (295:295:295))
        (PORT datac (903:903:903) (942:942:942))
        (PORT datad (198:198:198) (255:255:255))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1369:1369:1369) (1401:1401:1401))
        (PORT clrn (1373:1373:1373) (1353:1353:1353))
        (PORT sload (2042:2042:2042) (2150:2150:2150))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1364:1364:1364))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[25\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (318:318:318))
        (PORT datab (1099:1099:1099) (1153:1153:1153))
        (PORT datad (225:225:225) (285:285:285))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT asdata (1158:1158:1158) (1168:1168:1168))
        (PORT clrn (1379:1379:1379) (1360:1360:1360))
        (PORT ena (1440:1440:1440) (1447:1447:1447))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1146:1146:1146) (1175:1175:1175))
        (PORT clrn (1373:1373:1373) (1353:1353:1353))
        (PORT sload (2042:2042:2042) (2150:2150:2150))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[26\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (336:336:336))
        (PORT datab (1103:1103:1103) (1158:1158:1158))
        (PORT datad (226:226:226) (290:290:290))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (219:219:219) (277:277:277))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1355:1355:1355) (1384:1384:1384))
        (PORT clrn (1373:1373:1373) (1353:1353:1353))
        (PORT sload (2042:2042:2042) (2150:2150:2150))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[27\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1195:1195:1195) (1261:1261:1261))
        (PORT datab (251:251:251) (326:326:326))
        (PORT datad (224:224:224) (282:282:282))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (958:958:958) (1006:1006:1006))
        (PORT clrn (1373:1373:1373) (1353:1353:1353))
        (PORT sload (2042:2042:2042) (2150:2150:2150))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[28\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (332:332:332))
        (PORT datab (402:402:402) (445:445:445))
        (PORT datad (1161:1161:1161) (1211:1211:1211))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (602:602:602) (628:628:628))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1763:1763:1763) (1833:1833:1833))
        (PORT clrn (1373:1373:1373) (1353:1353:1353))
        (PORT sload (2042:2042:2042) (2150:2150:2150))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1141:1141:1141) (1137:1137:1137))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[29\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1262:1262:1262))
        (PORT datab (251:251:251) (326:326:326))
        (PORT datad (222:222:222) (284:284:284))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (601:601:601) (626:626:626))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (900:900:900) (946:946:946))
        (PORT clrn (1373:1373:1373) (1353:1353:1353))
        (PORT sload (2042:2042:2042) (2150:2150:2150))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1378:1378:1378) (1366:1366:1366))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[30\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (326:326:326))
        (PORT datab (1104:1104:1104) (1161:1161:1161))
        (PORT datad (217:217:217) (274:274:274))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (434:434:434))
        (PORT datac (336:336:336) (375:375:375))
        (PORT datad (242:242:242) (309:309:309))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1223:1223:1223) (1269:1269:1269))
        (PORT clrn (1373:1373:1373) (1353:1353:1353))
        (PORT sload (2042:2042:2042) (2150:2150:2150))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1919:1919:1919) (1949:1949:1949))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[31\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1194:1194:1194) (1261:1261:1261))
        (PORT datab (248:248:248) (319:319:319))
        (PORT datad (811:811:811) (818:818:818))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (956:956:956))
        (PORT datab (540:540:540) (567:567:567))
        (PORT datac (197:197:197) (264:264:264))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (960:960:960) (1013:1013:1013))
        (PORT clrn (1373:1373:1373) (1353:1353:1353))
        (PORT sload (2042:2042:2042) (2150:2150:2150))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (397:397:397))
        (PORT datab (346:346:346) (370:370:370))
        (PORT datac (576:576:576) (587:587:587))
        (PORT datad (531:531:531) (529:529:529))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1136:1136:1136))
        (PORT datac (1057:1057:1057) (1079:1079:1079))
        (PORT datad (505:505:505) (496:496:496))
        (IOPATH dataa combout (287:287:287) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (300:300:300))
        (PORT datac (895:895:895) (921:921:921))
        (PORT datad (199:199:199) (255:255:255))
        (IOPATH dataa combout (318:318:318) (323:323:323))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (393:393:393))
        (PORT datab (363:363:363) (368:368:368))
        (PORT datac (1055:1055:1055) (1078:1078:1078))
        (PORT datad (1059:1059:1059) (1099:1099:1099))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (620:620:620))
        (PORT datab (822:822:822) (822:822:822))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (870:870:870) (871:871:871))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_shift_rot)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1759:1759:1759) (1791:1791:1791))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (PORT sclr (660:660:660) (732:732:732))
        (PORT sload (1455:1455:1455) (1547:1547:1547))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1360:1360:1360))
        (PORT ena (1440:1440:1440) (1447:1447:1447))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[31\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1154:1154:1154))
        (PORT datab (365:365:365) (407:407:407))
        (PORT datac (1028:1028:1028) (1067:1067:1067))
        (PORT datad (1244:1244:1244) (1256:1256:1256))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT asdata (526:526:526) (589:589:589))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[30\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (386:386:386))
        (PORT datab (1218:1218:1218) (1305:1305:1305))
        (PORT datac (1131:1131:1131) (1137:1137:1137))
        (PORT datad (972:972:972) (1036:1036:1036))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (610:610:610) (634:634:634))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[30\])
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1378:1378:1378) (1366:1366:1366))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[30\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1166:1166:1166))
        (PORT datab (1022:1022:1022) (1065:1065:1065))
        (PORT datac (619:619:619) (674:674:674))
        (PORT datad (862:862:862) (900:900:900))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[30\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (355:355:355))
        (PORT datab (1155:1155:1155) (1207:1207:1207))
        (PORT datad (315:315:315) (325:325:325))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (607:607:607) (632:632:632))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[30\])
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[1\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
<<<<<<< HEAD
        (PORT asdata (1226:1226:1226) (1238:1238:1238))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (PORT sclr (660:660:660) (732:732:732))
        (PORT sload (1455:1455:1455) (1547:1547:1547))
=======
        (PORT ena (1141:1141:1141) (1137:1137:1137))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[30\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1202:1202:1202))
        (PORT datab (1117:1117:1117) (1130:1130:1130))
        (PORT datac (202:202:202) (271:271:271))
        (PORT datad (1055:1055:1055) (1090:1090:1090))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[29\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (1075:1075:1075))
        (PORT datab (1216:1216:1216) (1303:1303:1303))
        (PORT datac (1147:1147:1147) (1154:1154:1154))
        (PORT datad (342:342:342) (344:344:344))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (602:602:602) (622:622:622))
        (PORT datac (327:327:327) (376:376:376))
        (PORT datad (244:244:244) (309:309:309))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[29\])
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[1\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1919:1919:1919) (1949:1949:1949))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[29\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1162:1162:1162))
        (PORT datab (626:626:626) (686:686:686))
        (PORT datac (979:979:979) (1000:1000:1000))
        (PORT datad (875:875:875) (914:914:914))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (299:299:299))
        (PORT datab (225:225:225) (296:296:296))
        (PORT datac (892:892:892) (919:919:919))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[29\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (355:355:355))
        (PORT datab (1158:1158:1158) (1210:1210:1210))
        (PORT datad (298:298:298) (303:303:303))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (929:929:929) (947:947:947))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (PORT sclr (660:660:660) (732:732:732))
        (PORT sload (1455:1455:1455) (1547:1547:1547))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_wrapped_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT asdata (1196:1196:1196) (1251:1251:1251))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[29\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (282:282:282))
        (PORT datab (1043:1043:1043) (1071:1071:1071))
        (PORT datac (196:196:196) (264:264:264))
        (PORT datad (1167:1167:1167) (1223:1223:1223))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[23\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1320:1320:1320))
        (PORT datab (1003:1003:1003) (968:968:968))
        (PORT datad (1177:1177:1177) (1170:1170:1170))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1186:1186:1186) (1247:1247:1247))
        (PORT datad (213:213:213) (276:276:276))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (213:213:213) (274:274:274))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (PORT ena (1812:1812:1812) (1772:1772:1772))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1969:1969:1969) (2019:2019:2019))
        (PORT datad (200:200:200) (256:256:256))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[18\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1406:1406:1406) (1456:1456:1456))
        (PORT datab (857:857:857) (873:873:873))
        (PORT datac (536:536:536) (517:517:517))
        (PORT datad (605:605:605) (652:652:652))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT asdata (902:902:902) (931:931:931))
        (PORT ena (1141:1141:1141) (1137:1137:1137))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT asdata (905:905:905) (934:934:934))
        (PORT ena (1378:1378:1378) (1366:1366:1366))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|break_on_reset\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (339:339:339))
        (PORT datad (219:219:219) (278:278:278))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (410:410:410))
        (PORT datac (353:353:353) (393:393:393))
        (PORT datad (246:246:246) (314:314:314))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|break_on_reset)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (764:764:764) (772:772:772))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1919:1919:1919) (1949:1949:1949))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|jtag_break\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (308:308:308))
        (PORT datad (839:839:839) (870:870:870))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT asdata (697:697:697) (741:741:741))
        (PORT ena (1211:1211:1211) (1218:1218:1218))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (953:953:953))
        (PORT datab (222:222:222) (292:292:292))
        (PORT datac (196:196:196) (264:264:264))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT asdata (1132:1132:1132) (1133:1133:1133))
        (PORT clrn (1386:1386:1386) (1367:1367:1367))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|jtag_break\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (316:316:316))
        (PORT datab (852:852:852) (882:882:882))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (662:662:662))
        (PORT datab (825:825:825) (836:836:836))
        (PORT datad (572:572:572) (614:614:614))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|jtag_break)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1240:1240:1240) (1277:1277:1277))
        (PORT sload (1363:1363:1363) (1386:1386:1386))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (305:305:305))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\|take_action_ocireg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (749:749:749))
        (PORT datab (1064:1064:1064) (1064:1064:1064))
        (PORT datac (773:773:773) (772:772:772))
        (PORT datad (570:570:570) (568:568:568))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[1\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (387:387:387) (425:425:425))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_single_step_mode\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (195:195:195) (236:236:236))
        (PORT datad (852:852:852) (875:875:875))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[2\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (244:244:244) (315:315:315))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_single_step_mode)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1371:1371:1371) (1351:1351:1351))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[3\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (372:372:372) (417:417:417))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|wait_for_one_post_bret_inst\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1313:1313:1313))
        (PORT datab (1128:1128:1128) (1187:1187:1187))
        (PORT datad (850:850:850) (879:879:879))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[4\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (246:246:246) (316:316:316))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|wait_for_one_post_bret_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_pending_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1130:1130:1130) (1189:1189:1189))
        (PORT datad (335:335:335) (340:340:340))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[5\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (388:388:388) (430:430:430))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_pending)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_req\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (860:860:860))
        (PORT datab (381:381:381) (418:418:418))
        (PORT datac (1498:1498:1498) (1488:1488:1488))
        (PORT datad (328:328:328) (366:366:366))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[6\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (579:579:579) (611:611:611))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_req\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1132:1132:1132) (1189:1189:1189))
        (PORT datad (335:335:335) (338:338:338))
        (IOPATH datab combout (295:295:295) (294:294:294))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (246:246:246) (318:318:318))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[18\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (298:298:298))
        (PORT datab (1082:1082:1082) (1062:1062:1062))
        (PORT datac (1047:1047:1047) (1021:1021:1021))
        (PORT datad (1130:1130:1130) (1167:1167:1167))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[8\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (430:430:430))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[18\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (219:219:219))
        (PORT datab (216:216:216) (259:259:259))
        (PORT datac (171:171:171) (208:208:208))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[9\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (426:426:426))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1356:1356:1356))
        (PORT ena (1862:1862:1862) (1819:1819:1819))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1510:1510:1510) (1547:1547:1547))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT sclr (649:649:649) (705:705:705))
        (PORT sload (944:944:944) (1036:1036:1036))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~47)
    (DELAY
      (ABSOLUTE
        (PORT datac (844:844:844) (904:904:904))
        (PORT datad (619:619:619) (667:667:667))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[10\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (432:432:432))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[11\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (322:322:322))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[28\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1176:1176:1176))
        (PORT datab (964:964:964) (1005:1005:1005))
        (PORT datac (1070:1070:1070) (1120:1120:1120))
        (PORT datad (617:617:617) (665:665:665))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[12\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (431:431:431))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[28\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (707:707:707))
        (PORT datab (573:573:573) (575:575:575))
        (PORT datad (1117:1117:1117) (1175:1175:1175))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[13\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (321:321:321))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1431:1431:1431) (1452:1452:1452))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (PORT sclr (660:660:660) (732:732:732))
        (PORT sload (1455:1455:1455) (1547:1547:1547))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[28\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (282:282:282))
        (PORT datab (1192:1192:1192) (1258:1258:1258))
        (PORT datac (1240:1240:1240) (1297:1297:1297))
        (PORT datad (199:199:199) (257:257:257))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[14\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (432:432:432))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[27\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (1078:1078:1078))
        (PORT datab (1218:1218:1218) (1308:1308:1308))
        (PORT datac (1144:1144:1144) (1150:1150:1150))
        (PORT datad (338:338:338) (338:338:338))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[15\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (322:322:322))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[16\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (255:255:255) (325:325:325))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[17\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (388:388:388) (426:426:426))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[27\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1179:1179:1179))
        (PORT datab (658:658:658) (712:712:712))
        (PORT datac (1069:1069:1069) (1115:1115:1115))
        (PORT datad (914:914:914) (963:963:963))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[18\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (316:316:316))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[27\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (589:589:589))
        (PORT datab (1155:1155:1155) (1206:1206:1206))
        (PORT datad (504:504:504) (494:494:494))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[19\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT datab (387:387:387) (426:426:426))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1170:1170:1170) (1184:1184:1184))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (PORT sclr (660:660:660) (732:732:732))
        (PORT sload (1455:1455:1455) (1547:1547:1547))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[20\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (246:246:246) (317:317:317))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[21\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (387:387:387) (428:428:428))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[27\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (287:287:287))
        (PORT datab (1193:1193:1193) (1257:1257:1257))
        (PORT datac (1043:1043:1043) (1076:1076:1076))
        (PORT datad (199:199:199) (257:257:257))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[22\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT datab (371:371:371) (422:422:422))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[26\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (359:359:359))
        (PORT datab (1214:1214:1214) (1306:1306:1306))
        (PORT datac (1139:1139:1139) (1146:1146:1146))
        (PORT datad (970:970:970) (1029:1029:1029))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[23\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT datab (247:247:247) (319:319:319))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[24\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (431:431:431))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[26\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1175:1175:1175))
        (PORT datab (659:659:659) (717:717:717))
        (PORT datac (1070:1070:1070) (1121:1121:1121))
        (PORT datad (874:874:874) (924:924:924))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[25\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (427:427:427))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[26\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (660:660:660))
        (PORT datab (1619:1619:1619) (1636:1636:1636))
        (PORT datad (593:593:593) (608:608:608))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[26\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (433:433:433))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1163:1163:1163) (1177:1177:1177))
        (PORT clrn (1387:1387:1387) (1370:1370:1370))
        (PORT sclr (1319:1319:1319) (1379:1379:1379))
        (PORT sload (2134:2134:2134) (2171:2171:2171))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[27\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (323:323:323))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (882:882:882))
        (PORT datab (381:381:381) (383:383:383))
        (PORT datac (1677:1677:1677) (1690:1690:1690))
        (PORT datad (609:609:609) (641:641:641))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[28\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (432:432:432))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (912:912:912) (915:915:915))
        (PORT datac (1124:1124:1124) (1132:1132:1132))
        (PORT datad (1299:1299:1299) (1372:1372:1372))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[29\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (323:323:323))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT asdata (506:506:506) (568:568:568))
        (PORT clrn (1375:1375:1375) (1355:1355:1355))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[30\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (433:433:433))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (749:749:749))
        (PORT datab (701:701:701) (752:752:752))
        (PORT datad (633:633:633) (673:673:673))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[31\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (324:324:324))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1221:1221:1221))
        (PORT datab (1350:1350:1350) (1385:1385:1385))
        (PORT datac (596:596:596) (610:610:610))
        (PORT datad (882:882:882) (939:939:939))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (980:980:980))
        (PORT datab (943:943:943) (976:976:976))
        (PORT datac (890:890:890) (946:946:946))
        (PORT datad (601:601:601) (646:646:646))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT ena (1638:1638:1638) (1628:1628:1628))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (972:972:972))
        (PORT datab (1043:1043:1043) (1117:1117:1117))
        (PORT datac (895:895:895) (954:954:954))
        (PORT datad (605:605:605) (651:651:651))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[26\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1156:1156:1156))
        (PORT datab (1109:1109:1109) (1172:1172:1172))
        (PORT datac (815:815:815) (851:851:851))
        (PORT datad (217:217:217) (274:274:274))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (612:612:612))
        (PORT datab (370:370:370) (418:418:418))
        (PORT datac (372:372:372) (410:410:410))
        (PORT datad (365:365:365) (403:403:403))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[31\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (572:572:572))
        (PORT datab (796:796:796) (773:773:773))
        (PORT datad (838:838:838) (820:820:820))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (635:635:635))
        (PORT datab (355:355:355) (405:405:405))
        (PORT datac (354:354:354) (388:388:388))
        (PORT datad (344:344:344) (380:380:380))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1348:1348:1348) (1327:1327:1327))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sload (752:752:752) (829:829:829))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (1127:1127:1127) (1169:1169:1169))
        (PORT datac (370:370:370) (415:415:415))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (648:648:648))
        (PORT datab (380:380:380) (432:432:432))
        (PORT datac (616:616:616) (654:654:654))
        (PORT datad (638:638:638) (666:666:666))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (679:679:679))
        (PORT datab (630:630:630) (666:666:666))
        (PORT datac (628:628:628) (653:653:653))
        (PORT datad (589:589:589) (608:608:608))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1283:1283:1283))
        (PORT datab (639:639:639) (665:665:665))
        (PORT datac (327:327:327) (336:336:336))
        (PORT datad (608:608:608) (642:642:642))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (218:218:218))
        (PORT datab (182:182:182) (216:216:216))
        (PORT datac (545:545:545) (537:537:537))
        (PORT datad (551:551:551) (542:542:542))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (441:441:441))
        (PORT datab (1907:1907:1907) (1919:1919:1919))
        (PORT datac (1014:1014:1014) (992:992:992))
        (PORT datad (858:858:858) (905:905:905))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (794:794:794))
        (PORT datab (401:401:401) (438:438:438))
        (PORT datac (369:369:369) (407:407:407))
        (PORT datad (362:362:362) (401:401:401))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT ena (790:790:790) (746:746:746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[25\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1181:1181:1181))
        (PORT datab (1104:1104:1104) (1127:1127:1127))
        (PORT datac (1070:1070:1070) (1114:1114:1114))
        (PORT datad (1074:1074:1074) (1105:1105:1105))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (459:459:459))
        (PORT datab (376:376:376) (415:415:415))
        (PORT datac (341:341:341) (388:388:388))
        (PORT datad (361:361:361) (399:399:399))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (613:613:613))
        (PORT datab (357:357:357) (406:406:406))
        (PORT datac (354:354:354) (389:389:389))
        (PORT datad (348:348:348) (382:382:382))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[25\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1376:1376:1376))
        (PORT datab (579:579:579) (580:580:580))
        (PORT datad (561:561:561) (556:556:556))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (426:426:426))
        (PORT datab (569:569:569) (603:603:603))
        (PORT datac (585:585:585) (607:607:607))
        (PORT datad (345:345:345) (383:383:383))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (951:951:951) (972:972:972))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sclr (1287:1287:1287) (1327:1327:1327))
        (PORT sload (1636:1636:1636) (1692:1692:1692))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (157:157:157) (187:187:187))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (600:600:600))
        (PORT datab (189:189:189) (225:225:225))
        (PORT datac (1119:1119:1119) (1118:1118:1118))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[25\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1042:1042:1042))
        (PORT datab (916:916:916) (973:973:973))
        (PORT datac (861:861:861) (893:893:893))
        (PORT datad (331:331:331) (369:369:369))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[24\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (1079:1079:1079))
        (PORT datab (1174:1174:1174) (1182:1182:1182))
        (PORT datac (615:615:615) (605:605:605))
        (PORT datad (1185:1185:1185) (1266:1266:1266))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[16\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (837:837:837))
        (PORT datac (853:853:853) (904:904:904))
        (PORT datad (1036:1036:1036) (1041:1041:1041))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1361:1361:1361))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (2180:2180:2180) (2190:2190:2190))
        (PORT sclr (1535:1535:1535) (1567:1567:1567))
        (PORT sload (1650:1650:1650) (1678:1678:1678))
        (PORT ena (1508:1508:1508) (1529:1529:1529))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[24\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1182:1182:1182))
        (PORT datab (866:866:866) (900:900:900))
        (PORT datac (1070:1070:1070) (1120:1120:1120))
        (PORT datad (884:884:884) (932:932:932))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[24\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1068:1068:1068))
        (PORT datab (1620:1620:1620) (1631:1631:1631))
        (PORT datad (562:562:562) (573:573:573))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1589:1589:1589) (1564:1564:1564))
        (PORT clrn (1387:1387:1387) (1370:1370:1370))
        (PORT sclr (1319:1319:1319) (1379:1379:1379))
        (PORT sload (2134:2134:2134) (2171:2171:2171))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (530:530:530) (597:597:597))
        (PORT sclr (1535:1535:1535) (1567:1567:1567))
        (PORT sload (1650:1650:1650) (1678:1678:1678))
        (PORT ena (1508:1508:1508) (1529:1529:1529))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[24\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1165:1165:1165))
        (PORT datab (890:890:890) (917:917:917))
        (PORT datac (196:196:196) (264:264:264))
        (PORT datad (882:882:882) (936:936:936))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[23\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (603:603:603))
        (PORT datab (1212:1212:1212) (1300:1300:1300))
        (PORT datac (1151:1151:1151) (1159:1159:1159))
        (PORT datad (965:965:965) (1028:1028:1028))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1361:1361:1361))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (671:671:671) (707:707:707))
        (PORT sclr (1535:1535:1535) (1567:1567:1567))
        (PORT sload (1650:1650:1650) (1678:1678:1678))
        (PORT ena (1508:1508:1508) (1529:1529:1529))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[23\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1331:1331:1331))
        (PORT datab (902:902:902) (940:940:940))
        (PORT datac (817:817:817) (850:850:850))
        (PORT datad (828:828:828) (857:857:857))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[23\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (360:360:360))
        (PORT datab (331:331:331) (347:347:347))
        (PORT datad (1451:1451:1451) (1452:1452:1452))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (530:530:530) (597:597:597))
        (PORT sclr (1535:1535:1535) (1567:1567:1567))
        (PORT sload (1650:1650:1650) (1678:1678:1678))
        (PORT ena (1508:1508:1508) (1529:1529:1529))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1322:1322:1322) (1306:1306:1306))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sclr (1287:1287:1287) (1327:1327:1327))
        (PORT sload (1636:1636:1636) (1692:1692:1692))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (670:670:670) (707:707:707))
        (PORT sclr (1535:1535:1535) (1567:1567:1567))
        (PORT sload (1650:1650:1650) (1678:1678:1678))
        (PORT ena (1508:1508:1508) (1529:1529:1529))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (213:213:213) (274:274:274))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (532:532:532) (600:600:600))
        (PORT sclr (1535:1535:1535) (1567:1567:1567))
        (PORT sload (1650:1650:1650) (1678:1678:1678))
        (PORT ena (1508:1508:1508) (1529:1529:1529))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT ena (2843:2843:2843) (2791:2791:2791))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (671:671:671) (708:708:708))
        (PORT sclr (1535:1535:1535) (1567:1567:1567))
        (PORT sload (1650:1650:1650) (1678:1678:1678))
        (PORT ena (1508:1508:1508) (1529:1529:1529))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1816:1816:1816) (1869:1869:1869))
        (PORT datad (200:200:200) (258:258:258))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (658:658:658) (701:701:701))
        (PORT sclr (1535:1535:1535) (1567:1567:1567))
        (PORT sload (1650:1650:1650) (1678:1678:1678))
        (PORT ena (1508:1508:1508) (1529:1529:1529))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (304:304:304))
        (PORT datab (1297:1297:1297) (1317:1317:1317))
        (PORT datac (1087:1087:1087) (1091:1091:1091))
        (PORT datad (869:869:869) (862:862:862))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (669:669:669) (707:707:707))
        (PORT sclr (1535:1535:1535) (1567:1567:1567))
        (PORT sload (1650:1650:1650) (1678:1678:1678))
        (PORT ena (1508:1508:1508) (1529:1529:1529))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (782:782:782))
        (PORT datad (1021:1021:1021) (1006:1006:1006))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (994:994:994))
        (PORT datab (623:623:623) (647:647:647))
        (PORT datad (1412:1412:1412) (1379:1379:1379))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (530:530:530) (598:598:598))
        (PORT sclr (1535:1535:1535) (1567:1567:1567))
        (PORT sload (1650:1650:1650) (1678:1678:1678))
        (PORT ena (1508:1508:1508) (1529:1529:1529))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (654:654:654) (701:701:701))
        (PORT sclr (1535:1535:1535) (1567:1567:1567))
        (PORT sload (1650:1650:1650) (1678:1678:1678))
        (PORT ena (1508:1508:1508) (1529:1529:1529))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (649:649:649) (687:687:687))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sload (1610:1610:1610) (1637:1637:1637))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (670:670:670) (704:704:704))
        (PORT sclr (1535:1535:1535) (1567:1567:1567))
        (PORT sload (1650:1650:1650) (1678:1678:1678))
        (PORT ena (1508:1508:1508) (1529:1529:1529))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[23\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1160:1160:1160))
        (PORT datab (863:863:863) (892:892:892))
        (PORT datac (1083:1083:1083) (1146:1146:1146))
        (PORT datad (217:217:217) (275:275:275))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[22\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1406:1406:1406))
        (PORT datab (546:546:546) (526:526:526))
        (PORT datad (1440:1440:1440) (1518:1518:1518))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (529:529:529) (595:595:595))
        (PORT sclr (1535:1535:1535) (1567:1567:1567))
        (PORT sload (1650:1650:1650) (1678:1678:1678))
        (PORT ena (1508:1508:1508) (1529:1529:1529))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1368:1368:1368) (1365:1365:1365))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT sclr (649:649:649) (705:705:705))
        (PORT sload (944:944:944) (1036:1036:1036))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (671:671:671) (704:704:704))
        (PORT sclr (1535:1535:1535) (1567:1567:1567))
        (PORT sload (1650:1650:1650) (1678:1678:1678))
        (PORT ena (1508:1508:1508) (1529:1529:1529))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (887:887:887) (932:932:932))
        (PORT datad (624:624:624) (682:682:682))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[22\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (1013:1013:1013))
        (PORT datab (650:650:650) (714:714:714))
        (PORT datac (821:821:821) (854:854:854))
        (PORT datad (827:827:827) (853:853:853))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[22\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1388:1388:1388))
        (PORT datab (547:547:547) (530:530:530))
        (PORT datad (336:336:336) (337:337:337))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (529:529:529) (595:595:595))
        (PORT sclr (1535:1535:1535) (1567:1567:1567))
        (PORT sload (1650:1650:1650) (1678:1678:1678))
        (PORT ena (1508:1508:1508) (1529:1529:1529))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1119:1119:1119) (1121:1121:1121))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sclr (1260:1260:1260) (1292:1292:1292))
        (PORT sload (1641:1641:1641) (1701:1701:1701))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (672:672:672) (706:706:706))
        (PORT sclr (1535:1535:1535) (1567:1567:1567))
        (PORT sload (1650:1650:1650) (1678:1678:1678))
        (PORT ena (1508:1508:1508) (1529:1529:1529))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT asdata (2079:2079:2079) (2067:2067:2067))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT ena (2389:2389:2389) (2357:2357:2357))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1743:1743:1743) (1802:1802:1802))
        (PORT datad (1023:1023:1023) (1025:1025:1025))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (941:941:941) (962:962:962))
        (PORT sclr (1703:1703:1703) (1716:1716:1716))
        (PORT sload (1646:1646:1646) (1668:1668:1668))
        (PORT ena (1281:1281:1281) (1283:1283:1283))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1374:1374:1374) (1354:1354:1354))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (530:530:530) (597:597:597))
        (PORT sclr (1703:1703:1703) (1716:1716:1716))
        (PORT sload (1646:1646:1646) (1668:1668:1668))
        (PORT ena (1281:1281:1281) (1283:1283:1283))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (594:594:594))
        (PORT datab (652:652:652) (683:683:683))
        (PORT datac (1675:1675:1675) (1686:1686:1686))
        (PORT datad (205:205:205) (268:268:268))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (671:671:671) (707:707:707))
        (PORT sclr (1703:1703:1703) (1716:1716:1716))
        (PORT sload (1646:1646:1646) (1668:1668:1668))
        (PORT ena (1281:1281:1281) (1283:1283:1283))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[21\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (398:398:398) (444:444:444))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[22\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datad (226:226:226) (286:286:286))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (530:530:530) (597:597:597))
        (PORT sclr (1703:1703:1703) (1716:1716:1716))
        (PORT sload (1646:1646:1646) (1668:1668:1668))
        (PORT ena (1281:1281:1281) (1283:1283:1283))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (670:670:670) (706:706:706))
        (PORT sclr (1703:1703:1703) (1716:1716:1716))
        (PORT sload (1646:1646:1646) (1668:1668:1668))
        (PORT ena (1281:1281:1281) (1283:1283:1283))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1158:1158:1158) (1177:1177:1177))
        (PORT clrn (1366:1366:1366) (1346:1346:1346))
        (PORT sload (1655:1655:1655) (1697:1697:1697))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (531:531:531) (600:600:600))
        (PORT sclr (1703:1703:1703) (1716:1716:1716))
        (PORT sload (1646:1646:1646) (1668:1668:1668))
        (PORT ena (1281:1281:1281) (1283:1283:1283))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (816:816:816))
        (PORT datab (875:875:875) (944:944:944))
        (PORT datac (1156:1156:1156) (1182:1182:1182))
        (PORT datad (688:688:688) (765:765:765))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (671:671:671) (707:707:707))
        (PORT sclr (1703:1703:1703) (1716:1716:1716))
        (PORT sload (1646:1646:1646) (1668:1668:1668))
        (PORT ena (1281:1281:1281) (1283:1283:1283))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (577:577:577))
        (PORT datab (864:864:864) (869:869:869))
        (PORT datad (796:796:796) (787:787:787))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (950:950:950))
        (PORT datab (1026:1026:1026) (1048:1048:1048))
        (PORT datad (378:378:378) (401:401:401))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (658:658:658) (701:701:701))
        (PORT sclr (1703:1703:1703) (1716:1716:1716))
        (PORT sload (1646:1646:1646) (1668:1668:1668))
        (PORT ena (1281:1281:1281) (1283:1283:1283))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (669:669:669) (706:706:706))
        (PORT sclr (1703:1703:1703) (1716:1716:1716))
        (PORT sload (1646:1646:1646) (1668:1668:1668))
        (PORT ena (1281:1281:1281) (1283:1283:1283))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (513:513:513) (578:578:578))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sload (728:728:728) (789:789:789))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (530:530:530) (597:597:597))
        (PORT sclr (1703:1703:1703) (1716:1716:1716))
        (PORT sload (1646:1646:1646) (1668:1668:1668))
        (PORT ena (1281:1281:1281) (1283:1283:1283))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[22\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (853:853:853))
        (PORT datab (916:916:916) (971:971:971))
        (PORT datac (198:198:198) (265:265:265))
        (PORT datad (842:842:842) (887:887:887))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[21\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1148:1148:1148))
        (PORT datab (1834:1834:1834) (1908:1908:1908))
        (PORT datad (1577:1577:1577) (1633:1633:1633))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (863:863:863) (891:891:891))
        (PORT sclr (1703:1703:1703) (1716:1716:1716))
        (PORT sload (1646:1646:1646) (1668:1668:1668))
        (PORT ena (1281:1281:1281) (1283:1283:1283))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (926:926:926) (959:959:959))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (PORT sclr (1424:1424:1424) (1468:1468:1468))
        (PORT sload (1396:1396:1396) (1466:1466:1466))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (672:672:672) (707:707:707))
        (PORT sclr (1703:1703:1703) (1716:1716:1716))
        (PORT sload (1646:1646:1646) (1668:1668:1668))
        (PORT ena (1281:1281:1281) (1283:1283:1283))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (887:887:887) (932:932:932))
        (PORT datad (1152:1152:1152) (1228:1228:1228))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (529:529:529) (595:595:595))
        (PORT sclr (1703:1703:1703) (1716:1716:1716))
        (PORT sload (1646:1646:1646) (1668:1668:1668))
        (PORT ena (1281:1281:1281) (1283:1283:1283))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[21\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1264:1264:1264))
        (PORT datab (1486:1486:1486) (1475:1475:1475))
        (PORT datac (884:884:884) (917:917:917))
        (PORT datad (825:825:825) (858:858:858))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[21\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1352:1352:1352) (1377:1377:1377))
        (PORT datab (352:352:352) (351:351:351))
        (PORT datad (167:167:167) (192:192:192))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (656:656:656) (695:695:695))
        (PORT sclr (1703:1703:1703) (1716:1716:1716))
        (PORT sload (1646:1646:1646) (1668:1668:1668))
        (PORT ena (1281:1281:1281) (1283:1283:1283))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (529:529:529) (595:595:595))
        (PORT sclr (1703:1703:1703) (1716:1716:1716))
        (PORT sload (1646:1646:1646) (1668:1668:1668))
        (PORT ena (1281:1281:1281) (1283:1283:1283))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (923:923:923) (949:949:949))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sclr (1287:1287:1287) (1327:1327:1327))
        (PORT sload (1636:1636:1636) (1692:1692:1692))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (672:672:672) (706:706:706))
        (PORT sclr (1703:1703:1703) (1716:1716:1716))
        (PORT sload (1646:1646:1646) (1668:1668:1668))
        (PORT ena (1281:1281:1281) (1283:1283:1283))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (213:213:213) (273:273:273))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (674:674:674))
        (PORT datab (183:183:183) (217:217:217))
        (PORT datac (1078:1078:1078) (1093:1093:1093))
        (PORT datad (602:602:602) (646:646:646))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (PORT ena (2326:2326:2326) (2293:2293:2293))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT datac (770:770:770) (774:774:774))
        (PORT datad (1723:1723:1723) (1766:1766:1766))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (672:672:672))
        (PORT datab (597:597:597) (649:649:649))
        (PORT datac (587:587:587) (630:630:630))
        (PORT datad (602:602:602) (648:648:648))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (972:972:972))
        (PORT datab (938:938:938) (971:971:971))
        (PORT datac (895:895:895) (954:954:954))
        (PORT datad (602:602:602) (635:635:635))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1373:1373:1373) (1352:1352:1352))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1391:1391:1391))
        (PORT datab (928:928:928) (962:962:962))
        (PORT datac (590:590:590) (578:578:578))
        (PORT datad (205:205:205) (266:266:266))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (250:250:250) (324:324:324))
        (PORT datac (865:865:865) (877:877:877))
        (PORT datad (901:901:901) (914:914:914))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (601:601:601))
        (PORT datab (1131:1131:1131) (1139:1139:1139))
        (PORT datac (1119:1119:1119) (1118:1118:1118))
        (PORT datad (166:166:166) (192:192:192))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (942:942:942) (965:965:965))
        (PORT clrn (1366:1366:1366) (1346:1346:1346))
        (PORT sload (1655:1655:1655) (1697:1697:1697))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1143:1143:1143) (1126:1126:1126))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (321:321:321))
        (PORT datab (1351:1351:1351) (1374:1374:1374))
        (PORT datad (853:853:853) (878:878:878))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (946:946:946) (954:954:954))
        (PORT datac (206:206:206) (279:279:279))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1569:1569:1569) (1556:1556:1556))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datad (526:526:526) (518:518:518))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1266:1266:1266))
        (PORT datab (630:630:630) (648:648:648))
        (PORT datad (896:896:896) (951:951:951))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1143:1143:1143) (1126:1126:1126))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (942:942:942) (951:951:951))
        (PORT datad (204:204:204) (264:264:264))
        (IOPATH datab combout (295:295:295) (294:294:294))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (524:524:524) (585:585:585))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sload (1610:1610:1610) (1637:1637:1637))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1143:1143:1143) (1126:1126:1126))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[21\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (853:853:853))
        (PORT datab (917:917:917) (976:976:976))
        (PORT datac (333:333:333) (378:378:378))
        (PORT datad (807:807:807) (841:841:841))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[20\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (593:593:593))
        (PORT datab (851:851:851) (823:823:823))
        (PORT datac (717:717:717) (687:687:687))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1134:1134:1134) (1138:1138:1138))
        (PORT datad (632:632:632) (679:679:679))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (789:789:789) (746:746:746))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (1135:1135:1135) (1140:1140:1140))
        (PORT datad (205:205:205) (268:268:268))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1352:1352:1352))
        (PORT asdata (1622:1622:1622) (1641:1641:1641))
        (PORT clrn (1368:1368:1368) (1348:1348:1348))
        (PORT ena (2700:2700:2700) (2671:2671:2671))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (789:789:789) (746:746:746))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD d (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|readdata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1746:1746:1746) (1799:1799:1799))
        (PORT datad (611:611:611) (651:651:651))
        (IOPATH dataa combout (287:287:287) (289:289:289))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1130:1130:1130) (1135:1135:1135))
        (PORT datad (208:208:208) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1373:1373:1373) (1352:1352:1352))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (789:789:789) (746:746:746))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1397:1397:1397))
        (PORT datab (226:226:226) (298:298:298))
        (PORT datac (611:611:611) (598:598:598))
        (PORT datad (893:893:893) (927:927:927))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1131:1131:1131) (1135:1135:1135))
        (PORT datad (204:204:204) (265:265:265))
        (IOPATH datab combout (295:295:295) (294:294:294))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (323:323:323))
        (PORT datab (1351:1351:1351) (1374:1374:1374))
        (PORT datac (385:385:385) (439:439:439))
        (PORT datad (843:843:843) (886:886:886))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1568:1568:1568) (1555:1555:1555))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datad (545:545:545) (531:531:531))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (789:789:789) (746:746:746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1043:1043:1043))
        (PORT datab (630:630:630) (645:645:645))
        (PORT datad (895:895:895) (951:951:951))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (890:890:890))
        (PORT datab (247:247:247) (322:322:322))
        (PORT datac (867:867:867) (882:882:882))
        (PORT datad (902:902:902) (919:919:919))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (663:663:663) (693:693:693))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sload (1610:1610:1610) (1637:1637:1637))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1143:1143:1143) (1126:1126:1126))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (941:941:941) (949:949:949))
        (PORT datad (207:207:207) (267:267:267))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1143:1143:1143) (1126:1126:1126))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[20\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (884:884:884))
        (PORT datab (1091:1091:1091) (1101:1101:1101))
        (PORT datac (1071:1071:1071) (1116:1116:1116))
        (PORT datad (826:826:826) (854:854:854))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (941:941:941) (949:949:949))
        (PORT datac (202:202:202) (273:273:273))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1143:1143:1143) (1126:1126:1126))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[20\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1375:1375:1375))
        (PORT datab (188:188:188) (224:224:224))
        (PORT datad (487:487:487) (473:473:473))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (940:940:940) (954:954:954))
        (PORT datac (204:204:204) (277:277:277))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (930:930:930) (948:948:948))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sclr (1287:1287:1287) (1327:1327:1327))
        (PORT sload (1636:1636:1636) (1692:1692:1692))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1143:1143:1143) (1126:1126:1126))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[20\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (947:947:947))
        (PORT datab (856:856:856) (868:868:868))
        (PORT datac (1098:1098:1098) (1139:1139:1139))
        (PORT datad (200:200:200) (257:257:257))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[19\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (582:582:582))
        (PORT datab (1211:1211:1211) (1299:1299:1299))
        (PORT datac (1151:1151:1151) (1158:1158:1158))
        (PORT datad (964:964:964) (1028:1028:1028))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (940:940:940) (955:955:955))
        (PORT datac (203:203:203) (276:276:276))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1143:1143:1143) (1126:1126:1126))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (918:918:918))
        (PORT datab (243:243:243) (313:313:313))
        (PORT datad (907:907:907) (919:919:919))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1361:1361:1361))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1143:1143:1143) (1126:1126:1126))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[19\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (908:908:908))
        (PORT datab (645:645:645) (713:713:713))
        (PORT datac (849:849:849) (912:912:912))
        (PORT datad (835:835:835) (889:889:889))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|cdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1155:1155:1155))
        (PORT datac (910:910:910) (940:940:940))
        (PORT datad (586:586:586) (632:632:632))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[19\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (622:622:622))
        (PORT datab (1157:1157:1157) (1213:1213:1213))
        (PORT datad (1095:1095:1095) (1077:1077:1077))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2018:2018:2018) (2022:2022:2022))
        (PORT datab (280:280:280) (365:365:365))
        (PORT datac (1609:1609:1609) (1673:1673:1673))
        (PORT datad (371:371:371) (416:416:416))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1131:1131:1131) (1142:1142:1142))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (PORT sclr (660:660:660) (732:732:732))
        (PORT sload (1455:1455:1455) (1547:1547:1547))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1140:1140:1140) (1141:1141:1141))
        (PORT clrn (1366:1366:1366) (1346:1346:1346))
        (PORT sload (1655:1655:1655) (1697:1697:1697))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (674:674:674))
        (PORT datac (814:814:814) (821:821:821))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1566:1566:1566) (1521:1521:1521))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1080:1080:1080))
        (PORT datab (1134:1134:1134) (1197:1197:1197))
        (PORT datac (869:869:869) (892:892:892))
        (PORT datad (597:597:597) (637:637:637))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (298:298:298))
        (PORT datab (280:280:280) (364:364:364))
        (PORT datac (1608:1608:1608) (1672:1672:1672))
        (PORT datad (371:371:371) (414:414:414))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1566:1566:1566) (1521:1521:1521))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (223:223:223) (282:282:282))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (453:453:453))
        (PORT datab (279:279:279) (364:364:364))
        (PORT datac (1608:1608:1608) (1671:1671:1671))
        (PORT datad (199:199:199) (257:257:257))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (PORT ena (2681:2681:2681) (2629:2629:2629))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1566:1566:1566) (1521:1521:1521))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|readdata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1700:1700:1700) (1736:1736:1736))
        (PORT datad (201:201:201) (259:259:259))
        (IOPATH datab combout (295:295:295) (294:294:294))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (307:307:307))
        (PORT datac (1037:1037:1037) (1026:1026:1026))
        (PORT datad (1049:1049:1049) (1075:1075:1075))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1431:1431:1431) (1411:1411:1411))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1949:1949:1949) (1943:1943:1943))
        (PORT datab (226:226:226) (297:297:297))
        (PORT datac (834:834:834) (824:824:824))
        (PORT datad (1072:1072:1072) (1076:1076:1076))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (598:598:598))
        (PORT datab (659:659:659) (741:741:741))
        (PORT datac (543:543:543) (524:524:524))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (293:293:293))
        (PORT datac (1041:1041:1041) (1032:1032:1032))
        (PORT datad (207:207:207) (267:267:267))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1431:1431:1431) (1411:1411:1411))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT asdata (1165:1165:1165) (1175:1175:1175))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datad (1582:1582:1582) (1587:1587:1587))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1653:1653:1653) (1668:1668:1668))
        (PORT datab (624:624:624) (643:643:643))
        (PORT datad (886:886:886) (943:943:943))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (294:294:294))
        (PORT datac (1041:1041:1041) (1032:1032:1032))
        (PORT datad (219:219:219) (277:277:277))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1431:1431:1431) (1411:1411:1411))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (306:306:306))
        (PORT datac (1149:1149:1149) (1171:1171:1171))
        (PORT datad (594:594:594) (636:636:636))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (651:651:651) (690:690:690))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sload (1610:1610:1610) (1637:1637:1637))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1704:1704:1704) (1685:1685:1685))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[19\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1161:1161:1161))
        (PORT datab (1600:1600:1600) (1667:1667:1667))
        (PORT datac (1084:1084:1084) (1147:1147:1147))
        (PORT datad (337:337:337) (376:376:376))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (291:291:291))
        (PORT datac (1149:1149:1149) (1167:1167:1167))
        (PORT datad (204:204:204) (264:264:264))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1704:1704:1704) (1685:1685:1685))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[19\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1564:1564:1564) (1552:1552:1552))
        (PORT datab (828:828:828) (834:834:834))
        (PORT datac (1121:1121:1121) (1126:1126:1126))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (300:300:300))
        (PORT datac (1147:1147:1147) (1165:1165:1165))
        (PORT datad (201:201:201) (258:258:258))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1704:1704:1704) (1685:1685:1685))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (1417:1417:1417) (1478:1478:1478))
        (PORT datad (225:225:225) (285:285:285))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (298:298:298))
        (PORT datac (1148:1148:1148) (1169:1169:1169))
        (PORT datad (218:218:218) (276:276:276))
        (IOPATH dataa combout (318:318:318) (323:323:323))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1704:1704:1704) (1685:1685:1685))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[19\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (819:819:819))
        (PORT datab (1479:1479:1479) (1542:1542:1542))
        (PORT datad (200:200:200) (258:258:258))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1341:1341:1341) (1369:1369:1369))
        (PORT datac (1425:1425:1425) (1491:1491:1491))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (648:648:648))
        (PORT datac (1037:1037:1037) (1026:1026:1026))
        (PORT datad (205:205:205) (264:264:264))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1352:1352:1352))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1431:1431:1431) (1411:1411:1411))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[20\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (1689:1689:1689) (1775:1775:1775))
        (PORT datac (197:197:197) (264:264:264))
        (PORT datad (618:618:618) (651:651:651))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (557:557:557))
        (PORT datab (633:633:633) (677:677:677))
        (PORT datac (862:862:862) (895:895:895))
        (PORT datad (1118:1118:1118) (1130:1130:1130))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (309:309:309))
        (PORT datab (223:223:223) (293:293:293))
        (PORT datac (1038:1038:1038) (1029:1029:1029))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1452:1452:1452) (1445:1445:1445))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1431:1431:1431) (1411:1411:1411))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1401:1401:1401))
        (PORT datad (213:213:213) (275:275:275))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[21\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1665:1665:1665) (1703:1703:1703))
        (PORT datac (584:584:584) (640:640:640))
        (PORT datad (198:198:198) (255:255:255))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (306:306:306))
        (PORT datac (1041:1041:1041) (1034:1034:1034))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1431:1431:1431) (1411:1411:1411))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (1967:1967:1967) (2017:2017:2017))
        (PORT datad (1292:1292:1292) (1304:1304:1304))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (231:231:231) (303:303:303))
        (PORT datac (1042:1042:1042) (1034:1034:1034))
        (PORT datad (198:198:198) (255:255:255))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1431:1431:1431) (1411:1411:1411))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[22\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (307:307:307))
        (PORT datab (223:223:223) (292:292:292))
        (PORT datac (1410:1410:1410) (1477:1477:1477))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1092:1092:1092))
        (PORT datab (933:933:933) (966:966:966))
        (PORT datac (882:882:882) (914:914:914))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (764:764:764) (771:771:771))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1396:1396:1396))
        (PORT datad (214:214:214) (277:277:277))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (966:966:966))
        (PORT datab (224:224:224) (293:293:293))
        (PORT datac (1067:1067:1067) (1061:1061:1061))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (764:764:764) (771:771:771))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[23\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (294:294:294))
        (PORT datac (869:869:869) (917:917:917))
        (PORT datad (1331:1331:1331) (1351:1351:1351))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (927:927:927))
        (PORT datab (676:676:676) (737:737:737))
        (PORT datad (167:167:167) (191:191:191))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[34\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1188:1188:1188) (1241:1241:1241))
        (PORT datac (761:761:761) (772:772:772))
        (PORT datad (1131:1131:1131) (1168:1168:1168))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (631:631:631))
        (PORT datab (925:925:925) (1006:1006:1006))
        (PORT datac (648:648:648) (711:711:711))
        (PORT datad (858:858:858) (886:886:886))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|byteenable\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1376:1376:1376))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (778:778:778) (728:728:728))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_byteenable\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1175:1175:1175) (1235:1235:1235))
        (PORT datad (198:198:198) (254:254:254))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (347:347:347))
        (PORT datac (374:374:374) (424:424:424))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1117:1117:1117) (1085:1085:1085))
        (PORT d[1] (847:847:847) (846:846:846))
        (PORT d[2] (622:622:622) (611:611:611))
        (PORT d[3] (895:895:895) (895:895:895))
        (PORT d[4] (858:858:858) (836:836:836))
        (PORT d[5] (362:362:362) (365:365:365))
        (PORT d[6] (627:627:627) (623:623:623))
        (PORT d[7] (867:867:867) (867:867:867))
        (PORT d[9] (884:884:884) (878:878:878))
        (PORT d[10] (868:868:868) (858:858:858))
        (PORT d[11] (614:614:614) (624:624:624))
        (PORT d[12] (625:625:625) (620:620:620))
        (PORT d[13] (388:388:388) (395:395:395))
        (PORT d[14] (881:881:881) (874:874:874))
        (PORT d[15] (880:880:880) (847:847:847))
        (PORT d[16] (1160:1160:1160) (1164:1164:1164))
        (PORT clk (1631:1631:1631) (1660:1660:1660))
        (PORT ena (1612:1612:1612) (1627:1627:1627))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (247:247:247))
        (PORT datab (268:268:268) (353:353:353))
        (PORT datad (225:225:225) (286:286:286))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (619:619:619) (604:604:604))
        (PORT d[1] (1091:1091:1091) (1074:1074:1074))
        (PORT d[2] (611:611:611) (606:606:606))
        (PORT d[3] (893:893:893) (894:894:894))
        (PORT d[4] (863:863:863) (879:879:879))
        (PORT d[5] (864:864:864) (844:844:844))
        (PORT d[6] (900:900:900) (880:880:880))
        (PORT d[7] (844:844:844) (845:845:845))
        (PORT clk (1628:1628:1628) (1658:1658:1658))
        (PORT ena (1610:1610:1610) (1624:1624:1624))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1376:1376:1376))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (778:778:778) (728:728:728))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1086:1086:1086) (995:995:995))
        (PORT clk (1628:1628:1628) (1658:1658:1658))
        (PORT ena (1610:1610:1610) (1624:1624:1624))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (243:243:243))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datad (227:227:227) (302:302:302))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (863:863:863) (861:861:861))
        (PORT d[1] (847:847:847) (840:840:840))
        (PORT clk (1631:1631:1631) (1660:1660:1660))
        (PORT ena (1612:1612:1612) (1627:1627:1627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1631:1631:1631) (1660:1660:1660))
        (PORT d[0] (1612:1612:1612) (1627:1627:1627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1661:1661:1661))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1376:1376:1376))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (778:778:778) (728:728:728))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (310:310:310))
        (PORT datab (254:254:254) (336:336:336))
        (PORT datac (238:238:238) (321:321:321))
        (PORT datad (225:225:225) (285:285:285))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1661:1661:1661))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (926:926:926))
        (PORT datac (644:644:644) (706:706:706))
        (PORT datad (168:168:168) (192:192:192))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1661:1661:1661))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (247:247:247))
        (PORT datab (268:268:268) (352:352:352))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1661:1661:1661))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (872:872:872))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1376:1376:1376))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (778:778:778) (728:728:728))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (530:530:530))
        (PORT datab (384:384:384) (426:426:426))
        (PORT datac (563:563:563) (560:560:560))
        (PORT datad (436:436:436) (510:510:510))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (558:558:558))
        (PORT datab (379:379:379) (420:420:420))
        (PORT datac (559:559:559) (568:568:568))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (525:525:525))
        (PORT datab (379:379:379) (419:419:419))
        (PORT datac (559:559:559) (567:567:567))
        (PORT datad (442:442:442) (515:515:515))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (939:939:939))
        (PORT datab (638:638:638) (685:685:685))
        (PORT datac (562:562:562) (546:546:546))
        (PORT datad (895:895:895) (950:950:950))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (558:558:558))
        (PORT datab (380:380:380) (414:414:414))
        (PORT datac (559:559:559) (553:553:553))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1452:1452:1452) (1445:1445:1445))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (778:778:778))
        (PORT datab (939:939:939) (994:994:994))
        (PORT datac (1137:1137:1137) (1198:1198:1198))
        (PORT datad (893:893:893) (925:925:925))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (515:515:515))
        (PORT datab (352:352:352) (351:351:351))
        (PORT datad (226:226:226) (301:301:301))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (523:523:523))
        (PORT datab (636:636:636) (646:646:646))
        (PORT datac (566:566:566) (562:562:562))
        (PORT datad (441:441:441) (511:511:511))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1238:1238:1238) (1256:1256:1256))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (523:523:523))
        (PORT datab (389:389:389) (425:425:425))
        (PORT datac (565:565:565) (561:561:561))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (870:870:870))
        (PORT datab (967:967:967) (1036:1036:1036))
        (PORT datad (560:560:560) (582:582:582))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (242:242:242) (311:311:311))
        (PORT datac (579:579:579) (588:588:588))
        (PORT datad (1010:1010:1010) (1042:1042:1042))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1115:1115:1115) (1100:1100:1100))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (402:402:402) (452:452:452))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1211:1211:1211) (1218:1218:1218))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1154:1154:1154) (1179:1179:1179))
        (PORT sload (1873:1873:1873) (1906:1906:1906))
        (PORT ena (1428:1428:1428) (1426:1426:1426))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[18\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (969:969:969))
        (PORT datab (932:932:932) (981:981:981))
        (PORT datac (1416:1416:1416) (1493:1493:1493))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (653:653:653))
        (PORT datac (890:890:890) (944:944:944))
        (PORT datad (788:788:788) (761:761:761))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (395:395:395))
        (PORT datab (401:401:401) (455:455:455))
        (PORT datac (237:237:237) (320:320:320))
        (PORT datad (513:513:513) (502:502:502))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (395:395:395))
        (PORT datab (183:183:183) (217:217:217))
        (PORT datac (374:374:374) (429:429:429))
        (PORT datad (513:513:513) (503:503:503))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (343:343:343))
        (PORT datab (253:253:253) (339:339:339))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (563:563:563))
        (PORT datab (632:632:632) (645:645:645))
        (PORT datac (559:559:559) (571:571:571))
        (PORT datad (425:425:425) (487:487:487))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (529:529:529))
        (PORT datab (383:383:383) (415:415:415))
        (PORT datac (559:559:559) (553:553:553))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT asdata (908:908:908) (954:954:954))
        (PORT clrn (1376:1376:1376) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (528:528:528))
        (PORT datab (634:634:634) (644:644:644))
        (PORT datac (561:561:561) (557:557:557))
        (PORT datad (442:442:442) (516:516:516))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (694:694:694))
        (PORT datab (1360:1360:1360) (1388:1388:1388))
        (PORT datac (1597:1597:1597) (1612:1612:1612))
        (PORT datad (873:873:873) (864:864:864))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (555:555:555))
        (PORT datab (384:384:384) (426:426:426))
        (PORT datac (559:559:559) (571:571:571))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (994:994:994))
        (PORT datab (1083:1083:1083) (1103:1103:1103))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (364:364:364))
        (PORT datab (253:253:253) (339:339:339))
        (PORT datad (485:485:485) (466:466:466))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (947:947:947))
        (PORT datab (595:595:595) (613:613:613))
        (PORT datad (375:375:375) (397:397:397))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (524:524:524))
        (PORT datab (635:635:635) (644:644:644))
        (PORT datac (565:565:565) (560:560:560))
        (PORT datad (439:439:439) (507:507:507))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (697:697:697) (725:725:725))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sload (728:728:728) (789:789:789))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[18\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (938:938:938))
        (PORT datab (663:663:663) (711:711:711))
        (PORT datac (849:849:849) (915:915:915))
        (PORT datad (835:835:835) (892:892:892))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (526:526:526))
        (PORT datab (635:635:635) (643:643:643))
        (PORT datac (156:156:156) (186:186:186))
        (PORT datad (359:359:359) (384:384:384))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (526:526:526))
        (PORT datab (634:634:634) (643:643:643))
        (PORT datac (564:564:564) (559:559:559))
        (PORT datad (438:438:438) (512:512:512))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[18\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (620:620:620))
        (PORT datab (579:579:579) (575:575:575))
        (PORT datad (1119:1119:1119) (1179:1179:1179))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (563:563:563))
        (PORT datab (633:633:633) (645:645:645))
        (PORT datac (158:158:158) (189:189:189))
        (PORT datad (356:356:356) (382:382:382))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1187:1187:1187) (1203:1203:1203))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (PORT sclr (660:660:660) (732:732:732))
        (PORT sload (1455:1455:1455) (1547:1547:1547))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (340:340:340))
        (PORT datab (254:254:254) (339:339:339))
        (PORT datad (316:316:316) (316:316:316))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[18\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (286:286:286))
        (PORT datab (1191:1191:1191) (1254:1254:1254))
        (PORT datac (1503:1503:1503) (1508:1508:1508))
        (PORT datad (201:201:201) (258:258:258))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (313:313:313))
        (PORT datab (926:926:926) (1006:1006:1006))
        (PORT datac (648:648:648) (711:711:711))
        (PORT datad (858:858:858) (886:886:886))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[17\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (840:840:840))
        (PORT datab (1256:1256:1256) (1213:1213:1213))
        (PORT datac (905:905:905) (942:942:942))
        (PORT datad (1108:1108:1108) (1140:1140:1140))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (634:634:634))
        (PORT datac (642:642:642) (703:703:703))
        (PORT datad (853:853:853) (879:879:879))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1361:1361:1361))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1376:1376:1376))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1847:1847:1847) (1852:1852:1852))
        (PORT sclr (616:616:616) (675:675:675))
        (PORT sload (1449:1449:1449) (1561:1561:1561))
        (PORT ena (716:716:716) (714:714:714))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[17\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (705:705:705))
        (PORT datab (1185:1185:1185) (1211:1211:1211))
        (PORT datac (847:847:847) (909:909:909))
        (PORT datad (837:837:837) (892:892:892))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[17\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1117:1117:1117))
        (PORT datab (573:573:573) (551:551:551))
        (PORT datad (178:178:178) (199:199:199))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (923:923:923) (954:954:954))
        (PORT clrn (1376:1376:1376) (1356:1356:1356))
        (PORT sclr (1052:1052:1052) (1084:1084:1084))
        (PORT sload (1430:1430:1430) (1515:1515:1515))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1376:1376:1376))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (505:505:505) (566:566:566))
        (PORT sclr (616:616:616) (675:675:675))
        (PORT sload (1449:1449:1449) (1561:1561:1561))
        (PORT ena (716:716:716) (714:714:714))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[17\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1202:1202:1202))
        (PORT datab (1121:1121:1121) (1168:1168:1168))
        (PORT datac (1090:1090:1090) (1101:1101:1101))
        (PORT datad (219:219:219) (277:277:277))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[18\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (235:235:235))
        (PORT datac (1209:1209:1209) (1240:1240:1240))
        (PORT datad (1006:1006:1006) (964:964:964))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1376:1376:1376))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (507:507:507) (569:569:569))
        (PORT sclr (616:616:616) (675:675:675))
        (PORT sload (1449:1449:1449) (1561:1561:1561))
        (PORT ena (716:716:716) (714:714:714))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (1423:1423:1423) (1483:1483:1483))
        (PORT datad (214:214:214) (276:276:276))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1397:1397:1397))
        (PORT datab (931:931:931) (966:966:966))
        (PORT datac (1396:1396:1396) (1418:1418:1418))
        (PORT datad (773:773:773) (786:786:786))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1376:1376:1376))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (505:505:505) (567:567:567))
        (PORT sclr (616:616:616) (675:675:675))
        (PORT sload (1449:1449:1449) (1561:1561:1561))
        (PORT ena (716:716:716) (714:714:714))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (810:810:810))
        (PORT datab (1618:1618:1618) (1621:1621:1621))
        (PORT datad (763:763:763) (748:748:748))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1296:1296:1296))
        (PORT datab (626:626:626) (640:640:640))
        (PORT datad (885:885:885) (940:940:940))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (665:665:665) (694:694:694))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sload (1610:1610:1610) (1637:1637:1637))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[16\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1153:1153:1153))
        (PORT datab (1164:1164:1164) (1196:1196:1196))
        (PORT datac (630:630:630) (690:690:690))
        (PORT datad (1060:1060:1060) (1085:1085:1085))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (1062:1062:1062))
        (PORT datab (922:922:922) (939:939:939))
        (PORT datac (217:217:217) (286:286:286))
        (PORT datad (875:875:875) (900:900:900))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[16\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1388:1388:1388))
        (PORT datab (488:488:488) (486:486:486))
        (PORT datad (168:168:168) (195:195:195))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (588:588:588))
        (PORT datab (836:836:836) (816:816:816))
        (PORT datad (293:293:293) (301:301:301))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1147:1147:1147) (1160:1160:1160))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sclr (1260:1260:1260) (1292:1292:1292))
        (PORT sload (1641:1641:1641) (1701:1701:1701))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[16\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1161:1161:1161))
        (PORT datab (241:241:241) (311:311:311))
        (PORT datac (1084:1084:1084) (1146:1146:1146))
        (PORT datad (814:814:814) (863:863:863))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1366:1366:1366))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[30\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (827:827:827))
        (PORT datab (591:591:591) (570:570:570))
        (PORT datad (814:814:814) (785:785:785))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (767:767:767) (747:747:747))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (2387:2387:2387) (2357:2357:2357))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (PORT sload (1106:1106:1106) (1137:1137:1137))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (330:330:330))
        (PORT datab (422:422:422) (456:456:456))
        (PORT datad (610:610:610) (633:633:633))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1691:1691:1691) (1757:1757:1757))
        (PORT datac (1316:1316:1316) (1335:1335:1335))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (PORT ena (1447:1447:1447) (1438:1438:1438))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[31\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (904:904:904))
        (PORT datab (1098:1098:1098) (1131:1131:1131))
        (PORT datac (362:362:362) (409:409:409))
        (PORT datad (1085:1085:1085) (1120:1120:1120))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT asdata (1136:1136:1136) (1112:1112:1112))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (PORT ena (1447:1447:1447) (1438:1438:1438))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[31\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (945:945:945))
        (PORT datab (418:418:418) (467:467:467))
        (PORT datac (580:580:580) (607:607:607))
        (PORT datad (1040:1040:1040) (1037:1037:1037))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (991:991:991) (956:956:956))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (PORT ena (2086:2086:2086) (2048:2048:2048))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (PORT ena (1447:1447:1447) (1438:1438:1438))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[15\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1402:1402:1402))
        (PORT datab (662:662:662) (709:709:709))
        (PORT datac (537:537:537) (512:512:512))
        (PORT datad (1306:1306:1306) (1279:1279:1279))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT asdata (486:486:486) (513:513:513))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (PORT ena (1447:1447:1447) (1438:1438:1438))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT asdata (1068:1068:1068) (1035:1035:1035))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1375:1375:1375) (1341:1341:1341))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[15\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1182:1182:1182))
        (PORT datab (624:624:624) (687:687:687))
        (PORT datac (1070:1070:1070) (1115:1115:1115))
        (PORT datad (830:830:830) (853:853:853))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1024:1024:1024) (987:987:987))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1375:1375:1375) (1341:1341:1341))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[15\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (991:991:991))
        (PORT datab (1622:1622:1622) (1632:1632:1632))
        (PORT datad (545:545:545) (536:536:536))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (217:217:217))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1636:1636:1636) (1620:1620:1620))
        (PORT clrn (1387:1387:1387) (1370:1370:1370))
        (PORT sclr (1319:1319:1319) (1379:1379:1379))
        (PORT sload (2134:2134:2134) (2171:2171:2171))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (PORT ena (1447:1447:1447) (1438:1438:1438))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[15\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1373:1373:1373) (1398:1398:1398))
        (PORT datab (914:914:914) (969:969:969))
        (PORT datac (863:863:863) (893:893:893))
        (PORT datad (197:197:197) (254:254:254))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (315:315:315))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[29\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (828:828:828))
        (PORT datab (580:580:580) (553:553:553))
        (PORT datad (797:797:797) (778:778:778))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|offload_shift_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1324:1324:1324))
        (PORT datab (943:943:943) (1011:1011:1011))
        (PORT datac (858:858:858) (906:906:906))
        (PORT datad (843:843:843) (866:866:866))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1645:1645:1645) (1613:1613:1613))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (PORT sload (1106:1106:1106) (1137:1137:1137))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1376:1376:1376))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (850:850:850) (833:833:833))
        (PORT sload (742:742:742) (745:745:745))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~30)
    (DELAY
      (ABSOLUTE
        (PORT datac (850:850:850) (874:874:874))
        (PORT datad (1336:1336:1336) (1357:1357:1357))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (309:309:309))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1376:1376:1376))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (850:850:850) (831:831:831))
        (PORT sload (742:742:742) (745:745:745))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
=======
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1238:1238:1238))
        (PORT datab (894:894:894) (943:943:943))
        (PORT datad (1113:1113:1113) (1136:1136:1136))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[29\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1353:1353:1353))
        (PORT datab (1245:1245:1245) (1298:1298:1298))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (301:301:301))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1175:1175:1175) (1200:1200:1200))
        (PORT sload (1873:1873:1873) (1906:1906:1906))
        (PORT ena (1428:1428:1428) (1426:1426:1426))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1376:1376:1376))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (850:850:850) (832:832:832))
        (PORT sload (742:742:742) (745:745:745))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD ena (posedge clk) (144:144:144))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[29\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (1225:1225:1225) (1327:1327:1327))
        (PORT datac (545:545:545) (567:567:567))
        (PORT datad (1874:1874:1874) (1922:1922:1922))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (266:266:266))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (703:703:703))
        (PORT datab (915:915:915) (919:919:919))
        (PORT datac (967:967:967) (1011:1011:1011))
        (PORT datad (1215:1215:1215) (1239:1239:1239))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1376:1376:1376))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (852:852:852) (831:831:831))
        (PORT sload (742:742:742) (745:745:745))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (309:309:309))
        (PORT datac (201:201:201) (273:273:273))
        (PORT datad (205:205:205) (263:263:263))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1340:1340:1340) (1376:1376:1376))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_shift_load)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (230:230:230))
        (PORT datab (1204:1204:1204) (1203:1203:1203))
        (PORT datac (857:857:857) (905:905:905))
        (PORT datad (213:213:213) (278:278:278))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (1109:1109:1109) (1127:1127:1127))
        (PORT datad (212:212:212) (274:274:274))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|decode2\|w_anode86w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (333:333:333))
        (PORT datab (281:281:281) (368:368:368))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1372:1372:1372))
        (PORT asdata (1048:1048:1048) (1018:1018:1018))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[26\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1216:1216:1216))
        (PORT datab (904:904:904) (944:944:944))
        (PORT datad (591:591:591) (619:619:619))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (1151:1151:1151) (1162:1162:1162))
        (PORT datac (1334:1334:1334) (1297:1297:1297))
        (PORT datad (1304:1304:1304) (1379:1379:1379))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
=======
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1372:1372:1372))
        (PORT asdata (505:505:505) (567:567:567))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT asdata (668:668:668) (704:704:704))
        (PORT clrn (1375:1375:1375) (1355:1355:1355))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (202:202:202) (260:260:260))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[30\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (307:307:307))
        (PORT datab (1099:1099:1099) (1135:1135:1135))
        (PORT datac (825:825:825) (814:814:814))
        (PORT datad (1088:1088:1088) (1125:1125:1125))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[30\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (475:475:475))
        (PORT datab (1236:1236:1236) (1268:1268:1268))
        (PORT datac (587:587:587) (610:610:610))
        (PORT datad (733:733:733) (724:724:724))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (PORT ena (2086:2086:2086) (2048:2048:2048))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[14\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (1076:1076:1076))
        (PORT datab (1214:1214:1214) (1305:1305:1305))
        (PORT datac (1147:1147:1147) (1156:1156:1156))
        (PORT datad (619:619:619) (606:606:606))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1372:1372:1372))
        (PORT asdata (507:507:507) (570:570:570))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (257:257:257))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1152:1152:1152))
        (PORT datab (1396:1396:1396) (1425:1425:1425))
        (PORT datac (627:627:627) (688:688:688))
        (PORT datad (629:629:629) (688:688:688))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[14\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1389:1389:1389))
        (PORT datab (543:543:543) (523:523:523))
        (PORT datad (168:168:168) (192:192:192))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1147:1147:1147) (1158:1158:1158))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sclr (1260:1260:1260) (1292:1292:1292))
        (PORT sload (1641:1641:1641) (1701:1701:1701))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (307:307:307))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT asdata (926:926:926) (967:967:967))
        (PORT clrn (1383:1383:1383) (1363:1363:1363))
        (PORT ena (1833:1833:1833) (1785:1785:1785))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (1015:1015:1015))
        (PORT datab (1142:1142:1142) (1192:1192:1192))
        (PORT datac (858:858:858) (906:906:906))
        (PORT datad (813:813:813) (822:822:822))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|readdata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT datab (2314:2314:2314) (2340:2340:2340))
        (PORT datad (198:198:198) (255:255:255))
        (IOPATH datab combout (295:295:295) (294:294:294))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (236:236:236))
        (PORT datab (199:199:199) (233:233:233))
        (PORT datac (853:853:853) (899:899:899))
        (PORT datad (213:213:213) (276:276:276))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1363:1363:1363))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (958:958:958) (975:975:975))
        (PORT sload (906:906:906) (954:954:954))
        (PORT ena (891:891:891) (879:879:879))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
=======
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1590:1590:1590) (1609:1609:1609))
        (PORT datab (836:836:836) (823:823:823))
        (PORT datac (204:204:204) (276:276:276))
        (PORT datad (822:822:822) (830:830:830))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|woverflow\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (235:235:235))
        (PORT datad (628:628:628) (656:656:656))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (307:307:307))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|woverflow)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1363:1363:1363) (1341:1341:1341))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (957:957:957) (979:979:979))
        (PORT sload (906:906:906) (954:954:954))
        (PORT ena (891:891:891) (879:879:879))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1349:1349:1349))
        (PORT asdata (663:663:663) (701:701:701))
        (PORT clrn (1366:1366:1366) (1345:1345:1345))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (313:313:313))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (812:812:812))
        (PORT datab (877:877:877) (945:945:945))
        (PORT datad (688:688:688) (762:762:762))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~31)
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (956:956:956) (978:978:978))
        (PORT sload (906:906:906) (954:954:954))
        (PORT ena (891:891:891) (879:879:879))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita3)
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1364:1364:1364))
        (PORT datab (1028:1028:1028) (1013:1013:1013))
        (PORT datad (512:512:512) (497:497:497))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (347:347:347))
        (PORT datab (1291:1291:1291) (1291:1291:1291))
        (PORT datad (894:894:894) (947:947:947))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (974:974:974))
        (PORT datab (1120:1120:1120) (1126:1126:1126))
        (PORT datac (803:803:803) (813:813:813))
        (PORT datad (875:875:875) (927:927:927))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (956:956:956) (977:977:977))
        (PORT sload (906:906:906) (954:954:954))
        (PORT ena (891:891:891) (879:879:879))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (315:315:315))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (694:694:694) (725:725:725))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sload (1153:1153:1153) (1206:1206:1206))
        (PORT ena (716:716:716) (714:714:714))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (959:959:959) (974:974:974))
        (PORT sload (906:906:906) (954:954:954))
        (PORT ena (891:891:891) (879:879:879))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[14\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (849:849:849))
        (PORT datab (917:917:917) (975:975:975))
        (PORT datac (196:196:196) (263:263:263))
        (PORT datad (811:811:811) (848:848:848))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[28\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (829:829:829))
        (PORT datab (815:815:815) (791:791:791))
        (PORT datad (776:776:776) (733:733:733))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (315:315:315))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (954:954:954) (976:976:976))
        (PORT sload (906:906:906) (954:954:954))
        (PORT ena (891:891:891) (879:879:879))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (310:310:310))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1128:1128:1128) (1091:1091:1091))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (PORT sload (1106:1106:1106) (1137:1137:1137))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (953:953:953) (974:974:974))
        (PORT sload (906:906:906) (954:954:954))
        (PORT ena (891:891:891) (879:879:879))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (869:869:869) (907:907:907))
        (PORT datad (1131:1131:1131) (1179:1179:1179))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1164:1164:1164) (1199:1199:1199))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita7)
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (329:329:329))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1352:1352:1352))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1368:1368:1368) (1348:1348:1348))
        (PORT ena (2700:2700:2700) (2671:2671:2671))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (954:954:954) (971:971:971))
        (PORT sload (906:906:906) (954:954:954))
        (PORT ena (891:891:891) (879:879:879))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
=======
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|readdata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1634:1634:1634) (1656:1656:1656))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita8)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (310:310:310))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1352:1352:1352))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1368:1368:1368) (1348:1348:1348))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (952:952:952) (964:964:964))
        (PORT sload (906:906:906) (954:954:954))
        (PORT ena (891:891:891) (879:879:879))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
=======
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (647:647:647))
        (PORT datab (1565:1565:1565) (1594:1594:1594))
        (PORT datac (634:634:634) (668:668:668))
        (PORT datad (1539:1539:1539) (1530:1530:1530))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita9)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (310:310:310))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (556:556:556))
        (PORT datab (1271:1271:1271) (1264:1264:1264))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[5\]\~0)
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (951:951:951) (965:965:965))
        (PORT sload (906:906:906) (954:954:954))
        (PORT ena (891:891:891) (879:879:879))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita10)
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (345:345:345))
        (PORT datab (1154:1154:1154) (1169:1169:1169))
        (PORT datad (892:892:892) (946:946:946))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (920:920:920) (934:934:934))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sload (1153:1153:1153) (1206:1206:1206))
        (PORT ena (716:716:716) (714:714:714))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (940:940:940) (968:968:968))
        (PORT sload (906:906:906) (954:954:954))
        (PORT ena (891:891:891) (879:879:879))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[13\]\~11)
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita11)
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1116:1116:1116))
        (PORT datab (1045:1045:1045) (1022:1022:1022))
        (PORT datac (1287:1287:1287) (1311:1311:1311))
        (PORT datad (247:247:247) (312:312:312))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[24\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (829:829:829))
        (PORT datab (603:603:603) (581:581:581))
        (PORT datad (753:753:753) (708:708:708))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1118:1118:1118) (1105:1105:1105))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (PORT sload (1106:1106:1106) (1137:1137:1137))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (941:941:941) (966:966:966))
        (PORT sload (906:906:906) (954:954:954))
        (PORT ena (891:891:891) (879:879:879))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (825:825:825) (868:868:868))
        (PORT datad (897:897:897) (955:955:955))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (313:313:313))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (942:942:942) (959:959:959))
        (PORT sload (906:906:906) (954:954:954))
        (PORT ena (891:891:891) (879:879:879))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[24\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (950:950:950))
        (PORT datac (1070:1070:1070) (1112:1112:1112))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (1143:1143:1143) (1122:1122:1122))
        (PORT datac (1123:1123:1123) (1136:1136:1136))
        (PORT datad (1299:1299:1299) (1372:1372:1372))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT asdata (505:505:505) (568:568:568))
        (PORT clrn (1375:1375:1375) (1355:1355:1355))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[29\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1312:1312:1312))
        (PORT datab (1121:1121:1121) (1139:1139:1139))
        (PORT datac (1286:1286:1286) (1284:1284:1284))
        (PORT datad (204:204:204) (263:263:263))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (679:679:679) (729:729:729))
        (PORT clk (1647:1647:1647) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4754:4754:4754) (4830:4830:4830))
        (PORT d[1] (1898:1898:1898) (2039:2039:2039))
        (PORT d[2] (1805:1805:1805) (1822:1822:1822))
        (PORT d[3] (2708:2708:2708) (2854:2854:2854))
        (PORT d[4] (3733:3733:3733) (3735:3735:3735))
        (PORT d[5] (3317:3317:3317) (3389:3389:3389))
        (PORT d[6] (2880:2880:2880) (2999:2999:2999))
        (PORT d[7] (1626:1626:1626) (1646:1646:1646))
        (PORT d[8] (1628:1628:1628) (1627:1627:1627))
        (PORT d[9] (2509:2509:2509) (2660:2660:2660))
        (PORT d[10] (2119:2119:2119) (2239:2239:2239))
        (PORT d[11] (3636:3636:3636) (3668:3668:3668))
        (PORT d[12] (3098:3098:3098) (3199:3199:3199))
        (PORT clk (1644:1644:1644) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1770:1770:1770) (1680:1680:1680))
        (PORT clk (1644:1644:1644) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1675:1675:1675))
        (PORT d[0] (2226:2226:2226) (2146:2146:2146))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[29\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (943:943:943))
        (PORT datab (392:392:392) (454:454:454))
        (PORT datac (580:580:580) (600:600:600))
        (PORT datad (774:774:774) (761:761:761))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1676:1676:1676))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (PORT ena (2086:2086:2086) (2048:2048:2048))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1676:1676:1676))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[12\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2538:2538:2538) (2487:2487:2487))
        (PORT datab (661:661:661) (707:707:707))
        (PORT datad (332:332:332) (325:325:325))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1676:1676:1676))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[10\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (887:887:887))
        (PORT datab (579:579:579) (565:565:565))
        (PORT datac (351:351:351) (369:369:369))
        (PORT datad (568:568:568) (592:592:592))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1676:1676:1676))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT ena (1636:1636:1636) (1641:1641:1641))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (436:436:436) (478:478:478))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3077:3077:3077) (3164:3164:3164))
        (PORT d[1] (2479:2479:2479) (2565:2565:2565))
        (PORT d[2] (1344:1344:1344) (1381:1381:1381))
        (PORT d[3] (1701:1701:1701) (1742:1742:1742))
        (PORT d[4] (2495:2495:2495) (2539:2539:2539))
        (PORT d[5] (2030:2030:2030) (2104:2104:2104))
        (PORT d[6] (2210:2210:2210) (2380:2380:2380))
        (PORT d[7] (1441:1441:1441) (1475:1475:1475))
        (PORT d[8] (2230:2230:2230) (2365:2365:2365))
        (PORT d[9] (1569:1569:1569) (1654:1654:1654))
        (PORT d[10] (1895:1895:1895) (1923:1923:1923))
        (PORT d[11] (2570:2570:2570) (2656:2656:2656))
        (PORT d[12] (2245:2245:2245) (2301:2301:2301))
        (PORT clk (1619:1619:1619) (1619:1619:1619))
        (PORT ena (3640:3640:3640) (3662:3662:3662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1619:1619:1619))
        (PORT d[0] (3640:3640:3640) (3662:3662:3662))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (839:839:839) (831:831:831))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT sload (1847:1847:1847) (1869:1869:1869))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[12\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1332:1332:1332) (1398:1398:1398))
        (PORT datab (240:240:240) (309:309:309))
        (PORT datac (1532:1532:1532) (1573:1573:1573))
        (PORT datad (548:548:548) (582:582:582))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1620:1620:1620) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1620:1620:1620) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1620:1620:1620) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[12\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1818:1818:1818) (1813:1813:1813))
        (PORT datab (1114:1114:1114) (1131:1131:1131))
        (PORT datad (585:585:585) (600:600:600))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|decode2\|w_anode70w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (279:279:279) (364:364:364))
        (PORT datac (226:226:226) (301:301:301))
        (PORT datad (228:228:228) (290:290:290))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1143:1143:1143) (1162:1162:1162))
        (PORT clrn (1386:1386:1386) (1369:1369:1369))
        (PORT sclr (1465:1465:1465) (1483:1483:1483))
        (PORT sload (1415:1415:1415) (1493:1493:1493))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1349:1349:1349))
        (PORT asdata (1193:1193:1193) (1237:1237:1237))
        (PORT clrn (1366:1366:1366) (1345:1345:1345))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (790:790:790))
        (PORT datab (878:878:878) (952:952:952))
        (PORT datad (700:700:700) (776:776:776))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1232:1232:1232))
        (PORT datab (776:776:776) (752:752:752))
        (PORT datad (607:607:607) (606:606:606))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (679:679:679) (705:705:705))
        (PORT clk (1649:1649:1649) (1677:1677:1677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4431:4431:4431) (4497:4497:4497))
        (PORT d[1] (1886:1886:1886) (2012:2012:2012))
        (PORT d[2] (1574:1574:1574) (1588:1588:1588))
        (PORT d[3] (2702:2702:2702) (2846:2846:2846))
        (PORT d[4] (4031:4031:4031) (4060:4060:4060))
        (PORT d[5] (4801:4801:4801) (4941:4941:4941))
        (PORT d[6] (3178:3178:3178) (3288:3288:3288))
        (PORT d[7] (1638:1638:1638) (1649:1649:1649))
        (PORT d[8] (1614:1614:1614) (1604:1604:1604))
        (PORT d[9] (2529:2529:2529) (2689:2689:2689))
        (PORT d[10] (1877:1877:1877) (2002:2002:2002))
        (PORT d[11] (3666:3666:3666) (3704:3704:3704))
        (PORT d[12] (3640:3640:3640) (3738:3738:3738))
        (PORT clk (1646:1646:1646) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1404:1404:1404))
        (PORT clk (1646:1646:1646) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1677:1677:1677))
        (PORT d[0] (1946:1946:1946) (1877:1877:1877))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT asdata (506:506:506) (569:569:569))
        (PORT clrn (1373:1373:1373) (1352:1352:1352))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (862:862:862) (911:911:911))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1678:1678:1678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1374:1374:1374) (1354:1354:1354))
        (PORT ena (2364:2364:2364) (2331:2331:2331))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1709:1709:1709) (1768:1768:1768))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (3172:3172:3172))
        (PORT d[1] (1450:1450:1450) (1504:1504:1504))
        (PORT d[2] (1208:1208:1208) (1252:1252:1252))
        (PORT d[3] (1958:1958:1958) (2015:2015:2015))
        (PORT d[4] (2487:2487:2487) (2528:2528:2528))
        (PORT d[5] (2295:2295:2295) (2371:2371:2371))
        (PORT d[6] (2271:2271:2271) (2448:2448:2448))
        (PORT d[7] (2519:2519:2519) (2568:2568:2568))
        (PORT d[8] (2480:2480:2480) (2622:2622:2622))
        (PORT d[9] (1247:1247:1247) (1316:1316:1316))
        (PORT d[10] (3442:3442:3442) (3511:3511:3511))
        (PORT d[11] (2574:2574:2574) (2676:2676:2676))
        (PORT d[12] (1185:1185:1185) (1232:1232:1232))
        (PORT clk (1621:1621:1621) (1621:1621:1621))
        (PORT ena (1550:1550:1550) (1545:1545:1545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1621:1621:1621))
        (PORT d[0] (1550:1550:1550) (1545:1545:1545))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1374:1374:1374) (1354:1354:1354))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (427:427:427))
        (PORT datab (642:642:642) (629:629:629))
        (PORT datac (1675:1675:1675) (1689:1689:1689))
        (PORT datad (610:610:610) (645:645:645))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1622:1622:1622))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1622:1622:1622))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (878:878:878))
        (PORT datab (863:863:863) (868:868:868))
        (PORT datad (710:710:710) (689:689:689))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1622:1622:1622))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (346:346:346))
        (PORT datab (847:847:847) (859:859:859))
        (PORT datad (893:893:893) (946:946:946))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita13)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (308:308:308))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (926:926:926) (947:947:947))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sload (1153:1153:1153) (1206:1206:1206))
        (PORT ena (716:716:716) (714:714:714))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (943:943:943) (960:960:960))
        (PORT sload (906:906:906) (954:954:954))
        (PORT ena (891:891:891) (879:879:879))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (723:723:723))
        (PORT datab (672:672:672) (706:706:706))
        (PORT datac (1138:1138:1138) (1163:1163:1163))
        (PORT datad (1440:1440:1440) (1450:1450:1450))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[15\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (848:848:848))
        (PORT datab (795:795:795) (772:772:772))
        (PORT datac (1038:1038:1038) (1020:1020:1020))
        (PORT datad (1086:1086:1086) (1117:1117:1117))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT asdata (1181:1181:1181) (1181:1181:1181))
        (PORT ena (1700:1700:1700) (1714:1714:1714))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (1443:1443:1443) (1505:1505:1505))
        (PORT datad (212:212:212) (274:274:274))
        (IOPATH datab combout (275:275:275) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|decode2\|w_anode78w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (365:365:365))
        (PORT datac (227:227:227) (301:301:301))
        (PORT datad (229:229:229) (290:290:290))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1351:1351:1351) (1356:1356:1356))
        (PORT datab (1601:1601:1601) (1602:1602:1602))
        (PORT datac (200:200:200) (270:270:270))
        (PORT datad (355:355:355) (351:351:351))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1317:1317:1317) (1306:1306:1306))
        (PORT datad (301:301:301) (299:299:299))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (340:340:340))
        (PORT datab (1117:1117:1117) (1123:1123:1123))
        (PORT datad (890:890:890) (946:946:946))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (709:709:709) (749:749:749))
        (PORT clk (1646:1646:1646) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2630:2630:2630) (2731:2731:2731))
        (PORT d[1] (1899:1899:1899) (2040:2040:2040))
        (PORT d[2] (1588:1588:1588) (1614:1614:1614))
        (PORT d[3] (3262:3262:3262) (3404:3404:3404))
        (PORT d[4] (4162:4162:4162) (4130:4130:4130))
        (PORT d[5] (3291:3291:3291) (3369:3369:3369))
        (PORT d[6] (2868:2868:2868) (2988:2988:2988))
        (PORT d[7] (1652:1652:1652) (1676:1676:1676))
        (PORT d[8] (3496:3496:3496) (3514:3514:3514))
        (PORT d[9] (2266:2266:2266) (2416:2416:2416))
        (PORT d[10] (1853:1853:1853) (1987:1987:1987))
        (PORT d[11] (3653:3653:3653) (3678:3678:3678))
        (PORT d[12] (3072:3072:3072) (3169:3169:3169))
        (PORT clk (1643:1643:1643) (1670:1670:1670))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (888:888:888) (907:907:907))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sload (1153:1153:1153) (1206:1206:1206))
        (PORT ena (716:716:716) (714:714:714))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[11\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1110:1110:1110))
        (PORT datab (672:672:672) (707:707:707))
        (PORT datac (1138:1138:1138) (1164:1164:1164))
        (PORT datad (656:656:656) (708:708:708))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[14\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2116:2116:2116) (2088:2088:2088))
        (PORT datab (1272:1272:1272) (1312:1312:1312))
        (PORT datac (560:560:560) (545:545:545))
        (PORT datad (599:599:599) (603:603:603))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1435:1435:1435))
        (PORT clk (1643:1643:1643) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1672:1672:1672))
        (PORT d[0] (1965:1965:1965) (1901:1901:1901))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (852:852:852) (906:906:906))
        (PORT datad (1134:1134:1134) (1183:1183:1183))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (854:854:854))
        (PORT datab (230:230:230) (301:301:301))
        (PORT datac (1795:1795:1795) (1782:1782:1782))
        (PORT datad (573:573:573) (565:565:565))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (868:868:868))
        (PORT datab (1810:1810:1810) (1819:1819:1819))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (341:341:341))
        (PORT datab (599:599:599) (618:618:618))
        (PORT datad (891:891:891) (945:945:945))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1796:1796:1796) (1785:1785:1785))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sload (1153:1153:1153) (1206:1206:1206))
        (PORT ena (716:716:716) (714:714:714))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[10\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1039:1039:1039))
        (PORT datab (671:671:671) (710:710:710))
        (PORT datac (1140:1140:1140) (1167:1167:1167))
        (PORT datad (801:801:801) (832:832:832))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[16\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1117:1117:1117))
        (PORT datab (1259:1259:1259) (1256:1256:1256))
        (PORT datac (1139:1139:1139) (1139:1139:1139))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (3125:3125:3125))
        (PORT d[1] (2747:2747:2747) (2806:2806:2806))
        (PORT d[2] (2125:2125:2125) (2144:2144:2144))
        (PORT d[3] (1756:1756:1756) (1828:1828:1828))
        (PORT d[4] (1459:1459:1459) (1516:1516:1516))
        (PORT d[5] (2001:2001:2001) (2069:2069:2069))
        (PORT d[6] (1938:1938:1938) (2097:2097:2097))
        (PORT d[7] (2193:2193:2193) (2232:2232:2232))
        (PORT d[8] (2229:2229:2229) (2364:2364:2364))
        (PORT d[9] (1583:1583:1583) (1668:1668:1668))
        (PORT d[10] (1431:1431:1431) (1487:1487:1487))
        (PORT d[11] (2348:2348:2348) (2452:2452:2452))
        (PORT d[12] (2908:2908:2908) (3047:3047:3047))
        (PORT clk (1618:1618:1618) (1616:1616:1616))
        (PORT ena (3641:3641:3641) (3663:3663:3663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1616:1616:1616))
        (PORT d[0] (3641:3641:3641) (3663:3663:3663))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (1133:1133:1133) (1192:1192:1192))
        (PORT datad (214:214:214) (276:276:276))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1617:1617:1617))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1617:1617:1617))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1602:1602:1602) (1614:1614:1614))
        (PORT datab (610:610:610) (659:659:659))
        (PORT datac (1596:1596:1596) (1609:1609:1609))
        (PORT datad (505:505:505) (488:488:488))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1617:1617:1617))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1200:1200:1200))
        (PORT datac (328:328:328) (340:340:340))
        (PORT datad (931:931:931) (1008:1008:1008))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|decode2\|w_anode57w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (369:369:369))
        (PORT datad (229:229:229) (289:289:289))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (961:961:961) (1022:1022:1022))
        (PORT clk (1639:1639:1639) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3894:3894:3894) (3933:3933:3933))
        (PORT d[1] (2569:2569:2569) (2731:2731:2731))
        (PORT d[2] (1907:1907:1907) (1953:1953:1953))
        (PORT d[3] (2608:2608:2608) (2723:2723:2723))
        (PORT d[4] (3481:3481:3481) (3484:3484:3484))
        (PORT d[5] (4192:4192:4192) (4310:4310:4310))
        (PORT d[6] (3550:3550:3550) (3624:3624:3624))
        (PORT d[7] (3386:3386:3386) (3427:3427:3427))
        (PORT d[8] (1913:1913:1913) (1929:1929:1929))
        (PORT d[9] (2211:2211:2211) (2346:2346:2346))
        (PORT d[10] (2708:2708:2708) (2864:2864:2864))
        (PORT d[11] (3462:3462:3462) (3542:3542:3542))
        (PORT d[12] (3162:3162:3162) (3180:3180:3180))
        (PORT clk (1636:1636:1636) (1664:1664:1664))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT asdata (921:921:921) (958:958:958))
        (PORT clrn (1376:1376:1376) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (328:328:328))
        (PORT datab (1346:1346:1346) (1371:1371:1371))
        (PORT datac (386:386:386) (445:445:445))
        (PORT datad (870:870:870) (918:918:918))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (1930:1930:1930))
        (PORT clk (1636:1636:1636) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1666:1666:1666))
        (PORT d[0] (2427:2427:2427) (2413:2413:2413))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (223:223:223))
        (PORT datab (1083:1083:1083) (1106:1106:1106))
        (PORT datad (814:814:814) (800:800:800))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (942:942:942))
        (PORT datab (1067:1067:1067) (1054:1054:1054))
        (PORT datad (378:378:378) (398:398:398))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1667:1667:1667))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (523:523:523) (585:585:585))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sload (728:728:728) (789:789:789))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (696:696:696) (724:724:724))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sload (1153:1153:1153) (1206:1206:1206))
        (PORT ena (716:716:716) (714:714:714))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[9\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (613:613:613))
        (PORT datab (1026:1026:1026) (1061:1061:1061))
        (PORT datac (1079:1079:1079) (1140:1140:1140))
        (PORT datad (1084:1084:1084) (1111:1111:1111))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[13\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (851:851:851))
        (PORT datab (1582:1582:1582) (1551:1551:1551))
        (PORT datac (821:821:821) (858:858:858))
        (PORT datad (788:788:788) (779:779:779))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2357:2357:2357))
        (PORT d[1] (2682:2682:2682) (2747:2747:2747))
        (PORT d[2] (2524:2524:2524) (2566:2566:2566))
        (PORT d[3] (1411:1411:1411) (1463:1463:1463))
        (PORT d[4] (2027:2027:2027) (2101:2101:2101))
        (PORT d[5] (1772:1772:1772) (1823:1823:1823))
        (PORT d[6] (2451:2451:2451) (2570:2570:2570))
        (PORT d[7] (2690:2690:2690) (2724:2724:2724))
        (PORT d[8] (2460:2460:2460) (2543:2543:2543))
        (PORT d[9] (1499:1499:1499) (1561:1561:1561))
        (PORT d[10] (2259:2259:2259) (2310:2310:2310))
        (PORT d[11] (2762:2762:2762) (2829:2829:2829))
        (PORT d[12] (2735:2735:2735) (2816:2816:2816))
        (PORT clk (1611:1611:1611) (1610:1610:1610))
        (PORT ena (1830:1830:1830) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1610:1610:1610))
        (PORT d[0] (1830:1830:1830) (1833:1833:1833))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1611:1611:1611))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (1425:1425:1425) (1492:1492:1492))
        (PORT datad (1165:1165:1165) (1202:1202:1202))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1611:1611:1611))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1352:1352:1352))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1611:1611:1611))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1238:1238:1238))
        (PORT datab (895:895:895) (938:938:938))
        (PORT datad (1109:1109:1109) (1132:1132:1132))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (315:315:315))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[13\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (791:791:791))
        (PORT datab (1244:1244:1244) (1303:1303:1303))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[34\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT datac (1092:1092:1092) (1139:1139:1139))
        (PORT datad (789:789:789) (817:817:817))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (944:944:944) (961:961:961))
        (PORT sload (906:906:906) (954:954:954))
        (PORT ena (891:891:891) (879:879:879))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|DRsize\.010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1125:1125:1125) (1092:1092:1092))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT asdata (1109:1109:1109) (1188:1188:1188))
        (PORT ena (1698:1698:1698) (1744:1744:1744))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[15\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1336:1336:1336))
        (PORT datab (1017:1017:1017) (1035:1035:1035))
        (PORT datad (595:595:595) (621:621:621))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1160:1160:1160))
        (PORT datab (1253:1253:1253) (1329:1329:1329))
        (PORT datac (1056:1056:1056) (1065:1065:1065))
        (PORT datad (1326:1326:1326) (1358:1358:1358))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (605:605:605) (630:630:630))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (617:617:617))
        (PORT datab (344:344:344) (354:354:354))
        (PORT datac (1222:1222:1222) (1296:1296:1296))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1684:1684:1684) (1687:1687:1687))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1372:1372:1372))
        (PORT asdata (1046:1046:1046) (1019:1019:1019))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (704:704:704))
        (PORT datab (631:631:631) (671:671:671))
        (PORT datac (458:458:458) (549:549:549))
        (PORT datad (898:898:898) (938:938:938))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1185:1185:1185) (1190:1190:1190))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (257:257:257))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (605:605:605) (642:642:642))
        (PORT datac (902:902:902) (969:969:969))
        (PORT datad (337:337:337) (370:370:370))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (305:305:305))
        (PORT datab (918:918:918) (978:978:978))
        (PORT datac (608:608:608) (641:641:641))
        (PORT datad (299:299:299) (297:297:297))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1372:1372:1372))
        (PORT asdata (507:507:507) (569:569:569))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (922:922:922))
        (PORT datab (1170:1170:1170) (1223:1223:1223))
        (PORT datac (673:673:673) (729:729:729))
        (PORT datad (831:831:831) (861:861:861))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (258:258:258))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1106:1106:1106) (1074:1074:1074))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT asdata (868:868:868) (893:893:893))
        (PORT ena (1173:1173:1173) (1174:1174:1174))
=======
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (850:850:850) (896:896:896))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (707:707:707))
        (PORT datab (580:580:580) (611:611:611))
        (PORT datac (457:457:457) (551:551:551))
        (PORT datad (900:900:900) (944:944:944))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (664:664:664) (710:710:710))
        (PORT clk (1639:1639:1639) (1666:1666:1666))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1185:1185:1185) (1190:1190:1190))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (845:845:845))
        (PORT datab (870:870:870) (922:922:922))
        (PORT datac (747:747:747) (722:722:722))
        (PORT datad (869:869:869) (907:907:907))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3567:3567:3567) (3591:3591:3591))
        (PORT d[1] (2612:2612:2612) (2789:2789:2789))
        (PORT d[2] (2168:2168:2168) (2227:2227:2227))
        (PORT d[3] (2308:2308:2308) (2419:2419:2419))
        (PORT d[4] (3498:3498:3498) (3478:3478:3478))
        (PORT d[5] (3629:3629:3629) (3725:3725:3725))
        (PORT d[6] (3534:3534:3534) (3594:3594:3594))
        (PORT d[7] (3131:3131:3131) (3152:3152:3152))
        (PORT d[8] (2185:2185:2185) (2203:2203:2203))
        (PORT d[9] (1924:1924:1924) (2045:2045:2045))
        (PORT d[10] (2460:2460:2460) (2635:2635:2635))
        (PORT d[11] (3161:3161:3161) (3224:3224:3224))
        (PORT d[12] (2878:2878:2878) (2903:2903:2903))
        (PORT clk (1636:1636:1636) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (1915:1915:1915))
        (PORT clk (1636:1636:1636) (1664:1664:1664))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1428:1428:1428) (1434:1434:1434))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (395:395:395) (430:430:430))
        (PORT datac (900:900:900) (970:970:970))
        (PORT datad (611:611:611) (649:649:649))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (306:306:306))
        (PORT datab (918:918:918) (978:978:978))
        (PORT datac (608:608:608) (642:642:642))
        (PORT datad (520:520:520) (509:509:509))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1666:1666:1666))
        (PORT d[0] (2428:2428:2428) (2381:2381:2381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1106:1106:1106) (1074:1074:1074))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT asdata (513:513:513) (579:579:579))
        (PORT ena (1173:1173:1173) (1174:1174:1174))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (706:706:706))
        (PORT datab (484:484:484) (571:571:571))
        (PORT datac (566:566:566) (591:591:591))
        (PORT datad (886:886:886) (926:926:926))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1185:1185:1185) (1190:1190:1190))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (635:635:635))
        (PORT datac (904:904:904) (970:970:970))
        (PORT datad (358:358:358) (391:391:391))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (2081:2081:2081))
        (PORT d[1] (2408:2408:2408) (2455:2455:2455))
        (PORT d[2] (2255:2255:2255) (2294:2294:2294))
        (PORT d[3] (1704:1704:1704) (1767:1767:1767))
        (PORT d[4] (2261:2261:2261) (2323:2323:2323))
        (PORT d[5] (1836:1836:1836) (1893:1893:1893))
        (PORT d[6] (2163:2163:2163) (2268:2268:2268))
        (PORT d[7] (2675:2675:2675) (2697:2697:2697))
        (PORT d[8] (2478:2478:2478) (2574:2574:2574))
        (PORT d[9] (1539:1539:1539) (1617:1617:1617))
        (PORT d[10] (1966:1966:1966) (2011:2011:2011))
        (PORT d[11] (2715:2715:2715) (2770:2770:2770))
        (PORT d[12] (2462:2462:2462) (2530:2530:2530))
        (PORT clk (1611:1611:1611) (1610:1610:1610))
        (PORT ena (2072:2072:2072) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1610:1610:1610))
        (PORT d[0] (2072:2072:2072) (2070:2070:2070))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (675:675:675))
        (PORT datab (919:919:919) (984:984:984))
        (PORT datac (640:640:640) (679:679:679))
        (PORT datad (162:162:162) (184:184:184))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1611:1611:1611))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1106:1106:1106) (1074:1074:1074))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT asdata (513:513:513) (580:580:580))
        (PORT ena (1173:1173:1173) (1174:1174:1174))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1611:1611:1611))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1611:1611:1611))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (1873:1873:1873))
        (PORT clk (1632:1632:1632) (1660:1660:1660))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (709:709:709))
        (PORT datab (369:369:369) (414:414:414))
        (PORT datac (459:459:459) (549:549:549))
        (PORT datad (902:902:902) (942:942:942))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (2013:2013:2013))
        (PORT d[1] (2830:2830:2830) (3029:3029:3029))
        (PORT d[2] (1258:1258:1258) (1321:1321:1321))
        (PORT d[3] (1460:1460:1460) (1512:1512:1512))
        (PORT d[4] (3123:3123:3123) (3158:3158:3158))
        (PORT d[5] (1505:1505:1505) (1578:1578:1578))
        (PORT d[6] (1726:1726:1726) (1760:1760:1760))
        (PORT d[7] (1197:1197:1197) (1250:1250:1250))
        (PORT d[8] (1256:1256:1256) (1311:1311:1311))
        (PORT d[9] (1499:1499:1499) (1580:1580:1580))
        (PORT d[10] (3209:3209:3209) (3443:3443:3443))
        (PORT d[11] (1226:1226:1226) (1294:1294:1294))
        (PORT d[12] (1670:1670:1670) (1693:1693:1693))
        (PORT clk (1629:1629:1629) (1658:1658:1658))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1185:1185:1185) (1190:1190:1190))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1160:1160:1160))
        (PORT datac (877:877:877) (908:908:908))
        (PORT datad (529:529:529) (560:560:560))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1400:1400:1400) (1353:1353:1353))
        (PORT clk (1629:1629:1629) (1658:1658:1658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1660:1660:1660))
        (PORT d[0] (1856:1856:1856) (1819:1819:1819))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (906:906:906))
        (PORT datab (365:365:365) (396:396:396))
        (PORT datac (215:215:215) (281:281:281))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1633:1633:1633) (1661:1661:1661))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (466:466:466) (492:492:492))
        (PORT sload (1080:1080:1080) (1121:1121:1121))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1633:1633:1633) (1661:1661:1661))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1359:1359:1359))
        (PORT asdata (943:943:943) (960:960:960))
        (PORT ena (985:985:985) (1006:1006:1006))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (700:700:700))
        (PORT datab (646:646:646) (688:688:688))
        (PORT datac (453:453:453) (547:547:547))
        (PORT datad (895:895:895) (934:934:934))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1633:1633:1633) (1661:1661:1661))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1633:1633:1633) (1661:1661:1661))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1185:1185:1185) (1190:1190:1190))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1498:1498:1498) (1550:1550:1550))
        (PORT d[1] (2647:2647:2647) (2763:2763:2763))
        (PORT d[2] (3335:3335:3335) (3430:3430:3430))
        (PORT d[3] (967:967:967) (1011:1011:1011))
        (PORT d[4] (1237:1237:1237) (1283:1283:1283))
        (PORT d[5] (2672:2672:2672) (2763:2763:2763))
        (PORT d[6] (3065:3065:3065) (3142:3142:3142))
        (PORT d[7] (954:954:954) (1015:1015:1015))
        (PORT d[8] (2872:2872:2872) (2986:2986:2986))
        (PORT d[9] (1365:1365:1365) (1455:1455:1455))
        (PORT d[10] (3378:3378:3378) (3490:3490:3490))
        (PORT d[11] (952:952:952) (995:995:995))
        (PORT d[12] (992:992:992) (1063:1063:1063))
        (PORT clk (1604:1604:1604) (1604:1604:1604))
        (PORT ena (2149:2149:2149) (2153:2153:2153))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (655:655:655))
        (PORT datab (972:972:972) (1044:1044:1044))
        (PORT datad (779:779:779) (864:864:864))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1604:1604:1604) (1604:1604:1604))
        (PORT d[0] (2149:2149:2149) (2153:2153:2153))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (223:223:223))
        (PORT datab (232:232:232) (305:305:305))
        (PORT datac (577:577:577) (593:593:593))
        (PORT datad (1012:1012:1012) (1044:1044:1044))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1605:1605:1605))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1115:1115:1115) (1100:1100:1100))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (997:997:997) (1008:1008:1008))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1605:1605:1605))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1605:1605:1605))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1170:1170:1170) (1181:1181:1181))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1344:1344:1344))
        (PORT clk (1627:1627:1627) (1656:1656:1656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1705:1705:1705) (1759:1759:1759))
        (PORT d[1] (2585:2585:2585) (2775:2775:2775))
        (PORT d[2] (1285:1285:1285) (1352:1352:1352))
        (PORT d[3] (2230:2230:2230) (2309:2309:2309))
        (PORT d[4] (2852:2852:2852) (2886:2886:2886))
        (PORT d[5] (1848:1848:1848) (1932:1932:1932))
        (PORT d[6] (1463:1463:1463) (1524:1524:1524))
        (PORT d[7] (1205:1205:1205) (1255:1255:1255))
        (PORT d[8] (1540:1540:1540) (1586:1586:1586))
        (PORT d[9] (1230:1230:1230) (1293:1293:1293))
        (PORT d[10] (2868:2868:2868) (3087:3087:3087))
        (PORT d[11] (1216:1216:1216) (1281:1281:1281))
        (PORT d[12] (2500:2500:2500) (2566:2566:2566))
        (PORT clk (1624:1624:1624) (1654:1654:1654))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1158:1158:1158) (1185:1185:1185))
        (PORT sload (1873:1873:1873) (1906:1906:1906))
        (PORT ena (1428:1428:1428) (1426:1426:1426))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[13\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (299:299:299))
        (PORT datab (1688:1688:1688) (1776:1776:1776))
        (PORT datad (869:869:869) (890:890:890))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3754:3754:3754) (3731:3731:3731))
        (PORT clk (1624:1624:1624) (1654:1654:1654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1627:1627:1627) (1656:1656:1656))
        (PORT d[0] (4210:4210:4210) (4197:4197:4197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1628:1628:1628) (1657:1657:1657))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (682:682:682) (756:756:756))
        (PORT datac (1101:1101:1101) (1088:1088:1088))
        (PORT datad (532:532:532) (525:525:525))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1628:1628:1628) (1657:1657:1657))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT asdata (506:506:506) (569:569:569))
        (PORT clrn (1372:1372:1372) (1351:1351:1351))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (212:212:212) (274:274:274))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1628:1628:1628) (1657:1657:1657))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1628:1628:1628) (1657:1657:1657))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1213:1213:1213) (1255:1255:1255))
        (PORT d[1] (2652:2652:2652) (2757:2757:2757))
        (PORT d[2] (3165:3165:3165) (3200:3200:3200))
        (PORT d[3] (3989:3989:3989) (4058:4058:4058))
        (PORT d[4] (1247:1247:1247) (1292:1292:1292))
        (PORT d[5] (2621:2621:2621) (2706:2706:2706))
        (PORT d[6] (3061:3061:3061) (3136:3136:3136))
        (PORT d[7] (1685:1685:1685) (1726:1726:1726))
        (PORT d[8] (2869:2869:2869) (2980:2980:2980))
        (PORT d[9] (1404:1404:1404) (1497:1497:1497))
        (PORT d[10] (3025:3025:3025) (3119:3119:3119))
        (PORT d[11] (3713:3713:3713) (3741:3741:3741))
        (PORT d[12] (2883:2883:2883) (2973:2973:2973))
        (PORT clk (1599:1599:1599) (1600:1600:1600))
        (PORT ena (3446:3446:3446) (3474:3474:3474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1600:1600:1600))
        (PORT d[0] (3446:3446:3446) (3474:3474:3474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1601:1601:1601))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT ena (1818:1818:1818) (1776:1776:1776))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2217:2217:2217) (2241:2241:2241))
        (PORT datad (201:201:201) (259:259:259))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1601:1601:1601))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1601:1601:1601))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1846:1846:1846) (1841:1841:1841))
        (PORT clk (1631:1631:1631) (1658:1658:1658))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1947:1947:1947) (1991:1991:1991))
        (PORT d[1] (2842:2842:2842) (3035:3035:3035))
        (PORT d[2] (1284:1284:1284) (1351:1351:1351))
        (PORT d[3] (1440:1440:1440) (1498:1498:1498))
        (PORT d[4] (2807:2807:2807) (2850:2850:2850))
        (PORT d[5] (2070:2070:2070) (2150:2150:2150))
        (PORT d[6] (1478:1478:1478) (1515:1515:1515))
        (PORT d[7] (1730:1730:1730) (1788:1788:1788))
        (PORT d[8] (1259:1259:1259) (1321:1321:1321))
        (PORT d[9] (1490:1490:1490) (1562:1562:1562))
        (PORT d[10] (2869:2869:2869) (3088:3088:3088))
        (PORT d[11] (1249:1249:1249) (1315:1315:1315))
        (PORT d[12] (1696:1696:1696) (1722:1722:1722))
        (PORT clk (1628:1628:1628) (1656:1656:1656))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (997:997:997))
        (PORT datab (902:902:902) (904:904:904))
        (PORT datac (1608:1608:1608) (1670:1670:1670))
        (PORT datad (1911:1911:1911) (1953:1953:1953))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2055:2055:2055) (2020:2020:2020))
        (PORT datab (1051:1051:1051) (1033:1033:1033))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (336:336:336))
        (PORT datab (1082:1082:1082) (1068:1068:1068))
        (PORT datad (876:876:876) (932:932:932))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3167:3167:3167) (3188:3188:3188))
        (PORT clk (1628:1628:1628) (1656:1656:1656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1631:1631:1631) (1658:1658:1658))
        (PORT d[0] (3623:3623:3623) (3654:3654:3654))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (907:907:907) (924:924:924))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sload (1153:1153:1153) (1206:1206:1206))
        (PORT ena (716:716:716) (714:714:714))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_ld_signed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (912:912:912))
        (PORT datab (1047:1047:1047) (1097:1097:1097))
        (PORT datac (1995:1995:1995) (2101:2101:2101))
        (PORT datad (1078:1078:1078) (1098:1098:1098))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1659:1659:1659))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1659:1659:1659))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_ld_signed\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (844:844:844) (866:866:866))
        (PORT datad (166:166:166) (190:190:190))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1659:1659:1659))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1659:1659:1659))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_ld_signed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1476:1476:1476) (1531:1531:1531))
        (PORT d[1] (2355:2355:2355) (2470:2470:2470))
        (PORT d[2] (3331:3331:3331) (3442:3442:3442))
        (PORT d[3] (3968:3968:3968) (4027:4027:4027))
        (PORT d[4] (1798:1798:1798) (1875:1875:1875))
        (PORT d[5] (2646:2646:2646) (2734:2734:2734))
        (PORT d[6] (3065:3065:3065) (3141:3141:3141))
        (PORT d[7] (1686:1686:1686) (1727:1727:1727))
        (PORT d[8] (2859:2859:2859) (2947:2947:2947))
        (PORT d[9] (1403:1403:1403) (1496:1496:1496))
        (PORT d[10] (3357:3357:3357) (3467:3467:3467))
        (PORT d[11] (3735:3735:3735) (3763:3763:3763))
        (PORT d[12] (1187:1187:1187) (1240:1240:1240))
        (PORT clk (1603:1603:1603) (1602:1602:1602))
        (PORT ena (3455:3455:3455) (3485:3485:3485))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_fill_bit\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1304:1304:1304) (1263:1263:1263))
        (PORT datab (246:246:246) (319:319:319))
        (PORT datac (1025:1025:1025) (1043:1043:1043))
        (PORT datad (217:217:217) (275:275:275))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1602:1602:1602))
        (PORT d[0] (3455:3455:3455) (3485:3485:3485))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1354:1354:1354))
        (PORT datab (1599:1599:1599) (1601:1601:1601))
        (PORT datac (200:200:200) (271:271:271))
        (PORT datad (341:341:341) (336:336:336))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (821:821:821))
        (PORT datab (878:878:878) (951:951:951))
        (PORT datac (669:669:669) (753:753:753))
        (PORT datad (875:875:875) (904:904:904))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1604:1604:1604) (1603:1603:1603))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (809:809:809))
        (PORT datab (1116:1116:1116) (1102:1102:1102))
        (PORT datad (746:746:746) (726:726:726))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1604:1604:1604) (1603:1603:1603))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (338:338:338))
        (PORT datab (1040:1040:1040) (1048:1048:1048))
        (PORT datad (880:880:880) (936:936:936))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1604:1604:1604) (1603:1603:1603))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (887:887:887) (900:900:900))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sload (1153:1153:1153) (1206:1206:1206))
        (PORT ena (716:716:716) (714:714:714))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (935:935:935))
        (PORT datab (672:672:672) (712:712:712))
        (PORT datac (1142:1142:1142) (1170:1170:1170))
        (PORT datad (977:977:977) (1003:1003:1003))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1067:1067:1067))
        (PORT datab (285:285:285) (384:384:384))
        (PORT datac (909:909:909) (985:985:985))
        (PORT datad (589:589:589) (593:593:593))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (1022:1022:1022))
        (PORT datab (1713:1713:1713) (1720:1720:1720))
        (PORT datac (576:576:576) (574:574:574))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[17\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1284:1284:1284))
        (PORT datab (1223:1223:1223) (1252:1252:1252))
        (PORT datac (1302:1302:1302) (1292:1292:1292))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (226:226:226) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1373:1373:1373) (1352:1352:1352))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (1995:1995:1995) (2055:2055:2055))
        (PORT datad (211:211:211) (273:273:273))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1580:1580:1580) (1633:1633:1633))
        (PORT datab (866:866:866) (893:893:893))
        (PORT datac (325:325:325) (336:336:336))
        (PORT datad (646:646:646) (698:698:698))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (255:255:255))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1374:1374:1374) (1374:1374:1374))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[17\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1629:1629:1629) (1675:1675:1675))
        (PORT datab (223:223:223) (292:292:292))
        (PORT datac (916:916:916) (980:980:980))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (946:946:946))
        (PORT datab (570:570:570) (547:547:547))
        (PORT datac (605:605:605) (652:652:652))
        (PORT datad (801:801:801) (883:883:883))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1700:1700:1700) (1683:1683:1683))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT asdata (506:506:506) (568:568:568))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1398:1398:1398))
        (PORT datad (212:212:212) (273:273:273))
        (IOPATH dataa combout (273:273:273) (269:269:269))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (258:258:258))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[16\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1667:1667:1667) (1706:1706:1706))
        (PORT datab (847:847:847) (936:936:936))
        (PORT datac (196:196:196) (263:263:263))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1245:1245:1245) (1241:1241:1241))
        (PORT datab (854:854:854) (842:842:842))
        (PORT datac (1089:1089:1089) (1126:1126:1126))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1419:1419:1419) (1447:1447:1447))
        (PORT clk (1645:1645:1645) (1672:1672:1672))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT asdata (507:507:507) (568:568:568))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1403:1403:1403) (1443:1443:1443))
        (PORT d[1] (1817:1817:1817) (1902:1902:1902))
        (PORT d[2] (1976:1976:1976) (2039:2039:2039))
        (PORT d[3] (3552:3552:3552) (3689:3689:3689))
        (PORT d[4] (2494:2494:2494) (2494:2494:2494))
        (PORT d[5] (1725:1725:1725) (1779:1779:1779))
        (PORT d[6] (2470:2470:2470) (2514:2514:2514))
        (PORT d[7] (2015:2015:2015) (2082:2082:2082))
        (PORT d[8] (1843:1843:1843) (1916:1916:1916))
        (PORT d[9] (2663:2663:2663) (2860:2860:2860))
        (PORT d[10] (1820:1820:1820) (1937:1937:1937))
        (PORT d[11] (2111:2111:2111) (2137:2137:2137))
        (PORT d[12] (2595:2595:2595) (2682:2682:2682))
        (PORT clk (1642:1642:1642) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2338:2338:2338))
        (PORT clk (1642:1642:1642) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1672:1672:1672))
        (PORT d[0] (2853:2853:2853) (2804:2804:2804))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[7\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (881:881:881))
        (PORT datab (826:826:826) (822:822:822))
        (PORT datad (804:804:804) (789:789:789))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_parity\|read_mux_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1275:1275:1275) (1295:1295:1295))
        (PORT datad (808:808:808) (814:814:814))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1908:1908:1908) (1991:1991:1991))
        (PORT datab (261:261:261) (346:346:346))
        (PORT datac (607:607:607) (636:636:636))
        (PORT datad (177:177:177) (198:198:198))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (721:721:721))
        (PORT datac (615:615:615) (665:665:665))
        (PORT datad (233:233:233) (308:308:308))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (222:222:222))
        (PORT datab (376:376:376) (414:414:414))
        (PORT datac (186:186:186) (223:223:223))
        (PORT datad (366:366:366) (408:408:408))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2025:2025:2025) (2093:2093:2093))
        (PORT d[1] (2896:2896:2896) (2946:2946:2946))
        (PORT d[2] (2205:2205:2205) (2285:2285:2285))
        (PORT d[3] (1967:1967:1967) (2030:2030:2030))
        (PORT d[4] (2052:2052:2052) (2139:2139:2139))
        (PORT d[5] (2280:2280:2280) (2363:2363:2363))
        (PORT d[6] (1513:1513:1513) (1632:1632:1632))
        (PORT d[7] (2184:2184:2184) (2224:2224:2224))
        (PORT d[8] (2209:2209:2209) (2269:2269:2269))
        (PORT d[9] (3049:3049:3049) (3140:3140:3140))
        (PORT d[10] (2424:2424:2424) (2486:2486:2486))
        (PORT d[11] (1942:1942:1942) (1993:1993:1993))
        (PORT d[12] (2474:2474:2474) (2526:2526:2526))
        (PORT clk (1617:1617:1617) (1616:1616:1616))
        (PORT ena (2913:2913:2913) (2940:2940:2940))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (303:303:303))
        (PORT datac (330:330:330) (337:337:337))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1616:1616:1616))
        (PORT d[0] (2913:2913:2913) (2940:2940:2940))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|wait_latency_counter\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (458:458:458))
        (PORT datab (214:214:214) (253:253:253))
        (PORT datac (155:155:155) (186:186:186))
        (PORT datad (324:324:324) (328:328:328))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1617:1617:1617))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (324:324:324) (325:325:325))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1617:1617:1617))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1617:1617:1617))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (319:319:319))
        (PORT datad (322:322:322) (324:324:324))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1872:1872:1872) (1872:1872:1872))
        (PORT clk (1644:1644:1644) (1672:1672:1672))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1675:1675:1675) (1710:1710:1710))
        (PORT d[1] (1752:1752:1752) (1830:1830:1830))
        (PORT d[2] (1728:1728:1728) (1805:1805:1805))
        (PORT d[3] (3558:3558:3558) (3696:3696:3696))
        (PORT d[4] (2544:2544:2544) (2560:2560:2560))
        (PORT d[5] (1471:1471:1471) (1530:1530:1530))
        (PORT d[6] (2461:2461:2461) (2512:2512:2512))
        (PORT d[7] (1986:1986:1986) (2050:2050:2050))
        (PORT d[8] (1835:1835:1835) (1895:1895:1895))
        (PORT d[9] (2632:2632:2632) (2815:2815:2815))
        (PORT d[10] (1817:1817:1817) (1931:1931:1931))
        (PORT d[11] (1653:1653:1653) (1704:1704:1704))
        (PORT d[12] (2587:2587:2587) (2692:2692:2692))
        (PORT clk (1641:1641:1641) (1670:1670:1670))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1620:1620:1620) (1654:1654:1654))
        (PORT datab (228:228:228) (302:302:302))
        (PORT datac (328:328:328) (335:335:335))
        (PORT datad (240:240:240) (307:307:307))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (260:260:260) (344:344:344))
        (PORT datad (235:235:235) (301:301:301))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (2023:2023:2023))
        (PORT clk (1641:1641:1641) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1672:1672:1672))
        (PORT d[0] (2529:2529:2529) (2489:2489:2489))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (556:556:556) (551:551:551))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (380:380:380))
        (PORT datab (183:183:183) (217:217:217))
        (PORT datac (187:187:187) (226:226:226))
        (PORT datad (593:593:593) (620:620:620))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1673:1673:1673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1358:1358:1358))
        (PORT ena (742:742:742) (746:746:746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_rx\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1141:1141:1141))
        (PORT datab (261:261:261) (337:337:337))
        (PORT datac (1439:1439:1439) (1459:1459:1459))
        (PORT datad (234:234:234) (312:312:312))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2339:2339:2339))
        (PORT d[1] (2948:2948:2948) (3012:3012:3012))
        (PORT d[2] (2509:2509:2509) (2581:2581:2581))
        (PORT d[3] (1790:1790:1790) (1867:1867:1867))
        (PORT d[4] (2050:2050:2050) (2128:2128:2128))
        (PORT d[5] (2272:2272:2272) (2343:2343:2343))
        (PORT d[6] (1530:1530:1530) (1648:1648:1648))
        (PORT d[7] (2193:2193:2193) (2243:2243:2243))
        (PORT d[8] (2222:2222:2222) (2295:2295:2295))
        (PORT d[9] (3057:3057:3057) (3159:3159:3159))
        (PORT d[10] (2432:2432:2432) (2504:2504:2504))
        (PORT d[11] (1983:1983:1983) (2036:2036:2036))
        (PORT d[12] (2333:2333:2333) (2399:2399:2399))
        (PORT clk (1616:1616:1616) (1616:1616:1616))
        (PORT ena (2902:2902:2902) (2937:2937:2937))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1616:1616:1616))
        (PORT d[0] (2902:2902:2902) (2937:2937:2937))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE uart1\|rx\|done\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1828:1828:1828) (1897:1897:1897))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1617:1617:1617))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|data_out\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1274:1274:1274) (1272:1272:1272))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1617:1617:1617))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal8\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (672:672:672) (739:739:739))
        (PORT datad (670:670:670) (711:711:711))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1617:1617:1617))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (948:948:948))
        (PORT datac (880:880:880) (927:927:927))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2805:2805:2805) (2835:2835:2835))
        (PORT clk (1648:1648:1648) (1676:1676:1676))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (753:753:753))
        (PORT datab (895:895:895) (915:915:915))
        (PORT datac (839:839:839) (856:856:856))
        (PORT datad (585:585:585) (598:598:598))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3061:3061:3061) (3086:3086:3086))
        (PORT d[1] (2025:2025:2025) (2181:2181:2181))
        (PORT d[2] (2633:2633:2633) (2685:2685:2685))
        (PORT d[3] (2321:2321:2321) (2429:2429:2429))
        (PORT d[4] (2954:2954:2954) (2930:2930:2930))
        (PORT d[5] (3314:3314:3314) (3401:3401:3401))
        (PORT d[6] (2994:2994:2994) (3043:3043:3043))
        (PORT d[7] (2813:2813:2813) (2803:2803:2803))
        (PORT d[8] (2427:2427:2427) (2451:2451:2451))
        (PORT d[9] (1650:1650:1650) (1753:1753:1753))
        (PORT d[10] (2232:2232:2232) (2391:2391:2391))
        (PORT d[11] (2875:2875:2875) (2888:2888:2888))
        (PORT d[12] (2613:2613:2613) (2614:2614:2614))
        (PORT clk (1645:1645:1645) (1674:1674:1674))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1101:1101:1101))
        (PORT datab (194:194:194) (232:232:232))
        (PORT datac (588:588:588) (599:599:599))
        (PORT datad (1089:1089:1089) (1108:1108:1108))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (2010:2010:2010))
        (PORT clk (1645:1645:1645) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1676:1676:1676))
        (PORT d[0] (2474:2474:2474) (2476:2476:2476))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1372:1372:1372) (1350:1350:1350))
        (PORT ena (745:745:745) (751:751:751))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src6_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (938:938:938))
        (PORT datab (1150:1150:1150) (1170:1170:1170))
        (PORT datac (1158:1158:1158) (1194:1194:1194))
        (PORT datad (846:846:846) (867:867:867))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (370:370:370))
        (PORT datab (228:228:228) (300:300:300))
        (PORT datad (172:172:172) (196:196:196))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT asdata (1048:1048:1048) (1025:1025:1025))
        (PORT clrn (1372:1372:1372) (1350:1350:1350))
        (PORT ena (1141:1141:1141) (1120:1120:1120))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1304:1304:1304) (1311:1311:1311))
        (PORT datab (613:613:613) (652:652:652))
        (PORT datac (1142:1142:1142) (1169:1169:1169))
        (PORT datad (616:616:616) (649:649:649))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2325:2325:2325))
        (PORT d[1] (2096:2096:2096) (2123:2123:2123))
        (PORT d[2] (2216:2216:2216) (2259:2259:2259))
        (PORT d[3] (1989:1989:1989) (2063:2063:2063))
        (PORT d[4] (1940:1940:1940) (2002:2002:2002))
        (PORT d[5] (2321:2321:2321) (2393:2393:2393))
        (PORT d[6] (1843:1843:1843) (1922:1922:1922))
        (PORT d[7] (2155:2155:2155) (2154:2154:2154))
        (PORT d[8] (1873:1873:1873) (1947:1947:1947))
        (PORT d[9] (2045:2045:2045) (2116:2116:2116))
        (PORT d[10] (2192:2192:2192) (2244:2244:2244))
        (PORT d[11] (2231:2231:2231) (2257:2257:2257))
        (PORT d[12] (2187:2187:2187) (2240:2240:2240))
        (PORT clk (1620:1620:1620) (1620:1620:1620))
        (PORT ena (3065:3065:3065) (3043:3043:3043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1620:1620:1620) (1620:1620:1620))
        (PORT d[0] (3065:3065:3065) (3043:3043:3043))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (619:619:619))
        (PORT datab (277:277:277) (374:374:374))
        (PORT datac (587:587:587) (598:598:598))
        (PORT datad (565:565:565) (552:552:552))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1621:1621:1621))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (369:369:369))
        (PORT datac (228:228:228) (303:303:303))
        (PORT datad (212:212:212) (275:275:275))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1621:1621:1621))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1621:1621:1621))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (634:634:634))
        (PORT datac (241:241:241) (336:336:336))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (648:648:648))
        (PORT datab (184:184:184) (218:218:218))
        (PORT datac (574:574:574) (592:592:592))
        (PORT datad (178:178:178) (200:200:200))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2403:2403:2403) (2457:2457:2457))
        (PORT clk (1640:1640:1640) (1668:1668:1668))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (227:227:227) (302:302:302))
        (PORT datad (212:212:212) (274:274:274))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (637:637:637))
        (PORT datab (202:202:202) (236:236:236))
        (PORT datac (578:578:578) (596:596:596))
        (PORT datad (569:569:569) (555:555:555))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2457:2457:2457))
        (PORT d[1] (2294:2294:2294) (2461:2461:2461))
        (PORT d[2] (1852:1852:1852) (1940:1940:1940))
        (PORT d[3] (2000:2000:2000) (2046:2046:2046))
        (PORT d[4] (2257:2257:2257) (2266:2266:2266))
        (PORT d[5] (2343:2343:2343) (2418:2418:2418))
        (PORT d[6] (2014:2014:2014) (2092:2092:2092))
        (PORT d[7] (1935:1935:1935) (1973:1973:1973))
        (PORT d[8] (1799:1799:1799) (1875:1875:1875))
        (PORT d[9] (1532:1532:1532) (1589:1589:1589))
        (PORT d[10] (2553:2553:2553) (2745:2745:2745))
        (PORT d[11] (1784:1784:1784) (1871:1871:1871))
        (PORT d[12] (2190:2190:2190) (2197:2197:2197))
        (PORT clk (1637:1637:1637) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3468:3468:3468) (3435:3435:3435))
        (PORT clk (1637:1637:1637) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1668:1668:1668))
        (PORT d[0] (3924:3924:3924) (3901:3901:3901))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (336:336:336))
        (PORT datab (181:181:181) (214:214:214))
        (PORT datad (212:212:212) (273:273:273))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2468:2468:2468) (2538:2538:2538))
        (PORT datab (845:845:845) (887:887:887))
        (PORT datac (606:606:606) (611:611:611))
        (PORT datad (651:651:651) (702:702:702))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (631:631:631))
        (PORT datab (270:270:270) (363:363:363))
        (PORT datac (158:158:158) (189:189:189))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (317:317:317))
        (PORT datab (319:319:319) (341:341:341))
        (PORT datad (759:759:759) (734:734:734))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1371:1371:1371) (1350:1350:1350))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (320:320:320))
        (PORT datab (2217:2217:2217) (2308:2308:2308))
        (PORT datac (763:763:763) (742:742:742))
        (PORT datad (213:213:213) (275:275:275))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (689:689:689) (736:736:736))
        (PORT datac (245:245:245) (340:340:340))
        (PORT datad (600:600:600) (643:643:643))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1784:1784:1784) (1853:1853:1853))
        (PORT d[1] (1998:1998:1998) (2079:2079:2079))
        (PORT d[2] (2873:2873:2873) (2889:2889:2889))
        (PORT d[3] (2889:2889:2889) (2943:2943:2943))
        (PORT d[4] (1779:1779:1779) (1849:1849:1849))
        (PORT d[5] (2313:2313:2313) (2400:2400:2400))
        (PORT d[6] (2494:2494:2494) (2540:2540:2540))
        (PORT d[7] (1692:1692:1692) (1726:1726:1726))
        (PORT d[8] (2356:2356:2356) (2448:2448:2448))
        (PORT d[9] (1964:1964:1964) (2078:2078:2078))
        (PORT d[10] (2742:2742:2742) (2815:2815:2815))
        (PORT d[11] (3133:3133:3133) (3127:3127:3127))
        (PORT d[12] (2288:2288:2288) (2367:2367:2367))
        (PORT clk (1612:1612:1612) (1612:1612:1612))
        (PORT ena (2909:2909:2909) (2923:2923:2923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1612:1612:1612))
        (PORT d[0] (2909:2909:2909) (2923:2923:2923))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (178:178:178) (200:200:200))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (636:636:636))
        (PORT datab (184:184:184) (217:217:217))
        (PORT datac (578:578:578) (595:595:595))
        (PORT datad (198:198:198) (254:254:254))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (622:622:622) (619:619:619))
        (PORT datac (177:177:177) (209:209:209))
        (PORT datad (172:172:172) (196:196:196))
        (IOPATH datab combout (308:308:308) (300:300:300))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1835:1835:1835) (1825:1825:1825))
        (PORT datab (280:280:280) (376:376:376))
        (PORT datac (904:904:904) (978:978:978))
        (PORT datad (1539:1539:1539) (1531:1531:1531))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1372:1372:1372) (1350:1350:1350))
        (PORT ena (745:745:745) (751:751:751))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (365:365:365))
        (PORT datab (230:230:230) (303:303:303))
        (PORT datac (199:199:199) (267:267:267))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1641:1641:1641) (1668:1668:1668))
        (PORT datab (1566:1566:1566) (1563:1563:1563))
        (PORT datac (909:909:909) (985:985:985))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (383:383:383) (411:411:411))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1372:1372:1372) (1350:1350:1350))
        (PORT ena (1141:1141:1141) (1120:1120:1120))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (941:941:941))
        (PORT datab (1148:1148:1148) (1170:1170:1170))
        (PORT datac (350:350:350) (396:396:396))
        (PORT datad (1151:1151:1151) (1181:1181:1181))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (201:201:201) (259:259:259))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|WideOr1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1147:1147:1147))
        (PORT datab (195:195:195) (235:235:235))
        (PORT datac (1067:1067:1067) (1069:1069:1069))
        (PORT datad (340:340:340) (377:377:377))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (912:912:912))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (591:591:591) (603:603:603))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (630:630:630))
        (PORT datab (847:847:847) (890:890:890))
        (PORT datac (238:238:238) (330:330:330))
        (PORT datad (653:653:653) (705:705:705))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1361:1361:1361))
        (PORT asdata (507:507:507) (569:569:569))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (770:770:770))
        (PORT datab (319:319:319) (341:341:341))
        (PORT datad (211:211:211) (272:272:272))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (258:258:258))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1371:1371:1371) (1350:1350:1350))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|rx_options\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (314:314:314))
        (PORT datab (200:200:200) (233:233:233))
        (PORT datac (762:762:762) (740:740:740))
        (PORT datad (210:210:210) (270:270:270))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (257:257:257))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|rx_options\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1354:1354:1354))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1350:1350:1350))
        (PORT ena (2656:2656:2656) (2564:2564:2564))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD ena (posedge clk) (144:144:144))
=======
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1889:1889:1889) (1911:1911:1911))
        (PORT clk (1635:1635:1635) (1662:1662:1662))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|data_out\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (821:821:821) (848:848:848))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1937:1937:1937) (1988:1988:1988))
        (PORT d[1] (1535:1535:1535) (1604:1604:1604))
        (PORT d[2] (1455:1455:1455) (1515:1515:1515))
        (PORT d[3] (3352:3352:3352) (3532:3532:3532))
        (PORT d[4] (2834:2834:2834) (2857:2857:2857))
        (PORT d[5] (1195:1195:1195) (1237:1237:1237))
        (PORT d[6] (2755:2755:2755) (2799:2799:2799))
        (PORT d[7] (1438:1438:1438) (1487:1487:1487))
        (PORT d[8] (1572:1572:1572) (1619:1619:1619))
        (PORT d[9] (2909:2909:2909) (3130:3130:3130))
        (PORT d[10] (1831:1831:1831) (1942:1942:1942))
        (PORT d[11] (2353:2353:2353) (2406:2406:2406))
        (PORT d[12] (2896:2896:2896) (3022:3022:3022))
        (PORT clk (1632:1632:1632) (1660:1660:1660))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rx_options\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1354:1354:1354))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1350:1350:1350))
        (PORT ena (2656:2656:2656) (2564:2564:2564))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|data_received\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (2996:2996:2996) (3257:3257:3257))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (2022:2022:2022))
        (PORT clk (1632:1632:1632) (1660:1660:1660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1662:1662:1662))
        (PORT d[0] (2535:2535:2535) (2488:2488:2488))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (503:503:503) (486:486:486))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal6\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (671:671:671) (736:736:736))
        (PORT datad (667:667:667) (709:709:709))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src5_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1150:1150:1150) (1180:1180:1180))
        (PORT datab (1180:1180:1180) (1200:1200:1200))
        (PORT datac (1097:1097:1097) (1113:1113:1113))
        (PORT datad (1422:1422:1422) (1443:1443:1443))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1663:1663:1663))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1663:1663:1663))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (253:253:253))
        (PORT datab (247:247:247) (318:318:318))
        (PORT datac (601:601:601) (638:638:638))
        (PORT datad (178:178:178) (204:204:204))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1663:1663:1663))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (361:361:361))
        (PORT datab (586:586:586) (611:611:611))
        (PORT datac (855:855:855) (858:858:858))
        (PORT datad (648:648:648) (708:708:708))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1663:1663:1663))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1101:1101:1101))
        (PORT datab (816:816:816) (840:840:840))
        (PORT datad (179:179:179) (201:201:201))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (2128:2128:2128))
        (PORT d[1] (3448:3448:3448) (3513:3513:3513))
        (PORT d[2] (2234:2234:2234) (2292:2292:2292))
        (PORT d[3] (1487:1487:1487) (1532:1532:1532))
        (PORT d[4] (2622:2622:2622) (2719:2719:2719))
        (PORT d[5] (2533:2533:2533) (2622:2622:2622))
        (PORT d[6] (2279:2279:2279) (2401:2401:2401))
        (PORT d[7] (2477:2477:2477) (2540:2540:2540))
        (PORT d[8] (2504:2504:2504) (2583:2583:2583))
        (PORT d[9] (3343:3343:3343) (3460:3460:3460))
        (PORT d[10] (1512:1512:1512) (1598:1598:1598))
        (PORT d[11] (1953:1953:1953) (1995:1995:1995))
        (PORT d[12] (3124:3124:3124) (3180:3180:3180))
        (PORT clk (1607:1607:1607) (1606:1606:1606))
        (PORT ena (2841:2841:2841) (2851:2851:2851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (382:382:382))
        (PORT datab (353:353:353) (377:377:377))
        (PORT datac (616:616:616) (640:640:640))
        (PORT datad (230:230:230) (293:293:293))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1606:1606:1606))
        (PORT d[0] (2841:2841:2841) (2851:2851:2851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1608:1608:1608) (1607:1607:1607))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (324:324:324))
        (PORT datab (250:250:250) (327:327:327))
        (PORT datac (367:367:367) (410:410:410))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1608:1608:1608) (1607:1607:1607))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (378:378:378))
        (PORT datad (230:230:230) (291:291:291))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1608:1608:1608) (1607:1607:1607))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (224:224:224))
        (PORT datab (644:644:644) (666:666:666))
        (PORT datac (161:161:161) (197:197:197))
        (PORT datad (328:328:328) (343:343:343))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (322:322:322))
        (PORT datad (223:223:223) (293:293:293))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (381:381:381))
        (PORT datab (645:645:645) (667:667:667))
        (PORT datac (165:165:165) (199:199:199))
        (PORT datad (328:328:328) (343:343:343))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1641:1641:1641) (1646:1646:1646))
        (PORT clk (1639:1639:1639) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (949:949:949) (995:995:995))
        (PORT d[1] (990:990:990) (1037:1037:1037))
        (PORT d[2] (963:963:963) (1016:1016:1016))
        (PORT d[3] (968:968:968) (1009:1009:1009))
        (PORT d[4] (3085:3085:3085) (3125:3125:3125))
        (PORT d[5] (1253:1253:1253) (1314:1314:1314))
        (PORT d[6] (1178:1178:1178) (1215:1215:1215))
        (PORT d[7] (1190:1190:1190) (1233:1233:1233))
        (PORT d[8] (991:991:991) (1036:1036:1036))
        (PORT d[9] (1441:1441:1441) (1462:1462:1462))
        (PORT d[10] (1822:1822:1822) (1939:1939:1939))
        (PORT d[11] (1694:1694:1694) (1728:1728:1728))
        (PORT d[12] (1151:1151:1151) (1180:1180:1180))
        (PORT clk (1636:1636:1636) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1271:1271:1271))
        (PORT clk (1636:1636:1636) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1667:1667:1667))
        (PORT d[0] (1799:1799:1799) (1737:1737:1737))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (321:321:321))
        (PORT datab (249:249:249) (327:327:327))
        (PORT datad (159:159:159) (178:178:178))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1668:1668:1668))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (799:799:799) (812:812:812))
        (PORT datac (293:293:293) (301:301:301))
        (PORT datad (402:402:402) (448:448:448))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_read\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (354:354:354))
        (PORT datab (801:801:801) (810:810:810))
        (PORT datac (818:818:818) (830:830:830))
        (PORT datad (404:404:404) (445:445:445))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (233:233:233))
        (PORT datab (201:201:201) (244:244:244))
        (PORT datad (213:213:213) (278:278:278))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1266:1266:1266) (1331:1331:1331))
        (PORT d[1] (3761:3761:3761) (3842:3842:3842))
        (PORT d[2] (2496:2496:2496) (2576:2576:2576))
        (PORT d[3] (2022:2022:2022) (2093:2093:2093))
        (PORT d[4] (2869:2869:2869) (2977:2977:2977))
        (PORT d[5] (1998:1998:1998) (2086:2086:2086))
        (PORT d[6] (2819:2819:2819) (2950:2950:2950))
        (PORT d[7] (2765:2765:2765) (2841:2841:2841))
        (PORT d[8] (1760:1760:1760) (1826:1826:1826))
        (PORT d[9] (3618:3618:3618) (3742:3742:3742))
        (PORT d[10] (1533:1533:1533) (1630:1630:1630))
        (PORT d[11] (1190:1190:1190) (1238:1238:1238))
        (PORT d[12] (1226:1226:1226) (1288:1288:1288))
        (PORT clk (1611:1611:1611) (1611:1611:1611))
        (PORT ena (3405:3405:3405) (3432:3432:3432))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1380:1380:1380))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1366:1366:1366))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1611:1611:1611))
        (PORT d[0] (3405:3405:3405) (3432:3432:3432))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (231:231:231))
        (PORT datab (200:200:200) (240:240:240))
        (PORT datad (212:212:212) (277:277:277))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1380:1380:1380))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1366:1366:1366))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1098:1098:1098))
        (PORT datab (233:233:233) (305:305:305))
        (PORT datac (172:172:172) (214:214:214))
        (PORT datad (210:210:210) (272:272:272))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (186:186:186) (210:210:210))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1380:1380:1380))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1366:1366:1366))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (357:357:357))
        (PORT datab (672:672:672) (739:739:739))
        (PORT datad (400:400:400) (444:444:444))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1400:1400:1400))
        (PORT clk (1641:1641:1641) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1520:1520:1520) (1588:1588:1588))
        (PORT d[1] (950:950:950) (998:998:998))
        (PORT d[2] (980:980:980) (1028:1028:1028))
        (PORT d[3] (946:946:946) (974:974:974))
        (PORT d[4] (3324:3324:3324) (3366:3366:3366))
        (PORT d[5] (963:963:963) (1012:1012:1012))
        (PORT d[6] (1442:1442:1442) (1469:1469:1469))
        (PORT d[7] (1151:1151:1151) (1187:1187:1187))
        (PORT d[8] (998:998:998) (1043:1043:1043))
        (PORT d[9] (955:955:955) (1002:1002:1002))
        (PORT d[10] (1848:1848:1848) (1968:1968:1968))
        (PORT d[11] (1698:1698:1698) (1731:1731:1731))
        (PORT d[12] (1115:1115:1115) (1143:1143:1143))
        (PORT clk (1638:1638:1638) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2344:2344:2344))
        (PORT clk (1638:1638:1638) (1666:1666:1666))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (359:359:359))
        (PORT datab (221:221:221) (289:289:289))
        (PORT datac (156:156:156) (186:186:186))
        (PORT datad (771:771:771) (775:775:775))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1668:1668:1668))
        (PORT d[0] (2840:2840:2840) (2810:2810:2810))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (255:255:255))
        (PORT datac (581:581:581) (589:589:589))
        (PORT datad (179:179:179) (207:207:207))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1372:1372:1372) (1351:1351:1351))
        (PORT ena (746:746:746) (760:760:760))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1669:1669:1669))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1372:1372:1372) (1351:1351:1351))
        (PORT ena (746:746:746) (760:760:760))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (259:259:259))
        (PORT datab (227:227:227) (300:300:300))
        (PORT datad (181:181:181) (210:210:210))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1380:1380:1380))
        (PORT asdata (886:886:886) (898:898:898))
        (PORT clrn (1383:1383:1383) (1366:1366:1366))
        (PORT ena (771:771:771) (780:780:780))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_read\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (621:621:621))
        (PORT datab (673:673:673) (739:739:739))
        (PORT datac (825:825:825) (822:822:822))
        (PORT datad (243:243:243) (317:317:317))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1502:1502:1502) (1565:1565:1565))
        (PORT d[1] (3990:3990:3990) (4073:4073:4073))
        (PORT d[2] (2498:2498:2498) (2567:2567:2567))
        (PORT d[3] (2023:2023:2023) (2094:2094:2094))
        (PORT d[4] (1235:1235:1235) (1287:1287:1287))
        (PORT d[5] (1974:1974:1974) (2059:2059:2059))
        (PORT d[6] (2853:2853:2853) (2997:2997:2997))
        (PORT d[7] (3024:3024:3024) (3107:3107:3107))
        (PORT d[8] (2025:2025:2025) (2091:2091:2091))
        (PORT d[9] (1120:1120:1120) (1232:1232:1232))
        (PORT d[10] (1491:1491:1491) (1588:1588:1588))
        (PORT d[11] (1992:1992:1992) (2037:2037:2037))
        (PORT d[12] (1792:1792:1792) (1871:1871:1871))
        (PORT clk (1613:1613:1613) (1612:1612:1612))
        (PORT ena (3431:3431:3431) (3455:3455:3455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1612:1612:1612))
        (PORT d[0] (3431:3431:3431) (3455:3455:3455))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_read\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (232:232:232))
        (PORT datab (236:236:236) (307:307:307))
        (PORT datac (176:176:176) (218:218:218))
        (PORT datad (214:214:214) (278:278:278))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_read\|data_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (250:250:250) (325:325:325))
        (PORT datac (1129:1129:1129) (1149:1149:1149))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rx_read\|data_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1380:1380:1380))
        (PORT asdata (469:469:469) (495:495:495))
        (PORT clrn (1383:1383:1383) (1366:1366:1366))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[0\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (293:293:293))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (1933:1933:1933))
        (PORT clk (1631:1631:1631) (1658:1658:1658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1940:1940:1940) (1994:1994:1994))
        (PORT d[1] (1254:1254:1254) (1315:1315:1315))
        (PORT d[2] (1492:1492:1492) (1546:1546:1546))
        (PORT d[3] (3660:3660:3660) (3852:3852:3852))
        (PORT d[4] (2786:2786:2786) (2813:2813:2813))
        (PORT d[5] (1229:1229:1229) (1285:1285:1285))
        (PORT d[6] (1968:1968:1968) (2017:2017:2017))
        (PORT d[7] (1902:1902:1902) (1953:1953:1953))
        (PORT d[8] (1279:1279:1279) (1338:1338:1338))
        (PORT d[9] (3157:3157:3157) (3363:3363:3363))
        (PORT d[10] (1853:1853:1853) (1963:1963:1963))
        (PORT d[11] (2363:2363:2363) (2422:2422:2422))
        (PORT d[12] (2876:2876:2876) (3001:3001:3001))
        (PORT clk (1628:1628:1628) (1656:1656:1656))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (677:677:677))
        (PORT datab (641:641:641) (680:680:680))
        (PORT datac (204:204:204) (276:276:276))
        (PORT datad (352:352:352) (389:389:389))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2719:2719:2719) (2703:2703:2703))
        (PORT clk (1628:1628:1628) (1656:1656:1656))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (309:309:309))
        (PORT datab (228:228:228) (301:301:301))
        (PORT datac (204:204:204) (275:275:275))
        (PORT datad (205:205:205) (267:267:267))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1631:1631:1631) (1658:1658:1658))
        (PORT d[0] (3175:3175:3175) (3169:3169:3169))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (360:360:360))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (620:620:620) (646:646:646))
        (PORT datad (203:203:203) (266:266:266))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1659:1659:1659))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (309:309:309))
        (PORT datac (202:202:202) (274:274:274))
        (PORT datad (527:527:527) (520:520:520))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (309:309:309))
        (PORT datab (228:228:228) (300:300:300))
        (PORT datac (202:202:202) (273:273:273))
        (PORT datad (204:204:204) (264:264:264))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (219:219:219))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (203:203:203) (273:273:273))
        (PORT datad (204:204:204) (265:265:265))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1659:1659:1659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1659:1659:1659))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|LessThan0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (412:412:412) (452:452:452))
        (PORT datad (295:295:295) (302:302:302))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1659:1659:1659))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1017:1017:1017) (1048:1048:1048))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (289:289:289))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1017:1017:1017) (1048:1048:1048))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (2136:2136:2136))
        (PORT d[1] (3690:3690:3690) (3760:3760:3760))
        (PORT d[2] (2205:2205:2205) (2272:2272:2272))
        (PORT d[3] (1770:1770:1770) (1823:1823:1823))
        (PORT d[4] (2602:2602:2602) (2699:2699:2699))
        (PORT d[5] (2784:2784:2784) (2854:2854:2854))
        (PORT d[6] (2542:2542:2542) (2661:2661:2661))
        (PORT d[7] (2482:2482:2482) (2547:2547:2547))
        (PORT d[8] (1492:1492:1492) (1538:1538:1538))
        (PORT d[9] (3344:3344:3344) (3461:3461:3461))
        (PORT d[10] (1501:1501:1501) (1590:1590:1590))
        (PORT d[11] (1437:1437:1437) (1482:1482:1482))
        (PORT d[12] (1544:1544:1544) (1629:1629:1629))
        (PORT clk (1603:1603:1603) (1602:1602:1602))
        (PORT ena (2850:2850:2850) (2854:2854:2854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1602:1602:1602))
        (PORT d[0] (2850:2850:2850) (2854:2854:2854))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[2\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (296:296:296))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1604:1604:1604) (1603:1603:1603))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1017:1017:1017) (1048:1048:1048))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[3\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (296:296:296))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1017:1017:1017) (1048:1048:1048))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[4\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (290:290:290))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1604:1604:1604) (1603:1603:1603))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1604:1604:1604) (1603:1603:1603))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1068:1068:1068))
        (PORT datab (1089:1089:1089) (1114:1114:1114))
        (PORT datac (1533:1533:1533) (1503:1503:1503))
        (PORT datad (559:559:559) (602:602:602))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1017:1017:1017) (1048:1048:1048))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[5\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (290:290:290))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[12\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1454:1454:1454))
        (PORT datab (585:585:585) (633:633:633))
        (PORT datac (993:993:993) (965:965:965))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (799:799:799) (829:829:829))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|to\|clk_divisor\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1017:1017:1017) (1048:1048:1048))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (144:144:144))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|to\|clk_divisor\[6\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (290:290:290))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (258:258:258))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|to\|clk_divisor\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1017:1017:1017) (1048:1048:1048))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|to\|clk_divisor\[7\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (300:300:300))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (202:202:202) (260:260:260))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|to\|clk_divisor\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1017:1017:1017) (1048:1048:1048))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (144:144:144))
=======
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT asdata (504:504:504) (566:566:566))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|to\|clk_divisor\[8\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (306:306:306))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|to\|clk_divisor\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1017:1017:1017) (1048:1048:1048))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[9\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (297:297:297))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1017:1017:1017) (1048:1048:1048))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[10\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (302:302:302))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (894:894:894) (914:914:914))
        (PORT clk (1649:1649:1649) (1676:1676:1676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4753:4753:4753) (4835:4835:4835))
        (PORT d[1] (1895:1895:1895) (2034:2034:2034))
        (PORT d[2] (1583:1583:1583) (1612:1612:1612))
        (PORT d[3] (2707:2707:2707) (2853:2853:2853))
        (PORT d[4] (4057:4057:4057) (4091:4091:4091))
        (PORT d[5] (4813:4813:4813) (4954:4954:4954))
        (PORT d[6] (2906:2906:2906) (3029:3029:3029))
        (PORT d[7] (1647:1647:1647) (1668:1668:1668))
        (PORT d[8] (1617:1617:1617) (1614:1614:1614))
        (PORT d[9] (2760:2760:2760) (2943:2943:2943))
        (PORT d[10] (2164:2164:2164) (2311:2311:2311))
        (PORT d[11] (3637:3637:3637) (3657:3657:3657))
        (PORT d[12] (3344:3344:3344) (3441:3441:3441))
        (PORT clk (1646:1646:1646) (1674:1674:1674))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1017:1017:1017) (1048:1048:1048))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[11\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (297:297:297))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1663:1663:1663))
        (PORT clk (1646:1646:1646) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1676:1676:1676))
        (PORT d[0] (2226:2226:2226) (2144:2144:2144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1017:1017:1017) (1048:1048:1048))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[12\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (302:302:302))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1017:1017:1017) (1048:1048:1048))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[13\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (306:306:306))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (760:760:760) (803:803:803))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[14\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (307:307:307))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3081:3081:3081) (3171:3171:3171))
        (PORT d[1] (1196:1196:1196) (1251:1251:1251))
        (PORT d[2] (2402:2402:2402) (2424:2424:2424))
        (PORT d[3] (1180:1180:1180) (1234:1234:1234))
        (PORT d[4] (2486:2486:2486) (2527:2527:2527))
        (PORT d[5] (2031:2031:2031) (2105:2105:2105))
        (PORT d[6] (2224:2224:2224) (2398:2398:2398))
        (PORT d[7] (2488:2488:2488) (2532:2532:2532))
        (PORT d[8] (2186:2186:2186) (2316:2316:2316))
        (PORT d[9] (1248:1248:1248) (1317:1317:1317))
        (PORT d[10] (1905:1905:1905) (1934:1934:1934))
        (PORT d[11] (2309:2309:2309) (2407:2407:2407))
        (PORT d[12] (2208:2208:2208) (2273:2273:2273))
        (PORT clk (1621:1621:1621) (1620:1620:1620))
        (PORT ena (1543:1543:1543) (1538:1538:1538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1620:1620:1620))
        (PORT d[0] (1543:1543:1543) (1538:1538:1538))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (760:760:760) (803:803:803))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[15\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (307:307:307))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1621:1621:1621))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1621:1621:1621))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1621:1621:1621))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (760:760:760) (803:803:803))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (910:910:910) (948:948:948))
        (PORT clk (1650:1650:1650) (1677:1677:1677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4457:4457:4457) (4525:4525:4525))
        (PORT d[1] (1629:1629:1629) (1760:1760:1760))
        (PORT d[2] (1337:1337:1337) (1350:1350:1350))
        (PORT d[3] (2694:2694:2694) (2827:2827:2827))
        (PORT d[4] (4023:4023:4023) (4040:4040:4040))
        (PORT d[5] (4825:4825:4825) (4969:4969:4969))
        (PORT d[6] (4147:4147:4147) (4244:4244:4244))
        (PORT d[7] (1344:1344:1344) (1356:1356:1356))
        (PORT d[8] (1873:1873:1873) (1847:1847:1847))
        (PORT d[9] (2529:2529:2529) (2690:2690:2690))
        (PORT d[10] (1867:1867:1867) (1994:1994:1994))
        (PORT d[11] (3928:3928:3928) (3953:3953:3953))
        (PORT d[12] (3332:3332:3332) (3438:3438:3438))
        (PORT clk (1647:1647:1647) (1675:1675:1675))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[16\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (313:313:313))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1268:1268:1268) (1193:1193:1193))
        (PORT clk (1647:1647:1647) (1675:1675:1675))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (760:760:760) (803:803:803))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[17\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (299:299:299))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1677:1677:1677))
        (PORT d[0] (1724:1724:1724) (1659:1659:1659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1678:1678:1678))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (760:760:760) (803:803:803))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[18\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (308:308:308))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (760:760:760) (803:803:803))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[19\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (308:308:308))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (760:760:760) (803:803:803))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[20\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (301:301:301))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (760:760:760) (803:803:803))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[21\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (302:302:302))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2591:2591:2591) (2685:2685:2685))
        (PORT d[1] (1488:1488:1488) (1554:1554:1554))
        (PORT d[2] (2391:2391:2391) (2426:2426:2426))
        (PORT d[3] (1174:1174:1174) (1227:1227:1227))
        (PORT d[4] (2623:2623:2623) (2729:2729:2729))
        (PORT d[5] (2298:2298:2298) (2369:2369:2369))
        (PORT d[6] (2501:2501:2501) (2671:2671:2671))
        (PORT d[7] (2494:2494:2494) (2540:2540:2540))
        (PORT d[8] (2492:2492:2492) (2633:2633:2633))
        (PORT d[9] (1286:1286:1286) (1356:1356:1356))
        (PORT d[10] (1378:1378:1378) (1402:1402:1402))
        (PORT d[11] (2600:2600:2600) (2705:2705:2705))
        (PORT d[12] (3163:3163:3163) (3299:3299:3299))
        (PORT clk (1622:1622:1622) (1621:1621:1621))
        (PORT ena (1552:1552:1552) (1539:1539:1539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1621:1621:1621))
        (PORT d[0] (1552:1552:1552) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1622:1622:1622))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (760:760:760) (803:803:803))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1622:1622:1622))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[22\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (301:301:301))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1622:1622:1622))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (760:760:760) (803:803:803))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[23\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (230:230:230) (302:302:302))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (760:760:760) (803:803:803))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[24\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (305:305:305))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1292:1292:1292) (1358:1358:1358))
        (PORT clk (1642:1642:1642) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1208:1208:1208) (1258:1258:1258))
        (PORT d[1] (1246:1246:1246) (1314:1314:1314))
        (PORT d[2] (697:697:697) (736:736:736))
        (PORT d[3] (668:668:668) (709:709:709))
        (PORT d[4] (3336:3336:3336) (3387:3387:3387))
        (PORT d[5] (1291:1291:1291) (1353:1353:1353))
        (PORT d[6] (1751:1751:1751) (1836:1836:1836))
        (PORT d[7] (710:710:710) (747:747:747))
        (PORT d[8] (1096:1096:1096) (1095:1095:1095))
        (PORT d[9] (697:697:697) (741:741:741))
        (PORT d[10] (2077:2077:2077) (2198:2198:2198))
        (PORT d[11] (1971:1971:1971) (2008:2008:2008))
        (PORT d[12] (1893:1893:1893) (1931:1931:1931))
        (PORT clk (1639:1639:1639) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (881:881:881) (821:821:821))
        (PORT clk (1639:1639:1639) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1669:1669:1669))
        (PORT d[0] (1337:1337:1337) (1287:1287:1287))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (760:760:760) (803:803:803))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[25\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (274:274:274))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (760:760:760) (803:803:803))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|seconds_clk\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (412:412:412) (451:451:451))
        (PORT datad (291:291:291) (299:299:299))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|seconds_clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE uart1\|to\|seconds_clk\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1495:1495:1495) (1511:1511:1511))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rx_options\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1354:1354:1354))
        (PORT asdata (1408:1408:1408) (1406:1406:1406))
        (PORT clrn (1370:1370:1370) (1350:1350:1350))
        (PORT ena (2656:2656:2656) (2564:2564:2564))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (308:308:308))
        (PORT datac (213:213:213) (279:279:279))
        (PORT datad (357:357:357) (383:383:383))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|bits_received\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (272:272:272))
        (PORT datab (221:221:221) (268:268:268))
        (PORT datad (357:357:357) (367:367:367))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1607:1607:1607))
        (PORT d[1] (4026:4026:4026) (4114:4114:4114))
        (PORT d[2] (2776:2776:2776) (2859:2859:2859))
        (PORT d[3] (1507:1507:1507) (1560:1560:1560))
        (PORT d[4] (975:975:975) (1027:1027:1027))
        (PORT d[5] (2276:2276:2276) (2370:2370:2370))
        (PORT d[6] (2833:2833:2833) (2977:2977:2977))
        (PORT d[7] (3062:3062:3062) (3145:3145:3145))
        (PORT d[8] (2043:2043:2043) (2123:2123:2123))
        (PORT d[9] (1427:1427:1427) (1516:1516:1516))
        (PORT d[10] (1761:1761:1761) (1866:1866:1866))
        (PORT d[11] (1459:1459:1459) (1504:1504:1504))
        (PORT d[12] (1563:1563:1563) (1655:1655:1655))
        (PORT clk (1614:1614:1614) (1613:1613:1613))
        (PORT ena (3677:3677:3677) (3698:3698:3698))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1613:1613:1613))
        (PORT d[0] (3677:3677:3677) (3698:3698:3698))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|always3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (859:859:859) (858:858:858))
        (PORT datad (203:203:203) (261:261:261))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE uart1\|rx\|always3\~0clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1168:1168:1168) (1155:1155:1155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|bits_received\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1352:1352:1352))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1364:1364:1364))
        (PORT ena (2688:2688:2688) (2663:2663:2663))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|bits_received\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (248:248:248) (332:332:332))
        (PORT datac (233:233:233) (308:308:308))
        (PORT datad (229:229:229) (300:300:300))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|rx\|bits_received\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (402:402:402))
        (PORT datab (185:185:185) (218:218:218))
        (PORT datac (190:190:190) (238:238:238))
        (PORT datad (357:357:357) (363:363:363))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1083:1083:1083))
        (PORT datab (1307:1307:1307) (1271:1271:1271))
        (PORT datad (1064:1064:1064) (1077:1077:1077))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|bits_received\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1352:1352:1352))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1364:1364:1364))
        (PORT ena (2688:2688:2688) (2663:2663:2663))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (447:447:447))
        (PORT datab (252:252:252) (336:336:336))
        (PORT datac (221:221:221) (303:303:303))
        (PORT datad (221:221:221) (293:293:293))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|bits_received\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (251:251:251) (336:336:336))
        (PORT datac (235:235:235) (312:312:312))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|bits_received\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (271:271:271))
        (PORT datab (221:221:221) (268:268:268))
        (PORT datac (157:157:157) (189:189:189))
        (PORT datad (354:354:354) (363:363:363))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|bits_received\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1352:1352:1352))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1364:1364:1364))
        (PORT ena (2688:2688:2688) (2663:2663:2663))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (445:445:445))
        (PORT datab (253:253:253) (338:338:338))
        (PORT datac (220:220:220) (302:302:302))
        (PORT datad (220:220:220) (290:290:290))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1277:1277:1277) (1342:1342:1342))
        (PORT clk (1641:1641:1641) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1565:1565:1565))
        (PORT d[1] (1258:1258:1258) (1320:1320:1320))
        (PORT d[2] (920:920:920) (963:963:963))
        (PORT d[3] (668:668:668) (690:690:690))
        (PORT d[4] (3375:3375:3375) (3419:3419:3419))
        (PORT d[5] (978:978:978) (1031:1031:1031))
        (PORT d[6] (1782:1782:1782) (1864:1864:1864))
        (PORT d[7] (1141:1141:1141) (1167:1167:1167))
        (PORT d[8] (1350:1350:1350) (1336:1336:1336))
        (PORT d[9] (1161:1161:1161) (1190:1190:1190))
        (PORT d[10] (2095:2095:2095) (2202:2202:2202))
        (PORT d[11] (1982:1982:1982) (2018:2018:2018))
        (PORT d[12] (1893:1893:1893) (1932:1932:1932))
        (PORT clk (1638:1638:1638) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2636:2636:2636) (2586:2586:2586))
        (PORT clk (1638:1638:1638) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1669:1669:1669))
        (PORT d[0] (3092:3092:3092) (3052:3052:3052))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (330:330:330))
        (PORT datab (250:250:250) (333:333:333))
        (PORT datac (235:235:235) (312:312:312))
        (PORT datad (226:226:226) (300:300:300))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|bits_received\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (402:402:402))
        (PORT datab (185:185:185) (219:219:219))
        (PORT datac (193:193:193) (242:242:242))
        (PORT datad (353:353:353) (365:365:365))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1670:1670:1670))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|bits_received\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1352:1352:1352))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1364:1364:1364))
        (PORT ena (2688:2688:2688) (2663:2663:2663))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cts\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (323:323:323))
        (PORT datab (245:245:245) (329:329:329))
        (PORT datac (232:232:232) (307:307:307))
        (PORT datad (227:227:227) (301:301:301))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|timeout_counter\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (297:297:297))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3156:3156:3156) (3468:3468:3468))
        (PORT datac (716:716:716) (746:746:746))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1510:1510:1510) (1580:1580:1580))
        (PORT d[1] (4039:4039:4039) (4131:4131:4131))
        (PORT d[2] (2504:2504:2504) (2579:2579:2579))
        (PORT d[3] (1485:1485:1485) (1543:1543:1543))
        (PORT d[4] (941:941:941) (987:987:987))
        (PORT d[5] (2268:2268:2268) (2344:2344:2344))
        (PORT d[6] (2858:2858:2858) (3004:3004:3004))
        (PORT d[7] (3056:3056:3056) (3138:3138:3138))
        (PORT d[8] (2038:2038:2038) (2116:2116:2116))
        (PORT d[9] (1122:1122:1122) (1213:1213:1213))
        (PORT d[10] (1517:1517:1517) (1617:1617:1617))
        (PORT d[11] (2001:2001:2001) (2060:2060:2060))
        (PORT d[12] (1543:1543:1543) (1635:1635:1635))
        (PORT clk (1613:1613:1613) (1613:1613:1613))
        (PORT ena (3411:3411:3411) (3440:3440:3440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1613:1613:1613))
        (PORT d[0] (3411:3411:3411) (3440:3440:3440))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|timeout_counter\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3159:3159:3159) (3469:3469:3469))
        (PORT datac (719:719:719) (751:751:751))
        (PORT datad (168:168:168) (191:191:191))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|timeout_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1377:1377:1377))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (616:616:616) (675:675:675))
        (PORT ena (845:845:845) (826:826:826))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|timeout_counter\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (297:297:297))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|timeout_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1377:1377:1377))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (616:616:616) (675:675:675))
        (PORT ena (845:845:845) (826:826:826))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[13\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1284:1284:1284))
        (PORT datab (183:183:183) (215:215:215))
        (PORT datac (766:766:766) (749:749:749))
        (PORT datad (1064:1064:1064) (1076:1076:1076))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|to\|timeout_counter\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (301:301:301))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (180:180:180) (203:203:203))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|to\|timeout_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1377:1377:1377))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (616:616:616) (675:675:675))
        (PORT ena (845:845:845) (826:826:826))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|to\|timeout_counter\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (301:301:301))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (257:257:257))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|timeout_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1377:1377:1377))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (616:616:616) (675:675:675))
        (PORT ena (845:845:845) (826:826:826))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|timeout_counter\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (302:302:302))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|timeout_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1377:1377:1377))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (616:616:616) (675:675:675))
        (PORT ena (845:845:845) (826:826:826))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|to\|timeout_counter\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (276:276:276))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (257:257:257))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|to\|timeout_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1377:1377:1377))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (616:616:616) (675:675:675))
        (PORT ena (845:845:845) (826:826:826))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|to\|timeout_counter\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (424:424:424))
        (PORT datab (228:228:228) (301:301:301))
        (PORT datac (201:201:201) (271:271:271))
        (PORT datad (204:204:204) (265:265:265))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (257:257:257))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|timedout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3159:3159:3159) (3469:3469:3469))
        (PORT datab (749:749:749) (779:779:779))
        (PORT datad (168:168:168) (191:191:191))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|timedout)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1377:1377:1377))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|rx\|data_received\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (883:883:883) (882:882:882))
        (PORT datac (1747:1747:1747) (1758:1758:1758))
        (PORT datad (204:204:204) (264:264:264))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|data_received\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (780:780:780))
        (PORT datab (219:219:219) (265:265:265))
        (PORT datac (187:187:187) (235:235:235))
        (PORT datad (350:350:350) (361:361:361))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (257:257:257))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|rx\|data_received\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1346:1346:1346))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1293:1293:1293) (1269:1269:1269))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|wire_data_in\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (704:704:704) (750:750:750))
        (PORT datac (680:680:680) (749:749:749))
        (PORT datad (232:232:232) (295:295:295))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|wire_data_in\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1343:1343:1343))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_rx\|read_mux_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1218:1218:1218) (1223:1223:1223))
        (PORT datad (1000:1000:1000) (994:994:994))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_rx\|readdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT asdata (507:507:507) (570:570:570))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[7\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (499:499:499))
        (PORT datab (1019:1019:1019) (1013:1013:1013))
        (PORT datac (228:228:228) (305:305:305))
        (PORT datad (561:561:561) (595:595:595))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2388:2388:2388))
        (PORT clk (1640:1640:1640) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1678:1678:1678) (1723:1723:1723))
        (PORT d[1] (1551:1551:1551) (1628:1628:1628))
        (PORT d[2] (1769:1769:1769) (1832:1832:1832))
        (PORT d[3] (3317:3317:3317) (3498:3498:3498))
        (PORT d[4] (2821:2821:2821) (2846:2846:2846))
        (PORT d[5] (1993:1993:1993) (2061:2061:2061))
        (PORT d[6] (2250:2250:2250) (2297:2297:2297))
        (PORT d[7] (1694:1694:1694) (1745:1745:1745))
        (PORT d[8] (1557:1557:1557) (1626:1626:1626))
        (PORT d[9] (2870:2870:2870) (3089:3089:3089))
        (PORT d[10] (1813:1813:1813) (1913:1913:1913))
        (PORT d[11] (1443:1443:1443) (1490:1490:1490))
        (PORT d[12] (2875:2875:2875) (2993:2993:2993))
        (PORT clk (1637:1637:1637) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2441:2441:2441) (2399:2399:2399))
        (PORT clk (1637:1637:1637) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1668:1668:1668))
        (PORT d[0] (2873:2873:2873) (2863:2863:2863))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (222:222:222))
        (PORT datab (1253:1253:1253) (1229:1229:1229))
        (PORT datad (324:324:324) (339:339:339))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (631:631:631))
        (PORT datab (586:586:586) (611:611:611))
        (PORT datac (401:401:401) (443:443:443))
        (PORT datad (581:581:581) (605:605:605))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1669:1669:1669))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (331:331:331))
        (PORT datab (257:257:257) (327:327:327))
        (PORT datac (219:219:219) (289:289:289))
        (PORT datad (215:215:215) (273:273:273))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (451:451:451))
        (PORT datab (688:688:688) (749:749:749))
        (PORT datac (760:760:760) (750:750:750))
        (PORT datad (582:582:582) (595:595:595))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src4_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (858:858:858) (865:865:865))
        (PORT datac (233:233:233) (311:311:311))
        (PORT datad (243:243:243) (312:312:312))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1779:1779:1779) (1845:1845:1845))
        (PORT d[1] (3224:3224:3224) (3288:3288:3288))
        (PORT d[2] (2512:2512:2512) (2592:2592:2592))
        (PORT d[3] (2056:2056:2056) (2120:2120:2120))
        (PORT d[4] (1780:1780:1780) (1864:1864:1864))
        (PORT d[5] (2495:2495:2495) (2581:2581:2581))
        (PORT d[6] (2018:2018:2018) (2136:2136:2136))
        (PORT d[7] (2467:2467:2467) (2520:2520:2520))
        (PORT d[8] (2517:2517:2517) (2601:2601:2601))
        (PORT d[9] (3351:3351:3351) (3456:3456:3456))
        (PORT d[10] (2677:2677:2677) (2742:2742:2742))
        (PORT d[11] (1918:1918:1918) (1950:1950:1950))
        (PORT d[12] (2596:2596:2596) (2671:2671:2671))
        (PORT clk (1612:1612:1612) (1612:1612:1612))
        (PORT ena (2344:2344:2344) (2358:2358:2358))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|arb\|top_priority_reg\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (320:320:320) (330:330:330))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1612:1612:1612))
        (PORT d[0] (2344:2344:2344) (2358:2358:2358))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (PORT ena (745:745:745) (751:751:751))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|src_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (861:861:861))
        (PORT datac (841:841:841) (830:830:830))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (316:316:316))
        (PORT datab (207:207:207) (243:243:243))
        (PORT datad (177:177:177) (198:198:198))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT asdata (845:845:845) (832:832:832))
        (PORT clrn (1376:1376:1376) (1356:1356:1356))
        (PORT ena (1304:1304:1304) (1257:1257:1257))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (993:993:993))
        (PORT datab (363:363:363) (413:413:413))
        (PORT datac (602:602:602) (599:599:599))
        (PORT datad (1268:1268:1268) (1357:1357:1357))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (179:179:179) (201:201:201))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (596:596:596))
        (PORT datab (646:646:646) (688:688:688))
        (PORT datac (782:782:782) (781:781:781))
        (PORT datad (805:805:805) (825:825:825))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (527:527:527))
        (PORT datab (884:884:884) (900:900:900))
        (PORT datac (1922:1922:1922) (1987:1987:1987))
        (PORT datad (606:606:606) (651:651:651))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2649:2649:2649))
        (PORT clk (1634:1634:1634) (1661:1661:1661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (921:921:921) (950:950:950))
        (PORT d[1] (1277:1277:1277) (1344:1344:1344))
        (PORT d[2] (1503:1503:1503) (1557:1557:1557))
        (PORT d[3] (3653:3653:3653) (3843:3843:3843))
        (PORT d[4] (3099:3099:3099) (3137:3137:3137))
        (PORT d[5] (1231:1231:1231) (1283:1283:1283))
        (PORT d[6] (3003:3003:3003) (3059:3059:3059))
        (PORT d[7] (1487:1487:1487) (1542:1542:1542))
        (PORT d[8] (1274:1274:1274) (1330:1330:1330))
        (PORT d[9] (3123:3123:3123) (3344:3344:3344))
        (PORT d[10] (1840:1840:1840) (1945:1945:1945))
        (PORT d[11] (1413:1413:1413) (1436:1436:1436))
        (PORT d[12] (2846:2846:2846) (2969:2969:2969))
        (PORT clk (1631:1631:1631) (1659:1659:1659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2348:2348:2348) (2300:2300:2300))
        (PORT clk (1631:1631:1631) (1659:1659:1659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1661:1661:1661))
        (PORT d[0] (2787:2787:2787) (2750:2750:2750))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|src_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (902:902:902))
        (PORT datac (808:808:808) (804:804:804))
        (PORT datad (605:605:605) (648:648:648))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (775:775:775))
        (PORT datab (424:424:424) (465:465:465))
        (PORT datac (158:158:158) (189:189:189))
        (PORT datad (167:167:167) (194:194:194))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (254:254:254))
        (PORT datab (238:238:238) (317:317:317))
        (PORT datad (163:163:163) (186:186:186))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (258:258:258))
        (PORT datab (239:239:239) (313:313:313))
        (PORT datad (168:168:168) (192:192:192))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (253:253:253))
        (PORT datab (233:233:233) (310:310:310))
        (PORT datac (1921:1921:1921) (1986:1986:1986))
        (PORT datad (208:208:208) (272:272:272))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (258:258:258))
        (PORT datab (264:264:264) (346:346:346))
        (PORT datac (320:320:320) (337:337:337))
        (PORT datad (322:322:322) (327:327:327))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (312:312:312))
        (PORT datac (226:226:226) (309:309:309))
        (PORT datad (244:244:244) (316:316:316))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (257:257:257))
        (PORT datab (207:207:207) (244:244:244))
        (PORT datac (321:321:321) (341:341:341))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (223:223:223) (308:308:308))
        (PORT datad (211:211:211) (277:277:277))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (257:257:257))
        (PORT datab (192:192:192) (228:228:228))
        (PORT datac (320:320:320) (341:341:341))
        (PORT datad (319:319:319) (325:325:325))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (338:338:338))
        (PORT datab (235:235:235) (310:310:310))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent\|cp_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (346:346:346))
        (PORT datad (318:318:318) (324:324:324))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (647:647:647) (687:687:687))
        (PORT datad (806:806:806) (825:825:825))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (253:253:253))
        (PORT datab (222:222:222) (291:291:291))
        (PORT datac (180:180:180) (215:215:215))
        (PORT datad (318:318:318) (318:318:318))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|arb\|top_priority_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (856:856:856))
        (PORT datab (1080:1080:1080) (1062:1062:1062))
        (PORT datac (564:564:564) (555:555:555))
        (PORT datad (184:184:184) (209:209:209))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (PORT ena (745:745:745) (751:751:751))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (785:785:785))
        (PORT datab (824:824:824) (885:885:885))
        (PORT datac (1210:1210:1210) (1285:1285:1285))
        (PORT datad (588:588:588) (585:585:585))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1356:1356:1356))
        (PORT ena (1304:1304:1304) (1257:1257:1257))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (337:337:337))
        (PORT datab (855:855:855) (861:861:861))
        (PORT datac (948:948:948) (1001:1001:1001))
        (PORT datad (244:244:244) (313:313:313))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (883:883:883) (925:925:925))
        (PORT datac (959:959:959) (1005:1005:1005))
        (PORT datad (607:607:607) (650:650:650))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (774:774:774))
        (PORT datab (190:190:190) (226:226:226))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (380:380:380) (426:426:426))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1275:1275:1275))
        (PORT datab (645:645:645) (685:685:685))
        (PORT datac (616:616:616) (641:641:641))
        (PORT datad (805:805:805) (821:821:821))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (258:258:258))
        (PORT datab (235:235:235) (314:314:314))
        (PORT datac (176:176:176) (208:208:208))
        (PORT datad (210:210:210) (275:275:275))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_tx\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT asdata (1568:1568:1568) (1559:1559:1559))
        (PORT clrn (1376:1376:1376) (1355:1355:1355))
        (PORT ena (1790:1790:1790) (1831:1831:1831))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|readdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT datab (560:560:560) (595:595:595))
        (PORT datac (1787:1787:1787) (1748:1748:1748))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent_rsp_fifo\|mem\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (346:346:346))
        (PORT datad (1269:1269:1269) (1355:1355:1355))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent_rsp_fifo\|mem\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT asdata (465:465:465) (491:491:491))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (PORT ena (752:752:752) (763:763:763))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent_rsp_fifo\|mem\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (373:373:373))
        (PORT datad (244:244:244) (316:316:316))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent_rsp_fifo\|mem\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT asdata (628:628:628) (633:633:633))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (PORT ena (752:752:752) (763:763:763))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_004\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (333:333:333))
        (PORT datad (324:324:324) (365:365:365))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (275:275:275) (371:371:371))
        (PORT datad (600:600:600) (643:643:643))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem\[0\]\[71\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1036:1036:1036) (1017:1017:1017))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1387:1387:1387) (1370:1370:1370))
        (PORT ena (1610:1610:1610) (1567:1567:1567))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (649:649:649))
        (PORT datab (274:274:274) (370:370:370))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1384:1384:1384))
        (PORT asdata (1352:1352:1352) (1326:1326:1326))
        (PORT clrn (1387:1387:1387) (1370:1370:1370))
        (PORT ena (1610:1610:1610) (1567:1567:1567))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_006\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1276:1276:1276) (1383:1383:1383))
        (PORT datab (233:233:233) (311:311:311))
        (PORT datad (211:211:211) (273:273:273))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rx_options\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT asdata (2081:2081:2081) (2086:2086:2086))
        (PORT clrn (1365:1365:1365) (1344:1344:1344))
        (PORT ena (1346:1346:1346) (1328:1328:1328))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|readdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1363:1363:1363) (1377:1377:1377))
        (PORT datad (2546:2546:2546) (2528:2528:2528))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT asdata (1578:1578:1578) (1562:1562:1562))
        (PORT clrn (1376:1376:1376) (1356:1356:1356))
        (PORT ena (2109:2109:2109) (2075:2075:2075))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2467:2467:2467) (2504:2504:2504))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[7\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (944:944:944))
        (PORT datab (1338:1338:1338) (1340:1340:1340))
        (PORT datac (828:828:828) (880:880:880))
        (PORT datad (203:203:203) (263:263:263))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[7\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (362:362:362) (416:416:416))
        (PORT datac (1647:1647:1647) (1658:1658:1658))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[7\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (651:651:651))
        (PORT datab (1530:1530:1530) (1512:1512:1512))
        (PORT datac (222:222:222) (294:294:294))
        (PORT datad (563:563:563) (572:572:572))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (803:803:803) (815:815:815))
        (PORT datad (889:889:889) (943:943:943))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT ena (764:764:764) (772:772:772))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[7\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1084:1084:1084))
        (PORT datab (920:920:920) (975:975:975))
        (PORT datac (861:861:861) (890:890:890))
        (PORT datad (233:233:233) (291:291:291))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT asdata (1164:1164:1164) (1149:1149:1149))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (842:842:842) (883:883:883))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (767:767:767) (742:742:742))
        (PORT d[1] (1328:1328:1328) (1306:1306:1306))
        (PORT d[2] (875:875:875) (891:891:891))
        (PORT d[3] (1048:1048:1048) (1032:1032:1032))
        (PORT d[4] (1046:1046:1046) (1044:1044:1044))
        (PORT d[5] (1020:1020:1020) (1008:1008:1008))
        (PORT d[6] (1023:1023:1023) (1009:1009:1009))
        (PORT d[7] (895:895:895) (912:912:912))
        (PORT clk (1649:1649:1649) (1677:1677:1677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (665:665:665) (689:689:689))
        (PORT d[1] (689:689:689) (715:715:715))
        (PORT d[2] (675:675:675) (703:703:703))
        (PORT d[3] (669:669:669) (694:694:694))
        (PORT d[4] (688:688:688) (715:715:715))
        (PORT d[5] (692:692:692) (721:721:721))
        (PORT clk (1646:1646:1646) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1583:1583:1583) (1536:1536:1536))
        (PORT clk (1646:1646:1646) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1677:1677:1677))
        (PORT d[0] (2017:2017:2017) (1984:1984:1984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1678:1678:1678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (712:712:712) (742:742:742))
        (PORT d[1] (701:701:701) (731:731:731))
        (PORT d[2] (868:868:868) (877:877:877))
        (PORT d[3] (702:702:702) (732:732:732))
        (PORT d[4] (675:675:675) (705:705:705))
        (PORT d[5] (850:850:850) (865:865:865))
        (PORT clk (1613:1613:1613) (1611:1611:1611))
        (PORT ena (1302:1302:1302) (1239:1239:1239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1611:1611:1611))
        (PORT d[0] (1302:1302:1302) (1239:1239:1239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1643:1643:1643))
        (PORT ena (1211:1211:1211) (1166:1166:1166))
        (PORT aclr (1584:1584:1584) (1608:1608:1608))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
        (IOPATH (posedge aclr) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (SETUP ena (posedge clk) (42:42:42))
      (SETUP aclr (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
      (HOLD ena (posedge clk) (142:142:142))
      (HOLD aclr (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (435:435:435))
        (PORT datac (593:593:593) (580:580:580))
        (PORT datad (220:220:220) (278:278:278))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1558:1558:1558) (1546:1546:1546))
        (PORT sclr (1432:1432:1432) (1421:1421:1421))
        (PORT ena (1123:1123:1123) (1111:1111:1111))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (613:613:613))
        (PORT datab (633:633:633) (678:678:678))
        (PORT datac (608:608:608) (635:635:635))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (668:668:668))
        (PORT datab (1588:1588:1588) (1603:1603:1603))
        (PORT datac (831:831:831) (852:852:852))
        (PORT datad (534:534:534) (518:518:518))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1377:1377:1377))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1831:1831:1831) (1821:1821:1821))
        (PORT ena (1102:1102:1102) (1066:1066:1066))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (616:616:616))
        (PORT datab (241:241:241) (310:310:310))
        (PORT datac (635:635:635) (690:690:690))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (220:220:220))
        (PORT datab (860:860:860) (887:887:887))
        (PORT datac (609:609:609) (632:632:632))
        (PORT datad (1561:1561:1561) (1565:1565:1565))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1377:1377:1377))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1831:1831:1831) (1821:1821:1821))
        (PORT ena (1102:1102:1102) (1066:1066:1066))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (374:374:374) (409:409:409))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1378:1378:1378))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1820:1820:1820))
        (PORT ena (1316:1316:1316) (1278:1278:1278))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1378:1378:1378))
        (PORT asdata (866:866:866) (882:882:882))
        (PORT clrn (1835:1835:1835) (1820:1820:1820))
        (PORT ena (1316:1316:1316) (1278:1278:1278))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1378:1378:1378))
        (PORT asdata (921:921:921) (945:945:945))
        (PORT clrn (1835:1835:1835) (1820:1820:1820))
        (PORT ena (1316:1316:1316) (1278:1278:1278))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1378:1378:1378))
        (PORT asdata (939:939:939) (958:958:958))
        (PORT clrn (1835:1835:1835) (1820:1820:1820))
        (PORT ena (1316:1316:1316) (1278:1278:1278))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (611:611:611) (632:632:632))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1378:1378:1378))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1820:1820:1820))
        (PORT ena (1316:1316:1316) (1278:1278:1278))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1415:1415:1415) (1352:1352:1352))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1378:1378:1378))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1820:1820:1820))
        (PORT ena (1316:1316:1316) (1278:1278:1278))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1048:1048:1048) (1054:1054:1054))
        (PORT d[1] (1071:1071:1071) (1062:1062:1062))
        (PORT d[2] (1077:1077:1077) (1062:1062:1062))
        (PORT d[3] (1078:1078:1078) (1069:1069:1069))
        (PORT d[4] (1071:1071:1071) (1063:1063:1063))
        (PORT d[5] (1099:1099:1099) (1113:1113:1113))
        (PORT d[6] (1090:1090:1090) (1080:1080:1080))
        (PORT d[7] (1037:1037:1037) (1038:1038:1038))
        (PORT clk (1641:1641:1641) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (676:676:676) (726:726:726))
        (PORT d[1] (865:865:865) (867:867:867))
        (PORT d[2] (658:658:658) (692:692:692))
        (PORT d[3] (658:658:658) (691:691:691))
        (PORT d[4] (660:660:660) (694:694:694))
        (PORT d[5] (666:666:666) (694:694:694))
        (PORT clk (1638:1638:1638) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (892:892:892) (828:828:828))
        (PORT clk (1638:1638:1638) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1669:1669:1669))
        (PORT d[0] (1348:1348:1348) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (692:692:692) (714:714:714))
        (PORT d[1] (665:665:665) (692:692:692))
        (PORT d[2] (667:667:667) (694:694:694))
        (PORT d[3] (690:690:690) (711:711:711))
        (PORT d[4] (847:847:847) (850:850:850))
        (PORT d[5] (681:681:681) (712:712:712))
        (PORT clk (1605:1605:1605) (1603:1603:1603))
        (PORT ena (1520:1520:1520) (1471:1471:1471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1603:1603:1603))
        (PORT d[0] (1520:1520:1520) (1471:1471:1471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1604:1604:1604))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1604:1604:1604))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1604:1604:1604))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1113:1113:1113))
        (PORT datad (598:598:598) (602:602:602))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1369:1369:1369) (1348:1348:1348))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[6\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (603:603:603))
        (PORT datab (1072:1072:1072) (1072:1072:1072))
        (PORT datad (206:206:206) (266:266:266))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|data_received\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (230:230:230) (291:291:291))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|data_received\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1346:1346:1346))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1293:1293:1293) (1269:1269:1269))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (705:705:705))
        (PORT datab (557:557:557) (582:582:582))
        (PORT datac (648:648:648) (699:699:699))
        (PORT datad (353:353:353) (394:394:394))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|wire_data_in\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1344:1344:1344))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_rx\|read_mux_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1527:1527:1527) (1510:1510:1510))
        (PORT datad (200:200:200) (258:258:258))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_rx\|readdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1364:1364:1364) (1343:1343:1343))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1353:1353:1353))
        (PORT asdata (895:895:895) (927:927:927))
        (PORT clrn (1369:1369:1369) (1348:1348:1348))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (951:951:951))
        (PORT datab (723:723:723) (776:776:776))
        (PORT datac (864:864:864) (877:877:877))
        (PORT datad (656:656:656) (708:708:708))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1305:1305:1305))
        (PORT datab (322:322:322) (335:335:335))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|data_out\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (624:624:624) (679:679:679))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_tx\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1355:1355:1355))
        (PORT ena (1790:1790:1790) (1831:1831:1831))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|readdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1790:1790:1790) (1752:1752:1752))
        (PORT datad (535:535:535) (558:558:558))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1407:1407:1407) (1458:1458:1458))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT ena (2389:2389:2389) (2357:2357:2357))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT datac (197:197:197) (265:265:265))
        (PORT datad (2263:2263:2263) (2297:2297:2297))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|readdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1075:1075:1075) (1114:1114:1114))
        (PORT datad (2323:2323:2323) (2298:2298:2298))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[6\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (305:305:305))
        (PORT datab (227:227:227) (300:300:300))
        (PORT datac (587:587:587) (611:611:611))
        (PORT datad (821:821:821) (853:853:853))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[6\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (650:650:650))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datad (1055:1055:1055) (1027:1027:1027))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[6\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (650:650:650))
        (PORT datab (1302:1302:1302) (1280:1280:1280))
        (PORT datac (216:216:216) (283:283:283))
        (PORT datad (797:797:797) (809:809:809))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT ena (764:764:764) (772:772:772))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1206:1206:1206))
        (PORT datab (1391:1391:1391) (1396:1396:1396))
        (PORT datac (1087:1087:1087) (1105:1105:1105))
        (PORT datad (547:547:547) (565:565:565))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT asdata (1618:1618:1618) (1591:1591:1591))
        (PORT clrn (1376:1376:1376) (1355:1355:1355))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|data_out\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (220:220:220) (278:278:278))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_tx\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1355:1355:1355))
        (PORT ena (1790:1790:1790) (1831:1831:1831))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|readdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (296:296:296))
        (PORT datac (1570:1570:1570) (1558:1558:1558))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1355:1355:1355))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rx_options\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1354:1354:1354))
        (PORT asdata (1100:1100:1100) (1108:1108:1108))
        (PORT clrn (1370:1370:1370) (1350:1350:1350))
        (PORT ena (2656:2656:2656) (2564:2564:2564))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|readdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1072:1072:1072) (1113:1113:1113))
        (PORT datad (2321:2321:2321) (2298:2298:2298))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT asdata (1965:1965:1965) (1987:1987:1987))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT ena (2389:2389:2389) (2357:2357:2357))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT datab (2287:2287:2287) (2331:2331:2331))
        (PORT datad (201:201:201) (259:259:259))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (895:895:895))
        (PORT datab (615:615:615) (640:640:640))
        (PORT datac (203:203:203) (273:273:273))
        (PORT datad (205:205:205) (268:268:268))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (315:315:315))
        (PORT datab (1463:1463:1463) (1483:1483:1483))
        (PORT datad (545:545:545) (538:538:538))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (866:866:866))
        (PORT datab (726:726:726) (770:770:770))
        (PORT datac (651:651:651) (697:697:697))
        (PORT datad (886:886:886) (911:911:911))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|data_received\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (222:222:222) (295:295:295))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|data_received\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1346:1346:1346))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1293:1293:1293) (1269:1269:1269))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|wire_data_in\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (310:310:310))
        (PORT datac (678:678:678) (745:745:745))
        (PORT datad (231:231:231) (293:293:293))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|wire_data_in\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (346:346:346))
        (IOPATH dataa combout (318:318:318) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (248:248:248) (320:320:320))
        (PORT datac (679:679:679) (746:746:746))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|wire_data_in\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1344:1344:1344))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (776:776:776) (768:768:768))
        (PORT sload (1173:1173:1173) (1260:1260:1260))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_rx\|read_mux_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1528:1528:1528) (1511:1511:1511))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_rx\|readdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1364:1364:1364) (1343:1343:1343))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1350:1350:1350))
        (PORT asdata (841:841:841) (860:860:860))
        (PORT clrn (1366:1366:1366) (1345:1345:1345))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_ienable\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (604:604:604) (635:635:635))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\|take_action_oci_intr_mask_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (760:760:760))
        (PORT datab (1071:1071:1071) (1073:1073:1073))
        (PORT datac (771:771:771) (769:769:769))
        (PORT datad (571:571:571) (569:569:569))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_ienable\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1371:1371:1371) (1351:1351:1351))
        (PORT ena (745:745:745) (752:752:752))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_reg_readdata\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (751:751:751))
        (PORT datab (596:596:596) (601:601:601))
        (PORT datac (1036:1036:1036) (1036:1036:1036))
        (PORT datad (217:217:217) (274:274:274))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (910:910:910) (907:907:907))
        (PORT sload (1507:1507:1507) (1480:1480:1480))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1353:1353:1353))
        (PORT asdata (840:840:840) (865:865:865))
        (PORT clrn (1369:1369:1369) (1348:1348:1348))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (906:906:906) (932:932:932))
        (PORT datad (340:340:340) (341:341:341))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1372:1372:1372) (1352:1352:1352))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1589:1589:1589) (1601:1601:1601))
        (PORT datab (630:630:630) (641:641:641))
        (PORT datad (602:602:602) (644:644:644))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1497:1497:1497) (1479:1479:1479))
        (PORT datab (595:595:595) (585:585:585))
        (PORT datad (754:754:754) (744:744:744))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (645:645:645))
        (PORT datab (616:616:616) (633:633:633))
        (PORT datac (217:217:217) (285:285:285))
        (PORT datad (1344:1344:1344) (1364:1364:1364))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT ena (764:764:764) (772:772:772))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_wrctl)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (639:639:639))
        (PORT datab (582:582:582) (590:590:590))
        (PORT datac (879:879:879) (914:914:914))
        (PORT datad (1338:1338:1338) (1382:1382:1382))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_wrctl_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ienable_reg_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1129:1129:1129))
        (PORT datab (692:692:692) (762:762:762))
        (PORT datac (570:570:570) (584:584:584))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ienable_reg_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1121:1121:1121))
        (PORT datab (1028:1028:1028) (1074:1074:1074))
        (PORT datac (860:860:860) (894:894:894))
        (PORT datad (1821:1821:1821) (1842:1842:1842))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ienable_reg\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (598:598:598))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ienable_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ipending_reg_nxt\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (225:225:225))
        (PORT datab (1427:1427:1427) (1455:1455:1455))
        (PORT datac (649:649:649) (692:692:692))
        (PORT datad (163:163:163) (185:185:185))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ipending_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1372:1372:1372) (1352:1352:1352))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_control_rd_data\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1124:1124:1124))
        (PORT datab (1377:1377:1377) (1411:1411:1411))
        (PORT datac (860:860:860) (894:894:894))
        (PORT datad (664:664:664) (727:727:727))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_control_rd_data\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (317:317:317))
        (PORT datab (891:891:891) (927:927:927))
        (PORT datac (1063:1063:1063) (1091:1091:1091))
        (PORT datad (664:664:664) (725:725:725))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_control_rd_data\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (382:382:382))
        (PORT datab (183:183:183) (217:217:217))
        (PORT datac (1001:1001:1001) (1050:1050:1050))
        (PORT datad (1052:1052:1052) (1078:1078:1078))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_control_rd_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (691:691:691))
        (PORT datab (958:958:958) (1005:1005:1005))
        (PORT datac (815:815:815) (851:851:851))
        (PORT datad (1083:1083:1083) (1105:1105:1105))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1005:1005:1005) (1034:1034:1034))
        (PORT datac (158:158:158) (188:188:188))
        (PORT datad (1165:1165:1165) (1218:1218:1218))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[12\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1133:1133:1133))
        (PORT datab (641:641:641) (646:646:646))
        (PORT datac (818:818:818) (784:784:784))
        (PORT datad (779:779:779) (736:736:736))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (1993:1993:1993) (2042:2042:2042))
        (PORT datac (1097:1097:1097) (1145:1145:1145))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[12\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (295:295:295))
        (PORT datac (1412:1412:1412) (1478:1478:1478))
        (PORT datad (217:217:217) (274:274:274))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1237:1237:1237))
        (PORT datab (899:899:899) (948:948:948))
        (PORT datad (1112:1112:1112) (1131:1131:1131))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[11\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (801:801:801))
        (PORT datab (1250:1250:1250) (1306:1306:1306))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1100:1100:1100) (1114:1114:1114))
        (PORT sload (1873:1873:1873) (1906:1906:1906))
        (PORT ena (1428:1428:1428) (1426:1426:1426))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (653:653:653))
        (PORT datab (1688:1688:1688) (1772:1772:1772))
        (PORT datad (840:840:840) (860:860:860))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[9\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (747:747:747))
        (PORT datab (362:362:362) (364:364:364))
        (PORT datad (826:826:826) (798:798:798))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (945:945:945) (985:985:985))
        (PORT sload (1389:1389:1389) (1446:1446:1446))
        (PORT ena (1374:1374:1374) (1374:1374:1374))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (630:630:630))
        (PORT datab (1471:1471:1471) (1543:1543:1543))
        (PORT datad (218:218:218) (276:276:276))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (399:399:399))
        (PORT datab (864:864:864) (834:834:834))
        (PORT datad (647:647:647) (702:702:702))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (920:920:920) (969:969:969))
        (PORT sload (1389:1389:1389) (1446:1446:1446))
        (PORT ena (1374:1374:1374) (1374:1374:1374))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~77)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (429:429:429))
        (PORT datac (900:900:900) (970:970:970))
        (PORT datad (616:616:616) (654:654:654))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (223:223:223))
        (PORT datab (916:916:916) (983:983:983))
        (PORT datac (610:610:610) (642:642:642))
        (PORT datad (761:761:761) (770:770:770))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1106:1106:1106) (1074:1074:1074))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (709:709:709))
        (PORT datab (1494:1494:1494) (1546:1546:1546))
        (PORT datac (460:460:460) (549:549:549))
        (PORT datad (902:902:902) (942:942:942))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1185:1185:1185) (1190:1190:1190))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (1001:1001:1001))
        (PORT datab (648:648:648) (688:688:688))
        (PORT datad (341:341:341) (375:375:375))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (681:681:681))
        (PORT datab (243:243:243) (311:311:311))
        (PORT datac (884:884:884) (946:946:946))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1106:1106:1106) (1074:1074:1074))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1235:1235:1235))
        (PORT datab (900:900:900) (945:945:945))
        (PORT datad (1114:1114:1114) (1137:1137:1137))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[8\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (758:758:758))
        (PORT datab (1250:1250:1250) (1300:1300:1300))
        (PORT datad (162:162:162) (183:183:183))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (944:944:944) (977:977:977))
        (PORT sload (1873:1873:1873) (1906:1906:1906))
        (PORT ena (1428:1428:1428) (1426:1426:1426))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (651:651:651))
        (PORT datab (554:554:554) (558:558:558))
        (PORT datac (458:458:458) (552:552:552))
        (PORT datad (901:901:901) (941:941:941))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1185:1185:1185) (1190:1190:1190))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (999:999:999))
        (PORT datab (390:390:390) (425:425:425))
        (PORT datad (602:602:602) (643:643:643))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (807:807:807))
        (PORT datab (914:914:914) (976:976:976))
        (PORT datac (613:613:613) (647:647:647))
        (PORT datad (1052:1052:1052) (1047:1047:1047))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1106:1106:1106) (1074:1074:1074))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (603:603:603) (636:636:636))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1684:1684:1684) (1687:1687:1687))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (705:705:705))
        (PORT datab (611:611:611) (645:645:645))
        (PORT datac (448:448:448) (541:541:541))
        (PORT datad (887:887:887) (929:929:929))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1185:1185:1185) (1190:1190:1190))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~81)
    (DELAY
      (ABSOLUTE
        (PORT datab (1125:1125:1125) (1159:1159:1159))
        (PORT datac (901:901:901) (967:967:967))
        (PORT datad (572:572:572) (598:598:598))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (681:681:681))
        (PORT datab (917:917:917) (981:981:981))
        (PORT datac (216:216:216) (283:283:283))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1106:1106:1106) (1074:1074:1074))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1359:1359:1359))
        (PORT asdata (883:883:883) (899:899:899))
        (PORT ena (985:985:985) (1006:1006:1006))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1275:1275:1275))
        (PORT datab (1132:1132:1132) (1140:1140:1140))
        (PORT datac (995:995:995) (1073:1073:1073))
        (PORT datad (1070:1070:1070) (1035:1035:1035))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1666:1666:1666) (1639:1639:1639))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|Mux30\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (593:593:593))
        (PORT datab (817:817:817) (821:821:821))
        (PORT datac (644:644:644) (706:706:706))
        (PORT datad (635:635:635) (698:698:698))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (848:848:848))
        (PORT datab (807:807:807) (787:787:787))
        (PORT datac (223:223:223) (294:294:294))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (910:910:910) (937:937:937))
        (PORT sload (1378:1378:1378) (1422:1422:1422))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (222:222:222) (292:292:292))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1684:1684:1684) (1687:1687:1687))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (933:933:933))
        (PORT datab (664:664:664) (658:658:658))
        (PORT datac (604:604:604) (648:648:648))
        (PORT datad (614:614:614) (659:659:659))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1452:1452:1452) (1445:1445:1445))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (657:657:657) (697:697:697))
        (PORT datac (246:246:246) (331:331:331))
        (PORT datad (581:581:581) (616:616:616))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1353:1353:1353))
        (PORT datab (658:658:658) (674:674:674))
        (PORT datad (866:866:866) (862:862:862))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (879:879:879) (893:893:893))
        (PORT sload (1630:1630:1630) (1694:1694:1694))
        (PORT ena (1375:1375:1375) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (915:915:915))
        (PORT datab (2180:2180:2180) (2230:2230:2230))
        (PORT datad (204:204:204) (262:262:262))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (604:604:604))
        (PORT datab (659:659:659) (736:736:736))
        (PORT datac (633:633:633) (627:627:627))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1353:1353:1353))
        (PORT asdata (1401:1401:1401) (1411:1411:1411))
        (PORT clrn (1369:1369:1369) (1348:1348:1348))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1191:1191:1191))
        (PORT datad (969:969:969) (936:936:936))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1369:1369:1369) (1348:1348:1348))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1585:1585:1585) (1595:1595:1595))
        (PORT datab (633:633:633) (642:642:642))
        (PORT datad (204:204:204) (262:262:262))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|data_received\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (212:212:212) (277:277:277))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|data_received\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1346:1346:1346))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1293:1293:1293) (1269:1269:1269))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|wire_data_in\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (705:705:705) (767:767:767))
        (PORT datac (207:207:207) (280:280:280))
        (PORT datad (359:359:359) (393:393:393))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|wire_data_in\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (334:334:334))
        (IOPATH datab combout (319:319:319) (324:324:324))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|wire_data_in\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1344:1344:1344))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (614:614:614) (621:621:621))
        (PORT sload (1173:1173:1173) (1260:1260:1260))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_rx\|read_mux_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1528:1528:1528) (1511:1511:1511))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_rx\|readdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1364:1364:1364) (1343:1343:1343))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1353:1353:1353))
        (PORT asdata (1117:1117:1117) (1129:1129:1129))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (336:336:336))
        (PORT datab (400:400:400) (449:449:449))
        (PORT datac (1048:1048:1048) (1031:1031:1031))
        (PORT datad (406:406:406) (464:464:464))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (577:577:577))
        (PORT datab (1116:1116:1116) (1113:1113:1113))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|data_out\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (812:812:812) (826:826:826))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_tx\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1355:1355:1355))
        (PORT ena (1790:1790:1790) (1831:1831:1831))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|readdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (299:299:299))
        (PORT datac (1570:1570:1570) (1558:1558:1558))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1355:1355:1355))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|data_out\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1042:1042:1042) (1047:1047:1047))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rx_options\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1354:1354:1354))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1350:1350:1350))
        (PORT ena (2656:2656:2656) (2564:2564:2564))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|readdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datab (2358:2358:2358) (2333:2333:2333))
        (PORT datad (954:954:954) (952:952:952))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT asdata (780:780:780) (760:760:760))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (224:224:224) (284:284:284))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT ena (2359:2359:2359) (2332:2332:2332))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datac (2283:2283:2283) (2324:2324:2324))
        (PORT datad (198:198:198) (254:254:254))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[4\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (899:899:899))
        (PORT datab (400:400:400) (439:439:439))
        (PORT datac (589:589:589) (615:615:615))
        (PORT datad (367:367:367) (403:403:403))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[4\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (797:797:797))
        (PORT datab (1094:1094:1094) (1063:1063:1063))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[4\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1107:1107:1107))
        (PORT datab (1070:1070:1070) (1057:1057:1057))
        (PORT datac (489:489:489) (478:478:478))
        (PORT datad (1440:1440:1440) (1450:1450:1450))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (PORT ena (1617:1617:1617) (1585:1585:1585))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (886:886:886))
        (PORT datab (1167:1167:1167) (1193:1193:1193))
        (PORT datac (195:195:195) (261:261:261))
        (PORT datad (801:801:801) (818:818:818))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT asdata (1545:1545:1545) (1490:1490:1490))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT datad (834:834:834) (846:846:846))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (317:317:317))
        (PORT datac (635:635:635) (689:689:689))
        (PORT datad (603:603:603) (592:592:592))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (222:222:222))
        (PORT datab (858:858:858) (885:885:885))
        (PORT datac (608:608:608) (630:630:630))
        (PORT datad (1565:1565:1565) (1569:1569:1569))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1377:1377:1377))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1831:1831:1831) (1821:1821:1821))
        (PORT ena (1102:1102:1102) (1066:1066:1066))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (293:293:293))
        (PORT datac (641:641:641) (697:697:697))
        (PORT datad (605:605:605) (596:596:596))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (667:667:667))
        (PORT datab (1591:1591:1591) (1606:1606:1606))
        (PORT datac (828:828:828) (857:857:857))
        (PORT datad (162:162:162) (183:183:183))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1377:1377:1377))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1831:1831:1831) (1821:1821:1821))
        (PORT ena (1102:1102:1102) (1066:1066:1066))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (292:292:292))
        (PORT datac (641:641:641) (691:691:691))
        (PORT datad (585:585:585) (572:572:572))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (660:660:660))
        (PORT datab (1594:1594:1594) (1604:1604:1604))
        (PORT datac (828:828:828) (851:851:851))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1377:1377:1377))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1831:1831:1831) (1821:1821:1821))
        (PORT ena (1102:1102:1102) (1066:1066:1066))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (415:415:415))
        (PORT datab (223:223:223) (293:293:293))
        (PORT datac (637:637:637) (696:696:696))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (659:659:659))
        (PORT datab (1594:1594:1594) (1604:1604:1604))
        (PORT datac (829:829:829) (850:850:850))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1377:1377:1377))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1831:1831:1831) (1821:1821:1821))
        (PORT ena (1102:1102:1102) (1066:1066:1066))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (215:215:215) (278:278:278))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (292:292:292))
        (PORT datac (640:640:640) (689:689:689))
        (PORT datad (597:597:597) (621:621:621))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (696:696:696) (741:741:741))
        (PORT datac (602:602:602) (661:661:661))
        (PORT datad (622:622:622) (660:660:660))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (750:750:750))
        (PORT datab (1469:1469:1469) (1373:1373:1373))
        (PORT datac (599:599:599) (648:648:648))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (697:697:697))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (536:536:536) (533:533:533))
        (PORT datad (219:219:219) (277:277:277))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1377:1377:1377))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1831:1831:1831) (1821:1821:1821))
        (PORT sclr (2017:2017:2017) (2055:2055:2055))
        (PORT ena (1102:1102:1102) (1066:1066:1066))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (633:633:633) (690:690:690))
        (PORT datac (599:599:599) (650:650:650))
        (PORT datad (523:523:523) (549:549:549))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (614:614:614))
        (PORT datab (231:231:231) (302:302:302))
        (PORT datad (530:530:530) (531:531:531))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1558:1558:1558) (1546:1546:1546))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (747:747:747))
        (PORT datab (696:696:696) (743:743:743))
        (PORT datac (602:602:602) (664:664:664))
        (PORT datad (623:623:623) (663:663:663))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (314:314:314))
        (PORT datac (636:636:636) (689:689:689))
        (PORT datad (585:585:585) (574:574:574))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (664:664:664))
        (PORT datab (1589:1589:1589) (1607:1607:1607))
        (PORT datac (828:828:828) (855:855:855))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1377:1377:1377))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1831:1831:1831) (1821:1821:1821))
        (PORT ena (1102:1102:1102) (1066:1066:1066))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1378:1378:1378))
        (PORT asdata (695:695:695) (723:723:723))
        (PORT clrn (1835:1835:1835) (1820:1820:1820))
        (PORT ena (1316:1316:1316) (1278:1278:1278))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (906:906:906) (932:932:932))
        (PORT datad (321:321:321) (321:321:321))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1372:1372:1372) (1352:1352:1352))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[7\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (881:881:881))
        (PORT datab (806:806:806) (817:817:817))
        (PORT datac (1373:1373:1373) (1384:1384:1384))
        (PORT datad (837:837:837) (809:809:809))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[7\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1081:1081:1081))
        (PORT datab (598:598:598) (599:599:599))
        (PORT datac (1219:1219:1219) (1183:1183:1183))
        (PORT datad (198:198:198) (256:256:256))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_004\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (334:334:334))
        (PORT datab (220:220:220) (288:288:288))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_006\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1382:1382:1382))
        (PORT datab (232:232:232) (308:308:308))
        (PORT datad (209:209:209) (270:270:270))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[7\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (925:925:925))
        (PORT datab (1393:1393:1393) (1448:1448:1448))
        (PORT datac (824:824:824) (877:877:877))
        (PORT datad (207:207:207) (267:267:267))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[7\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1475:1475:1475) (1550:1550:1550))
        (PORT datab (363:363:363) (414:414:414))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[7\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (835:835:835))
        (PORT datab (1241:1241:1241) (1288:1288:1288))
        (PORT datac (591:591:591) (601:601:601))
        (PORT datad (525:525:525) (510:510:510))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT ena (1598:1598:1598) (1549:1549:1549))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1127:1127:1127))
        (PORT datab (210:210:210) (254:254:254))
        (PORT datac (1391:1391:1391) (1391:1391:1391))
        (PORT datad (736:736:736) (760:760:760))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[1\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (717:717:717))
        (PORT datab (1029:1029:1029) (1105:1105:1105))
        (PORT datac (1097:1097:1097) (1113:1113:1113))
        (PORT datad (1150:1150:1150) (1202:1202:1202))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1392:1392:1392))
        (PORT datab (768:768:768) (736:736:736))
        (PORT datad (167:167:167) (191:191:191))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (933:933:933) (967:967:967))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sclr (1260:1260:1260) (1292:1292:1292))
        (PORT sload (1641:1641:1641) (1701:1701:1701))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_align_cycle_nxt\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1244:1244:1244))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_align_cycle\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1387:1387:1387) (1371:1371:1371))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_align_cycle_nxt\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1245:1245:1245))
        (PORT datad (383:383:383) (432:432:432))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_align_cycle\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1387:1387:1387) (1371:1371:1371))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[0\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1148:1148:1148))
        (PORT datab (1085:1085:1085) (1108:1108:1108))
        (PORT datac (627:627:627) (686:686:686))
        (PORT datad (1076:1076:1076) (1093:1093:1093))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (772:772:772))
        (PORT datab (1322:1322:1322) (1333:1333:1333))
        (PORT datad (178:178:178) (200:200:200))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (927:927:927) (958:958:958))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sclr (1260:1260:1260) (1292:1292:1292))
        (PORT sload (1641:1641:1641) (1701:1701:1701))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_rshift8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (881:881:881))
        (PORT datab (226:226:226) (298:298:298))
        (PORT datac (218:218:218) (287:287:287))
        (PORT datad (788:788:788) (797:797:797))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_rshift8\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (832:832:832) (838:838:838))
        (PORT datad (856:856:856) (903:903:903))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (911:911:911) (947:947:947))
        (PORT datab (726:726:726) (776:776:776))
        (PORT datac (879:879:879) (885:885:885))
        (PORT datad (655:655:655) (704:704:704))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|data_received\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (209:209:209) (284:284:284))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|data_received\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1346:1346:1346))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1293:1293:1293) (1269:1269:1269))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|wire_data_in\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (308:308:308))
        (PORT datac (679:679:679) (747:747:747))
        (PORT datad (211:211:211) (273:273:273))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|wire_data_in\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (368:368:368))
        (IOPATH dataa combout (318:318:318) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|wire_data_in\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1344:1344:1344))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (612:612:612) (614:614:614))
        (PORT sload (1173:1173:1173) (1260:1260:1260))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_rx\|read_mux_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1532:1532:1532) (1518:1518:1518))
        (PORT datad (197:197:197) (254:254:254))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_rx\|readdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1364:1364:1364) (1343:1343:1343))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1350:1350:1350))
        (PORT asdata (856:856:856) (875:875:875))
        (PORT clrn (1366:1366:1366) (1345:1345:1345))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (280:280:280))
        (PORT datab (242:242:242) (312:312:312))
        (PORT datad (179:179:179) (210:210:210))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (918:918:918) (905:905:905))
        (PORT sload (1507:1507:1507) (1480:1480:1480))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1350:1350:1350))
        (PORT asdata (1185:1185:1185) (1185:1185:1185))
        (PORT clrn (1366:1366:1366) (1345:1345:1345))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (829:829:829) (847:847:847))
        (PORT datad (898:898:898) (901:901:901))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1350:1350:1350))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1366:1366:1366) (1345:1345:1345))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (349:349:349))
        (PORT datab (1271:1271:1271) (1261:1261:1261))
        (PORT datad (203:203:203) (262:262:262))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1496:1496:1496) (1480:1480:1480))
        (PORT datab (561:561:561) (566:566:566))
        (PORT datad (1206:1206:1206) (1158:1158:1158))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (223:223:223) (285:285:285))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (PORT ena (2681:2681:2681) (2629:2629:2629))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1700:1700:1700) (1736:1736:1736))
        (PORT datad (198:198:198) (255:255:255))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1588:1588:1588))
        (PORT datab (654:654:654) (693:693:693))
        (PORT datac (1540:1540:1540) (1555:1555:1555))
        (PORT datad (806:806:806) (825:825:825))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|data_out\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (877:877:877) (906:906:906))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_tx\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1355:1355:1355))
        (PORT ena (1790:1790:1790) (1831:1831:1831))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|readdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1566:1566:1566) (1553:1553:1553))
        (PORT datad (199:199:199) (255:255:255))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1355:1355:1355))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (884:884:884))
        (PORT datab (1159:1159:1159) (1197:1197:1197))
        (PORT datad (587:587:587) (606:606:606))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (646:646:646))
        (PORT datab (1130:1130:1130) (1130:1130:1130))
        (PORT datac (217:217:217) (284:284:284))
        (PORT datad (561:561:561) (576:576:576))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT ena (764:764:764) (772:772:772))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1206:1206:1206))
        (PORT datab (1117:1117:1117) (1133:1133:1133))
        (PORT datac (537:537:537) (556:556:556))
        (PORT datad (1000:1000:1000) (1034:1034:1034))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (897:897:897) (881:881:881))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1393:1393:1393))
        (PORT datad (775:775:775) (798:798:798))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1351:1351:1351))
        (PORT datab (907:907:907) (914:914:914))
        (PORT datad (621:621:621) (639:639:639))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (651:651:651) (689:689:689))
        (PORT sload (1630:1630:1630) (1694:1694:1694))
        (PORT ena (1375:1375:1375) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (976:976:976))
        (PORT datab (1471:1471:1471) (1543:1543:1543))
        (PORT datad (618:618:618) (663:663:663))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1349:1349:1349))
        (PORT datab (660:660:660) (675:675:675))
        (PORT datad (867:867:867) (864:864:864))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (358:358:358) (384:384:384))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1684:1684:1684) (1687:1687:1687))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (886:886:886) (899:899:899))
        (PORT sload (1630:1630:1630) (1694:1694:1694))
        (PORT ena (1375:1375:1375) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (1050:1050:1050))
        (PORT datab (2180:2180:2180) (2230:2230:2230))
        (PORT datad (203:203:203) (263:263:263))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1481:1481:1481) (1483:1483:1483))
        (PORT sload (1507:1507:1507) (1480:1480:1480))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1353:1353:1353))
        (PORT asdata (898:898:898) (923:923:923))
        (PORT clrn (1369:1369:1369) (1348:1348:1348))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1589:1589:1589) (1602:1602:1602))
        (PORT datab (630:630:630) (638:638:638))
        (PORT datad (207:207:207) (269:269:269))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|data_received\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (212:212:212) (279:279:279))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|data_received\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1346:1346:1346))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1293:1293:1293) (1269:1269:1269))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|wire_data_in\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (307:307:307))
        (PORT datac (673:673:673) (737:737:737))
        (PORT datad (210:210:210) (272:272:272))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|wire_data_in\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (340:340:340))
        (IOPATH datab combout (319:319:319) (324:324:324))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|wire_data_in\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1344:1344:1344))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (628:628:628) (637:637:637))
        (PORT sload (1173:1173:1173) (1260:1260:1260))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_rx\|read_mux_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1562:1562:1562) (1545:1545:1545))
        (PORT datac (196:196:196) (264:264:264))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_rx\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1364:1364:1364) (1343:1343:1343))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT asdata (1457:1457:1457) (1490:1490:1490))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (334:334:334))
        (PORT datab (399:399:399) (447:447:447))
        (PORT datac (1197:1197:1197) (1208:1208:1208))
        (PORT datad (404:404:404) (460:460:460))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (554:554:554))
        (PORT datab (1254:1254:1254) (1231:1231:1231))
        (PORT datad (322:322:322) (335:335:335))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|data_out\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1001:1001:1001) (1022:1022:1022))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_tx\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1355:1355:1355))
        (PORT ena (1790:1790:1790) (1831:1831:1831))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (291:291:291))
        (PORT datac (1566:1566:1566) (1555:1555:1555))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1355:1355:1355))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (2563:2563:2563) (2528:2528:2528))
        (PORT datad (353:353:353) (394:394:394))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1371:1371:1371) (1350:1350:1350))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT asdata (1565:1565:1565) (1577:1577:1577))
        (PORT clrn (1376:1376:1376) (1356:1356:1356))
        (PORT ena (2611:2611:2611) (2576:2576:2576))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datac (776:776:776) (783:783:783))
        (PORT datad (2441:2441:2441) (2471:2471:2471))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (946:946:946))
        (PORT datab (1338:1338:1338) (1343:1343:1343))
        (PORT datac (816:816:816) (842:842:842))
        (PORT datad (205:205:205) (263:263:263))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (559:559:559) (585:585:585))
        (PORT datac (1644:1644:1644) (1655:1655:1655))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[2\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (787:787:787))
        (PORT datab (1070:1070:1070) (1058:1058:1058))
        (PORT datac (1005:1005:1005) (1011:1011:1011))
        (PORT datad (710:710:710) (686:686:686))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (PORT ena (1617:1617:1617) (1585:1585:1585))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (298:298:298))
        (PORT datab (1172:1172:1172) (1199:1199:1199))
        (PORT datac (642:642:642) (684:684:684))
        (PORT datad (982:982:982) (994:994:994))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT asdata (2073:2073:2073) (2034:2034:2034))
        (PORT clrn (1376:1376:1376) (1355:1355:1355))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (602:602:602) (653:653:653))
        (PORT datad (1104:1104:1104) (1132:1132:1132))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (316:316:316))
        (PORT datac (357:357:357) (407:407:407))
        (PORT datad (833:833:833) (811:811:811))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1558:1558:1558) (1546:1546:1546))
        (PORT sclr (1432:1432:1432) (1421:1421:1421))
        (PORT ena (1123:1123:1123) (1111:1111:1111))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read_req)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1378:1378:1378))
        (PORT asdata (937:937:937) (959:959:959))
        (PORT clrn (1835:1835:1835) (1820:1820:1820))
        (PORT ena (1056:1056:1056) (1009:1009:1009))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (219:219:219) (277:277:277))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (162:162:162) (183:183:183))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1378:1378:1378))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1820:1820:1820))
        (PORT ena (1056:1056:1056) (1009:1009:1009))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (640:640:640) (662:662:662))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT asdata (514:514:514) (582:582:582))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (673:673:673))
        (PORT datab (232:232:232) (305:305:305))
        (PORT datad (884:884:884) (904:904:904))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (185:185:185) (218:218:218))
        (PORT datac (160:160:160) (191:191:191))
        (PORT datad (216:216:216) (273:273:273))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (314:314:314))
        (PORT datad (214:214:214) (277:277:277))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|r_ena1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (590:590:590))
        (PORT datab (425:425:425) (463:463:463))
        (PORT datac (353:353:353) (404:404:404))
        (PORT datad (369:369:369) (407:407:407))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (491:491:491))
        (PORT datab (1566:1566:1566) (1574:1574:1574))
        (PORT datac (568:568:568) (593:593:593))
        (PORT datad (390:390:390) (427:427:427))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (863:863:863))
        (PORT datab (519:519:519) (507:507:507))
        (PORT datad (222:222:222) (282:282:282))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1366:1366:1366) (1346:1346:1346))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|r_val\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (416:416:416))
        (PORT datab (233:233:233) (309:309:309))
        (PORT datac (1469:1469:1469) (1446:1446:1446))
        (PORT datad (214:214:214) (277:277:277))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (810:810:810) (834:834:834))
        (PORT datad (1541:1541:1541) (1540:1540:1540))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1367:1367:1367) (1346:1346:1346))
        (PORT ena (872:872:872) (863:863:863))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (427:427:427))
        (PORT datab (665:665:665) (700:700:700))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (323:323:323))
        (PORT datab (665:665:665) (700:700:700))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1367:1367:1367) (1346:1346:1346))
        (PORT ena (872:872:872) (863:863:863))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1367:1367:1367) (1346:1346:1346))
        (PORT ena (872:872:872) (863:863:863))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (628:628:628))
        (PORT datab (425:425:425) (464:464:464))
        (PORT datac (353:353:353) (405:405:405))
        (PORT datad (389:389:389) (427:427:427))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1072:1072:1072))
        (PORT datab (427:427:427) (466:466:466))
        (PORT datac (810:810:810) (833:833:833))
        (PORT datad (372:372:372) (411:411:411))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (989:989:989))
        (PORT datab (1567:1567:1567) (1577:1577:1577))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1366:1366:1366) (1346:1346:1346))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|fifo_wr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (348:348:348))
        (PORT datac (647:647:647) (683:683:683))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|fifo_wr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1364:1364:1364) (1342:1342:1342))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1367:1367:1367) (1346:1346:1346))
        (PORT ena (872:872:872) (863:863:863))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1081:1081:1081) (1090:1090:1090))
        (PORT clrn (1366:1366:1366) (1346:1346:1346))
        (PORT sload (1655:1655:1655) (1697:1697:1697))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[17\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1111:1111:1111))
        (PORT datab (1082:1082:1082) (1063:1063:1063))
        (PORT datac (1281:1281:1281) (1294:1294:1294))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[17\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (522:522:522))
        (PORT datab (860:860:860) (876:876:876))
        (PORT datac (1371:1371:1371) (1425:1425:1425))
        (PORT datad (586:586:586) (627:627:627))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[17\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (222:222:222))
        (PORT datab (215:215:215) (258:258:258))
        (PORT datac (170:170:170) (208:208:208))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1356:1356:1356))
        (PORT ena (1862:1862:1862) (1819:1819:1819))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[13\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2307:2307:2307) (2305:2305:2305))
        (PORT datab (387:387:387) (380:380:380))
        (PORT datad (637:637:637) (672:672:672))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datad (382:382:382) (421:421:421))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (833:833:833) (820:820:820))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT sload (1847:1847:1847) (1869:1869:1869))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[13\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (312:312:312))
        (PORT datab (1598:1598:1598) (1633:1633:1633))
        (PORT datac (1532:1532:1532) (1571:1571:1571))
        (PORT datad (548:548:548) (580:580:580))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[13\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (572:572:572))
        (PORT datab (823:823:823) (885:885:885))
        (PORT datad (575:575:575) (580:580:580))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1120:1120:1120) (1136:1136:1136))
        (PORT clrn (1386:1386:1386) (1369:1369:1369))
        (PORT sclr (1465:1465:1465) (1483:1483:1483))
        (PORT sload (1415:1415:1415) (1493:1493:1493))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (628:628:628))
        (PORT datab (245:245:245) (317:317:317))
        (PORT datac (366:366:366) (403:403:403))
        (PORT datad (235:235:235) (301:301:301))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|always1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (758:758:758))
        (PORT datab (852:852:852) (871:871:871))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (585:585:585) (602:602:602))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (247:247:247))
        (PORT datab (903:903:903) (929:929:929))
        (PORT datac (839:839:839) (849:849:849))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1358:1358:1358))
        (PORT ena (745:745:745) (751:751:751))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|arb\|grant\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (308:308:308))
        (PORT datab (867:867:867) (880:880:880))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|arb\|grant\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (664:664:664))
        (PORT datab (900:900:900) (927:927:927))
        (PORT datac (292:292:292) (295:295:295))
        (PORT datad (837:837:837) (849:849:849))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (550:550:550) (536:536:536))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1358:1358:1358))
        (PORT ena (745:745:745) (751:751:751))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|arb\|grant\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (312:312:312))
        (PORT datab (868:868:868) (882:882:882))
        (PORT datad (862:862:862) (892:892:892))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT asdata (603:603:603) (602:602:602))
        (PORT clrn (1379:1379:1379) (1358:1358:1358))
        (PORT ena (742:742:742) (746:746:746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (806:806:806))
        (PORT datab (260:260:260) (344:344:344))
        (PORT datac (771:771:771) (780:780:780))
        (PORT datad (235:235:235) (299:299:299))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (345:345:345))
        (PORT datad (335:335:335) (335:335:335))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (240:240:240))
        (PORT datab (357:357:357) (369:369:369))
        (PORT datac (1926:1926:1926) (2000:2000:2000))
        (PORT datad (345:345:345) (352:352:352))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (229:229:229))
        (PORT datad (244:244:244) (313:313:313))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (209:209:209) (282:282:282))
        (PORT datad (222:222:222) (291:291:291))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent_rsp_fifo\|mem\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT asdata (469:469:469) (495:495:495))
        (PORT clrn (1379:1379:1379) (1359:1359:1359))
        (PORT ena (747:747:747) (761:761:761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_003\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (292:292:292))
        (PORT datad (221:221:221) (289:289:289))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1024:1024:1024))
        (PORT datab (1093:1093:1093) (1081:1081:1081))
        (PORT datac (2022:2022:2022) (1988:1988:1988))
        (PORT datad (1442:1442:1442) (1452:1452:1452))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (450:450:450))
        (PORT datab (417:417:417) (454:454:454))
        (PORT datac (406:406:406) (449:449:449))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (706:706:706))
        (PORT datac (641:641:641) (685:685:685))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1163:1163:1163))
        (PORT datab (601:601:601) (603:603:603))
        (PORT datac (646:646:646) (710:710:710))
        (PORT datad (575:575:575) (573:573:573))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal7\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (685:685:685) (748:748:748))
        (PORT datad (1011:1011:1011) (1021:1021:1021))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (605:605:605))
        (PORT datab (875:875:875) (874:874:874))
        (PORT datac (600:600:600) (614:614:614))
        (PORT datad (186:186:186) (210:210:210))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (737:737:737))
        (PORT datab (676:676:676) (740:740:740))
        (PORT datac (662:662:662) (713:713:713))
        (PORT datad (1109:1109:1109) (1126:1126:1126))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (620:620:620))
        (PORT datab (705:705:705) (746:746:746))
        (PORT datac (291:291:291) (295:295:295))
        (PORT datad (645:645:645) (704:704:704))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (739:739:739))
        (PORT datab (705:705:705) (744:744:744))
        (PORT datac (662:662:662) (716:716:716))
        (PORT datad (1109:1109:1109) (1127:1127:1127))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (624:624:624))
        (PORT datab (672:672:672) (739:739:739))
        (PORT datac (643:643:643) (712:712:712))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[7\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (595:595:595))
        (PORT datab (590:590:590) (620:620:620))
        (PORT datac (591:591:591) (601:601:601))
        (PORT datad (182:182:182) (206:206:206))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (744:744:744))
        (PORT datab (709:709:709) (741:741:741))
        (PORT datac (651:651:651) (699:699:699))
        (PORT datad (647:647:647) (704:704:704))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1161:1161:1161))
        (PORT datab (601:601:601) (603:603:603))
        (PORT datac (647:647:647) (710:710:710))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[7\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (217:217:217))
        (PORT datab (184:184:184) (217:217:217))
        (PORT datac (564:564:564) (579:579:579))
        (PORT datad (167:167:167) (193:193:193))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|src1_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (345:345:345))
        (PORT datac (245:245:245) (322:322:322))
        (PORT datad (235:235:235) (303:303:303))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (754:754:754))
        (PORT datac (642:642:642) (695:695:695))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1372:1372:1372) (1407:1407:1407))
        (PORT datac (836:836:836) (853:853:853))
        (PORT datad (1034:1034:1034) (1035:1035:1035))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (645:645:645))
        (PORT datab (180:180:180) (213:213:213))
        (PORT datac (866:866:866) (892:892:892))
        (PORT datad (167:167:167) (190:190:190))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (758:758:758))
        (PORT datac (865:865:865) (888:888:888))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (639:639:639))
        (PORT datab (180:180:180) (212:212:212))
        (PORT datac (645:645:645) (703:703:703))
        (PORT datad (165:165:165) (187:187:187))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (730:730:730))
        (PORT datab (894:894:894) (915:915:915))
        (PORT datac (836:836:836) (851:851:851))
        (PORT datad (1032:1032:1032) (1033:1033:1033))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal11\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (901:901:901) (954:954:954))
        (PORT datad (914:914:914) (964:964:964))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal11\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (910:910:910))
        (PORT datab (587:587:587) (611:611:611))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (1100:1100:1100) (1134:1134:1134))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (649:649:649))
        (PORT datab (624:624:624) (648:648:648))
        (PORT datac (777:777:777) (791:791:791))
        (PORT datad (165:165:165) (191:191:191))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (940:940:940))
        (PORT datab (856:856:856) (873:873:873))
        (PORT datac (581:581:581) (615:615:615))
        (PORT datad (164:164:164) (187:187:187))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1358:1358:1358))
        (PORT ena (745:745:745) (751:751:751))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|grant\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (605:605:605) (624:624:624))
        (PORT datac (197:197:197) (264:264:264))
        (PORT datad (205:205:205) (265:265:265))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|grant\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1657:1657:1657) (1683:1683:1683))
        (PORT datab (838:838:838) (913:913:913))
        (PORT datac (612:612:612) (664:664:664))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1358:1358:1358))
        (PORT ena (1130:1130:1130) (1115:1115:1115))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (644:644:644))
        (PORT datab (1139:1139:1139) (1180:1180:1180))
        (PORT datac (614:614:614) (673:673:673))
        (PORT datad (611:611:611) (669:669:669))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (977:977:977))
        (PORT datab (1036:1036:1036) (1107:1107:1107))
        (PORT datac (615:615:615) (671:671:671))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (241:241:241))
        (PORT datab (388:388:388) (407:407:407))
        (PORT datac (2192:2192:2192) (2301:2301:2301))
        (PORT datad (187:187:187) (212:212:212))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (246:246:246))
        (PORT datac (2190:2190:2190) (2299:2299:2299))
        (PORT datad (185:185:185) (210:210:210))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (245:245:245))
        (PORT datab (197:197:197) (236:236:236))
        (PORT datad (317:317:317) (312:312:312))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1350:1350:1350))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (243:243:243))
        (PORT datab (234:234:234) (305:305:305))
        (PORT datac (766:766:766) (831:831:831))
        (PORT datad (203:203:203) (229:229:229))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2225:2225:2225) (2330:2330:2330))
        (PORT datab (187:187:187) (222:222:222))
        (PORT datac (765:765:765) (830:830:830))
        (PORT datad (217:217:217) (288:288:288))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (600:600:600))
        (PORT datad (238:238:238) (305:305:305))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1377:1377:1377))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1380:1380:1380) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (329:329:329))
        (PORT datab (235:235:235) (313:313:313))
        (PORT datad (235:235:235) (302:302:302))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (615:615:615))
        (PORT datab (339:339:339) (360:360:360))
        (PORT datac (160:160:160) (191:191:191))
        (PORT datad (590:590:590) (587:587:587))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1377:1377:1377))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1380:1380:1380) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (600:600:600))
        (PORT datab (235:235:235) (314:314:314))
        (PORT datad (226:226:226) (294:294:294))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1377:1377:1377))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1380:1380:1380) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent\|m0_write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (638:638:638))
        (PORT datab (1141:1141:1141) (1179:1179:1179))
        (PORT datac (766:766:766) (831:831:831))
        (PORT datad (613:613:613) (666:666:666))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (242:242:242))
        (PORT datab (240:240:240) (317:317:317))
        (PORT datac (170:170:170) (210:210:210))
        (PORT datad (211:211:211) (273:273:273))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_translator\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (322:322:322))
        (PORT datad (212:212:212) (277:277:277))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (242:242:242))
        (PORT datab (202:202:202) (235:235:235))
        (PORT datac (169:169:169) (206:206:206))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1350:1350:1350))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (704:704:704))
        (PORT datab (239:239:239) (318:318:318))
        (PORT datac (2188:2188:2188) (2296:2296:2296))
        (PORT datad (613:613:613) (666:666:666))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datac (768:768:768) (834:834:834))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (179:179:179) (201:201:201))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1350:1350:1350))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|update_grant\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (268:268:268))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (162:162:162) (198:198:198))
        (PORT datad (200:200:200) (257:257:257))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1656:1656:1656) (1680:1680:1680))
        (PORT datab (593:593:593) (605:605:605))
        (PORT datad (573:573:573) (592:592:592))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1358:1358:1358))
        (PORT ena (745:745:745) (751:751:751))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|grant\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1657:1657:1657) (1680:1680:1680))
        (PORT datab (611:611:611) (627:627:627))
        (PORT datad (204:204:204) (263:263:263))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT asdata (595:595:595) (607:607:607))
        (PORT clrn (1379:1379:1379) (1358:1358:1358))
        (PORT ena (1130:1130:1130) (1115:1115:1115))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1387:1387:1387) (1365:1365:1365))
        (PORT datab (837:837:837) (874:874:874))
        (PORT datac (619:619:619) (678:678:678))
        (PORT datad (615:615:615) (671:671:671))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent_rsp_fifo\|mem\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1377:1377:1377))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1380:1380:1380) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (359:359:359))
        (PORT datad (237:237:237) (302:302:302))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (314:314:314))
        (PORT datad (225:225:225) (293:293:293))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent_rsp_fifo\|mem\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1377:1377:1377))
        (PORT asdata (466:466:466) (491:491:491))
        (PORT clrn (1380:1380:1380) (1363:1363:1363))
        (PORT ena (746:746:746) (753:753:753))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent_rsp_fifo\|mem\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1377:1377:1377))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1380:1380:1380) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (337:337:337))
        (PORT datad (613:613:613) (660:660:660))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent_rsp_fifo\|mem\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1377:1377:1377))
        (PORT asdata (468:468:468) (495:495:495))
        (PORT clrn (1380:1380:1380) (1363:1363:1363))
        (PORT ena (746:746:746) (753:753:753))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_007\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (289:289:289))
        (PORT datad (223:223:223) (290:290:290))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent_rsp_fifo\|mem\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (443:443:443))
        (PORT datab (356:356:356) (374:374:374))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent_rsp_fifo\|mem\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1379:1379:1379))
        (PORT asdata (468:468:468) (493:493:493))
        (PORT clrn (1382:1382:1382) (1365:1365:1365))
        (PORT ena (752:752:752) (762:762:762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_005\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (295:295:295))
        (PORT datad (223:223:223) (293:293:293))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1162:1162:1162))
        (PORT datab (821:821:821) (845:845:845))
        (PORT datac (995:995:995) (991:991:991))
        (PORT datad (1007:1007:1007) (984:984:984))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_aligning_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (245:245:245))
        (PORT datab (901:901:901) (929:929:929))
        (PORT datac (1112:1112:1112) (1122:1122:1122))
        (PORT datad (173:173:173) (200:200:200))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_mem32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (732:732:732))
        (PORT datab (1872:1872:1872) (2003:2003:2003))
        (PORT datac (694:694:694) (748:748:748))
        (PORT datad (1576:1576:1576) (1586:1586:1586))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_aligning_data_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1046:1046:1046))
        (PORT datab (227:227:227) (301:301:301))
        (PORT datac (219:219:219) (289:289:289))
        (PORT datad (559:559:559) (578:578:578))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_aligning_data_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1247:1247:1247))
        (PORT datab (638:638:638) (659:659:659))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_aligning_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1387:1387:1387) (1371:1371:1371))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1090:1090:1090) (1123:1123:1123))
        (PORT datad (1297:1297:1297) (1280:1280:1280))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (810:810:810))
        (PORT datab (195:195:195) (237:237:237))
        (PORT datac (789:789:789) (803:803:803))
        (PORT datad (225:225:225) (285:285:285))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (157:157:157) (188:188:188))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (279:279:279))
        (PORT datab (204:204:204) (244:244:244))
        (PORT datad (225:225:225) (286:286:286))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (894:894:894) (887:887:887))
        (PORT sload (1507:1507:1507) (1480:1480:1480))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT asdata (893:893:893) (927:927:927))
        (PORT clrn (1375:1375:1375) (1354:1354:1354))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1163:1163:1163) (1194:1194:1194))
        (PORT datac (787:787:787) (776:776:776))
        (PORT datad (219:219:219) (277:277:277))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1369:1369:1369) (1348:1348:1348))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (926:926:926))
        (PORT datab (1810:1810:1810) (1819:1819:1819))
        (PORT datad (626:626:626) (673:673:673))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|data_received\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (210:210:210) (272:272:272))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|data_received\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1346:1346:1346))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1293:1293:1293) (1269:1269:1269))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|wire_data_in\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (313:313:313))
        (PORT datac (675:675:675) (741:741:741))
        (PORT datad (205:205:205) (265:265:265))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|wire_data_in\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (325:325:325) (329:329:329))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|wire_data_in\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1344:1344:1344))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (604:604:604) (614:614:614))
        (PORT sload (1173:1173:1173) (1260:1260:1260))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_rx\|read_mux_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1216:1216:1216) (1220:1220:1220))
        (PORT datad (1061:1061:1061) (1062:1062:1062))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_rx\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT asdata (919:919:919) (959:959:959))
        (PORT clrn (1383:1383:1383) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1590:1590:1590) (1608:1608:1608))
        (PORT datab (1284:1284:1284) (1232:1232:1232))
        (PORT datad (744:744:744) (719:719:719))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (807:807:807) (798:798:798))
        (PORT datad (594:594:594) (623:623:623))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|top_priority_reg\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (157:157:157) (187:187:187))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src10_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (614:614:614))
        (PORT datac (792:792:792) (801:801:801))
        (PORT datad (1143:1143:1143) (1165:1165:1165))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (179:179:179) (201:201:201))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1380:1380:1380) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|saved_grant\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (289:289:289) (295:295:295))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1357:1357:1357))
        (PORT ena (1082:1082:1082) (1043:1043:1043))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (240:240:240))
        (PORT datab (440:440:440) (482:482:482))
        (PORT datac (596:596:596) (628:628:628))
        (PORT datad (553:553:553) (556:556:556))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_config\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (713:713:713))
        (PORT datab (212:212:212) (252:252:252))
        (PORT datac (1101:1101:1101) (1122:1122:1122))
        (PORT datad (402:402:402) (447:447:447))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (586:586:586))
        (PORT datab (584:584:584) (591:591:591))
        (PORT datac (594:594:594) (631:631:631))
        (PORT datad (397:397:397) (450:450:450))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2189:2189:2189) (2247:2247:2247))
        (PORT datab (327:327:327) (339:339:339))
        (PORT datac (1101:1101:1101) (1122:1122:1122))
        (PORT datad (398:398:398) (446:446:446))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (717:717:717))
        (PORT datab (213:213:213) (254:254:254))
        (PORT datac (155:155:155) (186:186:186))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (251:251:251))
        (PORT datab (235:235:235) (310:310:310))
        (PORT datad (167:167:167) (190:190:190))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1380:1380:1380) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (251:251:251))
        (PORT datab (236:236:236) (309:309:309))
        (PORT datad (168:168:168) (192:192:192))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1380:1380:1380) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2185:2185:2185) (2243:2243:2243))
        (PORT datab (233:233:233) (308:308:308))
        (PORT datac (207:207:207) (282:282:282))
        (PORT datad (181:181:181) (217:217:217))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (623:623:623))
        (PORT datab (266:266:266) (351:351:351))
        (PORT datac (571:571:571) (563:563:563))
        (PORT datad (586:586:586) (583:583:583))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (631:631:631))
        (PORT datab (601:601:601) (593:593:593))
        (PORT datac (595:595:595) (589:589:589))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (338:338:338))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datad (242:242:242) (317:317:317))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (303:303:303))
        (PORT datad (226:226:226) (297:297:297))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (232:232:232))
        (PORT datab (598:598:598) (589:589:589))
        (PORT datac (597:597:597) (589:589:589))
        (PORT datad (586:586:586) (584:584:584))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (333:333:333))
        (PORT datab (230:230:230) (305:305:305))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (717:717:717))
        (PORT datac (594:594:594) (630:630:630))
        (PORT datad (400:400:400) (448:448:448))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (298:298:298))
        (PORT datab (183:183:183) (217:217:217))
        (PORT datac (185:185:185) (224:224:224))
        (PORT datad (184:184:184) (210:210:210))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|top_priority_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (647:647:647))
        (PORT datab (888:888:888) (875:875:875))
        (PORT datac (520:520:520) (508:508:508))
        (PORT datad (574:574:574) (603:603:603))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1357:1357:1357))
        (PORT ena (745:745:745) (751:751:751))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (385:385:385))
        (PORT datab (230:230:230) (303:303:303))
        (PORT datad (594:594:594) (607:607:607))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1357:1357:1357))
        (PORT ena (745:745:745) (751:751:751))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (386:386:386))
        (PORT datab (221:221:221) (290:290:290))
        (PORT datac (203:203:203) (275:275:275))
        (PORT datad (593:593:593) (607:607:607))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1357:1357:1357))
        (PORT ena (1082:1082:1082) (1043:1043:1043))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_config\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (666:666:666))
        (PORT datab (1286:1286:1286) (1323:1323:1323))
        (PORT datac (1386:1386:1386) (1379:1379:1379))
        (PORT datad (399:399:399) (449:449:449))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_config\|data_out\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (848:848:848) (894:894:894))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_config\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (253:253:253))
        (PORT datab (208:208:208) (244:244:244))
        (PORT datac (208:208:208) (282:282:282))
        (PORT datad (210:210:210) (276:276:276))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_config\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1387:1387:1387) (1370:1370:1370))
        (PORT ena (1605:1605:1605) (1567:1567:1567))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_config\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datab (843:843:843) (822:822:822))
        (PORT datad (612:612:612) (660:660:660))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent_rsp_fifo\|mem\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (355:355:355))
        (PORT datad (587:587:587) (588:588:588))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent_rsp_fifo\|mem\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT asdata (466:466:466) (492:492:492))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (PORT ena (754:754:754) (773:773:773))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent_rsp_fifo\|mem\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (349:349:349))
        (PORT datad (622:622:622) (638:638:638))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent_rsp_fifo\|mem\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT asdata (468:468:468) (495:495:495))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (PORT ena (754:754:754) (773:773:773))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_010\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (293:293:293))
        (PORT datad (227:227:227) (296:296:296))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1183:1183:1183) (1243:1243:1243))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1363:1363:1363))
        (PORT ena (1833:1833:1833) (1785:1785:1785))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datab (2316:2316:2316) (2344:2344:2344))
        (PORT datad (199:199:199) (257:257:257))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (872:872:872))
        (PORT datab (363:363:363) (415:415:415))
        (PORT datac (749:749:749) (738:738:738))
        (PORT datad (203:203:203) (262:262:262))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_tx\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT asdata (666:666:666) (718:718:718))
        (PORT clrn (1376:1376:1376) (1355:1355:1355))
        (PORT ena (1790:1790:1790) (1831:1831:1831))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1568:1568:1568) (1557:1557:1557))
        (PORT datad (200:200:200) (257:257:257))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1355:1355:1355))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rx_options\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1354:1354:1354))
        (PORT asdata (1131:1131:1131) (1155:1155:1155))
        (PORT clrn (1370:1370:1370) (1350:1350:1350))
        (PORT ena (2656:2656:2656) (2564:2564:2564))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datab (2563:2563:2563) (2528:2528:2528))
        (PORT datad (384:384:384) (424:424:424))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1371:1371:1371) (1350:1350:1350))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (883:883:883))
        (PORT datab (880:880:880) (898:898:898))
        (PORT datac (1152:1152:1152) (1200:1200:1200))
        (PORT datad (1144:1144:1144) (1146:1146:1146))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (566:566:566))
        (PORT datab (183:183:183) (217:217:217))
        (PORT datac (158:158:158) (190:190:190))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[1\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (979:979:979))
        (PORT datab (820:820:820) (829:829:829))
        (PORT datac (804:804:804) (815:815:815))
        (PORT datad (218:218:218) (276:276:276))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT ena (764:764:764) (772:772:772))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (850:850:850))
        (PORT datab (917:917:917) (975:975:975))
        (PORT datac (1014:1014:1014) (1022:1022:1022))
        (PORT datad (218:218:218) (276:276:276))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[26\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (977:977:977))
        (PORT datab (1092:1092:1092) (1075:1075:1075))
        (PORT datad (307:307:307) (314:314:314))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1518:1518:1518) (1542:1542:1542))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (PORT sload (1132:1132:1132) (1153:1153:1153))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (213:213:213) (274:274:274))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (PORT ena (1812:1812:1812) (1772:1772:1772))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1969:1969:1969) (2021:2021:2021))
        (PORT datac (198:198:198) (266:266:266))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[26\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (884:884:884))
        (PORT datab (382:382:382) (383:383:383))
        (PORT datac (820:820:820) (827:827:827))
        (PORT datad (1503:1503:1503) (1565:1565:1565))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[26\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (947:947:947))
        (PORT datab (527:527:527) (524:524:524))
        (PORT datac (585:585:585) (608:608:608))
        (PORT datad (363:363:363) (415:415:415))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (PORT ena (2086:2086:2086) (2048:2048:2048))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[10\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1137:1137:1137))
        (PORT datab (1019:1019:1019) (1080:1080:1080))
        (PORT datac (1083:1083:1083) (1117:1117:1117))
        (PORT datad (708:708:708) (671:671:671))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (890:890:890) (963:963:963))
        (PORT datad (799:799:799) (832:832:832))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[10\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (873:873:873))
        (PORT datab (630:630:630) (694:694:694))
        (PORT datac (847:847:847) (909:909:909))
        (PORT datad (838:838:838) (892:892:892))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[10\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (772:772:772))
        (PORT datab (819:819:819) (879:879:879))
        (PORT datad (542:542:542) (541:541:541))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1336:1336:1336) (1360:1360:1360))
        (PORT clrn (1386:1386:1386) (1369:1369:1369))
        (PORT sclr (1465:1465:1465) (1483:1483:1483))
        (PORT sload (1415:1415:1415) (1493:1493:1493))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[46\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1107:1107:1107))
        (PORT datab (1228:1228:1228) (1285:1285:1285))
        (PORT datac (1445:1445:1445) (1510:1510:1510))
        (PORT datad (1056:1056:1056) (1092:1092:1092))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[28\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1373:1373:1373) (1428:1428:1428))
        (PORT datab (964:964:964) (937:937:937))
        (PORT datac (803:803:803) (819:819:819))
        (PORT datad (207:207:207) (267:267:267))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[28\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (524:524:524))
        (PORT datab (1235:1235:1235) (1266:1266:1266))
        (PORT datac (586:586:586) (610:610:610))
        (PORT datad (383:383:383) (432:432:432))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (PORT ena (2086:2086:2086) (2048:2048:2048))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[0\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (1080:1080:1080))
        (PORT datab (1217:1217:1217) (1305:1305:1305))
        (PORT datac (1134:1134:1134) (1139:1139:1139))
        (PORT datad (321:321:321) (320:320:320))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_mem_byte_en\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (1039:1039:1039))
        (PORT datab (226:226:226) (271:271:271))
        (PORT datac (536:536:536) (542:542:542))
        (PORT datad (994:994:994) (972:972:972))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_byteenable\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[32\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1216:1216:1216))
        (PORT datac (876:876:876) (889:889:889))
        (PORT datad (1162:1162:1162) (1205:1205:1205))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|byteenable\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_byteenable\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1175:1175:1175) (1235:1235:1235))
        (PORT datad (198:198:198) (254:254:254))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (784:784:784))
        (PORT datac (1164:1164:1164) (1203:1203:1203))
        (PORT datad (607:607:607) (606:606:606))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT asdata (506:506:506) (568:568:568))
        (PORT clrn (1373:1373:1373) (1352:1352:1352))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[22\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1038:1038:1038))
        (PORT datab (221:221:221) (291:291:291))
        (PORT datac (1121:1121:1121) (1122:1122:1122))
        (PORT datad (884:884:884) (924:924:924))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[22\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1548:1548:1548) (1606:1606:1606))
        (PORT datab (228:228:228) (299:299:299))
        (PORT datac (820:820:820) (830:830:830))
        (PORT datad (569:569:569) (559:559:559))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[22\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (783:783:783) (763:763:763))
        (PORT datac (867:867:867) (916:916:916))
        (PORT datad (703:703:703) (669:669:669))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (PORT ena (2086:2086:2086) (2048:2048:2048))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[27\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (864:864:864))
        (PORT datab (1009:1009:1009) (970:970:970))
        (PORT datad (754:754:754) (732:732:732))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1887:1887:1887) (1869:1869:1869))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (PORT sload (752:752:752) (829:829:829))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1371:1371:1371))
        (PORT asdata (1151:1151:1151) (1174:1174:1174))
        (PORT clrn (1374:1374:1374) (1354:1354:1354))
        (PORT ena (2364:2364:2364) (2331:2331:2331))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (293:293:293))
        (PORT datac (1707:1707:1707) (1769:1769:1769))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1374:1374:1374) (1354:1354:1354))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[27\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1548:1548:1548) (1607:1607:1607))
        (PORT datab (229:229:229) (298:298:298))
        (PORT datac (820:820:820) (827:827:827))
        (PORT datad (343:343:343) (349:349:349))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[27\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (950:950:950))
        (PORT datab (540:540:540) (528:528:528))
        (PORT datac (585:585:585) (608:608:608))
        (PORT datad (1076:1076:1076) (1086:1086:1086))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (PORT ena (2086:2086:2086) (2048:2048:2048))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[1\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (1071:1071:1071))
        (PORT datab (1183:1183:1183) (1193:1193:1193))
        (PORT datac (328:328:328) (325:325:325))
        (PORT datad (1180:1180:1180) (1256:1256:1256))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_mem_byte_en\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (1038:1038:1038))
        (PORT datab (227:227:227) (275:275:275))
        (PORT datac (543:543:543) (549:549:549))
        (PORT datad (1002:1002:1002) (979:979:979))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_byteenable\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1357:1357:1357))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[33\])
    (DELAY
      (ABSOLUTE
        (PORT datab (889:889:889) (921:921:921))
        (PORT datac (1407:1407:1407) (1444:1444:1444))
        (PORT datad (599:599:599) (627:627:627))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|byteenable\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_byteenable\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (917:917:917) (974:974:974))
        (PORT datad (198:198:198) (254:254:254))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (945:945:945))
        (PORT datab (825:825:825) (826:826:826))
        (PORT datac (603:603:603) (652:652:652))
        (PORT datad (1418:1418:1418) (1458:1458:1458))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1700:1700:1700) (1683:1683:1683))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (766:766:766))
        (PORT datab (926:926:926) (996:996:996))
        (PORT datac (560:560:560) (590:590:590))
        (PORT datad (910:910:910) (944:944:944))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1238:1238:1238) (1256:1256:1256))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (892:892:892))
        (PORT datab (1389:1389:1389) (1429:1429:1429))
        (PORT datad (345:345:345) (386:386:386))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (920:920:920))
        (PORT datab (1108:1108:1108) (1116:1116:1116))
        (PORT datac (605:605:605) (629:629:629))
        (PORT datad (290:290:290) (294:294:294))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1140:1140:1140) (1120:1120:1120))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (266:266:266))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1413:1413:1413) (1404:1404:1404))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (315:315:315))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (885:885:885))
        (PORT datab (674:674:674) (701:701:701))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1151:1151:1151) (1140:1140:1140))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (428:428:428))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (309:309:309))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (428:428:428))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (336:336:336))
        (PORT datac (603:603:603) (634:634:634))
        (PORT datad (1115:1115:1115) (1120:1120:1120))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1195:1195:1195) (1210:1210:1210))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (894:894:894))
        (PORT datac (243:243:243) (326:326:326))
        (PORT datad (217:217:217) (273:273:273))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (915:915:915))
        (PORT datab (635:635:635) (683:683:683))
        (PORT datac (878:878:878) (913:913:913))
        (PORT datad (504:504:504) (487:487:487))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1700:1700:1700) (1683:1683:1683))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (429:429:429))
        (PORT datab (925:925:925) (977:977:977))
        (PORT datad (597:597:597) (639:639:639))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (654:654:654))
        (PORT datab (183:183:183) (217:217:217))
        (PORT datac (203:203:203) (274:274:274))
        (PORT datad (579:579:579) (578:578:578))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1132:1132:1132) (1116:1116:1116))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (985:985:985) (1006:1006:1006))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (310:310:310))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (916:916:916))
        (PORT datab (676:676:676) (704:704:704))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1151:1151:1151) (1140:1140:1140))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (310:310:310))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (677:677:677) (705:705:705))
        (PORT datac (1067:1067:1067) (1091:1091:1091))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1151:1151:1151) (1140:1140:1140))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (254:254:254))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_rd\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (852:852:852))
        (PORT datab (348:348:348) (372:372:372))
        (PORT datac (199:199:199) (266:266:266))
        (PORT datad (624:624:624) (674:674:674))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_rd\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (667:667:667))
        (PORT datab (185:185:185) (219:219:219))
        (PORT datac (604:604:604) (631:631:631))
        (PORT datad (1242:1242:1242) (1292:1292:1292))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_rd)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_rd_d1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1364:1364:1364))
        (PORT asdata (508:508:508) (571:571:571))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (937:937:937))
        (PORT datab (613:613:613) (620:620:620))
        (PORT datac (604:604:604) (649:649:649))
        (PORT datad (859:859:859) (905:905:905))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1452:1452:1452) (1445:1445:1445))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (778:778:778))
        (PORT datab (940:940:940) (994:994:994))
        (PORT datac (566:566:566) (583:583:583))
        (PORT datad (891:891:891) (925:925:925))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1238:1238:1238) (1256:1256:1256))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (911:911:911))
        (PORT datab (1371:1371:1371) (1421:1421:1421))
        (PORT datac (512:512:512) (531:531:531))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (664:664:664))
        (PORT datab (1108:1108:1108) (1116:1116:1116))
        (PORT datac (217:217:217) (284:284:284))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1140:1140:1140) (1120:1120:1120))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (523:523:523) (542:542:542))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1211:1211:1211) (1218:1218:1218))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|resetlatch\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (311:311:311))
        (PORT datab (1155:1155:1155) (1166:1166:1166))
        (PORT datad (812:812:812) (795:795:795))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|resetlatch)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (649:649:649))
        (PORT datab (405:405:405) (470:470:470))
        (PORT datac (775:775:775) (772:772:772))
        (PORT datad (791:791:791) (817:817:817))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1132:1132:1132) (1116:1116:1116))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1359:1359:1359))
        (PORT asdata (515:515:515) (580:580:580))
        (PORT ena (985:985:985) (1006:1006:1006))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (932:932:932))
        (PORT datab (865:865:865) (891:891:891))
        (PORT datac (592:592:592) (583:583:583))
        (PORT datad (649:649:649) (705:705:705))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1374:1374:1374) (1374:1374:1374))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (702:702:702))
        (PORT datab (486:486:486) (583:583:583))
        (PORT datac (1213:1213:1213) (1264:1264:1264))
        (PORT datad (893:893:893) (932:932:932))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1185:1185:1185) (1190:1190:1190))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[31\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1161:1161:1161))
        (PORT datab (1033:1033:1033) (1045:1045:1045))
        (PORT datac (564:564:564) (598:598:598))
        (PORT datad (821:821:821) (859:859:859))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[31\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (899:899:899))
        (PORT datab (364:364:364) (400:400:400))
        (PORT datac (578:578:578) (599:599:599))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (305:305:305) (311:311:311))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (918:918:918) (950:950:950))
        (PORT sload (1102:1102:1102) (1134:1134:1134))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (763:763:763))
        (PORT datab (929:929:929) (985:985:985))
        (PORT datac (1086:1086:1086) (1109:1109:1109))
        (PORT datad (912:912:912) (944:944:944))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1238:1238:1238) (1256:1256:1256))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (599:599:599))
        (PORT datab (925:925:925) (974:974:974))
        (PORT datad (910:910:910) (942:942:942))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (655:655:655))
        (PORT datab (595:595:595) (595:595:595))
        (PORT datac (590:590:590) (612:612:612))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1132:1132:1132) (1116:1116:1116))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (264:264:264))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (985:985:985) (1006:1006:1006))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (808:808:808) (871:871:871))
        (PORT datac (157:157:157) (187:187:187))
        (PORT datad (638:638:638) (670:670:670))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1151:1151:1151) (1140:1140:1140))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1266:1266:1266))
        (PORT datac (1617:1617:1617) (1648:1648:1648))
        (PORT datad (204:204:204) (266:266:266))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (912:912:912))
        (PORT datab (621:621:621) (690:690:690))
        (PORT datac (964:964:964) (1009:1009:1009))
        (PORT datad (1214:1214:1214) (1239:1239:1239))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1340:1340:1340) (1376:1376:1376))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (709:709:709))
        (PORT datab (857:857:857) (861:861:861))
        (PORT datac (460:460:460) (550:550:550))
        (PORT datad (903:903:903) (943:943:943))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1185:1185:1185) (1190:1190:1190))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (896:896:896))
        (PORT datab (925:925:925) (978:978:978))
        (PORT datad (327:327:327) (363:363:363))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (655:655:655))
        (PORT datab (183:183:183) (217:217:217))
        (PORT datac (570:570:570) (570:570:570))
        (PORT datad (207:207:207) (267:267:267))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1132:1132:1132) (1116:1116:1116))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1359:1359:1359))
        (PORT asdata (663:663:663) (695:695:695))
        (PORT ena (985:985:985) (1006:1006:1006))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (858:858:858))
        (PORT datab (561:561:561) (563:563:563))
        (PORT datac (603:603:603) (630:630:630))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1195:1195:1195) (1210:1210:1210))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1137:1137:1137))
        (PORT datac (244:244:244) (326:326:326))
        (PORT datad (218:218:218) (275:275:275))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (659:659:659) (742:742:742))
        (PORT datac (553:553:553) (571:571:571))
        (PORT datad (542:542:542) (523:523:523))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT asdata (1412:1412:1412) (1411:1411:1411))
        (PORT clrn (1373:1373:1373) (1352:1352:1352))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[21\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1292:1292:1292))
        (PORT datab (1242:1242:1242) (1309:1309:1309))
        (PORT datac (592:592:592) (580:580:580))
        (PORT datad (207:207:207) (267:267:267))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[21\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1244:1244:1244))
        (PORT datac (637:637:637) (663:663:663))
        (PORT datad (885:885:885) (930:930:930))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[21\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (296:296:296))
        (PORT datab (180:180:180) (213:213:213))
        (PORT datac (1522:1522:1522) (1502:1502:1502))
        (PORT datad (290:290:290) (297:297:297))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1373:1373:1373) (1352:1352:1352))
        (PORT ena (2127:2127:2127) (2076:2076:2076))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_b_is_dst\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (906:906:906))
        (PORT datab (1816:1816:1816) (1933:1933:1933))
        (PORT datac (843:843:843) (871:871:871))
        (PORT datad (1077:1077:1077) (1085:1085:1085))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_b_is_dst\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (906:906:906))
        (PORT datab (1818:1818:1818) (1934:1934:1934))
        (PORT datac (847:847:847) (872:872:872))
        (PORT datad (1079:1079:1079) (1085:1085:1085))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_b_is_dst\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (1104:1104:1104) (1136:1136:1136))
        (PORT datac (1034:1034:1034) (1068:1068:1068))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (786:786:786))
        (PORT datab (1308:1308:1308) (1333:1333:1333))
        (PORT datac (600:600:600) (637:637:637))
        (PORT datad (1141:1141:1141) (1141:1141:1141))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[25\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1260:1260:1260))
        (PORT datab (585:585:585) (607:607:607))
        (PORT datad (1258:1258:1258) (1238:1238:1238))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1613:1613:1613) (1594:1594:1594))
        (PORT clrn (1373:1373:1373) (1352:1352:1352))
        (PORT sload (1350:1350:1350) (1386:1386:1386))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (213:213:213) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1373:1373:1373) (1352:1352:1352))
        (PORT ena (2353:2353:2353) (2317:2317:2317))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1697:1697:1697) (1745:1745:1745))
        (PORT datac (197:197:197) (263:263:263))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1373:1373:1373) (1352:1352:1352))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[25\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (863:863:863))
        (PORT datab (642:642:642) (668:668:668))
        (PORT datac (325:325:325) (334:334:334))
        (PORT datad (1499:1499:1499) (1560:1560:1560))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[25\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (946:946:946))
        (PORT datab (554:554:554) (562:562:562))
        (PORT datac (589:589:589) (610:610:610))
        (PORT datad (365:365:365) (411:411:411))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (PORT ena (2086:2086:2086) (2048:2048:2048))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (317:317:317))
        (PORT datab (1784:1784:1784) (1778:1778:1778))
        (PORT datac (758:758:758) (755:755:755))
        (PORT datad (1140:1140:1140) (1140:1140:1140))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[8\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1143:1143:1143))
        (PORT datab (1016:1016:1016) (1070:1070:1070))
        (PORT datac (835:835:835) (874:874:874))
        (PORT datad (753:753:753) (706:706:706))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[8\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (855:855:855))
        (PORT datab (1028:1028:1028) (1034:1034:1034))
        (PORT datac (808:808:808) (838:838:838))
        (PORT datad (783:783:783) (799:799:799))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[8\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1589:1589:1589) (1595:1595:1595))
        (PORT datab (188:188:188) (225:225:225))
        (PORT datad (490:490:490) (478:478:478))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1367:1367:1367) (1353:1353:1353))
        (PORT clrn (1387:1387:1387) (1370:1370:1370))
        (PORT sclr (1319:1319:1319) (1379:1379:1379))
        (PORT sload (2134:2134:2134) (2171:2171:2171))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[44\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1109:1109:1109))
        (PORT datab (1229:1229:1229) (1287:1287:1287))
        (PORT datac (1446:1446:1446) (1510:1510:1510))
        (PORT datad (898:898:898) (951:951:951))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[24\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (851:851:851))
        (PORT datab (900:900:900) (888:888:888))
        (PORT datac (1347:1347:1347) (1399:1399:1399))
        (PORT datad (207:207:207) (267:267:267))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[24\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (613:613:613))
        (PORT datab (1049:1049:1049) (1016:1016:1016))
        (PORT datac (589:589:589) (610:610:610))
        (PORT datad (1091:1091:1091) (1095:1095:1095))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (PORT ena (2086:2086:2086) (2048:2048:2048))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (313:313:313))
        (PORT datab (238:238:238) (307:307:307))
        (PORT datac (759:759:759) (758:758:758))
        (PORT datad (1133:1133:1133) (1131:1131:1131))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (843:843:843))
        (PORT datab (1394:1394:1394) (1442:1442:1442))
        (PORT datad (610:610:610) (599:599:599))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (436:436:436))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (628:628:628) (625:625:625))
        (PORT clrn (1385:1385:1385) (1365:1365:1365))
        (PORT sload (1842:1842:1842) (1838:1838:1838))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (857:857:857))
        (PORT datab (787:787:787) (837:837:837))
        (PORT datac (806:806:806) (836:836:836))
        (PORT datad (1055:1055:1055) (1074:1074:1074))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (372:372:372))
        (PORT datab (1627:1627:1627) (1641:1641:1641))
        (PORT datad (167:167:167) (192:192:192))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1169:1169:1169) (1176:1176:1176))
        (PORT clrn (1387:1387:1387) (1370:1370:1370))
        (PORT sclr (1319:1319:1319) (1379:1379:1379))
        (PORT sload (2134:2134:2134) (2171:2171:2171))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[43\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1113:1113:1113))
        (PORT datab (1226:1226:1226) (1287:1287:1287))
        (PORT datac (1447:1447:1447) (1515:1515:1515))
        (PORT datad (874:874:874) (915:915:915))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[9\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (629:629:629))
        (PORT datab (888:888:888) (916:916:916))
        (PORT datac (1372:1372:1372) (1426:1426:1426))
        (PORT datad (205:205:205) (265:265:265))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[9\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1143:1143:1143))
        (PORT datab (609:609:609) (597:597:597))
        (PORT datac (340:340:340) (379:379:379))
        (PORT datad (1085:1085:1085) (1123:1123:1123))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[9\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (222:222:222))
        (PORT datac (621:621:621) (658:658:658))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1375:1375:1375) (1354:1354:1354))
        (PORT ena (2151:2151:2151) (2106:2106:2106))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (795:795:795))
        (PORT datab (1622:1622:1622) (1594:1594:1594))
        (PORT datac (883:883:883) (930:930:930))
        (PORT datad (183:183:183) (218:218:218))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1030:1030:1030) (1049:1049:1049))
        (PORT datad (861:861:861) (923:923:923))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (903:903:903))
        (PORT datab (380:380:380) (401:401:401))
        (PORT datac (547:547:547) (535:535:535))
        (PORT datad (591:591:591) (598:598:598))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT ena (1636:1636:1636) (1641:1641:1641))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (328:328:328))
        (PORT datab (598:598:598) (590:590:590))
        (PORT datac (837:837:837) (865:865:865))
        (PORT datad (852:852:852) (871:871:871))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT ena (1636:1636:1636) (1641:1641:1641))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[40\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1610:1610:1610) (1586:1586:1586))
        (PORT datab (1297:1297:1297) (1337:1337:1337))
        (PORT datac (1401:1401:1401) (1453:1453:1453))
        (PORT datad (1134:1134:1134) (1175:1175:1175))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1691:1691:1691) (1777:1777:1777))
        (PORT datac (610:610:610) (656:656:656))
        (PORT datad (841:841:841) (857:857:857))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1049:1049:1049))
        (PORT datab (1357:1357:1357) (1348:1348:1348))
        (PORT datac (1216:1216:1216) (1269:1269:1269))
        (PORT datad (820:820:820) (835:835:835))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1428:1428:1428) (1426:1426:1426))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (761:761:761))
        (PORT datab (927:927:927) (989:989:989))
        (PORT datac (584:584:584) (618:618:618))
        (PORT datad (910:910:910) (945:945:945))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1238:1238:1238) (1256:1256:1256))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (883:883:883))
        (PORT datab (1386:1386:1386) (1431:1431:1431))
        (PORT datad (328:328:328) (367:367:367))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (353:353:353))
        (PORT datab (1108:1108:1108) (1120:1120:1120))
        (PORT datac (605:605:605) (632:632:632))
        (PORT datad (207:207:207) (267:267:267))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1140:1140:1140) (1120:1120:1120))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (268:268:268))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1413:1413:1413) (1404:1404:1404))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (768:768:768))
        (PORT datab (925:925:925) (994:994:994))
        (PORT datac (1091:1091:1091) (1125:1125:1125))
        (PORT datad (908:908:908) (942:942:942))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1238:1238:1238) (1256:1256:1256))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (409:409:409))
        (PORT datac (845:845:845) (890:890:890))
        (PORT datad (1351:1351:1351) (1397:1397:1397))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (355:355:355))
        (PORT datab (1108:1108:1108) (1120:1120:1120))
        (PORT datac (605:605:605) (633:633:633))
        (PORT datad (206:206:206) (266:266:266))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1140:1140:1140) (1120:1120:1120))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (267:267:267))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1413:1413:1413) (1404:1404:1404))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (674:674:674) (702:702:702))
        (PORT datac (159:159:159) (190:190:190))
        (PORT datad (802:802:802) (837:837:837))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1151:1151:1151) (1140:1140:1140))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1158:1158:1158) (1204:1204:1204))
        (PORT datac (1172:1172:1172) (1232:1232:1232))
        (PORT datad (204:204:204) (262:262:262))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (662:662:662) (738:738:738))
        (PORT datac (552:552:552) (568:568:568))
        (PORT datad (588:588:588) (583:583:583))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT asdata (1099:1099:1099) (1135:1135:1135))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[23\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (307:307:307))
        (PORT datab (1116:1116:1116) (1135:1135:1135))
        (PORT datac (1287:1287:1287) (1284:1284:1284))
        (PORT datad (867:867:867) (862:862:862))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[23\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (947:947:947))
        (PORT datab (390:390:390) (451:451:451))
        (PORT datac (584:584:584) (610:610:610))
        (PORT datad (808:808:808) (811:811:811))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (PORT ena (2086:2086:2086) (2048:2048:2048))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (765:765:765) (841:841:841))
        (PORT datac (710:710:710) (694:694:694))
        (PORT datad (941:941:941) (983:983:983))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (564:564:564))
        (PORT datab (344:344:344) (355:355:355))
        (PORT datac (156:156:156) (186:186:186))
        (PORT datad (499:499:499) (478:478:478))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[11\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1639:1639:1639) (1648:1648:1648))
        (PORT datab (922:922:922) (999:999:999))
        (PORT datac (1055:1055:1055) (1045:1045:1045))
        (PORT datad (984:984:984) (946:946:946))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1369:1369:1369))
        (PORT asdata (1146:1146:1146) (1175:1175:1175))
        (PORT clrn (1372:1372:1372) (1352:1352:1352))
        (PORT ena (2433:2433:2433) (2404:2404:2404))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1708:1708:1708) (1736:1736:1736))
        (PORT datad (199:199:199) (255:255:255))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1372:1372:1372) (1352:1352:1352))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[11\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1131:1131:1131))
        (PORT datab (228:228:228) (301:301:301))
        (PORT datac (1405:1405:1405) (1450:1450:1450))
        (PORT datad (354:354:354) (353:353:353))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[11\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1057:1057:1057))
        (PORT datab (1240:1240:1240) (1283:1283:1283))
        (PORT datac (985:985:985) (942:942:942))
        (PORT datad (1090:1090:1090) (1084:1084:1084))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT ena (1598:1598:1598) (1549:1549:1549))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1323:1323:1323) (1359:1359:1359))
        (PORT datac (997:997:997) (1009:1009:1009))
        (PORT datad (858:858:858) (867:867:867))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_logic)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (611:611:611))
        (PORT datab (615:615:615) (604:604:604))
        (PORT datac (966:966:966) (929:929:929))
        (PORT datad (162:162:162) (184:184:184))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_logic)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1335:1335:1335))
        (PORT datab (1032:1032:1032) (1049:1049:1049))
        (PORT datac (847:847:847) (910:910:910))
        (PORT datad (837:837:837) (886:886:886))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1816:1816:1816) (1812:1812:1812))
        (PORT datab (321:321:321) (344:344:344))
        (PORT datad (580:580:580) (584:584:584))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1360:1360:1360) (1371:1371:1371))
        (PORT clrn (1386:1386:1386) (1369:1369:1369))
        (PORT sclr (1465:1465:1465) (1483:1483:1483))
        (PORT sload (1415:1415:1415) (1493:1493:1493))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_parity\|read_mux_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (871:871:871))
        (PORT datac (801:801:801) (818:818:818))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (933:933:933))
        (PORT datab (611:611:611) (648:648:648))
        (PORT datac (894:894:894) (915:915:915))
        (PORT datad (612:612:612) (645:645:645))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|readdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (2291:2291:2291) (2278:2278:2278))
        (PORT datac (626:626:626) (672:672:672))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1368:1368:1368) (1347:1347:1347))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1119:1119:1119) (1167:1167:1167))
        (PORT datab (655:655:655) (697:697:697))
        (PORT datac (1547:1547:1547) (1549:1549:1549))
        (PORT datad (806:806:806) (828:828:828))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (423:423:423))
        (PORT datac (895:895:895) (938:938:938))
        (PORT datad (205:205:205) (264:264:264))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (299:299:299))
        (PORT datab (1113:1113:1113) (1102:1102:1102))
        (PORT datac (1119:1119:1119) (1109:1109:1109))
        (PORT datad (1518:1518:1518) (1517:1517:1517))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[3\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1447:1447:1447))
        (PORT datab (907:907:907) (946:946:946))
        (PORT datac (198:198:198) (265:265:265))
        (PORT datad (1538:1538:1538) (1509:1509:1509))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[3\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (525:525:525))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (156:156:156) (186:186:186))
        (PORT datad (160:160:160) (179:179:179))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1350:1350:1350))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1366:1366:1366) (1345:1345:1345))
        (PORT ena (2155:2155:2155) (2118:2118:2118))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1591:1591:1591) (1620:1620:1620))
        (PORT datab (1289:1289:1289) (1352:1352:1352))
        (PORT datac (697:697:697) (752:752:752))
        (PORT datad (1842:1842:1842) (1959:1959:1959))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (783:783:783))
        (PORT datab (327:327:327) (351:351:351))
        (PORT datac (1078:1078:1078) (1101:1101:1101))
        (PORT datad (345:345:345) (361:361:361))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (346:346:346))
        (PORT datab (511:511:511) (499:499:499))
        (PORT datac (1067:1067:1067) (1080:1080:1080))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (400:400:400))
        (PORT datab (182:182:182) (213:213:213))
        (PORT datac (1072:1072:1072) (1100:1100:1100))
        (PORT datad (306:306:306) (312:312:312))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1359:1359:1359))
        (PORT datab (966:966:966) (1023:1023:1023))
        (PORT datac (1795:1795:1795) (1858:1858:1858))
        (PORT datad (881:881:881) (929:929:929))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1362:1362:1362))
        (PORT datab (202:202:202) (236:236:236))
        (PORT datac (1345:1345:1345) (1378:1378:1378))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[4\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1321:1321:1321) (1359:1359:1359))
        (PORT datab (868:868:868) (897:897:897))
        (PORT datac (194:194:194) (224:224:224))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (578:578:578))
        (PORT datab (531:531:531) (523:523:523))
        (PORT datac (533:533:533) (525:525:525))
        (PORT datad (554:554:554) (557:557:557))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1023:1023:1023))
        (PORT datab (319:319:319) (341:341:341))
        (PORT datac (580:580:580) (578:578:578))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (786:786:786))
        (PORT datab (242:242:242) (312:312:312))
        (PORT datac (1272:1272:1272) (1312:1312:1312))
        (PORT datad (1139:1139:1139) (1139:1139:1139))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT asdata (1388:1388:1388) (1377:1377:1377))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (666:666:666) (720:720:720))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[19\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1373:1373:1373))
        (PORT datab (864:864:864) (856:856:856))
        (PORT datac (1389:1389:1389) (1435:1435:1435))
        (PORT datad (206:206:206) (268:268:268))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[19\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1455:1455:1455) (1479:1479:1479))
        (PORT datac (620:620:620) (640:640:640))
        (PORT datad (597:597:597) (641:641:641))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[19\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1007:1007:1007))
        (PORT datab (829:829:829) (804:804:804))
        (PORT datac (587:587:587) (611:611:611))
        (PORT datad (1072:1072:1072) (1073:1073:1073))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (PORT ena (2086:2086:2086) (2048:2048:2048))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[13\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (886:886:886))
        (PORT datab (1019:1019:1019) (1079:1079:1079))
        (PORT datac (782:782:782) (751:751:751))
        (PORT datad (1022:1022:1022) (1099:1099:1099))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT datac (1022:1022:1022) (1046:1046:1046))
        (PORT datad (856:856:856) (921:921:921))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[11\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (899:899:899))
        (PORT datab (609:609:609) (617:617:617))
        (PORT datac (553:553:553) (543:543:543))
        (PORT datad (240:240:240) (283:283:283))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT ena (1636:1636:1636) (1641:1641:1641))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (313:313:313))
        (PORT datab (239:239:239) (308:308:308))
        (PORT datac (219:219:219) (289:289:289))
        (PORT datad (217:217:217) (274:274:274))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (622:622:622))
        (PORT datab (674:674:674) (740:740:740))
        (PORT datac (650:650:650) (698:698:698))
        (PORT datad (1106:1106:1106) (1122:1122:1122))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src8_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (931:931:931))
        (PORT datab (870:870:870) (892:892:892))
        (PORT datac (1407:1407:1407) (1459:1459:1459))
        (PORT datad (853:853:853) (866:866:866))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1358:1358:1358))
        (PORT ena (883:883:883) (877:877:877))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (312:312:312))
        (PORT datab (202:202:202) (242:242:242))
        (PORT datad (568:568:568) (578:578:578))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT asdata (627:627:627) (632:632:632))
        (PORT clrn (1379:1379:1379) (1358:1358:1358))
        (PORT ena (746:746:746) (754:754:754))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (259:259:259) (338:338:338))
        (PORT datad (235:235:235) (304:304:304))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (347:347:347))
        (PORT datab (630:630:630) (678:678:678))
        (PORT datac (820:820:820) (838:838:838))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (249:249:249))
        (PORT datab (202:202:202) (245:245:245))
        (PORT datad (568:568:568) (580:580:580))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1358:1358:1358))
        (PORT ena (883:883:883) (877:877:877))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (306:306:306))
        (PORT datab (225:225:225) (295:295:295))
        (PORT datac (175:175:175) (217:217:217))
        (PORT datad (569:569:569) (580:580:580))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1358:1358:1358))
        (PORT ena (746:746:746) (754:754:754))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (433:433:433))
        (PORT datab (259:259:259) (336:336:336))
        (PORT datac (982:982:982) (1037:1037:1037))
        (PORT datad (178:178:178) (200:200:200))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (212:212:212) (272:272:272))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (PORT ena (2326:2326:2326) (2293:2293:2293))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2467:2467:2467) (2503:2503:2503))
        (PORT datad (345:345:345) (378:378:378))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[16\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (835:835:835))
        (PORT datab (1551:1551:1551) (1517:1517:1517))
        (PORT datac (1214:1214:1214) (1281:1281:1281))
        (PORT datad (580:580:580) (579:579:579))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[16\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (662:662:662))
        (PORT datab (226:226:226) (265:265:265))
        (PORT datac (879:879:879) (932:932:932))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[16\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (575:575:575) (590:590:590))
        (PORT datac (1523:1523:1523) (1504:1504:1504))
        (PORT datad (996:996:996) (1004:1004:1004))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1373:1373:1373) (1352:1352:1352))
        (PORT ena (2127:2127:2127) (2076:2076:2076))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_src_imm5_shift_rot\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (913:913:913))
        (PORT datab (256:256:256) (331:331:331))
        (PORT datac (1315:1315:1315) (1327:1327:1327))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_src_imm5_shift_rot\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (981:981:981))
        (PORT datab (2024:2024:2024) (2037:2037:2037))
        (PORT datac (158:158:158) (189:189:189))
        (PORT datad (234:234:234) (305:305:305))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_src_imm5_shift_rot)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (465:465:465))
        (PORT datab (870:870:870) (912:912:912))
        (PORT datad (590:590:590) (629:629:629))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[6\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (738:738:738))
        (PORT datab (1023:1023:1023) (1077:1077:1077))
        (PORT datac (2077:2077:2077) (2052:2052:2052))
        (PORT datad (1020:1020:1020) (1095:1095:1095))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1098:1098:1098) (1158:1158:1158))
        (PORT datad (1071:1071:1071) (1096:1096:1096))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[6\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1139:1139:1139))
        (PORT datab (891:891:891) (929:929:929))
        (PORT datac (998:998:998) (1008:1008:1008))
        (PORT datad (809:809:809) (830:830:830))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (505:505:505))
        (PORT datab (360:360:360) (366:366:366))
        (PORT datad (1585:1585:1585) (1603:1603:1603))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (906:906:906) (943:943:943))
        (PORT clrn (1387:1387:1387) (1370:1370:1370))
        (PORT sclr (1319:1319:1319) (1379:1379:1379))
        (PORT sload (2134:2134:2134) (2171:2171:2171))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1145:1145:1145))
        (PORT datab (1078:1078:1078) (1113:1113:1113))
        (PORT datac (167:167:167) (205:205:205))
        (PORT datad (178:178:178) (199:199:199))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (957:957:957))
        (PORT datab (1134:1134:1134) (1143:1143:1143))
        (PORT datad (868:868:868) (910:910:910))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (222:222:222))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (586:586:586) (598:598:598))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal11\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (926:926:926) (979:979:979))
        (PORT datac (558:558:558) (582:582:582))
        (PORT datad (1102:1102:1102) (1133:1133:1133))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (913:913:913))
        (PORT datab (939:939:939) (1000:1000:1000))
        (PORT datac (163:163:163) (197:197:197))
        (PORT datad (585:585:585) (612:612:612))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (945:945:945))
        (PORT datab (810:810:810) (824:824:824))
        (PORT datac (584:584:584) (608:608:608))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (648:648:648))
        (PORT datab (853:853:853) (877:877:877))
        (PORT datac (163:163:163) (198:198:198))
        (PORT datad (605:605:605) (647:647:647))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1081:1081:1081))
        (PORT datab (1373:1373:1373) (1407:1407:1407))
        (PORT datac (642:642:642) (695:695:695))
        (PORT datad (183:183:183) (206:206:206))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (361:361:361))
        (PORT datab (438:438:438) (477:477:477))
        (PORT datac (176:176:176) (208:208:208))
        (PORT datad (540:540:540) (521:521:521))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal8\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1079:1079:1079))
        (PORT datab (1372:1372:1372) (1407:1407:1407))
        (PORT datac (640:640:640) (702:702:702))
        (PORT datad (185:185:185) (209:209:209))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (640:640:640))
        (PORT datab (689:689:689) (740:740:740))
        (PORT datac (240:240:240) (337:337:337))
        (PORT datad (541:541:541) (538:538:538))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (803:803:803))
        (PORT datab (538:538:538) (525:525:525))
        (PORT datac (557:557:557) (563:563:563))
        (PORT datad (572:572:572) (578:578:578))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_st\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (918:918:918))
        (PORT datab (1050:1050:1050) (1101:1101:1101))
        (PORT datac (1994:1994:1994) (2102:2102:2102))
        (PORT datad (1080:1080:1080) (1101:1101:1101))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_st)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT sclr (1320:1320:1320) (1341:1341:1341))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|end_begintransfer\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (232:232:232))
        (PORT datab (220:220:220) (254:254:254))
        (PORT datad (2142:2142:2142) (2199:2199:2199))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|end_begintransfer)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1360:1360:1360))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (359:359:359))
        (PORT datab (256:256:256) (336:336:336))
        (PORT datac (1366:1366:1366) (1417:1417:1417))
        (PORT datad (198:198:198) (255:255:255))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (579:579:579))
        (PORT datab (273:273:273) (358:358:358))
        (PORT datac (248:248:248) (332:332:332))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_stall\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (657:657:657))
        (PORT datab (270:270:270) (353:353:353))
        (PORT datac (1105:1105:1105) (1142:1142:1142))
        (PORT datad (164:164:164) (187:187:187))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src9_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1152:1152:1152) (1181:1181:1181))
        (PORT datab (1179:1179:1179) (1201:1201:1201))
        (PORT datac (1099:1099:1099) (1116:1116:1116))
        (PORT datad (1419:1419:1419) (1444:1444:1444))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (244:244:244))
        (PORT datab (962:962:962) (1005:1005:1005))
        (PORT datac (888:888:888) (918:918:918))
        (PORT datad (613:613:613) (620:620:620))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1373:1373:1373) (1352:1352:1352))
        (PORT ena (1121:1121:1121) (1076:1076:1076))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (620:620:620) (652:652:652))
        (PORT datad (593:593:593) (619:619:619))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (176:176:176) (207:207:207))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1371:1371:1371) (1350:1350:1350))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (562:562:562))
        (PORT datab (240:240:240) (309:309:309))
        (PORT datac (343:343:343) (358:358:358))
        (PORT datad (337:337:337) (342:342:342))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (662:662:662))
        (PORT datab (1119:1119:1119) (1143:1143:1143))
        (PORT datac (1140:1140:1140) (1166:1166:1166))
        (PORT datad (582:582:582) (617:617:617))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (613:613:613))
        (PORT datab (1106:1106:1106) (1114:1114:1114))
        (PORT datac (2188:2188:2188) (2294:2294:2294))
        (PORT datad (343:343:343) (359:359:359))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_stats\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (618:618:618))
        (PORT datab (1102:1102:1102) (1113:1113:1113))
        (PORT datac (512:512:512) (509:509:509))
        (PORT datad (253:253:253) (320:320:320))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (339:339:339))
        (PORT datab (208:208:208) (246:246:246))
        (PORT datad (168:168:168) (195:195:195))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent\|cp_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (230:230:230))
        (PORT datab (240:240:240) (318:318:318))
        (PORT datac (2189:2189:2189) (2293:2293:2293))
        (PORT datad (346:346:346) (384:384:384))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (403:403:403))
        (PORT datab (190:190:190) (228:228:228))
        (PORT datac (516:516:516) (517:517:517))
        (PORT datad (250:250:250) (314:314:314))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (252:252:252) (327:327:327))
        (PORT datac (210:210:210) (285:285:285))
        (PORT datad (247:247:247) (314:314:314))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (405:405:405))
        (PORT datab (186:186:186) (219:219:219))
        (PORT datac (512:512:512) (509:509:509))
        (PORT datad (176:176:176) (198:198:198))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (211:211:211) (287:287:287))
        (PORT datad (229:229:229) (295:295:295))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (402:402:402))
        (PORT datab (189:189:189) (225:225:225))
        (PORT datac (516:516:516) (512:512:512))
        (PORT datad (179:179:179) (200:200:200))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (321:321:321))
        (PORT datab (252:252:252) (328:328:328))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (182:182:182) (216:216:216))
        (PORT datac (512:512:512) (515:515:515))
        (PORT datad (250:250:250) (318:318:318))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (229:229:229))
        (PORT datab (207:207:207) (243:243:243))
        (PORT datad (216:216:216) (285:285:285))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1153:1153:1153) (1219:1219:1219))
        (PORT datac (1122:1122:1122) (1162:1162:1162))
        (PORT datad (552:552:552) (577:577:577))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (335:335:335))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (512:512:512) (512:512:512))
        (PORT datad (251:251:251) (318:318:318))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (395:395:395))
        (PORT datab (240:240:240) (317:317:317))
        (PORT datac (2189:2189:2189) (2294:2294:2294))
        (PORT datad (252:252:252) (319:319:319))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (222:222:222) (291:291:291))
        (PORT datac (479:479:479) (468:468:468))
        (PORT datad (332:332:332) (337:337:337))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (375:375:375) (383:383:383))
        (PORT datac (341:341:341) (359:359:359))
        (PORT datad (565:565:565) (544:544:544))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1373:1373:1373) (1352:1352:1352))
        (PORT ena (745:745:745) (751:751:751))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (407:407:407))
        (PORT datab (240:240:240) (309:309:309))
        (PORT datac (344:344:344) (359:359:359))
        (PORT datad (337:337:337) (343:343:343))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (156:156:156) (186:186:186))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1373:1373:1373) (1352:1352:1352))
        (PORT ena (745:745:745) (751:751:751))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (427:427:427))
        (PORT datab (370:370:370) (384:384:384))
        (PORT datad (336:336:336) (345:345:345))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT asdata (467:467:467) (491:491:491))
        (PORT clrn (1373:1373:1373) (1352:1352:1352))
        (PORT ena (1121:1121:1121) (1076:1076:1076))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (244:244:244))
        (PORT datab (961:961:961) (1007:1007:1007))
        (PORT datac (534:534:534) (551:551:551))
        (PORT datad (609:609:609) (619:619:619))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (599:599:599))
        (PORT datab (967:967:967) (1011:1011:1011))
        (PORT datac (878:878:878) (929:929:929))
        (PORT datad (613:613:613) (625:625:625))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1120:1120:1120))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (580:580:580) (571:571:571))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_stall\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (359:359:359))
        (PORT datab (258:258:258) (338:338:338))
        (PORT datac (839:839:839) (859:859:859))
        (PORT datad (247:247:247) (317:317:317))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_stall)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (844:844:844))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (329:329:329) (337:337:337))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_write)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1360:1360:1360))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_agent\|cp_valid)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (445:445:445))
        (PORT datab (272:272:272) (357:357:357))
        (PORT datac (248:248:248) (332:332:332))
        (PORT datad (219:219:219) (279:279:279))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (408:408:408))
        (PORT datab (939:939:939) (1000:1000:1000))
        (PORT datac (163:163:163) (198:198:198))
        (PORT datad (844:844:844) (870:870:870))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1040:1040:1040))
        (PORT datab (785:785:785) (766:766:766))
        (PORT datad (204:204:204) (266:266:266))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT asdata (467:467:467) (493:493:493))
        (PORT clrn (1382:1382:1382) (1360:1360:1360))
        (PORT ena (1863:1863:1863) (1795:1795:1795))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (445:445:445))
        (PORT datab (785:785:785) (765:765:765))
        (PORT datac (1015:1015:1015) (1009:1009:1009))
        (PORT datad (354:354:354) (383:383:383))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1046:1046:1046) (1048:1048:1048))
        (PORT datac (599:599:599) (641:641:641))
        (PORT datad (217:217:217) (274:274:274))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|fifo_rd\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (645:645:645))
        (PORT datab (208:208:208) (248:248:248))
        (PORT datac (1128:1128:1128) (1131:1131:1131))
        (PORT datad (874:874:874) (914:914:914))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (446:446:446))
        (PORT datab (1038:1038:1038) (1040:1040:1040))
        (PORT datac (229:229:229) (304:304:304))
        (PORT datad (234:234:234) (301:301:301))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (225:225:225))
        (PORT datab (633:633:633) (648:648:648))
        (PORT datad (162:162:162) (184:184:184))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1369:1369:1369) (1348:1348:1348))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|t_dav)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1375:1375:1375))
        (PORT asdata (1349:1349:1349) (1348:1348:1348))
        (PORT clrn (1383:1383:1383) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|tck_t_dav\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (624:624:624) (651:651:651))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|tck_t_dav)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1377:1377:1377))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1831:1831:1831) (1821:1821:1821))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1448:1448:1448) (1373:1373:1373))
        (PORT datab (415:415:415) (447:447:447))
        (PORT datad (608:608:608) (628:628:628))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_stalled)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1378:1378:1378))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1820:1820:1820))
        (PORT ena (1056:1056:1056) (1009:1009:1009))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (641:641:641))
        (PORT datab (662:662:662) (691:691:691))
        (PORT datac (222:222:222) (295:295:295))
        (PORT datad (223:223:223) (282:282:282))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (726:726:726))
        (PORT datab (185:185:185) (219:219:219))
        (PORT datac (208:208:208) (282:282:282))
        (PORT datad (202:202:202) (260:260:260))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_ena)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|wr_rfifo)
    (DELAY
      (ABSOLUTE
        (PORT datac (1007:1007:1007) (1009:1009:1009))
        (PORT datad (231:231:231) (299:299:299))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1189:1189:1189))
        (PORT datad (782:782:782) (767:767:767))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1369:1369:1369) (1348:1348:1348))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[2\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (303:303:303))
        (PORT datab (831:831:831) (846:846:846))
        (PORT datac (614:614:614) (625:625:625))
        (PORT datad (200:200:200) (257:257:257))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[2\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1081:1081:1081))
        (PORT datab (600:600:600) (596:596:596))
        (PORT datac (1815:1815:1815) (1831:1831:1831))
        (PORT datad (197:197:197) (254:254:254))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[2\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (925:925:925))
        (PORT datab (1395:1395:1395) (1451:1451:1451))
        (PORT datac (814:814:814) (839:839:839))
        (PORT datad (206:206:206) (266:266:266))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[2\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1477:1477:1477) (1552:1552:1552))
        (PORT datac (532:532:532) (558:558:558))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[2\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (960:960:960))
        (PORT datab (774:774:774) (827:827:827))
        (PORT datac (1213:1213:1213) (1262:1262:1262))
        (PORT datad (522:522:522) (513:513:513))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT ena (1598:1598:1598) (1549:1549:1549))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_ld\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (916:916:916))
        (PORT datac (847:847:847) (872:872:872))
        (PORT datad (1026:1026:1026) (1065:1065:1065))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_ld\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (897:897:897))
        (PORT datab (1106:1106:1106) (1132:1132:1132))
        (PORT datac (159:159:159) (190:190:190))
        (PORT datad (165:165:165) (188:188:188))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_ld)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_logic_op_raw\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2251:2251:2251) (2364:2364:2364))
        (PORT datab (1098:1098:1098) (1096:1096:1096))
        (PORT datac (1052:1052:1052) (1076:1076:1076))
        (PORT datad (796:796:796) (784:784:784))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_compare_op\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~98)
    (DELAY
      (ABSOLUTE
        (PORT datad (831:831:831) (884:884:884))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_compare_op\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[9\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (946:946:946))
        (PORT datab (1052:1052:1052) (1072:1072:1072))
        (PORT datac (616:616:616) (671:671:671))
        (PORT datad (835:835:835) (885:885:885))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (227:227:227))
        (PORT datab (188:188:188) (224:224:224))
        (PORT datac (329:329:329) (335:335:335))
        (PORT datad (762:762:762) (725:725:725))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1141:1141:1141))
        (PORT datab (1481:1481:1481) (1499:1499:1499))
        (PORT datac (718:718:718) (675:675:675))
        (PORT datad (988:988:988) (1036:1036:1036))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[11\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1158:1158:1158))
        (PORT datab (1095:1095:1095) (1115:1115:1115))
        (PORT datac (791:791:791) (828:828:828))
        (PORT datad (801:801:801) (845:845:845))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (577:577:577))
        (PORT datab (620:620:620) (633:633:633))
        (PORT datac (797:797:797) (799:799:799))
        (PORT datad (574:574:574) (580:580:580))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (872:872:872))
        (PORT datab (890:890:890) (933:933:933))
        (PORT datac (967:967:967) (998:998:998))
        (PORT datad (806:806:806) (830:830:830))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1292:1292:1292))
        (PORT datab (892:892:892) (933:933:933))
        (PORT datac (808:808:808) (839:839:839))
        (PORT datad (809:809:809) (833:833:833))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (366:366:366))
        (PORT datab (615:615:615) (615:615:615))
        (PORT datac (537:537:537) (524:524:524))
        (PORT datad (561:561:561) (570:570:570))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (876:876:876))
        (PORT datab (201:201:201) (234:234:234))
        (PORT datac (547:547:547) (532:532:532))
        (PORT datad (178:178:178) (199:199:199))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (765:765:765))
        (PORT datab (183:183:183) (215:215:215))
        (PORT datac (158:158:158) (188:188:188))
        (PORT datad (872:872:872) (905:905:905))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (556:556:556))
        (PORT datab (351:351:351) (359:359:359))
        (PORT datac (546:546:546) (547:547:547))
        (PORT datad (294:294:294) (301:301:301))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (339:339:339))
        (PORT datab (202:202:202) (235:235:235))
        (PORT datac (177:177:177) (208:208:208))
        (PORT datad (178:178:178) (199:199:199))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (230:230:230))
        (PORT datab (192:192:192) (228:228:228))
        (PORT datac (318:318:318) (324:324:324))
        (PORT datad (167:167:167) (192:192:192))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (240:240:240))
        (PORT datab (188:188:188) (226:226:226))
        (PORT datac (176:176:176) (207:207:207))
        (PORT datad (166:166:166) (190:190:190))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (909:909:909))
        (PORT datab (1121:1121:1121) (1104:1104:1104))
        (PORT datac (311:311:311) (319:319:319))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_cmp_result\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (787:787:787))
        (PORT datab (575:575:575) (600:600:600))
        (PORT datac (750:750:750) (767:767:767))
        (PORT datad (206:206:206) (267:267:267))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_cmp_result\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (304:304:304))
        (PORT datab (833:833:833) (830:830:830))
        (PORT datac (750:750:750) (767:767:767))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_cmp_result)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (307:307:307))
        (PORT datac (215:215:215) (281:281:281))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal132\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1072:1072:1072) (1079:1079:1079))
        (PORT datac (1207:1207:1207) (1233:1233:1233))
        (PORT datad (1014:1014:1014) (1035:1035:1035))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_estatus_reg_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (745:745:745))
        (PORT datab (870:870:870) (924:924:924))
        (PORT datac (825:825:825) (880:880:880))
        (PORT datad (178:178:178) (206:206:206))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_estatus_reg_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (320:320:320))
        (PORT datab (812:812:812) (830:830:830))
        (PORT datac (797:797:797) (827:827:827))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_estatus_reg_inst_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (827:827:827) (858:858:858))
        (PORT datac (233:233:233) (307:307:307))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_estatus_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (PORT ena (2142:2142:2142) (2153:2153:2153))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_wrctl_bstatus\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (744:744:744))
        (PORT datab (871:871:871) (923:923:923))
        (PORT datac (826:826:826) (880:880:880))
        (PORT datad (181:181:181) (209:209:209))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_bstatus_reg_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (695:695:695))
        (PORT datab (234:234:234) (309:309:309))
        (PORT datac (784:784:784) (798:798:798))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_bstatus_reg_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (695:695:695))
        (PORT datac (233:233:233) (309:309:309))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_bstatus_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (PORT ena (2142:2142:2142) (2153:2153:2153))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_control_rd_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (316:316:316))
        (PORT datab (855:855:855) (908:908:908))
        (PORT datac (211:211:211) (286:286:286))
        (PORT datad (847:847:847) (890:890:890))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal132\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (871:871:871) (925:925:925))
        (PORT datac (821:821:821) (876:876:876))
        (PORT datad (180:180:180) (205:205:205))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_control_rd_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (223:223:223))
        (PORT datab (189:189:189) (224:224:224))
        (PORT datac (234:234:234) (309:309:309))
        (PORT datad (178:178:178) (206:206:206))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_control_rd_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (648:648:648))
        (PORT datab (650:650:650) (677:677:677))
        (PORT datac (214:214:214) (281:281:281))
        (PORT datad (607:607:607) (662:662:662))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (949:949:949))
        (PORT datab (726:726:726) (771:771:771))
        (PORT datac (834:834:834) (833:833:833))
        (PORT datad (655:655:655) (704:704:704))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1662:1662:1662))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|data_received\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (208:208:208) (268:268:268))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|data_received\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1346:1346:1346))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1293:1293:1293) (1269:1269:1269))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|wire_data_in\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (297:297:297))
        (PORT datab (711:711:711) (776:776:776))
        (PORT datad (215:215:215) (277:277:277))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|wire_data_in\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1343:1343:1343))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (626:626:626) (625:625:625))
        (PORT sload (1221:1221:1221) (1310:1310:1310))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_rx\|read_mux_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1532:1532:1532) (1518:1518:1518))
        (PORT datad (347:347:347) (386:386:386))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (2137:2137:2137))
        (PORT d[1] (3486:3486:3486) (3556:3556:3556))
        (PORT d[2] (2504:2504:2504) (2569:2569:2569))
        (PORT d[3] (1759:1759:1759) (1821:1821:1821))
        (PORT d[4] (1503:1503:1503) (1567:1567:1567))
        (PORT d[5] (1724:1724:1724) (1795:1795:1795))
        (PORT d[6] (2576:2576:2576) (2708:2708:2708))
        (PORT d[7] (2751:2751:2751) (2814:2814:2814))
        (PORT d[8] (1745:1745:1745) (1799:1799:1799))
        (PORT d[9] (3627:3627:3627) (3741:3741:3741))
        (PORT d[10] (1515:1515:1515) (1598:1598:1598))
        (PORT d[11] (1676:1676:1676) (1718:1718:1718))
        (PORT d[12] (2866:2866:2866) (2948:2948:2948))
        (PORT clk (1606:1606:1606) (1605:1605:1605))
        (PORT ena (3130:3130:3130) (3145:3145:3145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1605:1605:1605))
        (PORT d[0] (3130:3130:3130) (3145:3145:3145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_rx\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1364:1364:1364) (1343:1343:1343))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1353:1353:1353))
        (PORT asdata (911:911:911) (931:931:931))
        (PORT clrn (1369:1369:1369) (1348:1348:1348))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (346:346:346) (357:357:357))
        (PORT datac (901:901:901) (925:925:925))
        (PORT datad (380:380:380) (412:412:412))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (445:445:445))
        (PORT datab (1529:1529:1529) (1533:1533:1533))
        (PORT datac (1254:1254:1254) (1227:1227:1227))
        (PORT datad (1064:1064:1064) (1074:1074:1074))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1372:1372:1372) (1352:1352:1352))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (318:318:318))
        (PORT datab (356:356:356) (372:372:372))
        (PORT datad (178:178:178) (208:208:208))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2006:2006:2006) (2132:2132:2132))
        (PORT clk (1643:1643:1643) (1671:1671:1671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1665:1665:1665) (1709:1709:1709))
        (PORT d[1] (1802:1802:1802) (1880:1880:1880))
        (PORT d[2] (1717:1717:1717) (1783:1783:1783))
        (PORT d[3] (3086:3086:3086) (3251:3251:3251))
        (PORT d[4] (2531:2531:2531) (2547:2547:2547))
        (PORT d[5] (1200:1200:1200) (1260:1260:1260))
        (PORT d[6] (2211:2211:2211) (2267:2267:2267))
        (PORT d[7] (1697:1697:1697) (1751:1751:1751))
        (PORT d[8] (1563:1563:1563) (1634:1634:1634))
        (PORT d[9] (2595:2595:2595) (2799:2799:2799))
        (PORT d[10] (1829:1829:1829) (1935:1935:1935))
        (PORT d[11] (1662:1662:1662) (1694:1694:1694))
        (PORT d[12] (2855:2855:2855) (2947:2947:2947))
        (PORT clk (1640:1640:1640) (1669:1669:1669))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (932:932:932) (926:926:926))
        (PORT sload (1507:1507:1507) (1480:1480:1480))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT asdata (1111:1111:1111) (1136:1136:1136))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1097:1097:1097))
        (PORT datab (829:829:829) (824:824:824))
        (PORT datac (798:798:798) (795:795:795))
        (PORT datad (198:198:198) (254:254:254))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (2009:2009:2009))
        (PORT clk (1640:1640:1640) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1671:1671:1671))
        (PORT d[0] (2530:2530:2530) (2475:2475:2475))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (540:540:540))
        (PORT datab (1252:1252:1252) (1229:1229:1229))
        (PORT datac (1799:1799:1799) (1821:1821:1821))
        (PORT datad (326:326:326) (341:341:341))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1672:1672:1672))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_stats\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (930:930:930))
        (PORT datab (622:622:622) (649:649:649))
        (PORT datac (892:892:892) (911:911:911))
        (PORT datad (592:592:592) (616:616:616))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1672:1672:1672))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_stats\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (233:233:233))
        (PORT datab (241:241:241) (321:321:321))
        (PORT datac (228:228:228) (306:306:306))
        (PORT datad (290:290:290) (296:296:296))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1672:1672:1672))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_stats\|data_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1338:1338:1338) (1345:1345:1345))
        (PORT datad (573:573:573) (589:589:589))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1672:1672:1672))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_stats\|data_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1377:1377:1377))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1380:1380:1380) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2366:2366:2366))
        (PORT d[1] (2944:2944:2944) (2995:2995:2995))
        (PORT d[2] (2520:2520:2520) (2601:2601:2601))
        (PORT d[3] (1746:1746:1746) (1800:1800:1800))
        (PORT d[4] (1765:1765:1765) (1839:1839:1839))
        (PORT d[5] (2331:2331:2331) (2410:2410:2410))
        (PORT d[6] (2040:2040:2040) (2157:2157:2157))
        (PORT d[7] (2198:2198:2198) (2251:2251:2251))
        (PORT d[8] (2224:2224:2224) (2295:2295:2295))
        (PORT d[9] (3062:3062:3062) (3167:3167:3167))
        (PORT d[10] (2410:2410:2410) (2482:2482:2482))
        (PORT d[11] (1928:1928:1928) (1968:1968:1968))
        (PORT d[12] (2581:2581:2581) (2644:2644:2644))
        (PORT clk (1615:1615:1615) (1615:1615:1615))
        (PORT ena (2933:2933:2933) (2963:2963:2963))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_stats\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (863:863:863))
        (PORT datad (362:362:362) (408:408:408))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1615:1615:1615))
        (PORT d[0] (2933:2933:2933) (2963:2963:2963))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1360:1360:1360))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (274:274:274))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT ena (2359:2359:2359) (2332:2332:2332))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2319:2319:2319) (2361:2361:2361))
        (PORT datad (200:200:200) (258:258:258))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1711:1711:1711) (1832:1832:1832))
        (PORT clk (1646:1646:1646) (1673:1673:1673))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1475:1475:1475) (1521:1521:1521))
        (PORT d[1] (1794:1794:1794) (1874:1874:1874))
        (PORT d[2] (1938:1938:1938) (1998:1998:1998))
        (PORT d[3] (3056:3056:3056) (3219:3219:3219))
        (PORT d[4] (2278:2278:2278) (2284:2284:2284))
        (PORT d[5] (1476:1476:1476) (1542:1542:1542))
        (PORT d[6] (2480:2480:2480) (2537:2537:2537))
        (PORT d[7] (1991:1991:1991) (2056:2056:2056))
        (PORT d[8] (1822:1822:1822) (1899:1899:1899))
        (PORT d[9] (2639:2639:2639) (2839:2839:2839))
        (PORT d[10] (2020:2020:2020) (2120:2120:2120))
        (PORT d[11] (2131:2131:2131) (2153:2153:2153))
        (PORT d[12] (2689:2689:2689) (2750:2750:2750))
        (PORT clk (1643:1643:1643) (1671:1671:1671))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent_rsp_fifo\|mem\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1371:1371:1371) (1350:1350:1350))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (241:241:241))
        (PORT datad (369:369:369) (401:401:401))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2415:2415:2415) (2366:2366:2366))
        (PORT clk (1643:1643:1643) (1671:1671:1671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
        (PORT d[0] (2891:2891:2891) (2852:2852:2852))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent_rsp_fifo\|mem\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT asdata (1089:1089:1089) (1058:1058:1058))
        (PORT clrn (1374:1374:1374) (1353:1353:1353))
        (PORT ena (1376:1376:1376) (1336:1336:1336))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent_rsp_fifo\|mem\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1371:1371:1371) (1350:1350:1350))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1674:1674:1674))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1674:1674:1674))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (619:619:619) (648:648:648))
        (PORT datad (370:370:370) (400:400:400))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1674:1674:1674))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent_rsp_fifo\|mem\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT asdata (1082:1082:1082) (1048:1048:1048))
        (PORT clrn (1374:1374:1374) (1353:1353:1353))
        (PORT ena (1376:1376:1376) (1336:1336:1336))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_009\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (293:293:293))
        (PORT datad (619:619:619) (655:655:655))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (2101:2101:2101))
        (PORT d[1] (2648:2648:2648) (2697:2697:2697))
        (PORT d[2] (2407:2407:2407) (2455:2455:2455))
        (PORT d[3] (1968:1968:1968) (2037:2037:2037))
        (PORT d[4] (2048:2048:2048) (2130:2130:2130))
        (PORT d[5] (2281:2281:2281) (2368:2368:2368))
        (PORT d[6] (1798:1798:1798) (1889:1889:1889))
        (PORT d[7] (1914:1914:1914) (1951:1951:1951))
        (PORT d[8] (1982:1982:1982) (2028:2028:2028))
        (PORT d[9] (2807:2807:2807) (2896:2896:2896))
        (PORT d[10] (1945:1945:1945) (2010:2010:2010))
        (PORT d[11] (1963:1963:1963) (2016:2016:2016))
        (PORT d[12] (1810:1810:1810) (1892:1892:1892))
        (PORT clk (1618:1618:1618) (1617:1617:1617))
        (PORT ena (2648:2648:2648) (2683:2683:2683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1617:1617:1617))
        (PORT d[0] (2648:2648:2648) (2683:2683:2683))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1294:1294:1294))
        (PORT datab (913:913:913) (969:969:969))
        (PORT datac (624:624:624) (657:657:657))
        (PORT datad (851:851:851) (882:882:882))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1618:1618:1618))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_read\|read_mux_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (248:248:248) (323:323:323))
        (PORT datac (2242:2242:2242) (2321:2321:2321))
        (PORT datad (167:167:167) (193:193:193))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1618:1618:1618))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rx_read\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1380:1380:1380))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1366:1366:1366))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT asdata (924:924:924) (971:971:971))
        (PORT clrn (1381:1381:1381) (1360:1360:1360))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1618:1618:1618))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (449:449:449))
        (PORT datab (1802:1802:1802) (1789:1789:1789))
        (PORT datac (1516:1516:1516) (1507:1507:1507))
        (PORT datad (1064:1064:1064) (1078:1078:1078))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|rs232_tx\|data_out\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (847:847:847) (865:865:865))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1109:1109:1109))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|rs232_tx\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1360:1360:1360))
        (PORT ena (1570:1570:1570) (1548:1548:1548))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1367:1367:1367))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|rs232_tx\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datab (839:839:839) (812:812:812))
        (PORT datad (200:200:200) (257:257:257))
        (IOPATH datab combout (295:295:295) (294:294:294))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (188:188:188) (213:213:213))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1360:1360:1360))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (619:619:619))
        (PORT datab (228:228:228) (300:300:300))
        (PORT datac (1126:1126:1126) (1131:1131:1131))
        (PORT datad (1008:1008:1008) (983:983:983))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src11_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1102:1102:1102))
        (PORT datac (1064:1064:1064) (1072:1072:1072))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src11_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (733:733:733))
        (PORT datab (704:704:704) (739:739:739))
        (PORT datac (663:663:663) (711:711:711))
        (PORT datad (574:574:574) (589:589:589))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src11_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1116:1116:1116))
        (PORT datab (875:875:875) (895:895:895))
        (PORT datac (1244:1244:1244) (1202:1202:1202))
        (PORT datad (555:555:555) (550:550:550))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (255:255:255))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (838:838:838) (839:839:839))
        (PORT datad (570:570:570) (585:585:585))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1358:1358:1358))
        (PORT ena (741:741:741) (745:745:745))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (821:821:821))
        (PORT datab (876:876:876) (896:896:896))
        (PORT datac (371:371:371) (424:424:424))
        (PORT datad (251:251:251) (318:318:318))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (201:201:201) (259:259:259))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (387:387:387))
        (PORT datab (260:260:260) (331:331:331))
        (PORT datac (606:606:606) (627:627:627))
        (PORT datad (359:359:359) (369:369:369))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (254:254:254))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1360:1360:1360))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (382:382:382))
        (PORT datac (606:606:606) (625:625:625))
        (PORT datad (357:357:357) (366:366:366))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT asdata (507:507:507) (569:569:569))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (474:474:474))
        (PORT datab (252:252:252) (329:329:329))
        (PORT datad (295:295:295) (293:293:293))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (1906:1906:1906))
        (PORT clk (1641:1641:1641) (1669:1669:1669))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1360:1360:1360))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2162:2162:2162) (2213:2213:2213))
        (PORT d[1] (2031:2031:2031) (2201:2201:2201))
        (PORT d[2] (1853:1853:1853) (1941:1941:1941))
        (PORT d[3] (2005:2005:2005) (2040:2040:2040))
        (PORT d[4] (2016:2016:2016) (2031:2031:2031))
        (PORT d[5] (2331:2331:2331) (2426:2426:2426))
        (PORT d[6] (2014:2014:2014) (2092:2092:2092))
        (PORT d[7] (1658:1658:1658) (1721:1721:1721))
        (PORT d[8] (1825:1825:1825) (1904:1904:1904))
        (PORT d[9] (1485:1485:1485) (1542:1542:1542))
        (PORT d[10] (2530:2530:2530) (2711:2711:2711))
        (PORT d[11] (1775:1775:1775) (1865:1865:1865))
        (PORT d[12] (1991:1991:1991) (2028:2028:2028))
        (PORT clk (1638:1638:1638) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3201:3201:3201) (3170:3170:3170))
        (PORT clk (1638:1638:1638) (1667:1667:1667))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (309:309:309))
        (PORT datad (224:224:224) (291:291:291))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (380:380:380))
        (PORT datab (191:191:191) (225:225:225))
        (PORT datac (606:606:606) (626:626:626))
        (PORT datad (356:356:356) (365:365:365))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1669:1669:1669))
        (PORT d[0] (3657:3657:3657) (3636:3636:3636))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (311:311:311))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datad (225:225:225) (294:294:294))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1360:1360:1360))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_reset\|always0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (455:455:455))
        (PORT datab (653:653:653) (700:700:700))
        (PORT datad (1095:1095:1095) (1118:1118:1118))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_reset\|always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (265:265:265))
        (PORT datab (201:201:201) (245:245:245))
        (PORT datac (511:511:511) (492:492:492))
        (PORT datad (249:249:249) (316:316:316))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1670:1670:1670))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (319:319:319))
        (PORT datab (612:612:612) (637:637:637))
        (PORT datac (2387:2387:2387) (2434:2434:2434))
        (PORT datad (212:212:212) (276:276:276))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (451:451:451))
        (PORT datab (653:653:653) (685:685:685))
        (PORT datad (248:248:248) (314:314:314))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (330:330:330) (335:335:335))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1358:1358:1358))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (610:610:610))
        (PORT datab (199:199:199) (233:233:233))
        (PORT datac (158:158:158) (190:190:190))
        (PORT datad (358:358:358) (394:394:394))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1826:1826:1826) (1901:1901:1901))
        (PORT d[1] (2048:2048:2048) (2134:2134:2134))
        (PORT d[2] (2593:2593:2593) (2604:2604:2604))
        (PORT d[3] (2654:2654:2654) (2722:2722:2722))
        (PORT d[4] (1750:1750:1750) (1817:1817:1817))
        (PORT d[5] (2281:2281:2281) (2363:2363:2363))
        (PORT d[6] (2216:2216:2216) (2265:2265:2265))
        (PORT d[7] (1912:1912:1912) (1932:1932:1932))
        (PORT d[8] (2347:2347:2347) (2433:2433:2433))
        (PORT d[9] (1965:1965:1965) (2079:2079:2079))
        (PORT d[10] (2522:2522:2522) (2589:2589:2589))
        (PORT d[11] (2620:2620:2620) (2639:2639:2639))
        (PORT d[12] (2257:2257:2257) (2334:2334:2334))
        (PORT clk (1613:1613:1613) (1613:1613:1613))
        (PORT ena (2629:2629:2629) (2649:2649:2649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1613:1613:1613))
        (PORT d[0] (2629:2629:2629) (2649:2649:2649))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|top_priority_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (268:268:268))
        (PORT datab (210:210:210) (246:246:246))
        (PORT datac (810:810:810) (800:800:800))
        (PORT datad (571:571:571) (585:585:585))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1358:1358:1358))
        (PORT ena (745:745:745) (751:751:751))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (268:268:268))
        (PORT datab (223:223:223) (293:293:293))
        (PORT datac (203:203:203) (275:275:275))
        (PORT datad (177:177:177) (212:212:212))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|top_priority_reg\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (506:506:506) (490:490:490))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1358:1358:1358))
        (PORT ena (745:745:745) (751:751:751))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (306:306:306))
        (PORT datab (201:201:201) (243:243:243))
        (PORT datad (186:186:186) (224:224:224))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2349:2349:2349))
        (PORT clk (1637:1637:1637) (1666:1666:1666))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT asdata (813:813:813) (806:806:806))
        (PORT clrn (1379:1379:1379) (1358:1358:1358))
        (PORT ena (741:741:741) (745:745:745))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2512:2512:2512))
        (PORT d[1] (2287:2287:2287) (2464:2464:2464))
        (PORT d[2] (1860:1860:1860) (1937:1937:1937))
        (PORT d[3] (1955:1955:1955) (2016:2016:2016))
        (PORT d[4] (2711:2711:2711) (2709:2709:2709))
        (PORT d[5] (2331:2331:2331) (2412:2412:2412))
        (PORT d[6] (2002:2002:2002) (2070:2070:2070))
        (PORT d[7] (1979:1979:1979) (2016:2016:2016))
        (PORT d[8] (1811:1811:1811) (1881:1881:1881))
        (PORT d[9] (2115:2115:2115) (2195:2195:2195))
        (PORT d[10] (2601:2601:2601) (2808:2808:2808))
        (PORT d[11] (1751:1751:1751) (1826:1826:1826))
        (PORT d[12] (2211:2211:2211) (2273:2273:2273))
        (PORT clk (1634:1634:1634) (1664:1664:1664))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (262:262:262))
        (PORT datab (200:200:200) (243:243:243))
        (PORT datac (371:371:371) (420:420:420))
        (PORT datad (247:247:247) (314:314:314))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (2675:2675:2675))
        (PORT clk (1634:1634:1634) (1664:1664:1664))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2156:2156:2156) (2235:2235:2235))
        (PORT datab (396:396:396) (433:433:433))
        (PORT datac (1066:1066:1066) (1099:1099:1099))
        (PORT datad (335:335:335) (348:348:348))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1666:1666:1666))
        (PORT d[0] (3102:3102:3102) (3141:3141:3141))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (412:412:412))
        (PORT datab (183:183:183) (217:217:217))
        (PORT datac (391:391:391) (441:441:441))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (323:323:323))
        (PORT datab (567:567:567) (584:584:584))
        (PORT datad (587:587:587) (606:606:606))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1667:1667:1667))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (316:316:316))
        (PORT datab (567:567:567) (584:584:584))
        (PORT datad (587:587:587) (606:606:606))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_reset\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (451:451:451))
        (PORT datab (647:647:647) (650:650:650))
        (PORT datac (986:986:986) (1023:1023:1023))
        (PORT datad (250:250:250) (314:314:314))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_reset\|always0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (323:323:323))
        (PORT datab (612:612:612) (638:638:638))
        (PORT datac (607:607:607) (626:626:626))
        (PORT datad (214:214:214) (279:279:279))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_reset\|data_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1150:1150:1150) (1152:1152:1152))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1551:1551:1551) (1617:1617:1617))
        (PORT d[1] (2052:2052:2052) (2142:2142:2142))
        (PORT d[2] (2866:2866:2866) (2870:2870:2870))
        (PORT d[3] (2941:2941:2941) (3007:3007:3007))
        (PORT d[4] (1947:1947:1947) (2003:2003:2003))
        (PORT d[5] (2578:2578:2578) (2676:2676:2676))
        (PORT d[6] (2514:2514:2514) (2570:2570:2570))
        (PORT d[7] (1938:1938:1938) (1951:1951:1951))
        (PORT d[8] (2346:2346:2346) (2448:2448:2448))
        (PORT d[9] (1947:1947:1947) (2048:2048:2048))
        (PORT d[10] (2759:2759:2759) (2848:2848:2848))
        (PORT d[11] (3394:3394:3394) (3399:3399:3399))
        (PORT d[12] (2577:2577:2577) (2663:2663:2663))
        (PORT clk (1609:1609:1609) (1610:1610:1610))
        (PORT ena (2911:2911:2911) (2935:2935:2935))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_reset\|data_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1610:1610:1610))
        (PORT d[0] (2911:2911:2911) (2935:2935:2935))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_reset\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (309:309:309))
        (PORT datac (610:610:610) (628:628:628))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1611:1611:1611))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent_rsp_fifo\|mem\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1360:1360:1360))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1611:1611:1611))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1611:1611:1611))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (472:472:472))
        (PORT datad (336:336:336) (349:349:349))
        (IOPATH dataa combout (307:307:307) (306:306:306))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (1012:1012:1012))
        (PORT datab (1553:1553:1553) (1525:1525:1525))
        (PORT datad (1283:1283:1283) (1261:1261:1261))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent_rsp_fifo\|mem\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1364:1364:1364))
        (PORT asdata (603:603:603) (602:602:602))
        (PORT clrn (1381:1381:1381) (1360:1360:1360))
        (PORT ena (752:752:752) (763:763:763))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (937:937:937) (972:972:972))
        (PORT clk (1642:1642:1642) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1478:1478:1478) (1541:1541:1541))
        (PORT d[1] (1264:1264:1264) (1320:1320:1320))
        (PORT d[2] (952:952:952) (989:989:989))
        (PORT d[3] (952:952:952) (987:987:987))
        (PORT d[4] (3384:3384:3384) (3432:3432:3432))
        (PORT d[5] (1260:1260:1260) (1325:1325:1325))
        (PORT d[6] (1513:1513:1513) (1589:1589:1589))
        (PORT d[7] (1184:1184:1184) (1241:1241:1241))
        (PORT d[8] (990:990:990) (1024:1024:1024))
        (PORT d[9] (980:980:980) (1012:1012:1012))
        (PORT d[10] (3493:3493:3493) (3734:3734:3734))
        (PORT d[11] (948:948:948) (983:983:983))
        (PORT d[12] (1888:1888:1888) (1926:1926:1926))
        (PORT clk (1639:1639:1639) (1667:1667:1667))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent_rsp_fifo\|mem\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1360:1360:1360))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1118:1118:1118) (1057:1057:1057))
        (PORT clk (1639:1639:1639) (1667:1667:1667))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (472:472:472))
        (PORT datad (376:376:376) (409:409:409))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1669:1669:1669))
        (PORT d[0] (1574:1574:1574) (1523:1523:1523))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent_rsp_fifo\|mem\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1364:1364:1364))
        (PORT asdata (467:467:467) (493:493:493))
        (PORT clrn (1381:1381:1381) (1360:1360:1360))
        (PORT ena (752:752:752) (763:763:763))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_011\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (294:294:294))
        (PORT datad (224:224:224) (291:291:291))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_config\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1384:1384:1384))
        (PORT asdata (1190:1190:1190) (1228:1228:1228))
        (PORT clrn (1387:1387:1387) (1370:1370:1370))
        (PORT ena (1605:1605:1605) (1567:1567:1567))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1670:1670:1670))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_config\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1062:1062:1062) (1084:1084:1084))
        (PORT datad (184:184:184) (211:211:211))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1380:1380:1380) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (628:628:628))
        (PORT datab (628:628:628) (679:679:679))
        (PORT datac (596:596:596) (609:609:609))
        (PORT datad (579:579:579) (601:601:601))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (986:986:986) (1036:1036:1036))
        (PORT d[1] (2917:2917:2917) (3049:3049:3049))
        (PORT d[2] (2756:2756:2756) (2838:2838:2838))
        (PORT d[3] (964:964:964) (1001:1001:1001))
        (PORT d[4] (1255:1255:1255) (1310:1310:1310))
        (PORT d[5] (2276:2276:2276) (2376:2376:2376))
        (PORT d[6] (3095:3095:3095) (3235:3235:3235))
        (PORT d[7] (982:982:982) (1023:1023:1023))
        (PORT d[8] (2018:2018:2018) (2096:2096:2096))
        (PORT d[9] (1121:1121:1121) (1201:1201:1201))
        (PORT d[10] (1761:1761:1761) (1872:1872:1872))
        (PORT d[11] (943:943:943) (978:978:978))
        (PORT d[12] (1839:1839:1839) (1928:1928:1928))
        (PORT clk (1614:1614:1614) (1613:1613:1613))
        (PORT ena (3684:3684:3684) (3716:3716:3716))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|parity\|status\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (430:430:430) (459:459:459))
        (PORT datac (320:320:320) (330:330:330))
        (PORT datad (176:176:176) (197:197:197))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1613:1613:1613))
        (PORT d[0] (3684:3684:3684) (3716:3716:3716))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|parity\|status\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3004:3004:3004) (3289:3289:3289))
        (PORT datab (202:202:202) (235:235:235))
        (PORT datac (336:336:336) (345:345:345))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|parity\|status\~_emulated)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (693:693:693) (691:691:691))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|parity\|status\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (250:250:250))
        (PORT datab (221:221:221) (291:291:291))
        (PORT datac (336:336:336) (345:345:345))
        (PORT datad (235:235:235) (293:293:293))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_parity\|read_mux_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1928:1928:1928) (1977:1977:1977))
        (PORT datab (847:847:847) (886:886:886))
        (PORT datac (802:802:802) (821:821:821))
        (PORT datad (815:815:815) (838:838:838))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1230:1230:1230))
        (PORT clk (1633:1633:1633) (1661:1661:1661))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_parity\|read_mux_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1121:1121:1121))
        (PORT datab (1174:1174:1174) (1232:1232:1232))
        (PORT datac (156:156:156) (185:185:185))
        (PORT datad (859:859:859) (882:882:882))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1971:1971:1971) (2022:2022:2022))
        (PORT d[1] (2833:2833:2833) (3034:3034:3034))
        (PORT d[2] (1249:1249:1249) (1302:1302:1302))
        (PORT d[3] (1408:1408:1408) (1445:1445:1445))
        (PORT d[4] (3115:3115:3115) (3149:3149:3149))
        (PORT d[5] (2085:2085:2085) (2175:2175:2175))
        (PORT d[6] (1229:1229:1229) (1289:1289:1289))
        (PORT d[7] (1711:1711:1711) (1768:1768:1768))
        (PORT d[8] (1301:1301:1301) (1347:1347:1347))
        (PORT d[9] (1529:1529:1529) (1615:1615:1615))
        (PORT d[10] (3198:3198:3198) (3428:3428:3428))
        (PORT d[11] (1212:1212:1212) (1271:1271:1271))
        (PORT d[12] (1666:1666:1666) (1686:1686:1686))
        (PORT clk (1630:1630:1630) (1659:1659:1659))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rx_parity\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1360:1360:1360))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1373:1373:1373))
        (PORT asdata (505:505:505) (568:568:568))
        (PORT clrn (1376:1376:1376) (1360:1360:1360))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1364:1364:1364) (1307:1307:1307))
        (PORT clk (1630:1630:1630) (1659:1659:1659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1633:1633:1633) (1661:1661:1661))
        (PORT d[0] (1820:1820:1820) (1773:1773:1773))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1092:1092:1092))
        (PORT datad (1883:1883:1883) (1933:1933:1933))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1360:1360:1360))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1662:1662:1662))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (295:295:295))
        (PORT datab (359:359:359) (374:374:374))
        (PORT datac (213:213:213) (279:279:279))
        (PORT datad (986:986:986) (939:939:939))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (219:219:219))
        (PORT datab (184:184:184) (218:218:218))
        (PORT datac (158:158:158) (188:188:188))
        (PORT datad (927:927:927) (984:984:984))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (777:777:777))
        (PORT datab (1073:1073:1073) (1061:1061:1061))
        (PORT datac (560:560:560) (552:552:552))
        (PORT datad (977:977:977) (1001:1001:1001))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1556:1556:1556))
        (PORT d[1] (2636:2636:2636) (2761:2761:2761))
        (PORT d[2] (3049:3049:3049) (3150:3150:3150))
        (PORT d[3] (959:959:959) (1000:1000:1000))
        (PORT d[4] (969:969:969) (1016:1016:1016))
        (PORT d[5] (958:958:958) (1016:1016:1016))
        (PORT d[6] (3052:3052:3052) (3125:3125:3125))
        (PORT d[7] (1945:1945:1945) (1989:1989:1989))
        (PORT d[8] (2298:2298:2298) (2387:2387:2387))
        (PORT d[9] (1355:1355:1355) (1435:1435:1435))
        (PORT d[10] (944:944:944) (986:986:986))
        (PORT d[11] (3951:3951:3951) (3981:3981:3981))
        (PORT d[12] (1497:1497:1497) (1565:1565:1565))
        (PORT clk (1605:1605:1605) (1605:1605:1605))
        (PORT ena (3446:3446:3446) (3490:3490:3490))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1384:1384:1384) (1363:1363:1363))
        (PORT ena (1617:1617:1617) (1585:1585:1585))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (640:640:640))
        (PORT datab (600:600:600) (595:595:595))
        (PORT datac (157:157:157) (187:187:187))
        (PORT datad (601:601:601) (627:627:627))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1605:1605:1605))
        (PORT d[0] (3446:3446:3446) (3490:3490:3490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2120:2120:2120) (2136:2136:2136))
        (PORT datab (390:390:390) (383:383:383))
        (PORT datad (627:627:627) (666:666:666))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1353:1353:1353) (1316:1316:1316))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT sload (1847:1847:1847) (1869:1869:1869))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1046:1046:1046))
        (PORT datab (1624:1624:1624) (1640:1640:1640))
        (PORT datad (762:762:762) (726:726:726))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[14\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (764:764:764))
        (PORT datab (529:529:529) (518:518:518))
        (PORT datac (768:768:768) (760:760:760))
        (PORT datad (559:559:559) (602:602:602))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1106:1106:1106))
        (PORT datac (199:199:199) (267:267:267))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (942:942:942) (983:983:983))
        (PORT clrn (1387:1387:1387) (1370:1370:1370))
        (PORT sclr (1319:1319:1319) (1379:1379:1379))
        (PORT sload (2134:2134:2134) (2171:2171:2171))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1367:1367:1367))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (628:628:628))
        (PORT datab (247:247:247) (321:321:321))
        (PORT datac (246:246:246) (322:322:322))
        (PORT datad (234:234:234) (299:299:299))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1105:1105:1105))
        (PORT datac (156:156:156) (186:186:186))
        (PORT datad (198:198:198) (255:255:255))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1074:1074:1074))
        (PORT datab (1372:1372:1372) (1402:1402:1402))
        (PORT datac (835:835:835) (851:851:851))
        (PORT datad (625:625:625) (656:656:656))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (731:731:731))
        (PORT datab (563:563:563) (564:564:564))
        (PORT datac (164:164:164) (198:198:198))
        (PORT datad (890:890:890) (922:922:922))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (902:902:902))
        (PORT datab (421:421:421) (459:459:459))
        (PORT datac (300:300:300) (307:307:307))
        (PORT datad (607:607:607) (650:650:650))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1367:1367:1367))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1107:1107:1107))
        (PORT datab (185:185:185) (219:219:219))
        (PORT datad (198:198:198) (255:255:255))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (614:614:614))
        (PORT datab (653:653:653) (688:688:688))
        (PORT datac (366:366:366) (423:423:423))
        (PORT datad (567:567:567) (582:582:582))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1367:1367:1367))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|src2_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (945:945:945))
        (PORT datab (853:853:853) (877:877:877))
        (PORT datac (581:581:581) (618:618:618))
        (PORT datad (165:165:165) (189:189:189))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (585:585:585) (620:620:620))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1371:1371:1371))
        (PORT datab (1953:1953:1953) (2024:2024:2024))
        (PORT datad (852:852:852) (875:875:875))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1089:1089:1089))
        (PORT datab (1052:1052:1052) (1056:1056:1056))
        (PORT datac (1260:1260:1260) (1251:1251:1251))
        (PORT datad (881:881:881) (905:905:905))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (220:220:220))
        (PORT datab (188:188:188) (222:222:222))
        (PORT datac (1433:1433:1433) (1389:1389:1389))
        (PORT datad (1065:1065:1065) (1089:1089:1089))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datac (747:747:747) (720:720:720))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (359:359:359) (394:394:394))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (383:383:383))
        (PORT datab (597:597:597) (596:596:596))
        (PORT datac (841:841:841) (852:852:852))
        (PORT datad (233:233:233) (307:307:307))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (250:250:250))
        (PORT datab (436:436:436) (481:481:481))
        (PORT datac (609:609:609) (657:657:657))
        (PORT datad (595:595:595) (624:624:624))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (787:787:787))
        (PORT datab (576:576:576) (578:578:578))
        (PORT datac (553:553:553) (561:561:561))
        (PORT datad (532:532:532) (525:525:525))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0)
    (DELAY
      (ABSOLUTE
        (PORT datab (366:366:366) (369:369:369))
        (PORT datac (838:838:838) (861:861:861))
        (PORT datad (795:795:795) (799:799:799))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (257:257:257))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (234:234:234))
        (PORT datab (259:259:259) (341:341:341))
        (PORT datac (249:249:249) (333:333:333))
        (PORT datad (166:166:166) (190:190:190))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|read_accepted\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (898:898:898))
        (PORT datab (368:368:368) (370:370:370))
        (PORT datac (1364:1364:1364) (1414:1414:1414))
        (PORT datad (793:793:793) (799:799:799))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (257:257:257))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|write_accepted\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (221:221:221))
        (PORT datab (202:202:202) (236:236:236))
        (PORT datad (249:249:249) (322:322:322))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|write_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1360:1360:1360))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|uav_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (257:257:257) (340:340:340))
        (PORT datad (247:247:247) (320:320:320))
        (IOPATH datab combout (295:295:295) (294:294:294))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (256:256:256))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1155:1155:1155))
        (PORT datab (644:644:644) (671:671:671))
        (PORT datac (837:837:837) (853:853:853))
        (PORT datad (884:884:884) (918:918:918))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent\|cp_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2134:2134:2134) (2196:2196:2196))
        (PORT datab (242:242:242) (321:321:321))
        (PORT datac (217:217:217) (294:294:294))
        (PORT datad (165:165:165) (190:190:190))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (932:932:932))
        (PORT datab (258:258:258) (338:338:338))
        (PORT datac (840:840:840) (861:861:861))
        (PORT datad (233:233:233) (301:301:301))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (961:961:961) (993:993:993))
        (PORT clk (1636:1636:1636) (1663:1663:1663))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (999:999:999))
        (PORT datab (1351:1351:1351) (1342:1342:1342))
        (PORT datac (561:561:561) (582:582:582))
        (PORT datad (1423:1423:1423) (1456:1456:1456))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (687:687:687) (724:724:724))
        (PORT d[1] (1204:1204:1204) (1264:1264:1264))
        (PORT d[2] (1199:1199:1199) (1250:1250:1250))
        (PORT d[3] (3653:3653:3653) (3844:3844:3844))
        (PORT d[4] (3111:3111:3111) (3149:3149:3149))
        (PORT d[5] (1280:1280:1280) (1344:1344:1344))
        (PORT d[6] (3014:3014:3014) (3067:3067:3067))
        (PORT d[7] (1426:1426:1426) (1465:1465:1465))
        (PORT d[8] (1286:1286:1286) (1332:1332:1332))
        (PORT d[9] (1435:1435:1435) (1463:1463:1463))
        (PORT d[10] (1820:1820:1820) (1925:1925:1925))
        (PORT d[11] (2615:2615:2615) (2674:2674:2674))
        (PORT d[12] (1392:1392:1392) (1410:1410:1410))
        (PORT clk (1633:1633:1633) (1661:1661:1661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2320:2320:2320))
        (PORT clk (1633:1633:1633) (1661:1661:1661))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1663:1663:1663))
        (PORT d[0] (2829:2829:2829) (2786:2786:2786))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent_rsp_fifo\|mem\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1664:1664:1664))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (344:344:344))
        (PORT datad (1423:1423:1423) (1455:1455:1455))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1664:1664:1664))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (247:247:247) (328:328:328))
        (PORT datad (211:211:211) (274:274:274))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1664:1664:1664))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent_rsp_fifo\|mem\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
        (PORT asdata (466:466:466) (492:492:492))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (PORT ena (752:752:752) (762:762:762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_008\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (249:249:249) (331:331:331))
        (PORT datad (198:198:198) (255:255:255))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1664:1664:1664))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1291:1291:1291))
        (PORT datab (625:625:625) (636:636:636))
        (PORT datac (584:584:584) (594:594:594))
        (PORT datad (848:848:848) (877:877:877))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2405:2405:2405))
        (PORT d[1] (3743:3743:3743) (3820:3820:3820))
        (PORT d[2] (2238:2238:2238) (2308:2308:2308))
        (PORT d[3] (1761:1761:1761) (1827:1827:1827))
        (PORT d[4] (2885:2885:2885) (2992:2992:2992))
        (PORT d[5] (1985:1985:1985) (2060:2060:2060))
        (PORT d[6] (2580:2580:2580) (2715:2715:2715))
        (PORT d[7] (2760:2760:2760) (2833:2833:2833))
        (PORT d[8] (1758:1758:1758) (1825:1825:1825))
        (PORT d[9] (3614:3614:3614) (3736:3736:3736))
        (PORT d[10] (1511:1511:1511) (1583:1583:1583))
        (PORT d[11] (1684:1684:1684) (1734:1734:1734))
        (PORT d[12] (3106:3106:3106) (3181:3181:3181))
        (PORT clk (1608:1608:1608) (1607:1607:1607))
        (PORT ena (3162:3162:3162) (3178:3178:3178))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (246:246:246))
        (PORT datac (1114:1114:1114) (1123:1123:1123))
        (PORT datad (173:173:173) (197:197:197))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1608:1608:1608) (1607:1607:1607))
        (PORT d[0] (3162:3162:3162) (3178:3178:3178))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|read_accepted\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (247:247:247))
        (PORT datab (902:902:902) (928:928:928))
        (PORT datac (1115:1115:1115) (1120:1120:1120))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1608:1608:1608))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|read_accepted\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (580:580:580))
        (PORT datab (503:503:503) (492:492:492))
        (PORT datad (313:313:313) (309:309:309))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1608:1608:1608))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|read_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1360:1360:1360))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1608:1608:1608))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (647:647:647) (713:713:713))
        (PORT datac (641:641:641) (696:696:696))
        (PORT datad (633:633:633) (686:686:686))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (562:562:562) (563:563:563))
        (PORT datac (162:162:162) (196:196:196))
        (PORT datad (891:891:891) (922:922:922))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|src2_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (656:656:656))
        (PORT datab (857:857:857) (879:879:879))
        (PORT datac (164:164:164) (199:199:199))
        (PORT datad (351:351:351) (361:361:361))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (849:849:849))
        (PORT datab (1081:1081:1081) (1063:1063:1063))
        (PORT datad (355:355:355) (396:396:396))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (929:929:929) (968:968:968))
        (PORT clk (1642:1642:1642) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1677:1677:1677) (1722:1722:1722))
        (PORT d[1] (1528:1528:1528) (1601:1601:1601))
        (PORT d[2] (1758:1758:1758) (1822:1822:1822))
        (PORT d[3] (3347:3347:3347) (3520:3520:3520))
        (PORT d[4] (2532:2532:2532) (2548:2548:2548))
        (PORT d[5] (2005:2005:2005) (2062:2062:2062))
        (PORT d[6] (2700:2700:2700) (2730:2730:2730))
        (PORT d[7] (2014:2014:2014) (2063:2063:2063))
        (PORT d[8] (1562:1562:1562) (1633:1633:1633))
        (PORT d[9] (2881:2881:2881) (3088:3088:3088))
        (PORT d[10] (1570:1570:1570) (1663:1663:1663))
        (PORT d[11] (2372:2372:2372) (2406:2406:2406))
        (PORT d[12] (2866:2866:2866) (2973:2973:2973))
        (PORT clk (1639:1639:1639) (1667:1667:1667))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
        (PORT asdata (603:603:603) (605:605:605))
        (PORT clrn (1378:1378:1378) (1356:1356:1356))
        (PORT ena (1073:1073:1073) (1051:1051:1051))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|wren\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (686:686:686))
        (PORT datab (273:273:273) (363:363:363))
        (PORT datac (1341:1341:1341) (1419:1419:1419))
        (PORT datad (512:512:512) (509:509:509))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1808:1808:1808) (1754:1754:1754))
        (PORT clk (1639:1639:1639) (1667:1667:1667))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (546:546:546))
        (PORT datab (831:831:831) (849:849:849))
        (PORT datac (831:831:831) (826:826:826))
        (PORT datad (196:196:196) (253:253:253))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1669:1669:1669))
        (PORT d[0] (2271:2271:2271) (2214:2214:2214))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (641:641:641) (679:679:679))
        (PORT datac (617:617:617) (626:626:626))
        (PORT datad (205:205:205) (263:263:263))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1099:1099:1099))
        (PORT datab (2106:2106:2106) (2123:2123:2123))
        (PORT datac (572:572:572) (565:565:565))
        (PORT datad (758:758:758) (780:780:780))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1670:1670:1670))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (894:894:894))
        (PORT datab (401:401:401) (440:440:440))
        (PORT datac (584:584:584) (627:627:627))
        (PORT datad (367:367:367) (403:403:403))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (1006:1006:1006))
        (PORT datab (911:911:911) (934:934:934))
        (PORT datac (474:474:474) (471:471:471))
        (PORT datad (315:315:315) (316:316:316))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT ena (1598:1598:1598) (1549:1549:1549))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[8\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1131:1131:1131))
        (PORT datab (641:641:641) (643:643:643))
        (PORT datac (810:810:810) (800:800:800))
        (PORT datad (753:753:753) (706:706:706))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1763:1763:1763) (1830:1830:1830))
        (PORT d[1] (3174:3174:3174) (3235:3235:3235))
        (PORT d[2] (2531:2531:2531) (2613:2613:2613))
        (PORT d[3] (1751:1751:1751) (1818:1818:1818))
        (PORT d[4] (2044:2044:2044) (2114:2114:2114))
        (PORT d[5] (2511:2511:2511) (2589:2589:2589))
        (PORT d[6] (2017:2017:2017) (2135:2135:2135))
        (PORT d[7] (2199:2199:2199) (2252:2252:2252))
        (PORT d[8] (2204:2204:2204) (2275:2275:2275))
        (PORT d[9] (3063:3063:3063) (3168:3168:3168))
        (PORT d[10] (2411:2411:2411) (2483:2483:2483))
        (PORT d[11] (1677:1677:1677) (1734:1734:1734))
        (PORT d[12] (2830:2830:2830) (2893:2893:2893))
        (PORT clk (1614:1614:1614) (1613:1613:1613))
        (PORT ena (2907:2907:2907) (2944:2944:2944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1613:1613:1613))
        (PORT d[0] (2907:2907:2907) (2944:2944:2944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (1092:1092:1092) (1139:1139:1139))
        (PORT datad (1157:1157:1157) (1211:1211:1211))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[8\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (291:291:291))
        (PORT datac (1416:1416:1416) (1493:1493:1493))
        (PORT datad (856:856:856) (880:880:880))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (902:902:902) (934:934:934))
        (PORT clk (1637:1637:1637) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (1986:1986:1986))
        (PORT d[1] (1484:1484:1484) (1556:1556:1556))
        (PORT d[2] (1465:1465:1465) (1526:1526:1526))
        (PORT d[3] (3351:3351:3351) (3531:3531:3531))
        (PORT d[4] (2833:2833:2833) (2856:2856:2856))
        (PORT d[5] (1536:1536:1536) (1597:1597:1597))
        (PORT d[6] (2013:2013:2013) (2074:2074:2074))
        (PORT d[7] (1885:1885:1885) (1938:1938:1938))
        (PORT d[8] (1569:1569:1569) (1628:1628:1628))
        (PORT d[9] (2909:2909:2909) (3129:3129:3129))
        (PORT d[10] (1543:1543:1543) (1628:1628:1628))
        (PORT d[11] (2360:2360:2360) (2416:2416:2416))
        (PORT d[12] (2889:2889:2889) (3019:3019:3019))
        (PORT clk (1634:1634:1634) (1663:1663:1663))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (648:648:648))
        (PORT datab (638:638:638) (687:687:687))
        (PORT datac (881:881:881) (916:916:916))
        (PORT datad (811:811:811) (857:857:857))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1700:1700:1700) (1683:1683:1683))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (778:778:778))
        (PORT datab (939:939:939) (993:993:993))
        (PORT datac (619:619:619) (656:656:656))
        (PORT datad (895:895:895) (924:924:924))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2720:2720:2720) (2696:2696:2696))
        (PORT clk (1634:1634:1634) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1665:1665:1665))
        (PORT d[0] (3176:3176:3176) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1238:1238:1238) (1256:1256:1256))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (1371:1371:1371) (1420:1420:1420))
        (PORT datac (869:869:869) (916:916:916))
        (PORT datad (550:550:550) (571:571:571))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (665:665:665))
        (PORT datab (1109:1109:1109) (1117:1117:1117))
        (PORT datac (158:158:158) (189:189:189))
        (PORT datad (207:207:207) (268:268:268))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1140:1140:1140) (1120:1120:1120))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT asdata (864:864:864) (870:870:870))
        (PORT ena (1211:1211:1211) (1218:1218:1218))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (432:432:432))
        (PORT datab (627:627:627) (622:622:622))
        (PORT datad (223:223:223) (283:283:283))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2052:2052:2052) (2111:2111:2111))
        (PORT d[1] (3212:3212:3212) (3271:3271:3271))
        (PORT d[2] (1919:1919:1919) (1978:1978:1978))
        (PORT d[3] (1497:1497:1497) (1547:1547:1547))
        (PORT d[4] (2617:2617:2617) (2712:2712:2712))
        (PORT d[5] (2507:2507:2507) (2592:2592:2592))
        (PORT d[6] (2304:2304:2304) (2420:2420:2420))
        (PORT d[7] (2476:2476:2476) (2539:2539:2539))
        (PORT d[8] (2528:2528:2528) (2611:2611:2611))
        (PORT d[9] (3339:3339:3339) (3453:3453:3453))
        (PORT d[10] (1512:1512:1512) (1599:1599:1599))
        (PORT d[11] (1926:1926:1926) (1971:1971:1971))
        (PORT d[12] (2622:2622:2622) (2700:2700:2700))
        (PORT clk (1609:1609:1609) (1609:1609:1609))
        (PORT ena (2854:2854:2854) (2851:2851:2851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1609:1609:1609))
        (PORT d[0] (2854:2854:2854) (2851:2851:2851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (809:809:809))
        (PORT datab (197:197:197) (239:239:239))
        (PORT datad (1389:1389:1389) (1368:1368:1368))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (655:655:655))
        (PORT datab (798:798:798) (800:800:800))
        (PORT datac (827:827:827) (851:851:851))
        (PORT datad (594:594:594) (625:625:625))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1132:1132:1132) (1116:1116:1116))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (767:767:767) (839:839:839))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1436:1436:1436))
        (PORT datab (281:281:281) (378:378:378))
        (PORT datac (905:905:905) (978:978:978))
        (PORT datad (1099:1099:1099) (1121:1121:1121))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1211:1211:1211) (1218:1218:1218))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|take_action_ocimem_a)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (432:432:432))
        (PORT datab (626:626:626) (622:622:622))
        (PORT datad (224:224:224) (284:284:284))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (948:948:948) (976:976:976))
        (PORT clk (1638:1638:1638) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (943:943:943) (971:971:971))
        (PORT d[1] (923:923:923) (967:967:967))
        (PORT d[2] (1189:1189:1189) (1239:1239:1239))
        (PORT d[3] (2799:2799:2799) (2969:2969:2969))
        (PORT d[4] (3112:3112:3112) (3150:3150:3150))
        (PORT d[5] (1254:1254:1254) (1315:1315:1315))
        (PORT d[6] (1179:1179:1179) (1216:1216:1216))
        (PORT d[7] (1166:1166:1166) (1206:1206:1206))
        (PORT d[8] (991:991:991) (1037:1037:1037))
        (PORT d[9] (3170:3170:3170) (3394:3394:3394))
        (PORT d[10] (1808:1808:1808) (1923:1923:1923))
        (PORT d[11] (1933:1933:1933) (1964:1964:1964))
        (PORT d[12] (2364:2364:2364) (2484:2484:2484))
        (PORT clk (1635:1635:1635) (1663:1663:1663))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (675:675:675) (702:702:702))
        (PORT datac (827:827:827) (858:858:858))
        (PORT datad (162:162:162) (184:184:184))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1367:1367:1367) (1300:1300:1300))
        (PORT clk (1635:1635:1635) (1663:1663:1663))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1151:1151:1151) (1140:1140:1140))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1665:1665:1665))
        (PORT d[0] (1823:1823:1823) (1766:1766:1766))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1472:1472:1472) (1544:1544:1544))
        (PORT datac (607:607:607) (654:654:654))
        (PORT datad (629:629:629) (676:676:676))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1236:1236:1236))
        (PORT datab (895:895:895) (942:942:942))
        (PORT datad (1110:1110:1110) (1136:1136:1136))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1666:1666:1666))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (854:854:854))
        (PORT datab (1250:1250:1250) (1306:1306:1306))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (924:924:924) (965:965:965))
        (PORT sload (1873:1873:1873) (1906:1906:1906))
        (PORT ena (1428:1428:1428) (1426:1426:1426))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (614:614:614))
        (PORT datab (939:939:939) (1005:1005:1005))
        (PORT datac (1169:1169:1169) (1209:1209:1209))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (221:221:221))
        (PORT datab (865:865:865) (896:896:896))
        (PORT datac (384:384:384) (417:417:417))
        (PORT datad (1133:1133:1133) (1169:1169:1169))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1230:1230:1230) (1283:1283:1283))
        (PORT d[1] (3739:3739:3739) (3815:3815:3815))
        (PORT d[2] (2495:2495:2495) (2575:2575:2575))
        (PORT d[3] (1223:1223:1223) (1262:1262:1262))
        (PORT d[4] (2889:2889:2889) (2991:2991:2991))
        (PORT d[5] (2793:2793:2793) (2880:2880:2880))
        (PORT d[6] (2556:2556:2556) (2688:2688:2688))
        (PORT d[7] (2760:2760:2760) (2834:2834:2834))
        (PORT d[8] (1763:1763:1763) (1832:1832:1832))
        (PORT d[9] (3617:3617:3617) (3741:3741:3741))
        (PORT d[10] (1503:1503:1503) (1590:1590:1590))
        (PORT d[11] (1712:1712:1712) (1768:1768:1768))
        (PORT d[12] (1262:1262:1262) (1321:1321:1321))
        (PORT clk (1610:1610:1610) (1609:1609:1609))
        (PORT ena (3142:3142:3142) (3158:3158:3158))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1316:1316:1316) (1291:1291:1291))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (777:777:777))
        (PORT datab (938:938:938) (996:996:996))
        (PORT datac (597:597:597) (625:625:625))
        (PORT datad (894:894:894) (932:932:932))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1609:1609:1609))
        (PORT d[0] (3142:3142:3142) (3158:3158:3158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1610:1610:1610))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1238:1238:1238) (1256:1256:1256))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (617:617:617))
        (PORT datab (940:940:940) (1008:1008:1008))
        (PORT datad (815:815:815) (840:840:840))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1610:1610:1610))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1214:1214:1214))
        (PORT datab (863:863:863) (902:902:902))
        (PORT datac (216:216:216) (284:284:284))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1610:1610:1610))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1316:1316:1316) (1291:1291:1291))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[11\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1029:1029:1029))
        (PORT datab (283:283:283) (381:381:381))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (1251:1251:1251) (1240:1240:1240))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (775:775:775))
        (PORT datab (943:943:943) (973:973:973))
        (PORT datac (902:902:902) (958:958:958))
        (PORT datad (576:576:576) (620:620:620))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (849:849:849) (849:849:849))
        (PORT datac (872:872:872) (917:917:917))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1238:1238:1238) (1256:1256:1256))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1368:1368:1368))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (940:940:940) (1009:1009:1009))
        (PORT datac (589:589:589) (613:613:613))
        (PORT datad (207:207:207) (267:267:267))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1212:1212:1212))
        (PORT datab (865:865:865) (895:895:895))
        (PORT datac (342:342:342) (386:386:386))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (571:571:571) (592:592:592))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1316:1316:1316) (1291:1291:1291))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD ena (posedge clk) (144:144:144))
=======
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (255:255:255))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|DRsize\.000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1125:1125:1125) (1092:1092:1092))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1336:1336:1336))
        (PORT datab (359:359:359) (410:410:410))
        (PORT datad (726:726:726) (735:735:735))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (201:201:201) (259:259:259))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (822:822:822) (852:852:852))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (201:201:201) (258:258:258))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (202:202:202) (260:260:260))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1371:1371:1371))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (308:308:308))
        (PORT datab (368:368:368) (397:397:397))
        (PORT datac (585:585:585) (577:577:577))
        (PORT datad (217:217:217) (275:275:275))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (843:843:843) (899:899:899))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (467:467:467) (493:493:493))
        (PORT sload (1080:1080:1080) (1121:1121:1121))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT asdata (1121:1121:1121) (1130:1130:1130))
        (PORT ena (1211:1211:1211) (1218:1218:1218))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (969:969:969) (1031:1031:1031))
        (PORT clk (1635:1635:1635) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3893:3893:3893) (3932:3932:3932))
        (PORT d[1] (2328:2328:2328) (2518:2518:2518))
        (PORT d[2] (1887:1887:1887) (1932:1932:1932))
        (PORT d[3] (2335:2335:2335) (2450:2450:2450))
        (PORT d[4] (3509:3509:3509) (3487:3487:3487))
        (PORT d[5] (3881:3881:3881) (3985:3985:3985))
        (PORT d[6] (3570:3570:3570) (3644:3644:3644))
        (PORT d[7] (3139:3139:3139) (3171:3171:3171))
        (PORT d[8] (1939:1939:1939) (1948:1948:1948))
        (PORT d[9] (2224:2224:2224) (2364:2364:2364))
        (PORT d[10] (2687:2687:2687) (2841:2841:2841))
        (PORT d[11] (3390:3390:3390) (3452:3452:3452))
        (PORT d[12] (3138:3138:3138) (3168:3168:3168))
        (PORT clk (1632:1632:1632) (1662:1662:1662))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (763:763:763))
        (PORT datab (930:930:930) (986:986:986))
        (PORT datac (604:604:604) (639:639:639))
        (PORT datad (913:913:913) (944:944:944))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2036:2036:2036))
        (PORT clk (1632:1632:1632) (1662:1662:1662))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1238:1238:1238) (1256:1256:1256))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1664:1664:1664))
        (PORT d[0] (2551:2551:2551) (2502:2502:2502))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (845:845:845) (871:871:871))
        (PORT datac (1088:1088:1088) (1137:1137:1137))
        (PORT datad (578:578:578) (612:612:612))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1163:1163:1163) (1215:1215:1215))
        (PORT datab (861:861:861) (896:896:896))
        (PORT datac (995:995:995) (1003:1003:1003))
        (PORT datad (218:218:218) (275:275:275))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1665:1665:1665))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1316:1316:1316) (1291:1291:1291))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (727:727:727) (736:736:736))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (2089:2089:2089))
        (PORT d[1] (2401:2401:2401) (2456:2456:2456))
        (PORT d[2] (2514:2514:2514) (2561:2561:2561))
        (PORT d[3] (1412:1412:1412) (1464:1464:1464))
        (PORT d[4] (2026:2026:2026) (2100:2100:2100))
        (PORT d[5] (1574:1574:1574) (1641:1641:1641))
        (PORT d[6] (2117:2117:2117) (2223:2223:2223))
        (PORT d[7] (2714:2714:2714) (2751:2751:2751))
        (PORT d[8] (2491:2491:2491) (2586:2586:2586))
        (PORT d[9] (1533:1533:1533) (1608:1608:1608))
        (PORT d[10] (1921:1921:1921) (1957:1957:1957))
        (PORT d[11] (1674:1674:1674) (1699:1699:1699))
        (PORT d[12] (1695:1695:1695) (1728:1728:1728))
        (PORT clk (1607:1607:1607) (1608:1608:1608))
        (PORT ena (3327:3327:3327) (3333:3333:3333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1608:1608:1608))
        (PORT d[0] (3327:3327:3327) (3333:3333:3333))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1183:1183:1183) (1204:1204:1204))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (704:704:704))
        (PORT datab (607:607:607) (643:643:643))
        (PORT datac (447:447:447) (544:544:544))
        (PORT datad (889:889:889) (931:931:931))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1608:1608:1608) (1609:1609:1609))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1608:1608:1608) (1609:1609:1609))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1608:1608:1608) (1609:1609:1609))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1207:1207:1207) (1238:1238:1238))
        (PORT clk (1650:1650:1650) (1677:1677:1677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4496:4496:4496) (4561:4561:4561))
        (PORT d[1] (1629:1629:1629) (1759:1759:1759))
        (PORT d[2] (1589:1589:1589) (1603:1603:1603))
        (PORT d[3] (2401:2401:2401) (2543:2543:2543))
        (PORT d[4] (3773:3773:3773) (3798:3798:3798))
        (PORT d[5] (4813:4813:4813) (4958:4958:4958))
        (PORT d[6] (4171:4171:4171) (4270:4270:4270))
        (PORT d[7] (3680:3680:3680) (3727:3727:3727))
        (PORT d[8] (1607:1607:1607) (1597:1597:1597))
        (PORT d[9] (2829:2829:2829) (2988:2988:2988))
        (PORT d[10] (1900:1900:1900) (2040:2040:2040))
        (PORT d[11] (3909:3909:3909) (3948:3948:3948))
        (PORT d[12] (3379:3379:3379) (3489:3489:3489))
        (PORT clk (1647:1647:1647) (1675:1675:1675))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1185:1185:1185) (1190:1190:1190))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (640:640:640))
        (PORT datab (938:938:938) (1004:1004:1004))
        (PORT datad (208:208:208) (268:268:268))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1373:1373:1373))
        (PORT clk (1647:1647:1647) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1677:1677:1677))
        (PORT d[0] (1916:1916:1916) (1839:1839:1839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1210:1210:1210))
        (PORT datab (863:863:863) (899:899:899))
        (PORT datac (216:216:216) (283:283:283))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1678:1678:1678))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1316:1316:1316) (1291:1291:1291))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (357:357:357) (391:391:391))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1684:1684:1684) (1687:1687:1687))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (774:774:774))
        (PORT datab (945:945:945) (972:972:972))
        (PORT datac (902:902:902) (957:957:957))
        (PORT datad (550:550:550) (572:572:572))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2591:2591:2591) (2684:2684:2684))
        (PORT d[1] (1475:1475:1475) (1551:1551:1551))
        (PORT d[2] (1086:1086:1086) (1109:1109:1109))
        (PORT d[3] (1147:1147:1147) (1195:1195:1195))
        (PORT d[4] (2650:2650:2650) (2748:2748:2748))
        (PORT d[5] (2299:2299:2299) (2370:2370:2370))
        (PORT d[6] (2508:2508:2508) (2691:2691:2691))
        (PORT d[7] (2794:2794:2794) (2853:2853:2853))
        (PORT d[8] (2488:2488:2488) (2627:2627:2627))
        (PORT d[9] (1258:1258:1258) (1320:1320:1320))
        (PORT d[10] (1713:1713:1713) (1736:1736:1736))
        (PORT d[11] (2838:2838:2838) (2942:2942:2942))
        (PORT d[12] (1685:1685:1685) (1713:1713:1713))
        (PORT clk (1622:1622:1622) (1621:1621:1621))
        (PORT ena (1510:1510:1510) (1476:1476:1476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1621:1621:1621))
        (PORT d[0] (1510:1510:1510) (1476:1476:1476))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1238:1238:1238) (1256:1256:1256))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (830:830:830))
        (PORT datab (243:243:243) (313:313:313))
        (PORT datac (1104:1104:1104) (1148:1148:1148))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1622:1622:1622))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1622:1622:1622))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1163:1163:1163) (1215:1215:1215))
        (PORT datab (862:862:862) (896:896:896))
        (PORT datac (216:216:216) (283:283:283))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1622:1622:1622))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1316:1316:1316) (1291:1291:1291))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1413:1413:1413))
        (PORT datab (1131:1131:1131) (1145:1145:1145))
        (PORT datac (586:586:586) (576:576:576))
        (PORT datad (1116:1116:1116) (1159:1159:1159))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (374:374:374) (413:413:413))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (714:714:714) (770:770:770))
        (PORT clk (1642:1642:1642) (1669:1669:1669))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1684:1684:1684) (1687:1687:1687))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (929:929:929))
        (PORT datab (622:622:622) (679:679:679))
        (PORT datac (603:603:603) (647:647:647))
        (PORT datad (587:587:587) (584:584:584))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4178:4178:4178) (4234:4234:4234))
        (PORT d[1] (1340:1340:1340) (1453:1453:1453))
        (PORT d[2] (1606:1606:1606) (1638:1638:1638))
        (PORT d[3] (2403:2403:2403) (2530:2530:2530))
        (PORT d[4] (3760:3760:3760) (3776:3776:3776))
        (PORT d[5] (4514:4514:4514) (4634:4634:4634))
        (PORT d[6] (3855:3855:3855) (3939:3939:3939))
        (PORT d[7] (3655:3655:3655) (3703:3703:3703))
        (PORT d[8] (2239:2239:2239) (2261:2261:2261))
        (PORT d[9] (2459:2459:2459) (2592:2592:2592))
        (PORT d[10] (2983:2983:2983) (3151:3151:3151))
        (PORT d[11] (3731:3731:3731) (3822:3822:3822))
        (PORT d[12] (3402:3402:3402) (3435:3435:3435))
        (PORT clk (1639:1639:1639) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1681:1681:1681) (1608:1608:1608))
        (PORT clk (1639:1639:1639) (1667:1667:1667))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1452:1452:1452) (1445:1445:1445))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1669:1669:1669))
        (PORT d[0] (2137:2137:2137) (2074:2074:2074))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (846:846:846) (871:871:871))
        (PORT datac (214:214:214) (282:282:282))
        (PORT datad (1311:1311:1311) (1326:1326:1326))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (940:940:940))
        (PORT datab (572:572:572) (553:553:553))
        (PORT datac (608:608:608) (655:655:655))
        (PORT datad (983:983:983) (1058:1058:1058))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1452:1452:1452) (1445:1445:1445))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (975:975:975) (1046:1046:1046))
        (PORT datac (580:580:580) (596:596:596))
        (PORT datad (920:920:920) (969:969:969))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (361:361:361))
        (PORT datab (242:242:242) (312:312:312))
        (PORT datac (579:579:579) (588:588:588))
        (PORT datad (1017:1017:1017) (1047:1047:1047))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1115:1115:1115) (1100:1100:1100))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (706:706:706))
        (PORT datab (1010:1010:1010) (1068:1068:1068))
        (PORT datac (451:451:451) (538:538:538))
        (PORT datad (884:884:884) (920:920:920))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2306:2306:2306) (2386:2386:2386))
        (PORT d[1] (1732:1732:1732) (1817:1817:1817))
        (PORT d[2] (2778:2778:2778) (2830:2830:2830))
        (PORT d[3] (1139:1139:1139) (1182:1182:1182))
        (PORT d[4] (2330:2330:2330) (2419:2419:2419))
        (PORT d[5] (1265:1265:1265) (1320:1320:1320))
        (PORT d[6] (2381:2381:2381) (2492:2492:2492))
        (PORT d[7] (2984:2984:2984) (3026:3026:3026))
        (PORT d[8] (2705:2705:2705) (2802:2802:2802))
        (PORT d[9] (1245:1245:1245) (1305:1305:1305))
        (PORT d[10] (1383:1383:1383) (1401:1401:1401))
        (PORT d[11] (3061:3061:3061) (3137:3137:3137))
        (PORT d[12] (3026:3026:3026) (3114:3114:3114))
        (PORT clk (1614:1614:1614) (1613:1613:1613))
        (PORT ena (3577:3577:3577) (3582:3582:3582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1613:1613:1613))
        (PORT d[0] (3577:3577:3577) (3582:3582:3582))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1185:1185:1185) (1190:1190:1190))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (701:701:701))
        (PORT datab (971:971:971) (1041:1041:1041))
        (PORT datad (530:530:530) (551:551:551))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (319:319:319))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (579:579:579) (589:589:589))
        (PORT datad (1011:1011:1011) (1040:1040:1040))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (704:704:704) (755:755:755))
        (PORT clk (1641:1641:1641) (1669:1669:1669))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1115:1115:1115) (1100:1100:1100))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (773:773:773))
        (PORT datab (935:935:935) (995:995:995))
        (PORT datac (616:616:616) (654:654:654))
        (PORT datad (905:905:905) (939:939:939))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4485:4485:4485) (4555:4555:4555))
        (PORT d[1] (1621:1621:1621) (1746:1746:1746))
        (PORT d[2] (1599:1599:1599) (1629:1629:1629))
        (PORT d[3] (2927:2927:2927) (3050:3050:3050))
        (PORT d[4] (3770:3770:3770) (3788:3788:3788))
        (PORT d[5] (4544:4544:4544) (4675:4675:4675))
        (PORT d[6] (4132:4132:4132) (4227:4227:4227))
        (PORT d[7] (3685:3685:3685) (3728:3728:3728))
        (PORT d[8] (2174:2174:2174) (2193:2193:2193))
        (PORT d[9] (2818:2818:2818) (2978:2978:2978))
        (PORT d[10] (1880:1880:1880) (2022:2022:2022))
        (PORT d[11] (3766:3766:3766) (3857:3857:3857))
        (PORT d[12] (3428:3428:3428) (3460:3460:3460))
        (PORT clk (1638:1638:1638) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1994:1994:1994) (1908:1908:1908))
        (PORT clk (1638:1638:1638) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1669:1669:1669))
        (PORT d[0] (2450:2450:2450) (2374:2374:2374))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1238:1238:1238) (1256:1256:1256))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (627:627:627))
        (PORT datab (808:808:808) (849:849:849))
        (PORT datad (936:936:936) (1010:1010:1010))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (316:316:316))
        (PORT datab (184:184:184) (217:217:217))
        (PORT datac (579:579:579) (588:588:588))
        (PORT datad (1009:1009:1009) (1043:1043:1043))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1115:1115:1115) (1100:1100:1100))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (776:776:776))
        (PORT datab (934:934:934) (995:995:995))
        (PORT datac (802:802:802) (811:811:811))
        (PORT datad (894:894:894) (935:935:935))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2584:2584:2584) (2672:2672:2672))
        (PORT d[1] (910:910:910) (937:937:937))
        (PORT d[2] (920:920:920) (944:944:944))
        (PORT d[3] (911:911:911) (947:947:947))
        (PORT d[4] (2634:2634:2634) (2736:2736:2736))
        (PORT d[5] (947:947:947) (974:974:974))
        (PORT d[6] (2516:2516:2516) (2704:2704:2704))
        (PORT d[7] (2807:2807:2807) (2867:2867:2867))
        (PORT d[8] (1604:1604:1604) (1691:1691:1691))
        (PORT d[9] (967:967:967) (1017:1017:1017))
        (PORT d[10] (1727:1727:1727) (1755:1755:1755))
        (PORT d[11] (964:964:964) (999:999:999))
        (PORT d[12] (3037:3037:3037) (3123:3123:3123))
        (PORT clk (1613:1613:1613) (1613:1613:1613))
        (PORT ena (1560:1560:1560) (1560:1560:1560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1613:1613:1613))
        (PORT d[0] (1560:1560:1560) (1560:1560:1560))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1238:1238:1238) (1256:1256:1256))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (966:966:966) (1037:1037:1037))
        (PORT datac (609:609:609) (651:651:651))
        (PORT datad (541:541:541) (564:564:564))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (317:317:317))
        (PORT datab (184:184:184) (217:217:217))
        (PORT datac (579:579:579) (589:589:589))
        (PORT datad (1017:1017:1017) (1047:1047:1047))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[10\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1414:1414:1414))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (828:828:828) (823:823:823))
        (PORT datad (869:869:869) (868:868:868))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1115:1115:1115) (1100:1100:1100))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (840:840:840))
        (PORT datac (764:764:764) (756:756:756))
        (PORT datad (1051:1051:1051) (1070:1070:1070))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT asdata (513:513:513) (581:581:581))
        (PORT ena (1675:1675:1675) (1676:1676:1676))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1367:1367:1367))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_access\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (789:789:789) (821:821:821))
        (PORT datad (625:625:625) (675:675:675))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (531:531:531) (555:555:555))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_access\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (976:976:976))
        (PORT datab (347:347:347) (368:368:368))
        (PORT datac (610:610:610) (634:634:634))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_access)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|read\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (344:344:344))
        (PORT datab (281:281:281) (366:366:366))
        (PORT datad (1224:1224:1224) (1275:1275:1275))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (201:201:201) (259:259:259))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|read)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (679:679:679))
        (PORT datab (255:255:255) (344:344:344))
        (PORT datac (1130:1130:1130) (1187:1187:1187))
        (PORT datad (206:206:206) (265:265:265))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (478:478:478))
        (PORT datab (254:254:254) (339:339:339))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (201:201:201) (258:258:258))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|avalon_ociram_readdata_ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|waitrequest\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (679:679:679))
        (PORT datab (280:280:280) (365:365:365))
        (PORT datac (1129:1129:1129) (1184:1184:1184))
        (PORT datad (228:228:228) (302:302:302))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|waitrequest\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (302:302:302))
        (PORT datab (257:257:257) (345:345:345))
        (PORT datac (159:159:159) (190:190:190))
        (PORT datad (208:208:208) (269:269:269))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1041:1041:1041) (1041:1041:1041))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|waitrequest)
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1350:1350:1350))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (1228:1228:1228))
        (PORT datab (277:277:277) (362:362:362))
        (PORT datac (1025:1025:1025) (1076:1076:1076))
        (PORT datad (1222:1222:1222) (1277:1277:1277))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (178:178:178) (200:200:200))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (257:257:257))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|packet_in_progress)
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1350:1350:1350))
        (PORT d (67:67:67) (78:78:78))
<<<<<<< HEAD
        (PORT clrn (1376:1376:1376) (1356:1356:1356))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (858:858:858))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datad (198:198:198) (254:254:254))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src1_valid\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (987:987:987) (1010:1010:1010))
        (PORT datac (781:781:781) (771:771:771))
        (PORT datad (913:913:913) (956:956:956))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (829:829:829))
        (PORT datab (831:831:831) (834:834:834))
        (PORT datac (1127:1127:1127) (1129:1129:1129))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (PORT ena (746:746:746) (760:760:760))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (PORT ena (746:746:746) (760:760:760))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (460:460:460))
        (PORT datab (832:832:832) (838:838:838))
        (PORT datac (1128:1128:1128) (1134:1134:1134))
        (PORT datad (199:199:199) (257:257:257))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1778:1778:1778) (1843:1843:1843))
        (PORT clk (1633:1633:1633) (1661:1661:1661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2729:2729:2729) (2786:2786:2786))
        (PORT d[1] (2571:2571:2571) (2749:2749:2749))
        (PORT d[2] (1572:1572:1572) (1651:1651:1651))
        (PORT d[3] (1990:1990:1990) (2065:2065:2065))
        (PORT d[4] (2532:2532:2532) (2568:2568:2568))
        (PORT d[5] (2084:2084:2084) (2168:2168:2168))
        (PORT d[6] (1742:1742:1742) (1812:1812:1812))
        (PORT d[7] (1669:1669:1669) (1705:1705:1705))
        (PORT d[8] (1526:1526:1526) (1595:1595:1595))
        (PORT d[9] (1828:1828:1828) (1900:1900:1900))
        (PORT d[10] (2582:2582:2582) (2789:2789:2789))
        (PORT d[11] (1518:1518:1518) (1598:1598:1598))
        (PORT d[12] (1949:1949:1949) (1970:1970:1970))
        (PORT clk (1630:1630:1630) (1659:1659:1659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3739:3739:3739) (3711:3711:3711))
        (PORT clk (1630:1630:1630) (1659:1659:1659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1633:1633:1633) (1661:1661:1661))
        (PORT d[0] (4195:4195:4195) (4177:4177:4177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (PORT ena (1361:1361:1361) (1334:1334:1334))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (1166:1166:1166))
        (PORT datab (629:629:629) (680:680:680))
        (PORT datac (388:388:388) (434:434:434))
        (PORT datad (794:794:794) (800:800:800))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1662:1662:1662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1230:1230:1230))
        (PORT datab (255:255:255) (344:344:344))
        (PORT datac (1665:1665:1665) (1705:1705:1705))
        (PORT datad (1223:1223:1223) (1276:1276:1276))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (859:859:859))
        (PORT datab (281:281:281) (366:366:366))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1608:1608:1608))
        (PORT d[1] (2316:2316:2316) (2414:2414:2414))
        (PORT d[2] (3152:3152:3152) (3167:3167:3167))
        (PORT d[3] (3691:3691:3691) (3740:3740:3740))
        (PORT d[4] (1547:1547:1547) (1619:1619:1619))
        (PORT d[5] (2562:2562:2562) (2662:2662:2662))
        (PORT d[6] (2793:2793:2793) (2861:2861:2861))
        (PORT d[7] (1433:1433:1433) (1476:1476:1476))
        (PORT d[8] (2610:2610:2610) (2720:2720:2720))
        (PORT d[9] (1686:1686:1686) (1792:1792:1792))
        (PORT d[10] (3014:3014:3014) (3092:3092:3092))
        (PORT d[11] (3409:3409:3409) (3427:3427:3427))
        (PORT d[12] (2884:2884:2884) (2968:2968:2968))
        (PORT clk (1605:1605:1605) (1605:1605:1605))
        (PORT ena (3192:3192:3192) (3217:3217:3217))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|write)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1226:1226:1226))
        (PORT datac (1049:1049:1049) (1082:1082:1082))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1605:1605:1605))
        (PORT d[0] (3192:3192:3192) (3217:3217:3217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|debugaccess)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (252:252:252) (340:340:340))
        (PORT datac (195:195:195) (262:262:262))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_wr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (673:673:673))
        (PORT datab (347:347:347) (371:371:371))
        (PORT datad (624:624:624) (674:674:674))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1236:1236:1236) (1296:1296:1296))
        (PORT clk (1633:1633:1633) (1662:1662:1662))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_wr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1216:1216:1216) (1276:1276:1276))
        (PORT d[1] (999:999:999) (1046:1046:1046))
        (PORT d[2] (957:957:957) (1017:1017:1017))
        (PORT d[3] (958:958:958) (1015:1015:1015))
        (PORT d[4] (3399:3399:3399) (3438:3438:3438))
        (PORT d[5] (1245:1245:1245) (1313:1313:1313))
        (PORT d[6] (1488:1488:1488) (1562:1562:1562))
        (PORT d[7] (1179:1179:1179) (1231:1231:1231))
        (PORT d[8] (1185:1185:1185) (1199:1199:1199))
        (PORT d[9] (970:970:970) (1019:1019:1019))
        (PORT d[10] (3510:3510:3510) (3751:3751:3751))
        (PORT d[11] (955:955:955) (1015:1015:1015))
        (PORT d[12] (1904:1904:1904) (1930:1930:1930))
        (PORT clk (1630:1630:1630) (1660:1660:1660))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_en\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (918:918:918))
        (PORT datab (1036:1036:1036) (1021:1021:1021))
        (PORT datac (241:241:241) (324:324:324))
        (PORT datad (198:198:198) (254:254:254))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1630:1630:1630))
        (PORT clk (1630:1630:1630) (1660:1660:1660))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (1050:1050:1050))
        (PORT datac (1155:1155:1155) (1161:1161:1161))
        (PORT datad (328:328:328) (328:328:328))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1633:1633:1633) (1662:1662:1662))
        (PORT d[0] (2135:2135:2135) (2096:2096:2096))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1663:1663:1663))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1663:1663:1663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1663:1663:1663))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1349:1349:1349))
        (PORT asdata (1157:1157:1157) (1173:1173:1173))
        (PORT clrn (1366:1366:1366) (1345:1345:1345))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1663:1663:1663))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[14\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (297:297:297))
        (PORT datab (227:227:227) (266:266:266))
        (PORT datac (1278:1278:1278) (1252:1252:1252))
        (PORT datad (200:200:200) (257:257:257))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[14\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (305:305:305))
        (PORT datab (1015:1015:1015) (999:999:999))
        (PORT datac (574:574:574) (614:614:614))
        (PORT datad (809:809:809) (790:790:790))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1230:1230:1230) (1277:1277:1277))
        (PORT d[1] (2907:2907:2907) (3030:3030:3030))
        (PORT d[2] (670:670:670) (696:696:696))
        (PORT d[3] (1232:1232:1232) (1258:1258:1258))
        (PORT d[4] (1259:1259:1259) (1304:1304:1304))
        (PORT d[5] (690:690:690) (739:739:739))
        (PORT d[6] (691:691:691) (738:738:738))
        (PORT d[7] (727:727:727) (782:782:782))
        (PORT d[8] (2286:2286:2286) (2369:2369:2369))
        (PORT d[9] (1450:1450:1450) (1553:1553:1553))
        (PORT d[10] (2027:2027:2027) (2136:2136:2136))
        (PORT d[11] (1986:1986:1986) (2044:2044:2044))
        (PORT d[12] (1217:1217:1217) (1292:1292:1292))
        (PORT clk (1605:1605:1605) (1606:1606:1606))
        (PORT ena (3710:3710:3710) (3748:3748:3748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1606:1606:1606))
        (PORT d[0] (3710:3710:3710) (3748:3748:3748))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[14\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1106:1106:1106))
        (PORT datab (212:212:212) (254:254:254))
        (PORT datac (167:167:167) (204:204:204))
        (PORT datad (794:794:794) (790:790:790))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1607:1607:1607))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1356:1356:1356))
        (PORT ena (1862:1862:1862) (1819:1819:1819))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_eret)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (987:987:987))
        (PORT datab (1305:1305:1305) (1329:1329:1329))
        (PORT datac (835:835:835) (869:869:869))
        (PORT datad (595:595:595) (611:611:611))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1607:1607:1607))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1607:1607:1607))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (2052:2052:2052))
        (PORT clk (1631:1631:1631) (1658:1658:1658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2723:2723:2723) (2789:2789:2789))
        (PORT d[1] (2559:2559:2559) (2746:2746:2746))
        (PORT d[2] (1546:1546:1546) (1622:1622:1622))
        (PORT d[3] (1991:1991:1991) (2066:2066:2066))
        (PORT d[4] (2841:2841:2841) (2877:2877:2877))
        (PORT d[5] (1776:1776:1776) (1861:1861:1861))
        (PORT d[6] (1730:1730:1730) (1800:1800:1800))
        (PORT d[7] (1453:1453:1453) (1512:1512:1512))
        (PORT d[8] (1521:1521:1521) (1588:1588:1588))
        (PORT d[9] (1808:1808:1808) (1879:1879:1879))
        (PORT d[10] (2854:2854:2854) (3059:3059:3059))
        (PORT d[11] (1539:1539:1539) (1620:1620:1620))
        (PORT d[12] (2448:2448:2448) (2511:2511:2511))
        (PORT clk (1628:1628:1628) (1656:1656:1656))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_status_reg_pie_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (750:750:750))
        (PORT datab (812:812:812) (826:826:826))
        (PORT datac (235:235:235) (312:312:312))
        (PORT datad (163:163:163) (188:188:188))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1641:1641:1641) (1615:1615:1615))
        (PORT clk (1628:1628:1628) (1656:1656:1656))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_status_reg_pie_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (791:791:791))
        (PORT datab (631:631:631) (646:646:646))
        (PORT datac (210:210:210) (286:286:286))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1631:1631:1631) (1658:1658:1658))
        (PORT d[0] (2098:2098:2098) (2081:2081:2081))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_status_reg_pie_inst_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (568:568:568))
        (PORT datab (183:183:183) (214:214:214))
        (PORT datac (210:210:210) (286:286:286))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1659:1659:1659))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_status_reg_pie)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (PORT ena (2142:2142:2142) (2153:2153:2153))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1659:1659:1659))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[8\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1151:1151:1151))
        (PORT datab (871:871:871) (922:922:922))
        (PORT datac (896:896:896) (951:951:951))
        (PORT datad (335:335:335) (340:340:340))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1659:1659:1659))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[12\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (864:864:864))
        (PORT datab (239:239:239) (308:308:308))
        (PORT datac (610:610:610) (598:598:598))
        (PORT datad (1499:1499:1499) (1556:1556:1556))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1659:1659:1659))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[12\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1036:1036:1036))
        (PORT datab (1151:1151:1151) (1151:1151:1151))
        (PORT datac (198:198:198) (265:265:265))
        (PORT datad (831:831:831) (862:862:862))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1246:1246:1246) (1298:1298:1298))
        (PORT d[1] (2047:2047:2047) (2149:2149:2149))
        (PORT d[2] (3181:3181:3181) (3214:3214:3214))
        (PORT d[3] (3715:3715:3715) (3777:3777:3777))
        (PORT d[4] (1786:1786:1786) (1853:1853:1853))
        (PORT d[5] (2371:2371:2371) (2455:2455:2455))
        (PORT d[6] (2799:2799:2799) (2870:2870:2870))
        (PORT d[7] (1444:1444:1444) (1467:1467:1467))
        (PORT d[8] (2615:2615:2615) (2726:2726:2726))
        (PORT d[9] (1656:1656:1656) (1757:1757:1757))
        (PORT d[10] (3059:3059:3059) (3159:3159:3159))
        (PORT d[11] (3435:3435:3435) (3456:3456:3456))
        (PORT d[12] (2894:2894:2894) (2989:2989:2989))
        (PORT clk (1603:1603:1603) (1602:1602:1602))
        (PORT ena (3180:3180:3180) (3214:3214:3214))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[12\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (1242:1242:1242) (1289:1289:1289))
        (PORT datac (758:758:758) (745:745:745))
        (PORT datad (757:757:757) (756:756:756))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1602:1602:1602))
        (PORT d[0] (3180:3180:3180) (3214:3214:3214))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT ena (1598:1598:1598) (1549:1549:1549))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1604:1604:1604) (1603:1603:1603))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_break\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1828:1828:1828) (1898:1898:1898))
        (PORT datab (972:972:972) (1021:1021:1021))
        (PORT datac (1345:1345:1345) (1377:1377:1377))
        (PORT datad (297:297:297) (307:307:307))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1604:1604:1604) (1603:1603:1603))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1604:1604:1604) (1603:1603:1603))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1518:1518:1518))
        (PORT clk (1643:1643:1643) (1675:1675:1675))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_break)
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9.addr_a_register)
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2316:2316:2316))
        (PORT d[1] (952:952:952) (994:994:994))
        (PORT d[2] (994:994:994) (1054:1054:1054))
        (PORT d[3] (977:977:977) (1028:1028:1028))
        (PORT d[4] (3071:3071:3071) (3121:3121:3121))
        (PORT d[5] (2424:2424:2424) (2531:2531:2531))
        (PORT d[6] (1486:1486:1486) (1555:1555:1555))
        (PORT d[7] (1977:1977:1977) (2042:2042:2042))
        (PORT d[8] (1267:1267:1267) (1307:1307:1307))
        (PORT d[9] (1755:1755:1755) (1828:1828:1828))
        (PORT d[10] (3480:3480:3480) (3724:3724:3724))
        (PORT d[11] (979:979:979) (1037:1037:1037))
        (PORT d[12] (1614:1614:1614) (1640:1640:1640))
        (PORT clk (1640:1640:1640) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_enabled\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (699:699:699))
        (PORT datab (242:242:242) (311:311:311))
        (PORT datac (778:778:778) (760:760:760))
        (PORT datad (594:594:594) (610:610:610))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1350:1350:1350) (1288:1288:1288))
        (PORT clk (1640:1640:1640) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1675:1675:1675))
        (PORT d[0] (1834:1834:1834) (1773:1773:1773))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_enabled\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1676:1676:1676))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_enabled)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (PORT ena (2142:2142:2142) (2153:2153:2153))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1371:1371:1371))
        (PORT asdata (1186:1186:1186) (1238:1238:1238))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1676:1676:1676))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (257:257:257))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1676:1676:1676))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|ir_out\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (266:266:266))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1237:1237:1237) (1286:1286:1286))
        (PORT d[1] (2642:2642:2642) (2770:2770:2770))
        (PORT d[2] (3064:3064:3064) (3162:3162:3162))
        (PORT d[3] (1239:1239:1239) (1273:1273:1273))
        (PORT d[4] (1231:1231:1231) (1276:1276:1276))
        (PORT d[5] (948:948:948) (989:989:989))
        (PORT d[6] (3134:3134:3134) (3292:3292:3292))
        (PORT d[7] (1950:1950:1950) (1996:1996:1996))
        (PORT d[8] (999:999:999) (1045:1045:1045))
        (PORT d[9] (1451:1451:1451) (1554:1554:1554))
        (PORT d[10] (2034:2034:2034) (2148:2148:2148))
        (PORT d[11] (1707:1707:1707) (1769:1769:1769))
        (PORT d[12] (1237:1237:1237) (1312:1312:1312))
        (PORT clk (1605:1605:1605) (1606:1606:1606))
        (PORT ena (3710:3710:3710) (3748:3748:3748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1606:1606:1606))
        (PORT d[0] (3710:3710:3710) (3748:3748:3748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1607:1607:1607))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1607:1607:1607))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|ir_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (318:318:318))
        (PORT datab (658:658:658) (696:696:696))
        (PORT datac (247:247:247) (334:334:334))
        (PORT datad (542:542:542) (557:557:557))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1607:1607:1607))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1306:1306:1306))
        (PORT datab (285:285:285) (383:383:383))
        (PORT datac (909:909:909) (985:985:985))
        (PORT datad (724:724:724) (683:683:683))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (285:285:285))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (746:746:746))
        (PORT datab (652:652:652) (694:694:694))
        (PORT datac (555:555:555) (576:576:576))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[9\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1308:1308:1308))
        (PORT datab (280:280:280) (375:375:375))
        (PORT datac (573:573:573) (557:557:557))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (482:482:482) (471:471:471))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1109:1109:1109))
        (PORT datab (224:224:224) (294:294:294))
        (PORT datac (734:734:734) (728:728:728))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1380:1380:1380))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (544:544:544) (607:607:607))
        (PORT clrn (1814:1814:1814) (1802:1802:1802))
        (PORT sload (1669:1669:1669) (1670:1670:1670))
        (PORT ena (1053:1053:1053) (1018:1018:1018))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1367:1367:1367))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (685:685:685))
        (PORT datab (612:612:612) (649:649:649))
        (PORT datad (612:612:612) (648:648:648))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (334:334:334))
        (PORT datab (782:782:782) (758:758:758))
        (PORT datad (327:327:327) (337:337:337))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1108:1108:1108))
        (PORT datac (727:727:727) (717:717:717))
        (PORT datad (199:199:199) (255:255:255))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1381:1381:1381))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1579:1579:1579) (1573:1573:1573))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1367:1367:1367))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (316:316:316))
        (PORT datab (909:909:909) (943:943:943))
        (PORT datac (1089:1089:1089) (1112:1112:1112))
        (PORT datad (324:324:324) (336:336:336))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (608:608:608))
        (PORT datac (213:213:213) (291:291:291))
        (PORT datad (542:542:542) (559:559:559))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT asdata (1430:1430:1430) (1463:1463:1463))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1148:1148:1148))
        (PORT datab (183:183:183) (215:215:215))
        (PORT datac (1451:1451:1451) (1415:1415:1415))
        (PORT datad (164:164:164) (189:189:189))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (257:257:257))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1380:1380:1380))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1814:1814:1814) (1802:1802:1802))
        (PORT ena (1053:1053:1053) (1018:1018:1018))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (1080:1080:1080) (1113:1113:1113))
        (PORT datad (217:217:217) (274:274:274))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1380:1380:1380))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1814:1814:1814) (1802:1802:1802))
        (PORT ena (1053:1053:1053) (1018:1018:1018))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (1085:1085:1085) (1115:1115:1115))
        (PORT datad (218:218:218) (276:276:276))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (882:882:882) (921:921:921))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1380:1380:1380))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1814:1814:1814) (1802:1802:1802))
        (PORT ena (1053:1053:1053) (1018:1018:1018))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (686:686:686))
        (PORT datab (613:613:613) (650:650:650))
        (PORT datac (634:634:634) (709:709:709))
        (PORT datad (611:611:611) (648:648:648))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (742:742:742))
        (PORT datab (782:782:782) (761:761:761))
        (PORT datac (249:249:249) (333:333:333))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (626:626:626) (697:697:697))
        (PORT datad (299:299:299) (297:297:297))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (256:256:256))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1381:1381:1381))
        (PORT asdata (829:829:829) (812:812:812))
        (PORT clrn (1579:1579:1579) (1573:1573:1573))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD d (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (737:737:737))
        (PORT datab (912:912:912) (944:944:944))
        (PORT datac (165:165:165) (200:200:200))
        (PORT datad (409:409:409) (452:452:452))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (588:588:588) (615:615:615))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (693:693:693))
        (PORT datad (629:629:629) (660:660:660))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (746:746:746))
        (PORT datab (906:906:906) (942:942:942))
        (PORT datac (556:556:556) (545:545:545))
        (PORT datad (406:406:406) (451:451:451))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (514:514:514) (501:501:501))
        (PORT datac (216:216:216) (283:283:283))
        (PORT datad (218:218:218) (276:276:276))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1354:1354:1354))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (676:676:676) (698:698:698))
        (PORT clk (1634:1634:1634) (1661:1661:1661))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1380:1380:1380))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (466:466:466) (491:491:491))
        (PORT clrn (1814:1814:1814) (1802:1802:1802))
        (PORT sload (1669:1669:1669) (1670:1670:1670))
        (PORT ena (1680:1680:1680) (1689:1689:1689))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (608:608:608))
        (PORT datab (581:581:581) (607:607:607))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1992:1992:1992) (2044:2044:2044))
        (PORT d[1] (2855:2855:2855) (3057:3057:3057))
        (PORT d[2] (995:995:995) (1055:1055:1055))
        (PORT d[3] (978:978:978) (1029:1029:1029))
        (PORT d[4] (3136:3136:3136) (3172:3172:3172))
        (PORT d[5] (2106:2106:2106) (2198:2198:2198))
        (PORT d[6] (1745:1745:1745) (1786:1786:1786))
        (PORT d[7] (962:962:962) (1014:1014:1014))
        (PORT d[8] (1274:1274:1274) (1310:1310:1310))
        (PORT d[9] (1505:1505:1505) (1588:1588:1588))
        (PORT d[10] (3178:3178:3178) (3408:3408:3408))
        (PORT d[11] (967:967:967) (1022:1022:1022))
        (PORT d[12] (1683:1683:1683) (1696:1696:1696))
        (PORT clk (1631:1631:1631) (1659:1659:1659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1676:1676:1676) (1639:1639:1639))
        (PORT clk (1631:1631:1631) (1659:1659:1659))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (333:333:333))
        (PORT datab (326:326:326) (335:335:335))
        (PORT datad (179:179:179) (201:201:201))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1661:1661:1661))
        (PORT d[0] (2131:2131:2131) (2104:2104:2104))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1381:1381:1381))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1579:1579:1579) (1573:1573:1573))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|ir_out\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (202:202:202) (274:274:274))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1662:1662:1662))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|ir_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (371:371:371))
        (PORT datab (190:190:190) (225:225:225))
        (PORT datac (553:553:553) (577:577:577))
        (PORT datad (620:620:620) (663:663:663))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (695:695:695))
        (PORT datab (875:875:875) (898:898:898))
        (PORT datad (481:481:481) (473:473:473))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (945:945:945) (978:978:978))
        (PORT d[1] (2917:2917:2917) (3036:3036:3036))
        (PORT d[2] (3069:3069:3069) (3170:3170:3170))
        (PORT d[3] (942:942:942) (981:981:981))
        (PORT d[4] (991:991:991) (1038:1038:1038))
        (PORT d[5] (981:981:981) (1038:1038:1038))
        (PORT d[6] (3110:3110:3110) (3265:3265:3265))
        (PORT d[7] (1949:1949:1949) (1995:1995:1995))
        (PORT d[8] (2322:2322:2322) (2415:2415:2415))
        (PORT d[9] (1070:1070:1070) (1151:1151:1151))
        (PORT d[10] (968:968:968) (1010:1010:1010))
        (PORT d[11] (1736:1736:1736) (1802:1802:1802))
        (PORT d[12] (1487:1487:1487) (1554:1554:1554))
        (PORT clk (1606:1606:1606) (1605:1605:1605))
        (PORT ena (3467:3467:3467) (3507:3507:3507))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1380:1380:1380))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (526:526:526) (589:589:589))
        (PORT clrn (1814:1814:1814) (1802:1802:1802))
        (PORT sload (1669:1669:1669) (1670:1670:1670))
        (PORT ena (1053:1053:1053) (1018:1018:1018))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (700:700:700))
        (PORT datab (797:797:797) (805:805:805))
        (PORT datac (620:620:620) (663:663:663))
        (PORT datad (1111:1111:1111) (1120:1120:1120))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1605:1605:1605))
        (PORT d[0] (3467:3467:3467) (3507:3507:3507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (773:773:773))
        (PORT datab (390:390:390) (454:454:454))
        (PORT datad (750:750:750) (737:737:737))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1318:1318:1318))
        (PORT clk (1636:1636:1636) (1663:1663:1663))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1687:1687:1687) (1644:1644:1644))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (809:809:809) (836:836:836))
        (PORT datad (200:200:200) (258:258:258))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2513:2513:2513))
        (PORT d[1] (2308:2308:2308) (2487:2487:2487))
        (PORT d[2] (1573:1573:1573) (1652:1652:1652))
        (PORT d[3] (1964:1964:1964) (2035:2035:2035))
        (PORT d[4] (2721:2721:2721) (2719:2719:2719))
        (PORT d[5] (2064:2064:2064) (2152:2152:2152))
        (PORT d[6] (1743:1743:1743) (1813:1813:1813))
        (PORT d[7] (1924:1924:1924) (1946:1946:1946))
        (PORT d[8] (1552:1552:1552) (1624:1624:1624))
        (PORT d[9] (1794:1794:1794) (1864:1864:1864))
        (PORT d[10] (2602:2602:2602) (2809:2809:2809))
        (PORT d[11] (1507:1507:1507) (1585:1585:1585))
        (PORT d[12] (2191:2191:2191) (2252:2252:2252))
        (PORT clk (1633:1633:1633) (1661:1661:1661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3477:3477:3477) (3452:3452:3452))
        (PORT clk (1633:1633:1633) (1661:1661:1661))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1663:1663:1663))
        (PORT d[0] (4159:4159:4159) (4142:4142:4142))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1376:1376:1376))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (466:466:466) (492:492:492))
        (PORT clrn (1348:1348:1348) (1334:1334:1334))
        (PORT sload (1842:1842:1842) (1894:1894:1894))
        (PORT ena (1847:1847:1847) (1835:1835:1835))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (1089:1089:1089) (1112:1112:1112))
        (PORT datad (871:871:871) (911:911:911))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1664:1664:1664))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1664:1664:1664))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (745:745:745))
        (PORT datab (1482:1482:1482) (1446:1446:1446))
        (PORT datad (161:161:161) (181:181:181))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1664:1664:1664))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1381:1381:1381))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1579:1579:1579) (1573:1573:1573))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (366:366:366))
        (PORT datac (649:649:649) (707:707:707))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1664:1664:1664))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1503:1503:1503) (1561:1561:1561))
        (PORT d[1] (2041:2041:2041) (2140:2140:2140))
        (PORT d[2] (2910:2910:2910) (2936:2936:2936))
        (PORT d[3] (3425:3425:3425) (3486:3486:3486))
        (PORT d[4] (1489:1489:1489) (1553:1553:1553))
        (PORT d[5] (2562:2562:2562) (2661:2661:2661))
        (PORT d[6] (2784:2784:2784) (2841:2841:2841))
        (PORT d[7] (1697:1697:1697) (1720:1720:1720))
        (PORT d[8] (2346:2346:2346) (2449:2449:2449))
        (PORT d[9] (1687:1687:1687) (1793:1793:1793))
        (PORT d[10] (2780:2780:2780) (2871:2871:2871))
        (PORT d[11] (3450:3450:3450) (3469:3469:3469))
        (PORT d[12] (2588:2588:2588) (2672:2672:2672))
        (PORT clk (1608:1608:1608) (1607:1607:1607))
        (PORT ena (2932:2932:2932) (2957:2957:2957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1608:1608:1608) (1607:1607:1607))
        (PORT d[0] (2932:2932:2932) (2957:2957:2957))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1190:1190:1190))
        (PORT datad (643:643:643) (673:673:673))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1608:1608:1608))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (343:343:343))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1608:1608:1608))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (329:329:329))
        (PORT datab (261:261:261) (357:357:357))
        (PORT datac (236:236:236) (321:321:321))
        (PORT datad (236:236:236) (311:311:311))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1608:1608:1608))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (398:398:398) (442:442:442))
        (PORT datac (1108:1108:1108) (1144:1144:1144))
        (PORT datad (634:634:634) (667:667:667))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1270:1270:1270) (1324:1324:1324))
        (PORT clk (1639:1639:1639) (1667:1667:1667))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (689:689:689))
        (PORT datab (1367:1367:1367) (1367:1367:1367))
        (PORT datac (827:827:827) (847:847:847))
        (PORT datad (326:326:326) (321:321:321))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2479:2479:2479))
        (PORT d[1] (2282:2282:2282) (2457:2457:2457))
        (PORT d[2] (1828:1828:1828) (1912:1912:1912))
        (PORT d[3] (1755:1755:1755) (1804:1804:1804))
        (PORT d[4] (2508:2508:2508) (2507:2507:2507))
        (PORT d[5] (2051:2051:2051) (2149:2149:2149))
        (PORT d[6] (2010:2010:2010) (2086:2086:2086))
        (PORT d[7] (1695:1695:1695) (1753:1753:1753))
        (PORT d[8] (1796:1796:1796) (1870:1870:1870))
        (PORT d[9] (1522:1522:1522) (1568:1568:1568))
        (PORT d[10] (2566:2566:2566) (2759:2759:2759))
        (PORT d[11] (1803:1803:1803) (1890:1890:1890))
        (PORT d[12] (2193:2193:2193) (2223:2223:2223))
        (PORT clk (1636:1636:1636) (1665:1665:1665))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (612:612:612) (667:667:667))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (437:437:437))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2680:2680:2680))
        (PORT clk (1636:1636:1636) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1667:1667:1667))
        (PORT d[0] (3106:3106:3106) (3146:3146:3146))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (612:612:612) (667:667:667))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (256:256:256) (350:350:350))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1668:1668:1668))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (612:612:612) (667:667:667))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (327:327:327))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (612:612:612) (667:667:667))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (309:309:309))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1827:1827:1827) (1902:1902:1902))
        (PORT d[1] (1943:1943:1943) (2020:2020:2020))
        (PORT d[2] (2917:2917:2917) (2940:2940:2940))
        (PORT d[3] (3177:3177:3177) (3228:3228:3228))
        (PORT d[4] (1778:1778:1778) (1834:1834:1834))
        (PORT d[5] (2548:2548:2548) (2637:2637:2637))
        (PORT d[6] (2503:2503:2503) (2561:2561:2561))
        (PORT d[7] (1710:1710:1710) (1741:1741:1741))
        (PORT d[8] (2340:2340:2340) (2440:2440:2440))
        (PORT d[9] (1935:1935:1935) (2044:2044:2044))
        (PORT d[10] (2777:2777:2777) (2866:2866:2866))
        (PORT d[11] (3144:3144:3144) (3154:3154:3154))
        (PORT d[12] (2591:2591:2591) (2671:2671:2671))
        (PORT clk (1611:1611:1611) (1611:1611:1611))
        (PORT ena (2899:2899:2899) (2923:2923:2923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1611:1611:1611))
        (PORT d[0] (2899:2899:2899) (2923:2923:2923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (612:612:612) (667:667:667))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (437:437:437))
        (PORT datac (1337:1337:1337) (1338:1338:1338))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (351:351:351))
        (PORT datab (261:261:261) (357:357:357))
        (PORT datac (235:235:235) (320:320:320))
        (PORT datad (174:174:174) (201:201:201))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1212:1212:1212))
        (PORT datab (226:226:226) (271:271:271))
        (PORT datac (1380:1380:1380) (1304:1304:1304))
        (PORT datad (315:315:315) (314:314:314))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1211:1211:1211))
        (PORT datab (226:226:226) (270:270:270))
        (PORT datac (851:851:851) (874:874:874))
        (PORT datad (620:620:620) (662:662:662))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (746:746:746) (760:760:760))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (701:701:701))
        (PORT datab (1364:1364:1364) (1368:1368:1368))
        (PORT datac (1106:1106:1106) (1141:1141:1141))
        (PORT datad (219:219:219) (289:289:289))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (969:969:969) (1021:1021:1021))
        (PORT clk (1626:1626:1626) (1655:1655:1655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2744:2744:2744) (2811:2811:2811))
        (PORT d[1] (2564:2564:2564) (2753:2753:2753))
        (PORT d[2] (1578:1578:1578) (1645:1645:1645))
        (PORT d[3] (2222:2222:2222) (2288:2288:2288))
        (PORT d[4] (2831:2831:2831) (2865:2865:2865))
        (PORT d[5] (1792:1792:1792) (1875:1875:1875))
        (PORT d[6] (1720:1720:1720) (1780:1780:1780))
        (PORT d[7] (1431:1431:1431) (1483:1483:1483))
        (PORT d[8] (1567:1567:1567) (1623:1623:1623))
        (PORT d[9] (1503:1503:1503) (1585:1585:1585))
        (PORT d[10] (2888:2888:2888) (3107:3107:3107))
        (PORT d[11] (1486:1486:1486) (1552:1552:1552))
        (PORT d[12] (2478:2478:2478) (2544:2544:2544))
        (PORT clk (1623:1623:1623) (1653:1653:1653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1669:1669:1669) (1635:1635:1635))
        (PORT clk (1623:1623:1623) (1653:1653:1653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1655:1655:1655))
        (PORT d[0] (2125:2125:2125) (2101:2101:2101))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (350:350:350))
        (PORT datab (260:260:260) (356:356:356))
        (PORT datac (235:235:235) (319:319:319))
        (PORT datad (179:179:179) (201:201:201))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1627:1627:1627) (1656:1656:1656))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (353:353:353))
        (PORT datac (232:232:232) (317:317:317))
        (PORT datad (220:220:220) (290:290:290))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1627:1627:1627) (1656:1656:1656))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (358:358:358))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (157:157:157) (187:187:187))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1627:1627:1627) (1656:1656:1656))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1213:1213:1213))
        (PORT datab (224:224:224) (293:293:293))
        (PORT datac (200:200:200) (245:245:245))
        (PORT datad (316:316:316) (316:316:316))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1627:1627:1627) (1656:1656:1656))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (746:746:746) (760:760:760))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (344:344:344))
        (PORT datab (259:259:259) (349:349:349))
        (PORT datac (232:232:232) (313:313:313))
        (PORT datad (170:170:170) (196:196:196))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1228:1228:1228) (1281:1281:1281))
        (PORT d[1] (2342:2342:2342) (2456:2456:2456))
        (PORT d[2] (3185:3185:3185) (3215:3215:3215))
        (PORT d[3] (3725:3725:3725) (3793:3793:3793))
        (PORT d[4] (1836:1836:1836) (1906:1906:1906))
        (PORT d[5] (2634:2634:2634) (2711:2711:2711))
        (PORT d[6] (2800:2800:2800) (2871:2871:2871))
        (PORT d[7] (1680:1680:1680) (1719:1719:1719))
        (PORT d[8] (2616:2616:2616) (2727:2727:2727))
        (PORT d[9] (1647:1647:1647) (1737:1737:1737))
        (PORT d[10] (3085:3085:3085) (3189:3189:3189))
        (PORT d[11] (3721:3721:3721) (3753:3753:3753))
        (PORT d[12] (1197:1197:1197) (1265:1265:1265))
        (PORT clk (1598:1598:1598) (1599:1599:1599))
        (PORT ena (3185:3185:3185) (3222:3222:3222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1599:1599:1599))
        (PORT d[0] (3185:3185:3185) (3222:3222:3222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1211:1211:1211))
        (PORT datab (224:224:224) (294:294:294))
        (PORT datac (200:200:200) (244:244:244))
        (PORT datad (301:301:301) (302:302:302))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1600:1600:1600))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (746:746:746) (760:760:760))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1213:1213:1213))
        (PORT datab (222:222:222) (292:292:292))
        (PORT datac (1116:1116:1116) (1155:1155:1155))
        (PORT datad (643:643:643) (674:674:674))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1600:1600:1600))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1600:1600:1600))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (1013:1013:1013))
        (PORT datab (279:279:279) (375:375:375))
        (PORT datac (1485:1485:1485) (1454:1454:1454))
        (PORT datad (991:991:991) (972:972:972))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (317:317:317))
        (PORT datab (261:261:261) (357:357:357))
        (PORT datac (236:236:236) (321:321:321))
        (PORT datad (236:236:236) (311:311:311))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (312:312:312))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[7\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (626:626:626))
        (PORT datab (287:287:287) (386:386:386))
        (PORT datac (1280:1280:1280) (1263:1263:1263))
        (PORT datad (162:162:162) (183:183:183))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (223:223:223))
        (PORT datab (339:339:339) (347:347:347))
        (PORT datad (493:493:493) (479:479:479))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (850:850:850) (847:847:847))
        (PORT datac (866:866:866) (917:917:917))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (746:746:746) (760:760:760))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1368:1368:1368))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (695:695:695))
        (PORT datab (796:796:796) (804:804:804))
        (PORT datac (621:621:621) (665:665:665))
        (PORT datad (835:835:835) (852:852:852))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datac (821:821:821) (823:823:823))
        (PORT datad (198:198:198) (255:255:255))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1657:1657:1657) (1570:1570:1570))
        (PORT datab (272:272:272) (346:346:346))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1368:1368:1368))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (188:188:188) (213:213:213))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (652:652:652))
        (PORT datab (826:826:826) (839:839:839))
        (PORT datac (393:393:393) (429:429:429))
        (PORT datad (381:381:381) (417:417:417))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (257:257:257))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (560:560:560))
        (PORT datab (183:183:183) (215:215:215))
        (PORT datac (890:890:890) (906:906:906))
        (PORT datad (519:519:519) (509:509:509))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1242:1242:1242) (1254:1254:1254))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|tdo\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (533:533:533) (552:552:552))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (257:257:257))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1577:1577:1577) (1569:1569:1569))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1305:1305:1305))
        (PORT datab (890:890:890) (920:920:920))
        (PORT datac (583:583:583) (613:613:613))
        (PORT datad (524:524:524) (550:550:550))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (257:257:257))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1662:1662:1662) (1574:1574:1574))
        (PORT datad (903:903:903) (953:953:953))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (945:945:945) (993:993:993))
        (PORT datac (244:244:244) (318:318:318))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (947:947:947) (960:960:960))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (945:945:945) (993:993:993))
        (PORT datad (201:201:201) (259:259:259))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (934:934:934) (992:992:992))
        (PORT clk (1645:1645:1645) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3545:3545:3545) (3564:3564:3564))
        (PORT d[1] (2307:2307:2307) (2462:2462:2462))
        (PORT d[2] (2409:2409:2409) (2462:2462:2462))
        (PORT d[3] (2294:2294:2294) (2383:2383:2383))
        (PORT d[4] (2973:2973:2973) (2943:2943:2943))
        (PORT d[5] (3870:3870:3870) (3954:3954:3954))
        (PORT d[6] (3253:3253:3253) (3311:3311:3311))
        (PORT d[7] (2864:2864:2864) (2867:2867:2867))
        (PORT d[8] (2718:2718:2718) (2749:2749:2749))
        (PORT d[9] (1644:1644:1644) (1762:1762:1762))
        (PORT d[10] (2214:2214:2214) (2367:2367:2367))
        (PORT d[11] (2661:2661:2661) (2716:2716:2716))
        (PORT d[12] (2605:2605:2605) (2617:2617:2617))
        (PORT clk (1642:1642:1642) (1671:1671:1671))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (947:947:947) (960:960:960))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (942:942:942) (987:987:987))
        (PORT datad (201:201:201) (259:259:259))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2580:2580:2580) (2499:2499:2499))
        (PORT clk (1642:1642:1642) (1671:1671:1671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1673:1673:1673))
        (PORT d[0] (3051:3051:3051) (2993:2993:2993))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (947:947:947) (960:960:960))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1674:1674:1674))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (945:945:945) (992:992:992))
        (PORT datad (199:199:199) (257:257:257))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1674:1674:1674))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (947:947:947) (960:960:960))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (352:352:352))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1674:1674:1674))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1674:1674:1674))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (232:232:232) (324:324:324))
        (PORT datad (252:252:252) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2222:2222:2222) (2268:2268:2268))
        (PORT d[1] (2117:2117:2117) (2159:2159:2159))
        (PORT d[2] (1944:1944:1944) (1978:1978:1978))
        (PORT d[3] (1954:1954:1954) (2016:2016:2016))
        (PORT d[4] (1729:1729:1729) (1792:1792:1792))
        (PORT d[5] (1791:1791:1791) (1863:1863:1863))
        (PORT d[6] (1860:1860:1860) (1955:1955:1955))
        (PORT d[7] (2401:2401:2401) (2422:2422:2422))
        (PORT d[8] (2136:2136:2136) (2209:2209:2209))
        (PORT d[9] (1824:1824:1824) (1914:1914:1914))
        (PORT d[10] (2230:2230:2230) (2285:2285:2285))
        (PORT d[11] (2101:2101:2101) (2114:2114:2114))
        (PORT d[12] (2228:2228:2228) (2298:2298:2298))
        (PORT clk (1617:1617:1617) (1617:1617:1617))
        (PORT ena (3060:3060:3060) (3050:3050:3050))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (239:239:239) (329:329:329))
        (PORT datad (272:272:272) (350:350:350))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1617:1617:1617))
        (PORT d[0] (3060:3060:3060) (3050:3050:3050))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (376:376:376))
        (PORT datab (366:366:366) (371:371:371))
        (PORT datac (200:200:200) (247:247:247))
        (PORT datad (382:382:382) (422:422:422))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1618:1618:1618))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1190:1190:1190))
        (PORT datab (645:645:645) (698:698:698))
        (PORT datac (851:851:851) (875:875:875))
        (PORT datad (643:643:643) (675:675:675))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1618:1618:1618))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT sload (873:873:873) (911:911:911))
        (PORT ena (859:859:859) (842:842:842))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (384:384:384))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1618:1618:1618))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (933:933:933) (991:991:991))
        (PORT clk (1644:1644:1644) (1670:1670:1670))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT sload (873:873:873) (911:911:911))
        (PORT ena (859:859:859) (842:842:842))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (256:256:256) (349:349:349))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3051:3051:3051) (3092:3092:3092))
        (PORT d[1] (2063:2063:2063) (2243:2243:2243))
        (PORT d[2] (2175:2175:2175) (2236:2236:2236))
        (PORT d[3] (2106:2106:2106) (2202:2202:2202))
        (PORT d[4] (3197:3197:3197) (3174:3174:3174))
        (PORT d[5] (3619:3619:3619) (3714:3714:3714))
        (PORT d[6] (3285:3285:3285) (3348:3348:3348))
        (PORT d[7] (2846:2846:2846) (2866:2866:2866))
        (PORT d[8] (2755:2755:2755) (2785:2785:2785))
        (PORT d[9] (1670:1670:1670) (1792:1792:1792))
        (PORT d[10] (2202:2202:2202) (2365:2365:2365))
        (PORT d[11] (2666:2666:2666) (2721:2721:2721))
        (PORT d[12] (2631:2631:2631) (2646:2646:2646))
        (PORT clk (1641:1641:1641) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2298:2298:2298))
        (PORT clk (1641:1641:1641) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1670:1670:1670))
        (PORT d[0] (2760:2760:2760) (2764:2764:2764))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT sload (873:873:873) (911:911:911))
        (PORT ena (859:859:859) (842:842:842))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (360:360:360))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1671:1671:1671))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1671:1671:1671))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT sload (873:873:873) (911:911:911))
        (PORT ena (859:859:859) (842:842:842))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1671:1671:1671))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datad (271:271:271) (347:347:347))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1671:1671:1671))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT sload (873:873:873) (911:911:911))
        (PORT ena (859:859:859) (842:842:842))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (257:257:257) (348:348:348))
        (PORT datac (239:239:239) (324:324:324))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1764:1764:1764) (1822:1822:1822))
        (PORT d[1] (2134:2134:2134) (2185:2185:2185))
        (PORT d[2] (2200:2200:2200) (2231:2231:2231))
        (PORT d[3] (1690:1690:1690) (1754:1754:1754))
        (PORT d[4] (1682:1682:1682) (1727:1727:1727))
        (PORT d[5] (1847:1847:1847) (1924:1924:1924))
        (PORT d[6] (1840:1840:1840) (1934:1934:1934))
        (PORT d[7] (2431:2431:2431) (2458:2458:2458))
        (PORT d[8] (2144:2144:2144) (2227:2227:2227))
        (PORT d[9] (1814:1814:1814) (1899:1899:1899))
        (PORT d[10] (2205:2205:2205) (2266:2266:2266))
        (PORT d[11] (2437:2437:2437) (2490:2490:2490))
        (PORT d[12] (2485:2485:2485) (2544:2544:2544))
        (PORT clk (1616:1616:1616) (1614:1614:1614))
        (PORT ena (3061:3061:3061) (3051:3051:3051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1614:1614:1614))
        (PORT d[0] (3061:3061:3061) (3051:3051:3051))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (382:382:382))
        (PORT datab (400:400:400) (436:436:436))
        (PORT datac (175:175:175) (206:206:206))
        (PORT datad (250:250:250) (318:318:318))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1615:1615:1615))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1832:1832:1832) (1717:1717:1717))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1615:1615:1615))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (643:643:643))
        (PORT datab (889:889:889) (920:920:920))
        (PORT datac (764:764:764) (770:770:770))
        (PORT datad (815:815:815) (826:826:826))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (694:694:694))
        (PORT datab (190:190:190) (225:225:225))
        (PORT datac (619:619:619) (663:663:663))
        (PORT datad (794:794:794) (844:844:844))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1615:1615:1615))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (677:677:677) (735:735:735))
        (PORT clk (1634:1634:1634) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3877:3877:3877) (3915:3915:3915))
        (PORT d[1] (2359:2359:2359) (2544:2544:2544))
        (PORT d[2] (2159:2159:2159) (2206:2206:2206))
        (PORT d[3] (2314:2314:2314) (2427:2427:2427))
        (PORT d[4] (3508:3508:3508) (3486:3486:3486))
        (PORT d[5] (3906:3906:3906) (4013:4013:4013))
        (PORT d[6] (3564:3564:3564) (3636:3636:3636))
        (PORT d[7] (3113:3113:3113) (3141:3141:3141))
        (PORT d[8] (2137:2137:2137) (2137:2137:2137))
        (PORT d[9] (1967:1967:1967) (2100:2100:2100))
        (PORT d[10] (2486:2486:2486) (2664:2664:2664))
        (PORT d[11] (3144:3144:3144) (3210:3210:3210))
        (PORT d[12] (3158:3158:3158) (3171:3171:3171))
        (PORT clk (1631:1631:1631) (1661:1661:1661))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1374:1374:1374))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1364:1364:1364) (1327:1327:1327))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1374:1374:1374))
        (PORT asdata (514:514:514) (580:580:580))
        (PORT ena (1364:1364:1364) (1327:1327:1327))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1944:1944:1944) (1877:1877:1877))
        (PORT clk (1631:1631:1631) (1661:1661:1661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1663:1663:1663))
        (PORT d[0] (2400:2400:2400) (2343:2343:2343))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (264:264:264))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1664:1664:1664))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1374:1374:1374))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1364:1364:1364) (1327:1327:1327))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (267:267:267))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1664:1664:1664))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1374:1374:1374))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1364:1364:1364) (1327:1327:1327))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1664:1664:1664))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (621:621:621) (667:667:667))
        (PORT datad (625:625:625) (660:660:660))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1664:1664:1664))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (883:883:883))
        (PORT datab (655:655:655) (684:684:684))
        (PORT datac (164:164:164) (200:200:200))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (2088:2088:2088))
        (PORT d[1] (2422:2422:2422) (2478:2478:2478))
        (PORT d[2] (2235:2235:2235) (2269:2269:2269))
        (PORT d[3] (1674:1674:1674) (1727:1727:1727))
        (PORT d[4] (2037:2037:2037) (2105:2105:2105))
        (PORT d[5] (1759:1759:1759) (1803:1803:1803))
        (PORT d[6] (2139:2139:2139) (2241:2241:2241))
        (PORT d[7] (2684:2684:2684) (2716:2716:2716))
        (PORT d[8] (2444:2444:2444) (2535:2535:2535))
        (PORT d[9] (1539:1539:1539) (1616:1616:1616))
        (PORT d[10] (1990:1990:1990) (2019:2019:2019))
        (PORT d[11] (2724:2724:2724) (2790:2790:2790))
        (PORT d[12] (2485:2485:2485) (2562:2562:2562))
        (PORT clk (1606:1606:1606) (1607:1607:1607))
        (PORT ena (3315:3315:3315) (3311:3311:3311))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1374:1374:1374))
        (PORT asdata (505:505:505) (567:567:567))
        (PORT ena (1338:1338:1338) (1297:1297:1297))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1607:1607:1607))
        (PORT d[0] (3315:3315:3315) (3311:3311:3311))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (347:347:347))
        (PORT datac (229:229:229) (321:321:321))
        (PORT datad (270:270:270) (344:344:344))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1608:1608:1608))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (382:382:382))
        (PORT datab (181:181:181) (214:214:214))
        (PORT datad (248:248:248) (317:317:317))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1608:1608:1608))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (555:555:555))
        (PORT datab (654:654:654) (677:677:677))
        (PORT datad (303:303:303) (307:307:307))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1608:1608:1608))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (263:263:263))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1601:1601:1601) (1655:1655:1655))
        (PORT datab (1139:1139:1139) (1142:1142:1142))
        (PORT datac (1150:1150:1150) (1202:1202:1202))
        (PORT datad (844:844:844) (846:846:846))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1374:1374:1374))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1338:1338:1338) (1297:1297:1297))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (662:662:662) (695:695:695))
        (PORT clk (1641:1641:1641) (1668:1668:1668))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (390:390:390))
        (PORT datab (261:261:261) (355:355:355))
        (PORT datac (241:241:241) (331:331:331))
        (PORT datad (252:252:252) (323:323:323))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (222:222:222))
        (PORT datab (202:202:202) (236:236:236))
        (PORT datac (183:183:183) (217:217:217))
        (PORT datad (270:270:270) (345:345:345))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (551:551:551))
        (PORT datab (601:601:601) (636:636:636))
        (PORT datad (734:734:734) (692:692:692))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4141:4141:4141) (4187:4187:4187))
        (PORT d[1] (1350:1350:1350) (1458:1458:1458))
        (PORT d[2] (1872:1872:1872) (1905:1905:1905))
        (PORT d[3] (2627:2627:2627) (2752:2752:2752))
        (PORT d[4] (3755:3755:3755) (3760:3760:3760))
        (PORT d[5] (4226:4226:4226) (4345:4345:4345))
        (PORT d[6] (3848:3848:3848) (3931:3931:3931))
        (PORT d[7] (3419:3419:3419) (3465:3465:3465))
        (PORT d[8] (2202:2202:2202) (2225:2225:2225))
        (PORT d[9] (2784:2784:2784) (2927:2927:2927))
        (PORT d[10] (2747:2747:2747) (2928:2928:2928))
        (PORT d[11] (3481:3481:3481) (3566:3566:3566))
        (PORT d[12] (3421:3421:3421) (3439:3439:3439))
        (PORT clk (1638:1638:1638) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (1787:1787:1787))
        (PORT clk (1638:1638:1638) (1666:1666:1666))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (264:264:264))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1668:1668:1668))
        (PORT d[0] (2306:2306:2306) (2253:2253:2253))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1374:1374:1374))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1338:1338:1338) (1297:1297:1297))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (390:390:390))
        (PORT datab (261:261:261) (355:355:355))
        (PORT datac (239:239:239) (330:330:330))
        (PORT datad (252:252:252) (323:323:323))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1669:1669:1669))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (388:388:388))
        (PORT datab (271:271:271) (363:363:363))
        (PORT datac (181:181:181) (215:215:215))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (549:549:549))
        (PORT datab (609:609:609) (633:633:633))
        (PORT datad (305:305:305) (314:314:314))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (388:388:388))
        (PORT datab (259:259:259) (353:353:353))
        (PORT datac (237:237:237) (327:327:327))
        (PORT datad (270:270:270) (346:346:346))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2385:2385:2385))
        (PORT d[1] (2693:2693:2693) (2756:2756:2756))
        (PORT d[2] (2496:2496:2496) (2552:2552:2552))
        (PORT d[3] (1397:1397:1397) (1439:1439:1439))
        (PORT d[4] (2330:2330:2330) (2418:2418:2418))
        (PORT d[5] (1238:1238:1238) (1290:1290:1290))
        (PORT d[6] (2419:2419:2419) (2534:2534:2534))
        (PORT d[7] (3009:3009:3009) (3054:3054:3054))
        (PORT d[8] (2704:2704:2704) (2801:2801:2801))
        (PORT d[9] (1255:1255:1255) (1320:1320:1320))
        (PORT d[10] (1711:1711:1711) (1739:1739:1739))
        (PORT d[11] (3035:3035:3035) (3108:3108:3108))
        (PORT d[12] (3045:3045:3045) (3124:3124:3124))
        (PORT clk (1613:1613:1613) (1612:1612:1612))
        (PORT ena (3576:3576:3576) (3581:3581:3581))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1374:1374:1374))
        (PORT asdata (514:514:514) (580:580:580))
        (PORT ena (1338:1338:1338) (1297:1297:1297))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1612:1612:1612))
        (PORT d[0] (3576:3576:3576) (3581:3581:3581))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (723:723:723))
        (PORT datab (617:617:617) (607:607:607))
        (PORT datad (648:648:648) (673:673:673))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (331:331:331))
        (PORT datab (602:602:602) (584:584:584))
        (PORT datad (364:364:364) (403:403:403))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (643:643:643) (698:698:698))
        (PORT datac (854:854:854) (879:879:879))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[5\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1142:1142:1142))
        (PORT datab (183:183:183) (217:217:217))
        (PORT datac (1150:1150:1150) (1205:1205:1205))
        (PORT datad (563:563:563) (549:549:549))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT datab (643:643:643) (698:698:698))
        (PORT datac (854:854:854) (879:879:879))
        (PORT datad (1155:1155:1155) (1176:1176:1176))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1038:1038:1038) (1060:1060:1060))
        (PORT datac (1183:1183:1183) (1285:1285:1285))
        (PORT datad (1057:1057:1057) (1055:1055:1055))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1692:1692:1692) (1610:1610:1610))
        (PORT sload (709:709:709) (769:769:769))
        (PORT ena (717:717:717) (715:715:715))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1390:1390:1390) (1370:1370:1370))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (507:507:507) (568:568:568))
        (PORT sload (709:709:709) (769:769:769))
        (PORT ena (717:717:717) (715:715:715))
=======
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1372:1372:1372))
        (PORT asdata (1046:1046:1046) (1016:1016:1016))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1372:1372:1372))
        (PORT asdata (507:507:507) (569:569:569))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD ena (posedge clk) (144:144:144))
=======
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (257:257:257))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (506:506:506) (568:568:568))
        (PORT sload (709:709:709) (769:769:769))
        (PORT ena (717:717:717) (715:715:715))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (504:504:504) (566:566:566))
        (PORT sload (709:709:709) (769:769:769))
        (PORT ena (717:717:717) (715:715:715))
=======
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (255:255:255))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (863:863:863))
        (PORT datab (915:915:915) (931:931:931))
        (PORT datac (1047:1047:1047) (1049:1049:1049))
        (PORT datad (624:624:624) (657:657:657))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1451:1451:1451) (1508:1508:1508))
        (PORT clk (1654:1654:1654) (1680:1680:1680))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (698:698:698))
        (PORT datab (797:797:797) (805:805:805))
        (PORT datac (581:581:581) (611:611:611))
        (PORT datad (847:847:847) (882:882:882))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1993:1993:1993) (2062:2062:2062))
        (PORT d[1] (1872:1872:1872) (1963:1963:1963))
        (PORT d[2] (2397:2397:2397) (2459:2459:2459))
        (PORT d[3] (2681:2681:2681) (2800:2800:2800))
        (PORT d[4] (2913:2913:2913) (2861:2861:2861))
        (PORT d[5] (1945:1945:1945) (2011:2011:2011))
        (PORT d[6] (2263:2263:2263) (2341:2341:2341))
        (PORT d[7] (2541:2541:2541) (2536:2536:2536))
        (PORT d[8] (2386:2386:2386) (2405:2405:2405))
        (PORT d[9] (2482:2482:2482) (2637:2637:2637))
        (PORT d[10] (2103:2103:2103) (2244:2244:2244))
        (PORT d[11] (2349:2349:2349) (2353:2353:2353))
        (PORT d[12] (2444:2444:2444) (2514:2514:2514))
        (PORT clk (1651:1651:1651) (1678:1678:1678))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (219:219:219))
        (PORT datab (184:184:184) (217:217:217))
        (PORT datac (887:887:887) (901:901:901))
        (PORT datad (624:624:624) (654:654:654))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (219:219:219))
        (PORT datab (184:184:184) (217:217:217))
        (PORT datac (891:891:891) (904:904:904))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2226:2226:2226))
        (PORT clk (1651:1651:1651) (1678:1678:1678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1680:1680:1680))
        (PORT d[0] (2745:2745:2745) (2692:2692:2692))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1376:1376:1376))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1158:1158:1158) (1169:1169:1169))
        (PORT ena (891:891:891) (890:890:890))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1681:1681:1681))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1681:1681:1681))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (769:769:769) (853:853:853))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1681:1681:1681))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1176:1176:1176) (1224:1224:1224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (763:763:763))
        (PORT datab (928:928:928) (983:983:983))
        (PORT datac (383:383:383) (423:423:423))
        (PORT datad (911:911:911) (947:947:947))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1681:1681:1681))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2174:2174:2174) (2219:2219:2219))
        (PORT d[1] (2162:2162:2162) (2228:2228:2228))
        (PORT d[2] (2082:2082:2082) (2123:2123:2123))
        (PORT d[3] (2347:2347:2347) (2438:2438:2438))
        (PORT d[4] (2236:2236:2236) (2292:2292:2292))
        (PORT d[5] (2182:2182:2182) (2216:2216:2216))
        (PORT d[6] (2009:2009:2009) (2121:2121:2121))
        (PORT d[7] (2149:2149:2149) (2182:2182:2182))
        (PORT d[8] (2198:2198:2198) (2231:2231:2231))
        (PORT d[9] (2335:2335:2335) (2425:2425:2425))
        (PORT d[10] (2206:2206:2206) (2264:2264:2264))
        (PORT d[11] (1682:1682:1682) (1705:1705:1705))
        (PORT d[12] (2049:2049:2049) (2160:2160:2160))
        (PORT clk (1626:1626:1626) (1624:1624:1624))
        (PORT ena (2841:2841:2841) (2836:2836:2836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1624:1624:1624))
        (PORT d[0] (2841:2841:2841) (2836:2836:2836))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1238:1238:1238) (1256:1256:1256))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (972:972:972) (1045:1045:1045))
        (PORT datac (551:551:551) (572:572:572))
        (PORT datad (599:599:599) (644:644:644))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1627:1627:1627) (1625:1625:1625))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1627:1627:1627) (1625:1625:1625))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (222:222:222))
        (PORT datab (201:201:201) (235:235:235))
        (PORT datac (203:203:203) (273:273:273))
        (PORT datad (1014:1014:1014) (1045:1045:1045))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1627:1627:1627) (1625:1625:1625))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1115:1115:1115) (1100:1100:1100))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (393:393:393) (430:430:430))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1217:1217:1217) (1280:1280:1280))
        (PORT clk (1652:1652:1652) (1679:1679:1679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (2153:2153:2153))
        (PORT d[1] (2391:2391:2391) (2462:2462:2462))
        (PORT d[2] (2393:2393:2393) (2453:2453:2453))
        (PORT d[3] (3186:3186:3186) (3302:3302:3302))
        (PORT d[4] (3407:3407:3407) (3376:3376:3376))
        (PORT d[5] (2474:2474:2474) (2534:2534:2534))
        (PORT d[6] (2341:2341:2341) (2421:2421:2421))
        (PORT d[7] (2647:2647:2647) (2667:2667:2667))
        (PORT d[8] (2402:2402:2402) (2417:2417:2417))
        (PORT d[9] (2499:2499:2499) (2641:2641:2641))
        (PORT d[10] (1906:1906:1906) (2051:2051:2051))
        (PORT d[11] (2807:2807:2807) (2792:2792:2792))
        (PORT d[12] (2695:2695:2695) (2783:2783:2783))
        (PORT clk (1649:1649:1649) (1677:1677:1677))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1211:1211:1211) (1218:1218:1218))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT asdata (525:525:525) (588:588:588))
        (PORT ena (764:764:764) (772:772:772))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2143:2143:2143))
        (PORT clk (1649:1649:1649) (1677:1677:1677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1679:1679:1679))
        (PORT d[0] (2685:2685:2685) (2609:2609:2609))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1344:1344:1344) (1457:1457:1457))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1680:1680:1680))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1373:1373:1373) (1352:1352:1352))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1680:1680:1680))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT asdata (508:508:508) (571:571:571))
        (PORT clrn (1373:1373:1373) (1352:1352:1352))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1680:1680:1680))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (201:201:201) (258:258:258))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1680:1680:1680))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1373:1373:1373) (1352:1352:1352))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT asdata (506:506:506) (568:568:568))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2199:2199:2199) (2255:2255:2255))
        (PORT d[1] (2243:2243:2243) (2317:2317:2317))
        (PORT d[2] (1898:1898:1898) (1966:1966:1966))
        (PORT d[3] (2335:2335:2335) (2429:2429:2429))
        (PORT d[4] (1932:1932:1932) (1986:1986:1986))
        (PORT d[5] (2456:2456:2456) (2508:2508:2508))
        (PORT d[6] (2003:2003:2003) (2115:2115:2115))
        (PORT d[7] (2662:2662:2662) (2667:2667:2667))
        (PORT d[8] (1890:1890:1890) (2002:2002:2002))
        (PORT d[9] (2122:2122:2122) (2226:2226:2226))
        (PORT d[10] (2660:2660:2660) (2699:2699:2699))
        (PORT d[11] (1898:1898:1898) (1935:1935:1935))
        (PORT d[12] (2351:2351:2351) (2469:2469:2469))
        (PORT clk (1624:1624:1624) (1623:1623:1623))
        (PORT ena (2598:2598:2598) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1623:1623:1623))
        (PORT d[0] (2598:2598:2598) (2601:2601:2601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT asdata (506:506:506) (568:568:568))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (219:219:219) (284:284:284))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (927:927:927) (974:974:974))
        (PORT clk (1642:1642:1642) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2610:2610:2610) (2709:2709:2709))
        (PORT d[1] (1658:1658:1658) (1776:1776:1776))
        (PORT d[2] (1857:1857:1857) (1893:1893:1893))
        (PORT d[3] (3280:3280:3280) (3420:3420:3420))
        (PORT d[4] (3741:3741:3741) (3733:3733:3733))
        (PORT d[5] (3027:3027:3027) (3106:3106:3106))
        (PORT d[6] (2633:2633:2633) (2749:2749:2749))
        (PORT d[7] (1902:1902:1902) (1913:1913:1913))
        (PORT d[8] (3216:3216:3216) (3225:3225:3225))
        (PORT d[9] (2503:2503:2503) (2681:2681:2681))
        (PORT d[10] (1888:1888:1888) (2030:2030:2030))
        (PORT d[11] (3379:3379:3379) (3401:3401:3401))
        (PORT d[12] (3061:3061:3061) (3150:3150:3150))
        (PORT clk (1639:1639:1639) (1667:1667:1667))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1793:1793:1793) (1711:1711:1711))
        (PORT clk (1639:1639:1639) (1667:1667:1667))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (197:197:197) (265:265:265))
        (PORT datad (219:219:219) (282:282:282))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1669:1669:1669))
        (PORT d[0] (2249:2249:2249) (2177:2177:2177))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (203:203:203) (273:273:273))
        (PORT datad (220:220:220) (285:285:285))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (282:282:282))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (257:257:257))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2882:2882:2882))
        (PORT d[1] (2215:2215:2215) (2294:2294:2294))
        (PORT d[2] (2131:2131:2131) (2140:2140:2140))
        (PORT d[3] (1774:1774:1774) (1853:1853:1853))
        (PORT d[4] (2214:2214:2214) (2250:2250:2250))
        (PORT d[5] (2286:2286:2286) (2341:2341:2341))
        (PORT d[6] (2435:2435:2435) (2577:2577:2577))
        (PORT d[7] (2210:2210:2210) (2221:2221:2221))
        (PORT d[8] (1926:1926:1926) (2052:2052:2052))
        (PORT d[9] (1832:1832:1832) (1927:1927:1927))
        (PORT d[10] (2152:2152:2152) (2186:2186:2186))
        (PORT d[11] (2053:2053:2053) (2146:2146:2146))
        (PORT d[12] (2188:2188:2188) (2241:2241:2241))
        (PORT clk (1614:1614:1614) (1613:1613:1613))
        (PORT ena (1793:1793:1793) (1794:1794:1794))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1613:1613:1613))
        (PORT d[0] (1793:1793:1793) (1794:1794:1794))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (295:295:295))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE u0\|rst_controller\|r_sync_rst\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1242:1242:1242) (1303:1303:1303))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_new_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT asdata (536:536:536) (606:606:606))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_read_nxt)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1174:1174:1174))
        (PORT datac (480:480:480) (469:469:469))
        (PORT datad (597:597:597) (634:634:634))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1255:1255:1255))
        (PORT clk (1648:1648:1648) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2327:2327:2327) (2415:2415:2415))
        (PORT d[1] (1959:1959:1959) (2076:2076:2076))
        (PORT d[2] (2131:2131:2131) (2180:2180:2180))
        (PORT d[3] (3013:3013:3013) (3150:3150:3150))
        (PORT d[4] (3462:3462:3462) (3445:3445:3445))
        (PORT d[5] (2762:2762:2762) (2830:2830:2830))
        (PORT d[6] (2318:2318:2318) (2422:2422:2422))
        (PORT d[7] (2661:2661:2661) (2693:2693:2693))
        (PORT d[8] (2891:2891:2891) (2887:2887:2887))
        (PORT d[9] (2961:2961:2961) (3127:3127:3127))
        (PORT d[10] (2129:2129:2129) (2243:2243:2243))
        (PORT d[11] (3104:3104:3104) (3109:3109:3109))
        (PORT d[12] (2470:2470:2470) (2545:2545:2545))
        (PORT clk (1645:1645:1645) (1673:1673:1673))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_read)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1360:1360:1360))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (2013:2013:2013))
        (PORT clk (1645:1645:1645) (1673:1673:1673))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|uav_read)
    (DELAY
      (ABSOLUTE
        (PORT datac (242:242:242) (325:325:325))
        (PORT datad (224:224:224) (284:284:284))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1675:1675:1675))
        (PORT d[0] (2484:2484:2484) (2479:2479:2479))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1537:1537:1537) (1512:1512:1512))
        (PORT datab (1590:1590:1590) (1629:1629:1629))
        (PORT datac (1167:1167:1167) (1188:1188:1188))
        (PORT datad (1384:1384:1384) (1402:1402:1402))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1676:1676:1676))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1371:1371:1371) (1351:1351:1351))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1676:1676:1676))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1676:1676:1676))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT datab (239:239:239) (280:280:280))
        (PORT datad (235:235:235) (301:301:301))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
        (PORT clk (1649:1649:1649) (1676:1676:1676))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (PORT asdata (466:466:466) (491:491:491))
        (PORT clrn (1371:1371:1371) (1351:1351:1351))
        (PORT ena (765:765:765) (772:772:772))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
        (PORT d[0] (2510:2510:2510) (2579:2579:2579))
        (PORT d[1] (1972:1972:1972) (2026:2026:2026))
        (PORT d[2] (2404:2404:2404) (2457:2457:2457))
        (PORT d[3] (2037:2037:2037) (2123:2123:2123))
        (PORT d[4] (2236:2236:2236) (2309:2309:2309))
        (PORT d[5] (1967:1967:1967) (2016:2016:2016))
        (PORT d[6] (2197:2197:2197) (2275:2275:2275))
        (PORT d[7] (2464:2464:2464) (2477:2477:2477))
        (PORT d[8] (1692:1692:1692) (1806:1806:1806))
        (PORT d[9] (2109:2109:2109) (2201:2201:2201))
        (PORT d[10] (2931:2931:2931) (2997:2997:2997))
        (PORT d[11] (2079:2079:2079) (2161:2161:2161))
        (PORT d[12] (2612:2612:2612) (2724:2724:2724))
        (PORT clk (1620:1620:1620) (1619:1619:1619))
        (PORT ena (2055:2055:2055) (2064:2064:2064))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT dataa (735:735:735) (806:806:806))
        (PORT datab (875:875:875) (944:944:944))
        (PORT datac (689:689:689) (773:773:773))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
        (PORT clk (1620:1620:1620) (1619:1619:1619))
        (PORT d[0] (2055:2055:2055) (2064:2064:2064))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (289:289:289))
        (PORT datad (224:224:224) (295:295:295))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (641:641:641))
        (PORT datab (358:358:358) (413:413:413))
        (PORT datac (785:785:785) (754:754:754))
        (PORT datad (205:205:205) (263:263:263))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (867:867:867))
        (PORT datab (887:887:887) (911:911:911))
        (PORT datac (196:196:196) (263:263:263))
        (PORT datad (567:567:567) (559:559:559))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT dataa (1279:1279:1279) (1387:1387:1387))
        (PORT datab (232:232:232) (308:308:308))
        (PORT datac (1416:1416:1416) (1501:1501:1501))
        (PORT datad (210:210:210) (272:272:272))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
        (PORT clk (1621:1621:1621) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1651:1651:1651) (1695:1695:1695))
        (PORT datab (829:829:829) (810:810:810))
        (PORT datac (824:824:824) (848:848:848))
        (PORT datad (332:332:332) (371:371:371))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1002:1002:1002))
        (PORT datab (1251:1251:1251) (1330:1330:1330))
        (PORT datac (1112:1112:1112) (1122:1122:1122))
        (PORT datad (1324:1324:1324) (1361:1361:1361))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (553:553:553) (545:545:545))
        (PORT datac (852:852:852) (863:863:863))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[4\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1629:1629:1629) (1644:1644:1644))
        (PORT datab (1351:1351:1351) (1398:1398:1398))
        (PORT datac (1370:1370:1370) (1378:1378:1378))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1150:1150:1150) (1146:1146:1146))
        (PORT datab (544:544:544) (536:536:536))
        (PORT datac (621:621:621) (658:658:658))
        (PORT datad (626:626:626) (676:676:676))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1042:1042:1042) (1063:1063:1063))
        (PORT datac (197:197:197) (264:264:264))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1375:1375:1375) (1354:1354:1354))
        (PORT ena (2151:2151:2151) (2106:2106:2106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1390:1390:1390) (1370:1370:1370))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1592:1592:1592) (1619:1619:1619))
        (PORT datab (1290:1290:1290) (1352:1352:1352))
        (PORT datac (697:697:697) (752:752:752))
        (PORT datad (1842:1842:1842) (1959:1959:1959))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (223:223:223))
        (PORT datab (1039:1039:1039) (1057:1057:1057))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1272:1272:1272) (1276:1276:1276))
        (PORT datac (515:515:515) (507:507:507))
        (PORT datad (1108:1108:1108) (1138:1138:1138))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1390:1390:1390) (1370:1370:1370))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (929:929:929))
        (PORT datab (594:594:594) (637:637:637))
        (PORT datac (1291:1291:1291) (1328:1328:1328))
        (PORT datad (856:856:856) (866:866:866))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_subtract\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (791:791:791))
        (PORT datab (641:641:641) (673:673:673))
        (PORT datac (1232:1232:1232) (1237:1237:1237))
        (PORT datad (590:590:590) (604:604:604))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (797:797:797) (827:827:827))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_subtract\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (796:796:796))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (853:853:853) (902:902:902))
        (PORT datad (1302:1302:1302) (1338:1338:1338))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_subtract\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (807:807:807) (794:794:794))
        (PORT datac (163:163:163) (195:195:195))
        (PORT datad (616:616:616) (638:638:638))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_alu_sub\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1027:1027:1027))
        (PORT datab (1063:1063:1063) (1116:1116:1116))
        (PORT datac (293:293:293) (299:299:299))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (256:256:256))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_alu_sub)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (867:867:867) (925:925:925))
        (PORT datac (791:791:791) (828:828:828))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[11\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (815:815:815))
        (PORT datab (827:827:827) (825:825:825))
        (PORT datad (792:792:792) (848:848:848))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1964:1964:1964) (1959:1959:1959))
        (PORT clrn (1386:1386:1386) (1369:1369:1369))
        (PORT sclr (1465:1465:1465) (1483:1483:1483))
        (PORT sload (1415:1415:1415) (1493:1493:1493))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT asdata (505:505:505) (566:566:566))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (255:255:255))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|src1_valid\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (350:350:350))
        (PORT datab (258:258:258) (332:332:332))
        (PORT datac (875:875:875) (881:881:881))
        (PORT datad (245:245:245) (309:309:309))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (1169:1169:1169))
        (PORT datab (831:831:831) (839:839:839))
        (PORT datad (380:380:380) (423:423:423))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (824:824:824) (842:842:842))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT asdata (639:639:639) (646:646:646))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (PORT ena (1361:1361:1361) (1334:1334:1334))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1231:1231:1231))
        (PORT datab (1324:1324:1324) (1330:1330:1330))
        (PORT datac (1303:1303:1303) (1357:1357:1357))
        (PORT datad (1055:1055:1055) (1069:1069:1069))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1407:1407:1407) (1449:1449:1449))
        (PORT clk (1653:1653:1653) (1680:1680:1680))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_ienable\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1371:1371:1371) (1351:1351:1351))
        (PORT ena (745:745:745) (752:752:752))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (759:759:759))
        (PORT datab (596:596:596) (602:602:602))
        (PORT datac (1042:1042:1042) (1044:1044:1044))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2035:2035:2035) (2110:2110:2110))
        (PORT d[1] (2127:2127:2127) (2210:2210:2210))
        (PORT d[2] (2623:2623:2623) (2670:2670:2670))
        (PORT d[3] (3171:3171:3171) (3297:3297:3297))
        (PORT d[4] (3178:3178:3178) (3149:3149:3149))
        (PORT d[5] (2465:2465:2465) (2513:2513:2513))
        (PORT d[6] (2261:2261:2261) (2344:2344:2344))
        (PORT d[7] (2375:2375:2375) (2398:2398:2398))
        (PORT d[8] (2426:2426:2426) (2448:2448:2448))
        (PORT d[9] (2287:2287:2287) (2442:2442:2442))
        (PORT d[10] (2101:2101:2101) (2236:2236:2236))
        (PORT d[11] (2850:2850:2850) (2823:2823:2823))
        (PORT d[12] (2203:2203:2203) (2270:2270:2270))
        (PORT clk (1650:1650:1650) (1678:1678:1678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2450:2450:2450))
        (PORT clk (1650:1650:1650) (1678:1678:1678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1680:1680:1680))
        (PORT d[0] (2995:2995:2995) (2916:2916:2916))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1365:1365:1365))
        (PORT datab (870:870:870) (881:881:881))
        (PORT datad (1073:1073:1073) (1038:1038:1038))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1681:1681:1681))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1681:1681:1681))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1353:1353:1353))
        (PORT asdata (505:505:505) (566:566:566))
        (PORT clrn (1369:1369:1369) (1348:1348:1348))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1681:1681:1681))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[6\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (296:296:296))
        (PORT datab (1070:1070:1070) (1051:1051:1051))
        (PORT datac (608:608:608) (612:612:612))
        (PORT datad (205:205:205) (265:265:265))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1681:1681:1681))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[6\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1344:1344:1344) (1326:1326:1326))
        (PORT datab (209:209:209) (244:244:244))
        (PORT datac (865:865:865) (878:878:878))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2181:2181:2181) (2223:2223:2223))
        (PORT d[1] (2244:2244:2244) (2318:2318:2318))
        (PORT d[2] (1878:1878:1878) (1943:1943:1943))
        (PORT d[3] (2579:2579:2579) (2663:2663:2663))
        (PORT d[4] (2224:2224:2224) (2306:2306:2306))
        (PORT d[5] (2472:2472:2472) (2516:2516:2516))
        (PORT d[6] (2031:2031:2031) (2146:2146:2146))
        (PORT d[7] (2663:2663:2663) (2669:2669:2669))
        (PORT d[8] (2144:2144:2144) (2185:2185:2185))
        (PORT d[9] (2287:2287:2287) (2358:2358:2358))
        (PORT d[10] (2175:2175:2175) (2231:2231:2231))
        (PORT d[11] (1495:1495:1495) (1549:1549:1549))
        (PORT d[12] (2317:2317:2317) (2423:2423:2423))
        (PORT clk (1625:1625:1625) (1624:1624:1624))
        (PORT ena (2315:2315:2315) (2329:2329:2329))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[6\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (655:655:655))
        (PORT datab (227:227:227) (300:300:300))
        (PORT datac (204:204:204) (276:276:276))
        (PORT datad (828:828:828) (848:848:848))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1624:1624:1624))
        (PORT d[0] (2315:2315:2315) (2329:2329:2329))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[6\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1912:1912:1912) (1935:1935:1935))
        (PORT datac (584:584:584) (612:612:612))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1625:1625:1625))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[6\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (998:998:998))
        (PORT datab (1241:1241:1241) (1287:1287:1287))
        (PORT datac (990:990:990) (981:981:981))
        (PORT datad (318:318:318) (319:319:319))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1625:1625:1625))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT ena (1598:1598:1598) (1549:1549:1549))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1625:1625:1625))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1113:1113:1113))
        (PORT datab (665:665:665) (709:709:709))
        (PORT datad (608:608:608) (598:598:598))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (928:928:928) (959:959:959))
        (PORT clk (1643:1643:1643) (1670:1670:1670))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1313:1313:1313) (1267:1267:1267))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT sload (1847:1847:1847) (1869:1869:1869))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (533:533:533))
        (PORT datab (819:819:819) (879:879:879))
        (PORT datad (312:312:312) (324:324:324))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2349:2349:2349) (2444:2444:2444))
        (PORT d[1] (1960:1960:1960) (2084:2084:2084))
        (PORT d[2] (1862:1862:1862) (1901:1901:1901))
        (PORT d[3] (2998:2998:2998) (3138:3138:3138))
        (PORT d[4] (3907:3907:3907) (3867:3867:3867))
        (PORT d[5] (2794:2794:2794) (2868:2868:2868))
        (PORT d[6] (2596:2596:2596) (2712:2712:2712))
        (PORT d[7] (3165:3165:3165) (3192:3192:3192))
        (PORT d[8] (3175:3175:3175) (3172:3172:3172))
        (PORT d[9] (2973:2973:2973) (3146:3146:3146))
        (PORT d[10] (1875:1875:1875) (2006:2006:2006))
        (PORT d[11] (3114:3114:3114) (3119:3119:3119))
        (PORT d[12] (2791:2791:2791) (2878:2878:2878))
        (PORT clk (1640:1640:1640) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (1710:1710:1710))
        (PORT clk (1640:1640:1640) (1668:1668:1668))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1385:1385:1385) (1402:1402:1402))
        (PORT clrn (1386:1386:1386) (1369:1369:1369))
        (PORT sclr (1465:1465:1465) (1483:1483:1483))
        (PORT sload (1415:1415:1415) (1493:1493:1493))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1383:1383:1383))
        (PORT datab (1370:1370:1370) (1406:1406:1406))
        (PORT datac (1293:1293:1293) (1302:1302:1302))
        (PORT datad (1113:1113:1113) (1128:1128:1128))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1670:1670:1670))
        (PORT d[0] (2244:2244:2244) (2176:2176:2176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1671:1671:1671))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|fifo_rd\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1157:1157:1157) (1161:1161:1161))
        (PORT datac (632:632:632) (645:645:645))
        (PORT datad (186:186:186) (218:218:218))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|rvalid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (647:647:647))
        (PORT datad (238:238:238) (302:302:302))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1671:1671:1671))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1369:1369:1369) (1348:1348:1348))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1671:1671:1671))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1349:1349:1349))
        (PORT asdata (907:907:907) (947:947:947))
        (PORT clrn (1366:1366:1366) (1345:1345:1345))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[15\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (688:688:688))
        (PORT datab (641:641:641) (679:679:679))
        (PORT datac (617:617:617) (626:626:626))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[15\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (849:849:849))
        (PORT datab (1150:1150:1150) (1145:1145:1145))
        (PORT datac (1607:1607:1607) (1670:1670:1670))
        (PORT datad (866:866:866) (868:868:868))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1671:1671:1671))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2764:2764:2764) (2831:2831:2831))
        (PORT d[1] (2231:2231:2231) (2309:2309:2309))
        (PORT d[2] (2414:2414:2414) (2468:2468:2468))
        (PORT d[3] (1786:1786:1786) (1861:1861:1861))
        (PORT d[4] (1659:1659:1659) (1705:1705:1705))
        (PORT d[5] (1983:1983:1983) (2043:2043:2043))
        (PORT d[6] (1933:1933:1933) (2088:2088:2088))
        (PORT d[7] (2459:2459:2459) (2485:2485:2485))
        (PORT d[8] (1919:1919:1919) (2042:2042:2042))
        (PORT d[9] (1864:1864:1864) (1960:1960:1960))
        (PORT d[10] (1685:1685:1685) (1746:1746:1746))
        (PORT d[11] (2091:2091:2091) (2184:2184:2184))
        (PORT d[12] (2218:2218:2218) (2288:2288:2288))
        (PORT clk (1615:1615:1615) (1614:1614:1614))
        (PORT ena (3399:3399:3399) (3413:3413:3413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1614:1614:1614))
        (PORT d[0] (3399:3399:3399) (3413:3413:3413))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[15\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (839:839:839))
        (PORT datab (754:754:754) (795:795:795))
        (PORT datac (983:983:983) (940:940:940))
        (PORT datad (773:773:773) (859:859:859))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1615:1615:1615))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT ena (1598:1598:1598) (1549:1549:1549))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1615:1615:1615))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_uncond_cti_non_br\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (951:951:951))
        (PORT datab (328:328:328) (353:353:353))
        (PORT datad (556:556:556) (553:553:553))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1615:1615:1615))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_uncond_cti_non_br\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1414:1414:1414))
        (PORT datab (609:609:609) (600:600:600))
        (PORT datac (877:877:877) (916:916:916))
        (PORT datad (556:556:556) (556:556:556))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (926:926:926) (956:956:956))
        (PORT clk (1639:1639:1639) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2446:2446:2446))
        (PORT d[1] (2251:2251:2251) (2367:2367:2367))
        (PORT d[2] (2079:2079:2079) (2109:2109:2109))
        (PORT d[3] (3297:3297:3297) (3447:3447:3447))
        (PORT d[4] (3456:3456:3456) (3451:3451:3451))
        (PORT d[5] (3042:3042:3042) (3102:3102:3102))
        (PORT d[6] (2575:2575:2575) (2682:2682:2682))
        (PORT d[7] (2907:2907:2907) (2945:2945:2945))
        (PORT d[8] (1888:1888:1888) (1894:1894:1894))
        (PORT d[9] (2973:2973:2973) (3147:3147:3147))
        (PORT d[10] (1909:1909:1909) (2052:2052:2052))
        (PORT d[11] (3119:3119:3119) (3128:3128:3128))
        (PORT d[12] (2792:2792:2792) (2879:2879:2879))
        (PORT clk (1636:1636:1636) (1663:1663:1663))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_uncond_cti_non_br\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (202:202:202) (236:236:236))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (302:302:302) (302:302:302))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (2009:2009:2009))
        (PORT clk (1636:1636:1636) (1663:1663:1663))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_uncond_cti_non_br)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (920:920:920))
        (PORT datac (822:822:822) (873:873:873))
        (PORT datad (178:178:178) (200:200:200))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1665:1665:1665))
        (PORT d[0] (2492:2492:2492) (2475:2475:2475))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br_uncond)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_sel_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (433:433:433))
        (PORT datab (615:615:615) (673:673:673))
        (PORT datac (796:796:796) (808:808:808))
        (PORT datad (199:199:199) (255:255:255))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1666:1666:1666))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (901:901:901))
        (PORT datab (379:379:379) (401:401:401))
        (PORT datac (318:318:318) (325:325:325))
        (PORT datad (803:803:803) (790:790:790))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT ena (1636:1636:1636) (1641:1641:1641))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (653:653:653))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (322:322:322))
        (PORT datab (543:543:543) (540:540:540))
        (PORT datac (829:829:829) (853:853:853))
        (PORT datad (1043:1043:1043) (1050:1050:1050))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2793:2793:2793) (2874:2874:2874))
        (PORT d[1] (1697:1697:1697) (1757:1757:1757))
        (PORT d[2] (1614:1614:1614) (1662:1662:1662))
        (PORT d[3] (2031:2031:2031) (2083:2083:2083))
        (PORT d[4] (1749:1749:1749) (1809:1809:1809))
        (PORT d[5] (2260:2260:2260) (2312:2312:2312))
        (PORT d[6] (1903:1903:1903) (2052:2052:2052))
        (PORT d[7] (1708:1708:1708) (1743:1743:1743))
        (PORT d[8] (1925:1925:1925) (2051:2051:2051))
        (PORT d[9] (1837:1837:1837) (1931:1931:1931))
        (PORT d[10] (3185:3185:3185) (3256:3256:3256))
        (PORT d[11] (2067:2067:2067) (2157:2157:2157))
        (PORT d[12] (2623:2623:2623) (2742:2742:2742))
        (PORT clk (1611:1611:1611) (1609:1609:1609))
        (PORT ena (3380:3380:3380) (3393:3393:3393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1609:1609:1609))
        (PORT d[0] (3380:3380:3380) (3393:3393:3393))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT ena (1636:1636:1636) (1641:1641:1641))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[8\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (325:325:325))
        (PORT datab (317:317:317) (338:338:338))
        (PORT datac (831:831:831) (857:857:857))
        (PORT datad (549:549:549) (558:558:558))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1610:1610:1610))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1610:1610:1610))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (PORT ena (1636:1636:1636) (1641:1641:1641))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[46\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1108:1108:1108))
        (PORT datab (889:889:889) (922:922:922))
        (PORT datac (1407:1407:1407) (1444:1444:1444))
        (PORT datad (1054:1054:1054) (1094:1094:1094))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1610:1610:1610))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2038:2038:2038) (2112:2112:2112))
        (PORT clk (1649:1649:1649) (1676:1676:1676))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2819:2819:2819) (2840:2840:2840))
        (PORT d[1] (1932:1932:1932) (2083:2083:2083))
        (PORT d[2] (2441:2441:2441) (2512:2512:2512))
        (PORT d[3] (2321:2321:2321) (2430:2430:2430))
        (PORT d[4] (2407:2407:2407) (2399:2399:2399))
        (PORT d[5] (2816:2816:2816) (2912:2912:2912))
        (PORT d[6] (2493:2493:2493) (2572:2572:2572))
        (PORT d[7] (2379:2379:2379) (2400:2400:2400))
        (PORT d[8] (2406:2406:2406) (2424:2424:2424))
        (PORT d[9] (1658:1658:1658) (1757:1757:1757))
        (PORT d[10] (2423:2423:2423) (2569:2569:2569))
        (PORT d[11] (2461:2461:2461) (2501:2501:2501))
        (PORT d[12] (2328:2328:2328) (2332:2332:2332))
        (PORT clk (1646:1646:1646) (1674:1674:1674))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (1168:1168:1168) (1213:1213:1213))
        (PORT datac (893:893:893) (892:892:892))
        (PORT datad (808:808:808) (789:789:789))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2619:2619:2619) (2562:2562:2562))
        (PORT clk (1646:1646:1646) (1674:1674:1674))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1350:1350:1350))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1676:1676:1676))
        (PORT d[0] (3075:3075:3075) (3028:3028:3028))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1350:1350:1350))
        (PORT asdata (506:506:506) (568:568:568))
        (PORT clrn (1366:1366:1366) (1345:1345:1345))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[13\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1562:1562:1562) (1557:1557:1557))
        (PORT datab (1498:1498:1498) (1419:1419:1419))
        (PORT datac (636:636:636) (671:671:671))
        (PORT datad (1103:1103:1103) (1134:1134:1134))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1677:1677:1677))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[13\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (422:422:422))
        (PORT datac (895:895:895) (938:938:938))
        (PORT datad (217:217:217) (275:275:275))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[13\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (298:298:298))
        (PORT datab (1116:1116:1116) (1105:1105:1105))
        (PORT datac (157:157:157) (187:187:187))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1350:1350:1350))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1366:1366:1366) (1345:1345:1345))
        (PORT ena (2155:2155:2155) (2118:2118:2118))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2015:2015:2015) (2082:2082:2082))
        (PORT d[1] (1861:1861:1861) (1895:1895:1895))
        (PORT d[2] (2184:2184:2184) (2221:2221:2221))
        (PORT d[3] (1970:1970:1970) (2043:2043:2043))
        (PORT d[4] (1925:1925:1925) (1988:1988:1988))
        (PORT d[5] (2121:2121:2121) (2208:2208:2208))
        (PORT d[6] (1568:1568:1568) (1647:1647:1647))
        (PORT d[7] (1907:1907:1907) (1948:1948:1948))
        (PORT d[8] (1822:1822:1822) (1880:1880:1880))
        (PORT d[9] (2071:2071:2071) (2158:2158:2158))
        (PORT d[10] (1935:1935:1935) (1994:1994:1994))
        (PORT d[11] (2177:2177:2177) (2212:2212:2212))
        (PORT d[12] (1913:1913:1913) (1970:1970:1970))
        (PORT clk (1621:1621:1621) (1620:1620:1620))
        (PORT ena (2807:2807:2807) (2786:2786:2786))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1822:1822:1822) (1888:1888:1888))
        (PORT datab (956:956:956) (1003:1003:1003))
        (PORT datac (1349:1349:1349) (1381:1381:1381))
        (PORT datad (888:888:888) (929:929:929))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (392:392:392))
        (PORT datab (207:207:207) (245:245:245))
        (PORT datac (362:362:362) (368:368:368))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_opx_rsv00\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1130:1130:1130))
        (PORT datab (1097:1097:1097) (1091:1091:1091))
        (PORT datac (1053:1053:1053) (1072:1072:1072))
        (PORT datad (798:798:798) (784:784:784))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1620:1620:1620))
        (PORT d[0] (2807:2807:2807) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1621:1621:1621))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (610:610:610))
        (PORT datab (200:200:200) (234:234:234))
        (PORT datad (179:179:179) (201:201:201))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1621:1621:1621))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (611:611:611))
        (PORT datac (472:472:472) (459:459:459))
        (PORT datad (178:178:178) (199:199:199))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1621:1621:1621))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (582:582:582) (592:592:592))
        (PORT datac (780:780:780) (778:778:778))
        (PORT datad (303:303:303) (318:318:318))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1055:1055:1055))
        (PORT datab (1353:1353:1353) (1395:1395:1395))
        (PORT datac (1223:1223:1223) (1301:1301:1301))
        (PORT datad (1438:1438:1438) (1459:1459:1459))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (333:333:333))
        (PORT datab (564:564:564) (584:584:584))
        (PORT datac (568:568:568) (581:581:581))
        (PORT datad (541:541:541) (530:530:530))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1412:1412:1412) (1402:1402:1402))
        (PORT datab (1133:1133:1133) (1145:1145:1145))
        (PORT datac (156:156:156) (186:186:186))
        (PORT datad (1325:1325:1325) (1360:1360:1360))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (970:970:970))
        (PORT datab (659:659:659) (667:667:667))
        (PORT datac (348:348:348) (363:363:363))
        (PORT datad (556:556:556) (565:565:565))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1045:1045:1045) (1061:1061:1061))
        (PORT datac (197:197:197) (265:265:265))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1529:1529:1529) (1531:1531:1531))
        (PORT datab (260:260:260) (341:341:341))
        (PORT datac (1313:1313:1313) (1326:1326:1326))
        (PORT datad (236:236:236) (301:301:301))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1390:1390:1390) (1370:1370:1370))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (913:913:913))
        (PORT datac (228:228:228) (303:303:303))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (800:800:800) (827:827:827))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (520:520:520) (506:506:506))
        (PORT datac (978:978:978) (947:947:947))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1023:1023:1023))
        (PORT datab (578:578:578) (600:600:600))
        (PORT datac (580:580:580) (578:578:578))
        (PORT datad (296:296:296) (308:308:308))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (258:258:258))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_exception)
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[10\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (584:584:584) (640:640:640))
        (PORT datad (1302:1302:1302) (1326:1326:1326))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (257:257:257))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (625:625:625))
        (PORT datab (846:846:846) (850:850:850))
        (PORT datac (565:565:565) (582:582:582))
        (PORT datad (560:560:560) (567:567:567))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (257:257:257))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1362:1362:1362))
        (PORT ena (1358:1358:1358) (1369:1369:1369))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD ena (posedge clk) (144:144:144))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|router_001\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (988:988:988) (1010:1010:1010))
        (PORT datac (1080:1080:1080) (1109:1109:1109))
        (PORT datad (915:915:915) (957:957:957))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (600:600:600) (629:629:629))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (451:451:451))
        (PORT datab (789:789:789) (779:779:779))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (580:580:580) (595:595:595))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (598:598:598))
        (PORT datab (619:619:619) (631:631:631))
        (PORT datac (563:563:563) (577:577:577))
        (PORT datad (186:186:186) (210:210:210))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (966:966:966) (1028:1028:1028))
        (PORT clk (1640:1640:1640) (1667:1667:1667))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (613:613:613))
        (PORT datab (587:587:587) (618:618:618))
        (PORT datac (599:599:599) (613:613:613))
        (PORT datad (185:185:185) (209:209:209))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (226:226:226))
        (PORT datab (181:181:181) (214:214:214))
        (PORT datac (785:785:785) (774:774:774))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src2_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (987:987:987) (1014:1014:1014))
        (PORT datac (163:163:163) (199:199:199))
        (PORT datad (914:914:914) (960:960:960))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4140:4140:4140) (4186:4186:4186))
        (PORT d[1] (2590:2590:2590) (2775:2775:2775))
        (PORT d[2] (1882:1882:1882) (1924:1924:1924))
        (PORT d[3] (2375:2375:2375) (2504:2504:2504))
        (PORT d[4] (3767:3767:3767) (3771:3771:3771))
        (PORT d[5] (4200:4200:4200) (4316:4316:4316))
        (PORT d[6] (2469:2469:2469) (2546:2546:2546))
        (PORT d[7] (3393:3393:3393) (3436:3436:3436))
        (PORT d[8] (1930:1930:1930) (1948:1948:1948))
        (PORT d[9] (2262:2262:2262) (2404:2404:2404))
        (PORT d[10] (2772:2772:2772) (2957:2957:2957))
        (PORT d[11] (3455:3455:3455) (3538:3538:3538))
        (PORT d[12] (3136:3136:3136) (3167:3167:3167))
        (PORT clk (1637:1637:1637) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2056:2056:2056) (1989:1989:1989))
        (PORT clk (1637:1637:1637) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1667:1667:1667))
        (PORT d[0] (2512:2512:2512) (2455:2455:2455))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (847:847:847))
        (PORT datab (240:240:240) (308:308:308))
        (PORT datac (372:372:372) (417:417:417))
        (PORT datad (1045:1045:1045) (1026:1026:1026))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (550:550:550))
        (PORT datab (271:271:271) (361:361:361))
        (PORT datac (1746:1746:1746) (1836:1836:1836))
        (PORT datad (820:820:820) (825:825:825))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1668:1668:1668))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1370:1370:1370) (1349:1349:1349))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_002\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (954:954:954))
        (PORT datab (722:722:722) (772:772:772))
        (PORT datad (659:659:659) (709:709:709))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1079:1079:1079))
        (PORT datab (600:600:600) (599:599:599))
        (PORT datac (831:831:831) (819:819:819))
        (PORT datad (786:786:786) (788:788:788))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1279:1279:1279))
        (PORT datab (1108:1108:1108) (1117:1117:1117))
        (PORT datac (2326:2326:2326) (2326:2326:2326))
        (PORT datad (602:602:602) (598:598:598))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2299:2299:2299) (2377:2377:2377))
        (PORT d[1] (2679:2679:2679) (2733:2733:2733))
        (PORT d[2] (2498:2498:2498) (2552:2552:2552))
        (PORT d[3] (1182:1182:1182) (1231:1231:1231))
        (PORT d[4] (2499:2499:2499) (2558:2558:2558))
        (PORT d[5] (1527:1527:1527) (1576:1576:1576))
        (PORT d[6] (2418:2418:2418) (2533:2533:2533))
        (PORT d[7] (2973:2973:2973) (3016:3016:3016))
        (PORT d[8] (1293:1293:1293) (1369:1369:1369))
        (PORT d[9] (1256:1256:1256) (1321:1321:1321))
        (PORT d[10] (2239:2239:2239) (2289:2289:2289))
        (PORT d[11] (3044:3044:3044) (3119:3119:3119))
        (PORT d[12] (2771:2771:2771) (2857:2857:2857))
        (PORT clk (1612:1612:1612) (1611:1611:1611))
        (PORT ena (1818:1818:1818) (1810:1810:1810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1611:1611:1611))
        (PORT d[0] (1818:1818:1818) (1810:1810:1810))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1308:1308:1308))
        (PORT datac (510:510:510) (507:507:507))
        (PORT datad (734:734:734) (781:781:781))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|i_read_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1285:1285:1285))
        (PORT datad (168:168:168) (192:192:192))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|i_read)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (709:709:709) (764:764:764))
        (PORT clk (1641:1641:1641) (1669:1669:1669))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (347:347:347))
        (PORT datac (1872:1872:1872) (1935:1935:1935))
        (PORT datad (167:167:167) (191:191:191))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (611:611:611))
        (PORT datab (602:602:602) (623:623:623))
        (PORT datac (384:384:384) (428:428:428))
        (PORT datad (251:251:251) (318:318:318))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4168:4168:4168) (4215:4215:4215))
        (PORT d[1] (1613:1613:1613) (1727:1727:1727))
        (PORT d[2] (1625:1625:1625) (1660:1660:1660))
        (PORT d[3] (2860:2860:2860) (2980:2980:2980))
        (PORT d[4] (3766:3766:3766) (3785:3785:3785))
        (PORT d[5] (4518:4518:4518) (4646:4646:4646))
        (PORT d[6] (3835:3835:3835) (3918:3918:3918))
        (PORT d[7] (3659:3659:3659) (3708:3708:3708))
        (PORT d[8] (2214:2214:2214) (2233:2233:2233))
        (PORT d[9] (2553:2553:2553) (2706:2706:2706))
        (PORT d[10] (1880:1880:1880) (2023:2023:2023))
        (PORT d[11] (3718:3718:3718) (3803:3803:3803))
        (PORT d[12] (1687:1687:1687) (1703:1703:1703))
        (PORT clk (1638:1638:1638) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1584:1584:1584) (1519:1519:1519))
        (PORT clk (1638:1638:1638) (1667:1667:1667))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1181:1181:1181))
        (PORT datab (1125:1125:1125) (1141:1141:1141))
        (PORT datac (516:516:516) (538:538:538))
        (PORT datad (1422:1422:1422) (1444:1444:1444))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1669:1669:1669))
        (PORT d[0] (2013:2013:2013) (1964:1964:1964))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (910:910:910))
        (PORT datab (261:261:261) (341:341:341))
        (PORT datac (1407:1407:1407) (1459:1459:1459))
        (PORT datad (845:845:845) (860:860:860))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (620:620:620))
        (PORT datab (610:610:610) (640:640:640))
        (PORT datac (817:817:817) (834:834:834))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1670:1670:1670))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (614:614:614))
        (PORT datab (268:268:268) (353:353:353))
        (PORT datac (595:595:595) (587:587:587))
        (PORT datad (617:617:617) (635:635:635))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (653:653:653))
        (PORT datab (931:931:931) (998:998:998))
        (PORT datac (1058:1058:1058) (1070:1070:1070))
        (PORT datad (257:257:257) (326:326:326))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1120:1120:1120))
        (PORT datab (1748:1748:1748) (1694:1694:1694))
        (PORT datac (564:564:564) (574:574:574))
        (PORT datad (548:548:548) (534:534:534))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2596:2596:2596) (2675:2675:2675))
        (PORT d[1] (1460:1460:1460) (1542:1542:1542))
        (PORT d[2] (2787:2787:2787) (2835:2835:2835))
        (PORT d[3] (1151:1151:1151) (1184:1184:1184))
        (PORT d[4] (2283:2283:2283) (2366:2366:2366))
        (PORT d[5] (1249:1249:1249) (1289:1289:1289))
        (PORT d[6] (2563:2563:2563) (2755:2755:2755))
        (PORT d[7] (2808:2808:2808) (2868:2868:2868))
        (PORT d[8] (1578:1578:1578) (1662:1662:1662))
        (PORT d[9] (1215:1215:1215) (1264:1264:1264))
        (PORT d[10] (1915:1915:1915) (1915:1915:1915))
        (PORT d[11] (2868:2868:2868) (2981:2981:2981))
        (PORT d[12] (3062:3062:3062) (3151:3151:3151))
        (PORT clk (1613:1613:1613) (1613:1613:1613))
        (PORT ena (1572:1572:1572) (1568:1568:1568))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (936:936:936))
        (PORT datab (188:188:188) (224:224:224))
        (PORT datac (1052:1052:1052) (1098:1098:1098))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1613:1613:1613))
        (PORT d[0] (1572:1572:1572) (1568:1568:1568))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (562:562:562))
        (PORT datab (209:209:209) (248:248:248))
        (PORT datac (831:831:831) (840:840:840))
        (PORT datad (381:381:381) (415:415:415))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (962:962:962))
        (PORT datab (860:860:860) (865:865:865))
        (PORT datac (945:945:945) (997:997:997))
        (PORT datad (543:543:543) (532:532:532))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (595:595:595))
        (PORT datab (806:806:806) (807:807:807))
        (PORT datac (759:759:759) (740:740:740))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (941:941:941))
        (PORT datab (376:376:376) (422:422:422))
        (PORT datac (1155:1155:1155) (1194:1194:1194))
        (PORT datad (844:844:844) (865:865:865))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1185:1185:1185))
        (PORT datab (1126:1126:1126) (1141:1141:1141))
        (PORT datac (936:936:936) (984:984:984))
        (PORT datad (223:223:223) (286:286:286))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1486:1486:1486) (1558:1558:1558))
        (PORT clk (1647:1647:1647) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3318:3318:3318))
        (PORT d[1] (2048:2048:2048) (2226:2226:2226))
        (PORT d[2] (2439:2439:2439) (2506:2506:2506))
        (PORT d[3] (2317:2317:2317) (2428:2428:2428))
        (PORT d[4] (2965:2965:2965) (2949:2949:2949))
        (PORT d[5] (3579:3579:3579) (3660:3660:3660))
        (PORT d[6] (3244:3244:3244) (3291:3291:3291))
        (PORT d[7] (2806:2806:2806) (2799:2799:2799))
        (PORT d[8] (2730:2730:2730) (2750:2750:2750))
        (PORT d[9] (1639:1639:1639) (1754:1754:1754))
        (PORT d[10] (2500:2500:2500) (2655:2655:2655))
        (PORT d[11] (2888:2888:2888) (2902:2902:2902))
        (PORT d[12] (2626:2626:2626) (2639:2639:2639))
        (PORT clk (1644:1644:1644) (1673:1673:1673))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (622:622:622))
        (PORT datab (189:189:189) (225:225:225))
        (PORT datac (564:564:564) (585:585:585))
        (PORT datad (594:594:594) (599:599:599))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (611:611:611))
        (PORT datab (1394:1394:1394) (1417:1417:1417))
        (PORT datac (490:490:490) (477:477:477))
        (PORT datad (607:607:607) (654:654:654))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2248:2248:2248))
        (PORT clk (1644:1644:1644) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1675:1675:1675))
        (PORT d[0] (2735:2735:2735) (2714:2714:2714))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (547:547:547))
        (PORT datab (1472:1472:1472) (1480:1480:1480))
        (PORT datac (236:236:236) (314:314:314))
        (PORT datad (732:732:732) (780:780:780))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (546:546:546) (571:571:571))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1676:1676:1676))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|uav_read)
    (DELAY
      (ABSOLUTE
        (PORT datac (232:232:232) (311:311:311))
        (PORT datad (242:242:242) (312:312:312))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1676:1676:1676))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1676:1676:1676))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (734:734:734))
        (PORT datab (677:677:677) (740:740:740))
        (PORT datac (663:663:663) (709:709:709))
        (PORT datad (1109:1109:1109) (1127:1127:1127))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1156:1156:1156))
        (PORT datab (180:180:180) (213:213:213))
        (PORT datac (316:316:316) (324:324:324))
        (PORT datad (578:578:578) (589:589:589))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (2074:2074:2074))
        (PORT d[1] (2100:2100:2100) (2145:2145:2145))
        (PORT d[2] (2186:2186:2186) (2221:2221:2221))
        (PORT d[3] (1963:1963:1963) (2035:2035:2035))
        (PORT d[4] (1893:1893:1893) (1948:1948:1948))
        (PORT d[5] (2288:2288:2288) (2345:2345:2345))
        (PORT d[6] (1831:1831:1831) (1923:1923:1923))
        (PORT d[7] (2382:2382:2382) (2357:2357:2357))
        (PORT d[8] (1579:1579:1579) (1654:1654:1654))
        (PORT d[9] (1825:1825:1825) (1915:1915:1915))
        (PORT d[10] (2200:2200:2200) (2260:2260:2260))
        (PORT d[11] (2174:2174:2174) (2211:2211:2211))
        (PORT d[12] (2196:2196:2196) (2260:2260:2260))
        (PORT clk (1619:1619:1619) (1619:1619:1619))
        (PORT ena (3055:3055:3055) (3042:3042:3042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1619:1619:1619))
        (PORT d[0] (3055:3055:3055) (3042:3042:3042))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (932:932:932))
        (PORT datab (257:257:257) (343:343:343))
        (PORT datac (838:838:838) (847:847:847))
        (PORT datad (234:234:234) (300:300:300))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1620:1620:1620) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (249:249:249) (327:327:327))
        (PORT datac (210:210:210) (285:285:285))
        (PORT datad (242:242:242) (314:314:314))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1620:1620:1620) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (395:395:395))
        (PORT datab (209:209:209) (248:248:248))
        (PORT datac (158:158:158) (188:188:188))
        (PORT datad (330:330:330) (333:333:333))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1620:1620:1620) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (319:319:319))
        (PORT datab (250:250:250) (329:329:329))
        (PORT datad (166:166:166) (191:191:191))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1476:1476:1476) (1532:1532:1532))
        (PORT clk (1641:1641:1641) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3560:3560:3560) (3591:3591:3591))
        (PORT d[1] (2348:2348:2348) (2534:2534:2534))
        (PORT d[2] (2194:2194:2194) (2258:2258:2258))
        (PORT d[3] (2299:2299:2299) (2399:2399:2399))
        (PORT d[4] (3206:3206:3206) (3192:3192:3192))
        (PORT d[5] (3594:3594:3594) (3687:3687:3687))
        (PORT d[6] (3260:3260:3260) (3321:3321:3321))
        (PORT d[7] (3285:3285:3285) (3262:3262:3262))
        (PORT d[8] (2730:2730:2730) (2757:2757:2757))
        (PORT d[9] (1900:1900:1900) (2018:2018:2018))
        (PORT d[10] (2452:2452:2452) (2600:2600:2600))
        (PORT d[11] (3152:3152:3152) (3204:3204:3204))
        (PORT d[12] (2893:2893:2893) (2917:2917:2917))
        (PORT clk (1638:1638:1638) (1666:1666:1666))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent_rsp_fifo\|mem\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (349:349:349))
        (PORT datad (383:383:383) (419:419:419))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (1894:1894:1894))
        (PORT clk (1638:1638:1638) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1668:1668:1668))
        (PORT d[0] (2405:2405:2405) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1669:1669:1669))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent_rsp_fifo\|mem\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT asdata (603:603:603) (601:601:601))
        (PORT clrn (1379:1379:1379) (1359:1359:1359))
        (PORT ena (747:747:747) (761:761:761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_003\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (287:287:287))
        (PORT datad (222:222:222) (290:290:290))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1343:1343:1343) (1325:1325:1325))
        (PORT datab (863:863:863) (863:863:863))
        (PORT datad (184:184:184) (209:209:209))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2025:2025:2025) (2083:2083:2083))
        (PORT d[1] (2375:2375:2375) (2412:2412:2412))
        (PORT d[2] (2211:2211:2211) (2254:2254:2254))
        (PORT d[3] (1689:1689:1689) (1753:1753:1753))
        (PORT d[4] (1727:1727:1727) (1793:1793:1793))
        (PORT d[5] (2052:2052:2052) (2113:2113:2113))
        (PORT d[6] (2172:2172:2172) (2279:2279:2279))
        (PORT d[7] (2407:2407:2407) (2430:2430:2430))
        (PORT d[8] (2191:2191:2191) (2277:2277:2277))
        (PORT d[9] (1784:1784:1784) (1858:1858:1858))
        (PORT d[10] (1961:1961:1961) (2007:2007:2007))
        (PORT d[11] (2441:2441:2441) (2496:2496:2496))
        (PORT d[12] (2228:2228:2228) (2284:2284:2284))
        (PORT clk (1613:1613:1613) (1612:1612:1612))
        (PORT ena (3313:3313:3313) (3306:3306:3306))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (694:694:694))
        (PORT datab (1108:1108:1108) (1119:1119:1119))
        (PORT datad (810:810:810) (817:817:817))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1612:1612:1612))
        (PORT d[0] (3313:3313:3313) (3306:3306:3306))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (288:288:288))
        (PORT datad (224:224:224) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (640:640:640))
        (PORT datab (628:628:628) (681:681:681))
        (PORT datac (817:817:817) (820:820:820))
        (PORT datad (604:604:604) (601:601:601))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1280:1280:1280))
        (PORT datab (227:227:227) (299:299:299))
        (PORT datac (2327:2327:2327) (2327:2327:2327))
        (PORT datad (876:876:876) (923:923:923))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (289:289:289))
        (PORT datad (617:617:617) (655:655:655))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (295:295:295))
        (PORT datad (223:223:223) (291:291:291))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (314:314:314))
        (PORT datab (804:804:804) (797:797:797))
        (PORT datad (348:348:348) (366:366:366))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1383:1383:1383))
        (PORT datab (1354:1354:1354) (1398:1398:1398))
        (PORT datac (1223:1223:1223) (1296:1296:1296))
        (PORT datad (1511:1511:1511) (1490:1490:1490))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1280:1280:1280))
        (PORT datab (633:633:633) (639:639:639))
        (PORT datac (1220:1220:1220) (1299:1299:1299))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (222:222:222))
        (PORT datab (184:184:184) (217:217:217))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (799:799:799) (817:817:817))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1041:1041:1041) (1059:1059:1059))
        (PORT datac (197:197:197) (264:264:264))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1096:1096:1096))
        (PORT datab (861:861:861) (851:851:851))
        (PORT datad (783:783:783) (786:786:786))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (522:522:522))
        (PORT datab (1076:1076:1076) (1055:1055:1055))
        (PORT datac (1014:1014:1014) (1022:1022:1022))
        (PORT datad (512:512:512) (493:493:493))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1390:1390:1390) (1370:1370:1370))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1818:1818:1818) (1759:1759:1759))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (PORT ena (2117:2117:2117) (2087:2087:2087))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1596:1596:1596) (1627:1627:1627))
        (PORT datab (1288:1288:1288) (1356:1356:1356))
        (PORT datac (695:695:695) (755:755:755))
        (PORT datad (1840:1840:1840) (1962:1962:1962))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (201:201:201) (259:259:259))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1608:1608:1608) (1641:1641:1641))
        (PORT datab (1282:1282:1282) (1335:1335:1335))
        (PORT datac (692:692:692) (741:741:741))
        (PORT datad (1841:1841:1841) (1957:1957:1957))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_use_imm\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (367:367:367))
        (PORT datab (360:360:360) (362:362:362))
        (PORT datac (710:710:710) (697:697:697))
        (PORT datad (1109:1109:1109) (1140:1140:1140))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (257:257:257))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_use_imm\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (197:197:197) (235:235:235))
        (PORT datac (228:228:228) (304:304:304))
        (PORT datad (530:530:530) (518:518:518))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_use_imm)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (1602:1602:1602) (1666:1666:1666))
        (PORT datad (379:379:379) (425:425:425))
        (IOPATH datab combout (319:319:319) (324:324:324))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (257:257:257))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (799:799:799))
        (PORT datab (850:850:850) (823:823:823))
        (PORT datac (1002:1002:1002) (1052:1052:1052))
        (PORT datad (185:185:185) (221:221:221))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (256:256:256))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[4\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1298:1298:1298))
        (PORT datab (585:585:585) (614:614:614))
        (PORT datac (1535:1535:1535) (1576:1576:1576))
        (PORT datad (218:218:218) (276:276:276))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (920:920:920) (958:958:958))
        (PORT clk (1644:1644:1644) (1671:1671:1671))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[4\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (607:607:607))
        (PORT datab (818:818:818) (883:883:883))
        (PORT datad (327:327:327) (335:335:335))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2639:2639:2639) (2748:2748:2748))
        (PORT d[1] (2219:2219:2219) (2350:2350:2350))
        (PORT d[2] (2103:2103:2103) (2121:2121:2121))
        (PORT d[3] (3286:3286:3286) (3431:3431:3431))
        (PORT d[4] (3978:3978:3978) (3967:3967:3967))
        (PORT d[5] (3031:3031:3031) (3106:3106:3106))
        (PORT d[6] (2859:2859:2859) (2968:2968:2968))
        (PORT d[7] (1842:1842:1842) (1854:1854:1854))
        (PORT d[8] (1897:1897:1897) (1901:1901:1901))
        (PORT d[9] (2503:2503:2503) (2683:2683:2683))
        (PORT d[10] (1889:1889:1889) (2031:2031:2031))
        (PORT d[11] (3389:3389:3389) (3415:3415:3415))
        (PORT d[12] (3174:3174:3174) (3251:3251:3251))
        (PORT clk (1641:1641:1641) (1669:1669:1669))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1372:1372:1372) (1370:1370:1370))
        (PORT clrn (1386:1386:1386) (1369:1369:1369))
        (PORT sclr (1465:1465:1465) (1483:1483:1483))
        (PORT sload (1415:1415:1415) (1493:1493:1493))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (949:949:949))
        (PORT datac (880:880:880) (929:929:929))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1784:1784:1784) (1708:1708:1708))
        (PORT clk (1641:1641:1641) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1671:1671:1671))
        (PORT d[0] (2240:2240:2240) (2174:2174:2174))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (598:598:598))
        (PORT datab (962:962:962) (1002:1002:1002))
        (PORT datac (887:887:887) (918:918:918))
        (PORT datad (612:612:612) (623:623:623))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1672:1672:1672))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (612:612:612))
        (PORT datab (258:258:258) (333:333:333))
        (PORT datac (172:172:172) (213:213:213))
        (PORT datad (234:234:234) (304:304:304))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1672:1672:1672))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1144:1144:1144))
        (PORT datab (672:672:672) (712:712:712))
        (PORT datad (881:881:881) (915:915:915))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1672:1672:1672))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1156:1156:1156))
        (PORT datab (869:869:869) (882:882:882))
        (PORT datac (213:213:213) (289:289:289))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1672:1672:1672))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2156:2156:2156) (2235:2235:2235))
        (PORT datab (1127:1127:1127) (1134:1134:1134))
        (PORT datac (1066:1066:1066) (1099:1099:1099))
        (PORT datad (624:624:624) (658:658:658))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1155:1155:1155))
        (PORT datab (623:623:623) (634:634:634))
        (PORT datac (838:838:838) (854:854:854))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2800:2800:2800) (2883:2883:2883))
        (PORT d[1] (2496:2496:2496) (2580:2580:2580))
        (PORT d[2] (1352:1352:1352) (1397:1397:1397))
        (PORT d[3] (1750:1750:1750) (1808:1808:1808))
        (PORT d[4] (2222:2222:2222) (2247:2247:2247))
        (PORT d[5] (1993:1993:1993) (2051:2051:2051))
        (PORT d[6] (2460:2460:2460) (2605:2605:2605))
        (PORT d[7] (2158:2158:2158) (2175:2175:2175))
        (PORT d[8] (2212:2212:2212) (2345:2345:2345))
        (PORT d[9] (1563:1563:1563) (1648:1648:1648))
        (PORT d[10] (3191:3191:3191) (3267:3267:3267))
        (PORT d[11] (2320:2320:2320) (2418:2418:2418))
        (PORT d[12] (1732:1732:1732) (1807:1807:1807))
        (PORT clk (1616:1616:1616) (1615:1615:1615))
        (PORT ena (3641:3641:3641) (3662:3662:3662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1615:1615:1615))
        (PORT d[0] (3641:3641:3641) (3662:3662:3662))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (247:247:247))
        (PORT datab (242:242:242) (319:319:319))
        (PORT datad (168:168:168) (192:192:192))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1616:1616:1616))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (323:323:323))
        (PORT datab (329:329:329) (344:344:344))
        (PORT datad (168:168:168) (192:192:192))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1616:1616:1616))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1616:1616:1616))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1377:1377:1377) (1356:1356:1356))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (945:945:945) (987:987:987))
        (PORT clk (1651:1651:1651) (1678:1678:1678))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1159:1159:1159))
        (PORT datab (240:240:240) (319:319:319))
        (PORT datac (182:182:182) (218:218:218))
        (PORT datad (2110:2110:2110) (2162:2162:2162))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2057:2057:2057) (2139:2139:2139))
        (PORT d[1] (2115:2115:2115) (2215:2215:2215))
        (PORT d[2] (2136:2136:2136) (2188:2188:2188))
        (PORT d[3] (2713:2713:2713) (2839:2839:2839))
        (PORT d[4] (3623:3623:3623) (3571:3571:3571))
        (PORT d[5] (1697:1697:1697) (1730:1730:1730))
        (PORT d[6] (2304:2304:2304) (2396:2396:2396))
        (PORT d[7] (2891:2891:2891) (2910:2910:2910))
        (PORT d[8] (2644:2644:2644) (2637:2637:2637))
        (PORT d[9] (2712:2712:2712) (2883:2883:2883))
        (PORT d[10] (1880:1880:1880) (2022:2022:2022))
        (PORT d[11] (2858:2858:2858) (2864:2864:2864))
        (PORT d[12] (2678:2678:2678) (2766:2766:2766))
        (PORT clk (1648:1648:1648) (1676:1676:1676))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (342:342:342))
        (PORT datab (248:248:248) (329:329:329))
        (PORT datad (213:213:213) (278:278:278))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1059:1059:1059))
        (PORT datab (1349:1349:1349) (1343:1343:1343))
        (PORT datac (500:500:500) (480:480:480))
        (PORT datad (1425:1425:1425) (1460:1460:1460))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2549:2549:2549) (2460:2460:2460))
        (PORT clk (1648:1648:1648) (1676:1676:1676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1678:1678:1678))
        (PORT d[0] (2724:2724:2724) (2664:2664:2664))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1679:1679:1679))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (998:998:998))
        (PORT datab (1349:1349:1349) (1343:1343:1343))
        (PORT datac (165:165:165) (198:198:198))
        (PORT datad (1426:1426:1426) (1458:1458:1458))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (313:313:313))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datad (222:222:222) (295:295:295))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1679:1679:1679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1679:1679:1679))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1679:1679:1679))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2521:2521:2521))
        (PORT d[1] (2260:2260:2260) (2332:2332:2332))
        (PORT d[2] (2183:2183:2183) (2231:2231:2231))
        (PORT d[3] (2051:2051:2051) (2135:2135:2135))
        (PORT d[4] (1929:1929:1929) (1982:1982:1982))
        (PORT d[5] (2469:2469:2469) (2519:2519:2519))
        (PORT d[6] (2191:2191:2191) (2270:2270:2270))
        (PORT d[7] (2661:2661:2661) (2681:2681:2681))
        (PORT d[8] (2676:2676:2676) (2681:2681:2681))
        (PORT d[9] (2143:2143:2143) (2247:2247:2247))
        (PORT d[10] (2893:2893:2893) (2945:2945:2945))
        (PORT d[11] (1778:1778:1778) (1859:1859:1859))
        (PORT d[12] (2349:2349:2349) (2484:2484:2484))
        (PORT clk (1623:1623:1623) (1622:1622:1622))
        (PORT ena (3120:3120:3120) (3123:3123:3123))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent_rsp_fifo\|mem\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1622:1622:1622))
        (PORT d[0] (3120:3120:3120) (3123:3123:3123))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (339:339:339))
        (PORT datad (1347:1347:1347) (1370:1370:1370))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1623:1623:1623))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent_rsp_fifo\|mem\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1361:1361:1361))
        (PORT asdata (466:466:466) (491:491:491))
        (PORT clrn (1378:1378:1378) (1357:1357:1357))
        (PORT ena (752:752:752) (762:762:762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_008\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (291:291:291))
        (PORT datad (222:222:222) (294:294:294))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1623:1623:1623))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1623:1623:1623))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[5\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (657:657:657))
        (PORT datab (229:229:229) (300:300:300))
        (PORT datac (202:202:202) (272:272:272))
        (PORT datad (829:829:829) (850:850:850))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[5\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1444:1444:1444))
        (PORT datab (1395:1395:1395) (1404:1404:1404))
        (PORT datac (1523:1523:1523) (1493:1493:1493))
        (PORT datad (201:201:201) (259:259:259))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (680:680:680) (715:715:715))
        (PORT clk (1645:1645:1645) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2356:2356:2356) (2458:2458:2458))
        (PORT d[1] (2178:2178:2178) (2300:2300:2300))
        (PORT d[2] (2122:2122:2122) (2162:2162:2162))
        (PORT d[3] (3186:3186:3186) (3312:3312:3312))
        (PORT d[4] (3700:3700:3700) (3683:3683:3683))
        (PORT d[5] (2768:2768:2768) (2839:2839:2839))
        (PORT d[6] (2880:2880:2880) (2987:2987:2987))
        (PORT d[7] (2920:2920:2920) (2951:2951:2951))
        (PORT d[8] (2916:2916:2916) (2915:2915:2915))
        (PORT d[9] (2289:2289:2289) (2447:2447:2447))
        (PORT d[10] (1890:1890:1890) (2017:2017:2017))
        (PORT d[11] (3378:3378:3378) (3378:3378:3378))
        (PORT d[12] (3027:3027:3027) (3097:3097:3097))
        (PORT clk (1642:1642:1642) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (2008:2008:2008))
        (PORT clk (1642:1642:1642) (1670:1670:1670))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (641:641:641) (681:681:681))
        (PORT datac (617:617:617) (629:629:629))
        (PORT datad (603:603:603) (644:644:644))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1672:1672:1672))
        (PORT d[0] (2477:2477:2477) (2474:2474:2474))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[5\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (876:876:876))
        (PORT datab (826:826:826) (842:842:842))
        (PORT datac (514:514:514) (511:511:511))
        (PORT datad (198:198:198) (255:255:255))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[5\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (601:601:601))
        (PORT datab (1017:1017:1017) (977:977:977))
        (PORT datac (974:974:974) (935:935:935))
        (PORT datad (769:769:769) (753:753:753))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1380:1380:1380) (1359:1359:1359))
        (PORT ena (1621:1621:1621) (1589:1589:1589))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_jmp_direct\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (780:780:780))
        (PORT datac (1080:1080:1080) (1106:1106:1106))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_jmp_direct\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (539:539:539))
        (PORT datab (1815:1815:1815) (1930:1930:1930))
        (PORT datac (840:840:840) (863:863:863))
        (PORT datad (1022:1022:1022) (1062:1062:1062))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_jmp_direct)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2580:2580:2580))
        (PORT d[1] (2244:2244:2244) (2309:2309:2309))
        (PORT d[2] (1619:1619:1619) (1671:1671:1671))
        (PORT d[3] (1745:1745:1745) (1823:1823:1823))
        (PORT d[4] (2200:2200:2200) (2278:2278:2278))
        (PORT d[5] (2013:2013:2013) (2075:2075:2075))
        (PORT d[6] (1892:1892:1892) (2035:2035:2035))
        (PORT d[7] (2460:2460:2460) (2471:2471:2471))
        (PORT d[8] (1884:1884:1884) (1992:1992:1992))
        (PORT d[9] (1844:1844:1844) (1940:1940:1940))
        (PORT d[10] (2931:2931:2931) (2998:2998:2998))
        (PORT d[11] (2063:2063:2063) (2150:2150:2150))
        (PORT d[12] (2621:2621:2621) (2743:2743:2743))
        (PORT clk (1617:1617:1617) (1616:1616:1616))
        (PORT ena (3379:3379:3379) (3381:3381:3381))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (820:820:820))
        (PORT datad (352:352:352) (395:395:395))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1616:1616:1616))
        (PORT d[0] (3379:3379:3379) (3381:3381:3381))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (843:843:843))
        (PORT datab (615:615:615) (614:614:614))
        (PORT datad (1010:1010:1010) (1016:1016:1016))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1617:1617:1617))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (611:611:611) (615:615:615))
        (PORT clrn (1385:1385:1385) (1365:1365:1365))
        (PORT sload (1842:1842:1842) (1838:1838:1838))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (243:243:243))
        (PORT datab (1568:1568:1568) (1569:1569:1569))
        (PORT datad (177:177:177) (199:199:199))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1617:1617:1617))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1155:1155:1155) (1162:1162:1162))
        (PORT clrn (1386:1386:1386) (1370:1370:1370))
        (PORT sclr (1292:1292:1292) (1330:1330:1330))
        (PORT sload (1641:1641:1641) (1702:1702:1702))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal6\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (838:838:838) (876:876:876))
        (PORT datad (1074:1074:1074) (1094:1094:1094))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1617:1617:1617))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (246:246:246))
        (PORT datab (962:962:962) (1009:1009:1009))
        (PORT datac (886:886:886) (920:920:920))
        (PORT datad (609:609:609) (621:621:621))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (944:944:944) (977:977:977))
        (PORT clk (1650:1650:1650) (1677:1677:1677))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (257:257:257))
        (PORT datab (229:229:229) (302:302:302))
        (PORT datac (197:197:197) (264:264:264))
        (PORT datad (179:179:179) (207:207:207))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2052:2052:2052) (2142:2142:2142))
        (PORT d[1] (1660:1660:1660) (1782:1782:1782))
        (PORT d[2] (2367:2367:2367) (2413:2413:2413))
        (PORT d[3] (2984:2984:2984) (3109:3109:3109))
        (PORT d[4] (3172:3172:3172) (3155:3155:3155))
        (PORT d[5] (2511:2511:2511) (2571:2571:2571))
        (PORT d[6] (2600:2600:2600) (2692:2692:2692))
        (PORT d[7] (2136:2136:2136) (2163:2163:2163))
        (PORT d[8] (2882:2882:2882) (2869:2869:2869))
        (PORT d[9] (2713:2713:2713) (2884:2884:2884))
        (PORT d[10] (1874:1874:1874) (2015:2015:2015))
        (PORT d[11] (2859:2859:2859) (2865:2865:2865))
        (PORT d[12] (2678:2678:2678) (2767:2767:2767))
        (PORT clk (1647:1647:1647) (1675:1675:1675))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1372:1372:1372) (1351:1351:1351))
        (PORT ena (1146:1146:1146) (1125:1125:1125))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent_rsp_fifo\|mem\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (2604:2604:2604))
        (PORT clk (1647:1647:1647) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1677:1677:1677))
        (PORT d[0] (3163:3163:3163) (3070:3070:3070))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (716:716:716))
        (PORT datad (232:232:232) (295:295:295))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent_rsp_fifo\|mem\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1379:1379:1379))
        (PORT asdata (605:605:605) (608:608:608))
        (PORT clrn (1382:1382:1382) (1365:1365:1365))
        (PORT ena (752:752:752) (762:762:762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (288:288:288))
        (PORT datad (222:222:222) (291:291:291))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1678:1678:1678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (568:568:568))
        (PORT datab (809:809:809) (819:819:819))
        (PORT datac (773:773:773) (767:767:767))
        (PORT datad (349:349:349) (367:367:367))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (813:813:813))
        (PORT datab (264:264:264) (343:343:343))
        (PORT datac (513:513:513) (509:509:509))
        (PORT datad (1275:1275:1275) (1271:1271:1271))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2496:2496:2496) (2565:2565:2565))
        (PORT d[1] (2217:2217:2217) (2271:2271:2271))
        (PORT d[2] (1885:1885:1885) (1942:1942:1942))
        (PORT d[3] (2296:2296:2296) (2356:2356:2356))
        (PORT d[4] (2185:2185:2185) (2265:2265:2265))
        (PORT d[5] (2515:2515:2515) (2570:2570:2570))
        (PORT d[6] (1745:1745:1745) (1855:1855:1855))
        (PORT d[7] (1948:1948:1948) (1988:1988:1988))
        (PORT d[8] (2664:2664:2664) (2670:2670:2670))
        (PORT d[9] (2117:2117:2117) (2219:2219:2219))
        (PORT d[10] (2922:2922:2922) (2984:2984:2984))
        (PORT d[11] (1815:1815:1815) (1900:1900:1900))
        (PORT d[12] (2602:2602:2602) (2713:2713:2713))
        (PORT clk (1622:1622:1622) (1621:1621:1621))
        (PORT ena (3102:3102:3102) (3102:3102:3102))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT asdata (1394:1394:1394) (1382:1382:1382))
        (PORT clrn (1382:1382:1382) (1360:1360:1360))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT asdata (1124:1124:1124) (1144:1144:1144))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_waiting_for_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1387:1387:1387) (1371:1371:1371))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_waiting_for_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1242:1242:1242))
        (PORT datab (902:902:902) (947:947:947))
        (PORT datad (1088:1088:1088) (1147:1147:1147))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1621:1621:1621))
        (PORT d[0] (3102:3102:3102) (3102:3102:3102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1622:1622:1622))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1622:1622:1622))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (638:638:638) (661:661:661))
        (PORT datac (156:156:156) (186:186:186))
        (PORT datad (1826:1826:1826) (1856:1856:1856))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1622:1622:1622))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (903:903:903) (948:948:948))
        (PORT datac (325:325:325) (338:338:338))
        (PORT datad (1088:1088:1088) (1149:1149:1149))
        (IOPATH datab combout (308:308:308) (300:300:300))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1362:1362:1362))
        (PORT datab (1354:1354:1354) (1398:1398:1398))
        (PORT datac (1223:1223:1223) (1295:1295:1295))
        (PORT datad (1307:1307:1307) (1307:1307:1307))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (307:307:307))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (807:807:807))
        (PORT datab (1278:1278:1278) (1268:1268:1268))
        (PORT datac (1221:1221:1221) (1298:1298:1298))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1342:1342:1342) (1346:1346:1346))
        (PORT clrn (1387:1387:1387) (1371:1371:1371))
        (PORT sload (1647:1647:1647) (1745:1745:1745))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1044:1044:1044) (1061:1061:1061))
        (PORT datac (197:197:197) (263:263:263))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (308:308:308))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1390:1390:1390) (1370:1370:1370))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1086:1086:1086) (1129:1129:1129))
        (PORT clrn (1387:1387:1387) (1371:1371:1371))
        (PORT sload (1647:1647:1647) (1745:1745:1745))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1135:1135:1135))
        (PORT datac (1212:1212:1212) (1190:1190:1190))
        (PORT datad (614:614:614) (652:652:652))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (308:308:308))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (294:294:294))
        (PORT datac (1077:1077:1077) (1103:1103:1103))
        (PORT datad (611:611:611) (636:636:636))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1086:1086:1086) (1106:1106:1106))
        (PORT clrn (1387:1387:1387) (1371:1371:1371))
        (PORT sload (1647:1647:1647) (1745:1745:1745))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1363:1363:1363))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (307:307:307))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (296:296:296))
        (PORT datac (1071:1071:1071) (1093:1093:1093))
        (PORT datad (611:611:611) (640:640:640))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1394:1394:1394) (1422:1422:1422))
        (PORT clrn (1387:1387:1387) (1371:1371:1371))
        (PORT sload (1647:1647:1647) (1745:1745:1745))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1363:1363:1363))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (301:301:301))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (295:295:295))
        (PORT datac (1077:1077:1077) (1103:1103:1103))
        (PORT datad (602:602:602) (628:628:628))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1087:1087:1087) (1142:1142:1142))
        (PORT clrn (1387:1387:1387) (1371:1371:1371))
        (PORT sload (1647:1647:1647) (1745:1745:1745))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1363:1363:1363))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1126:1126:1126))
        (PORT datab (1236:1236:1236) (1284:1284:1284))
        (PORT datad (811:811:811) (898:898:898))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1137:1137:1137))
        (PORT datab (628:628:628) (664:664:664))
        (PORT datac (197:197:197) (264:264:264))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (308:308:308))
        (PORT datab (228:228:228) (301:301:301))
        (PORT datad (572:572:572) (591:591:591))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1134:1134:1134))
        (PORT datab (224:224:224) (294:294:294))
        (PORT datac (635:635:635) (671:671:671))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1870:1870:1870) (1897:1897:1897))
        (PORT datab (1361:1361:1361) (1372:1372:1372))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (651:651:651) (689:689:689))
        (PORT datac (1183:1183:1183) (1222:1222:1222))
        (PORT datad (616:616:616) (654:654:654))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1360:1360:1360))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_valid_from_R\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (338:338:338))
        (PORT datac (974:974:974) (933:933:933))
        (PORT datad (729:729:729) (781:781:781))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (297:297:297))
        (PORT datab (1213:1213:1213) (1251:1251:1251))
        (PORT datad (338:338:338) (375:375:375))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_valid_from_R)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1360:1360:1360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (251:251:251) (324:324:324))
        (PORT datac (971:971:971) (929:929:929))
        (PORT datad (728:728:728) (783:783:783))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (364:364:364) (411:411:411))
        (PORT datac (1176:1176:1176) (1214:1214:1214))
        (PORT datad (200:200:200) (257:257:257))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1360:1360:1360))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (449:449:449))
        (PORT datac (1178:1178:1178) (1218:1218:1218))
        (PORT datad (199:199:199) (257:257:257))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_wr_dst_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (561:561:561))
        (PORT datab (1249:1249:1249) (1254:1254:1254))
        (PORT datac (811:811:811) (840:840:840))
        (PORT datad (322:322:322) (328:328:328))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1360:1360:1360))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_wr_dst_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (361:361:361))
        (PORT datab (1147:1147:1147) (1175:1175:1175))
        (PORT datac (1244:1244:1244) (1251:1251:1251))
        (PORT datad (328:328:328) (332:332:332))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (446:446:446))
        (PORT datac (1178:1178:1178) (1217:1217:1217))
        (PORT datad (199:199:199) (257:257:257))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (409:409:409))
        (PORT datab (181:181:181) (214:214:214))
        (PORT datac (155:155:155) (186:186:186))
        (PORT datad (158:158:158) (180:180:180))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_wr_dst_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (219:219:219))
        (PORT datab (183:183:183) (217:217:217))
        (PORT datac (542:542:542) (552:552:552))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1360:1360:1360))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (417:417:417))
        (PORT datac (1177:1177:1177) (1215:1215:1215))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_wr_dst_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1365:1365:1365))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1360:1360:1360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wren)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (875:875:875))
        (PORT datac (1025:1025:1025) (1026:1026:1026))
        (PORT datad (1006:1006:1006) (1067:1067:1067))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (441:441:441))
        (PORT datac (1179:1179:1179) (1218:1218:1218))
        (PORT datad (339:339:339) (373:373:373))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1353:1353:1353))
        (PORT asdata (1839:1839:1839) (1814:1814:1814))
        (PORT clrn (1369:1369:1369) (1348:1348:1348))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1360:1360:1360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD asdata (posedge clk) (144:144:144))
=======
      (HOLD d (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|rx_options\|data_out\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1781:1781:1781) (1807:1807:1807))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (451:451:451))
        (PORT datab (224:224:224) (294:294:294))
        (PORT datac (1182:1182:1182) (1221:1221:1221))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|rx_options\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1376:1376:1376) (1355:1355:1355))
        (PORT ena (1299:1299:1299) (1258:1258:1258))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1360:1360:1360))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (231:231:231) (304:304:304))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (421:421:421))
        (PORT datac (1174:1174:1174) (1211:1211:1211))
        (PORT datad (200:200:200) (258:258:258))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|counter\[10\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (311:311:311))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|counter\[11\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (314:314:314))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|cd_rx\|counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (754:754:754) (791:791:791))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1379:1379:1379) (1360:1360:1360))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (355:355:355) (403:403:403))
        (PORT datac (1068:1068:1068) (1082:1082:1082))
        (PORT datad (599:599:599) (642:642:642))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (144:144:144))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[12\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (274:274:274))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (294:294:294))
        (PORT datac (1069:1069:1069) (1086:1086:1086))
        (PORT datad (199:199:199) (257:257:257))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (754:754:754) (791:791:791))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (144:144:144))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (598:598:598))
        (PORT datab (413:413:413) (451:451:451))
        (PORT datac (1304:1304:1304) (1314:1314:1314))
        (PORT datad (356:356:356) (393:393:393))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (296:296:296))
        (PORT datac (1074:1074:1074) (1091:1091:1091))
        (PORT datad (200:200:200) (258:258:258))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|LessThan0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1346:1346:1346))
        (PORT datab (411:411:411) (451:451:451))
        (PORT datad (355:355:355) (392:392:392))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|counter\[0\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (231:231:231))
        (PORT datab (2347:2347:2347) (2295:2295:2295))
        (PORT datac (302:302:302) (317:317:317))
        (PORT datad (167:167:167) (192:192:192))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (754:754:754) (791:791:791))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT asdata (1081:1081:1081) (1051:1051:1051))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1375:1375:1375) (1341:1341:1341))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (230:230:230) (308:308:308))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (296:296:296))
        (PORT datac (1073:1073:1073) (1091:1091:1091))
        (PORT datad (197:197:197) (254:254:254))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (754:754:754) (791:791:791))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|counter\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (754:754:754) (791:791:791))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT asdata (890:890:890) (877:877:877))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1375:1375:1375) (1341:1341:1341))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (313:313:313))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (298:298:298))
        (PORT datac (1070:1070:1070) (1087:1087:1087))
        (PORT datad (200:200:200) (257:257:257))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|cd_rx\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (754:754:754) (791:791:791))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|counter\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (308:308:308))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (754:754:754) (791:791:791))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT asdata (921:921:921) (912:912:912))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1375:1375:1375) (1341:1341:1341))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (315:315:315))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (294:294:294))
        (PORT datac (1073:1073:1073) (1089:1089:1089))
        (PORT datad (200:200:200) (258:258:258))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|cd_rx\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (754:754:754) (791:791:791))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|counter\[6\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (315:315:315))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (754:754:754) (791:791:791))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT asdata (893:893:893) (878:878:878))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1375:1375:1375) (1341:1341:1341))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[7\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (310:310:310))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (292:292:292))
        (PORT datac (1073:1073:1073) (1091:1091:1091))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (754:754:754) (791:791:791))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (144:144:144))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[8\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (310:310:310))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (176:176:176) (198:198:198))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (754:754:754) (791:791:791))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1375:1375:1375) (1341:1341:1341))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[9\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (310:310:310))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (396:396:396) (431:431:431))
        (PORT datac (1057:1057:1057) (1055:1055:1055))
        (PORT datad (359:359:359) (393:393:393))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (754:754:754) (791:791:791))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|cd_rx\|counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (754:754:754) (791:791:791))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
=======
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (291:291:291))
        (PORT datac (1060:1060:1060) (1060:1060:1060))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|LessThan0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (449:449:449))
        (PORT datab (235:235:235) (313:313:313))
        (PORT datac (209:209:209) (283:283:283))
        (PORT datad (213:213:213) (277:277:277))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (300:300:300))
        (PORT datac (1060:1060:1060) (1060:1060:1060))
        (PORT datad (198:198:198) (255:255:255))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|LessThan0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (433:433:433))
        (PORT datad (551:551:551) (566:566:566))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|LessThan0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (466:466:466))
        (PORT datab (343:343:343) (350:350:350))
        (PORT datac (364:364:364) (409:409:409))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (299:299:299))
        (PORT datab (225:225:225) (294:294:294))
        (PORT datac (1056:1056:1056) (1053:1053:1053))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (449:449:449))
        (PORT datab (235:235:235) (313:313:313))
        (PORT datac (209:209:209) (283:283:283))
        (PORT datad (213:213:213) (277:277:277))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (442:442:442))
        (PORT datab (393:393:393) (436:436:436))
        (PORT datac (481:481:481) (468:468:468))
        (PORT datad (378:378:378) (421:421:421))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (300:300:300))
        (PORT datab (222:222:222) (291:291:291))
        (PORT datac (1056:1056:1056) (1053:1053:1053))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (441:441:441))
        (PORT datab (390:390:390) (434:434:434))
        (PORT datac (485:485:485) (471:471:471))
        (PORT datad (375:375:375) (420:420:420))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (228:228:228))
        (PORT datab (575:575:575) (599:599:599))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (1271:1271:1271) (1261:1261:1261))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT asdata (1311:1311:1311) (1279:1279:1279))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (PORT ena (1447:1447:1447) (1438:1438:1438))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datab (251:251:251) (327:327:327))
        (PORT datac (163:163:163) (198:198:198))
        (PORT datad (367:367:367) (399:399:399))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (295:295:295))
        (PORT datac (1060:1060:1060) (1058:1058:1058))
        (PORT datad (201:201:201) (259:259:259))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|LessThan0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (525:525:525))
        (PORT datab (251:251:251) (328:328:328))
        (PORT datac (379:379:379) (421:421:421))
        (PORT datad (166:166:166) (190:190:190))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|LessThan0\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (411:411:411) (449:449:449))
        (PORT datac (158:158:158) (189:189:189))
        (PORT datad (347:347:347) (382:382:382))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|LessThan0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (526:526:526))
        (PORT datab (253:253:253) (331:331:331))
        (PORT datac (379:379:379) (423:423:423))
        (PORT datad (168:168:168) (192:192:192))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (843:843:843) (832:832:832))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|LessThan0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1344:1344:1344) (1350:1350:1350))
        (PORT datab (414:414:414) (452:452:452))
        (PORT datac (159:159:159) (190:190:190))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (PORT ena (1447:1447:1447) (1438:1438:1438))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|LessThan0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (186:186:186) (221:221:221))
        (PORT datac (306:306:306) (318:318:318))
        (PORT datad (166:166:166) (191:191:191))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|out_clk\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2345:2345:2345) (2293:2293:2293))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (295:295:295))
        (PORT datac (1053:1053:1053) (1053:1053:1053))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|out_clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1381:1381:1381) (1362:1362:1362))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE uart1\|cd_rx\|out_clk\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1591:1591:1591) (1585:1585:1585))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT asdata (1117:1117:1117) (1112:1112:1112))
        (PORT clrn (1382:1382:1382) (1363:1363:1363))
        (PORT ena (1375:1375:1375) (1341:1341:1341))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|rx\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (269:269:269))
        (PORT datac (194:194:194) (243:243:243))
        (PORT datad (358:358:358) (369:369:369))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1139:1139:1139))
        (PORT datac (556:556:556) (587:587:587))
        (PORT datad (329:329:329) (366:366:366))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|rx\|done)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1352:1352:1352))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1218:1218:1218) (1222:1222:1222))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1383:1383:1383) (1363:1363:1363))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cts\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (444:444:444))
        (PORT datab (2045:2045:2045) (2017:2017:2017))
        (PORT datad (563:563:563) (564:564:564))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1129:1129:1129))
        (PORT datac (599:599:599) (621:621:621))
        (PORT datad (200:200:200) (258:258:258))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT asdata (1318:1318:1318) (1303:1303:1303))
        (PORT clrn (1386:1386:1386) (1367:1367:1367))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[0\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (314:314:314))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (864:864:864))
        (PORT datab (1154:1154:1154) (1236:1236:1236))
        (PORT datad (593:593:593) (625:625:625))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd_reset)
    (DELAY
      (ABSOLUTE
        (PORT datac (1217:1217:1217) (1181:1181:1181))
        (PORT datad (1651:1651:1651) (1714:1714:1714))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (231:231:231))
        (PORT datab (221:221:221) (290:290:290))
        (PORT datac (294:294:294) (299:299:299))
        (PORT datad (600:600:600) (632:632:632))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (334:334:334))
        (PORT datab (243:243:243) (324:324:324))
        (PORT datac (236:236:236) (315:315:315))
        (PORT datad (230:230:230) (297:297:297))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (229:229:229))
        (PORT datac (1128:1128:1128) (1208:1208:1208))
        (PORT datad (594:594:594) (625:625:625))
        (IOPATH dataa combout (318:318:318) (323:323:323))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (688:688:688))
        (PORT datab (599:599:599) (634:634:634))
        (PORT datac (634:634:634) (673:673:673))
        (PORT datad (842:842:842) (856:856:856))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2042:2042:2042) (2048:2048:2048))
        (PORT datad (595:595:595) (644:644:644))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (357:357:357))
        (PORT datab (374:374:374) (424:424:424))
        (PORT datac (157:157:157) (187:187:187))
        (PORT datad (371:371:371) (410:410:410))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1367:1367:1367))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|collecting_post_data_var\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (1063:1063:1063))
        (PORT datab (918:918:918) (934:934:934))
        (PORT datac (220:220:220) (290:290:290))
        (PORT datad (808:808:808) (810:810:810))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|LessThan1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (682:682:682))
        (PORT datab (354:354:354) (354:354:354))
        (PORT datac (632:632:632) (676:676:676))
        (PORT datad (571:571:571) (572:572:572))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|flag_1ms)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1513:1513:1513) (1523:1523:1523))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Mux49\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (964:964:964))
        (PORT datab (698:698:698) (747:747:747))
        (PORT datac (904:904:904) (968:968:968))
        (PORT datad (866:866:866) (878:878:878))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:collecting_post_data_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1366:1366:1366))
        (PORT ena (1106:1106:1106) (1082:1082:1082))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (844:844:844) (887:887:887))
        (PORT datac (807:807:807) (840:840:840))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_load_on\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (241:241:241))
        (PORT datab (1128:1128:1128) (1149:1149:1149))
        (PORT datac (619:619:619) (638:638:638))
        (PORT datad (596:596:596) (643:643:643))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (1689:1689:1689) (1750:1750:1750))
        (PORT datac (1218:1218:1218) (1179:1179:1179))
        (PORT datad (206:206:206) (270:270:270))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|state_status\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (442:442:442))
        (PORT datac (220:220:220) (290:290:290))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (1674:1674:1674) (1738:1738:1738))
        (PORT datac (1216:1216:1216) (1179:1179:1179))
        (PORT datad (521:521:521) (506:506:506))
        (IOPATH datab combout (319:319:319) (324:324:324))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|state_status\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (651:651:651))
        (PORT datab (229:229:229) (303:303:303))
        (PORT datac (591:591:591) (609:609:609))
        (PORT datad (167:167:167) (191:191:191))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|reg_state\.DISPLAY_ON)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1380:1380:1380))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (745:745:745) (752:752:752))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|reg_state\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (1691:1691:1691) (1757:1757:1757))
        (PORT datac (1220:1220:1220) (1180:1180:1180))
        (PORT datad (217:217:217) (274:274:274))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (875:875:875))
        (PORT datab (844:844:844) (887:887:887))
        (PORT datac (2012:2012:2012) (2023:2023:2023))
        (PORT datad (330:330:330) (333:333:333))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|reg_state\.ENTRY_MODE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1380:1380:1380))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (745:745:745) (752:752:752))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (305:305:305) (310:310:310))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (371:371:371))
        (PORT datab (618:618:618) (632:632:632))
        (PORT datad (511:511:511) (497:497:497))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (984:984:984))
        (PORT datac (898:898:898) (954:954:954))
        (PORT datad (559:559:559) (566:566:566))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\.DISPLAY_CLEAR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1381:1381:1381))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (764:764:764) (771:771:771))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (340:340:340))
        (PORT datab (532:532:532) (525:525:525))
        (PORT datad (181:181:181) (204:204:204))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|reg_state\.WRITE_CHAR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1381:1381:1381))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|reg_state\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (372:372:372))
        (PORT datab (534:534:534) (528:528:528))
        (PORT datad (231:231:231) (294:294:294))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (980:980:980))
        (PORT datab (263:263:263) (340:340:340))
        (PORT datac (901:901:901) (957:957:957))
        (PORT datad (199:199:199) (255:255:255))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\.IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1381:1381:1381))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (764:764:764) (771:771:771))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector17\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (467:467:467))
        (PORT datab (404:404:404) (453:453:453))
        (PORT datac (390:390:390) (459:459:459))
        (PORT datad (410:410:410) (465:465:465))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (727:727:727))
        (PORT datac (646:646:646) (677:677:677))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector17\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (361:361:361))
        (PORT datab (694:694:694) (744:744:744))
        (PORT datac (904:904:904) (969:969:969))
        (PORT datad (183:183:183) (209:209:209))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (987:987:987))
        (PORT datab (268:268:268) (343:343:343))
        (PORT datac (893:893:893) (947:947:947))
        (PORT datad (375:375:375) (416:416:416))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (294:294:294))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector17\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (600:600:600))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (865:865:865) (879:879:879))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|counter\[16\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (332:332:332))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (764:764:764) (771:771:771))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[17\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (320:320:320))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (981:981:981))
        (PORT datab (225:225:225) (295:295:295))
        (PORT datac (902:902:902) (958:958:958))
        (PORT datad (237:237:237) (302:302:302))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1427:1427:1427) (1409:1409:1409))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|counter\[18\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (311:311:311))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|counter\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1427:1427:1427) (1409:1409:1409))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (764:764:764) (771:771:771))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (144:144:144))
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[19\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (311:311:311))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (990:990:990))
        (PORT datab (267:267:267) (345:345:345))
        (PORT datac (895:895:895) (950:950:950))
        (PORT datad (333:333:333) (376:376:376))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1427:1427:1427) (1409:1409:1409))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (764:764:764) (771:771:771))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (144:144:144))
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[20\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT datad (211:211:211) (279:279:279))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (990:990:990))
        (PORT datab (267:267:267) (344:344:344))
        (PORT datac (890:890:890) (943:943:943))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1427:1427:1427) (1409:1409:1409))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (764:764:764) (771:771:771))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (144:144:144))
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (308:308:308))
        (PORT datac (360:360:360) (400:400:400))
        (PORT datad (211:211:211) (274:274:274))
        (IOPATH datab combout (336:336:336) (337:337:337))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (990:990:990))
        (PORT datab (267:267:267) (344:344:344))
        (PORT datac (888:888:888) (941:941:941))
        (PORT datad (198:198:198) (255:255:255))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (294:294:294))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (334:334:334))
        (PORT datab (240:240:240) (319:319:319))
        (PORT datac (233:233:233) (311:311:311))
        (PORT datad (222:222:222) (283:283:283))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|LessThan3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (376:376:376) (427:427:427))
        (PORT datad (373:373:373) (413:413:413))
        (IOPATH datab combout (336:336:336) (337:337:337))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (764:764:764) (771:771:771))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (981:981:981))
        (PORT datab (268:268:268) (340:340:340))
        (PORT datac (900:900:900) (956:956:956))
        (PORT datad (201:201:201) (259:259:259))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (232:232:232))
        (PORT datab (878:878:878) (889:889:889))
        (PORT datac (783:783:783) (797:797:797))
        (PORT datad (621:621:621) (650:650:650))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|LessThan2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (711:711:711))
        (PORT datab (404:404:404) (440:440:440))
        (PORT datac (285:285:285) (298:298:298))
        (PORT datad (294:294:294) (301:301:301))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (764:764:764) (771:771:771))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (980:980:980))
        (PORT datab (263:263:263) (341:341:341))
        (PORT datac (901:901:901) (957:957:957))
        (PORT datad (327:327:327) (368:368:368))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|LessThan2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (841:841:841))
        (PORT datac (632:632:632) (663:663:663))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|LessThan2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (333:333:333))
        (PORT datab (190:190:190) (224:224:224))
        (PORT datac (215:215:215) (291:291:291))
        (PORT datad (529:529:529) (516:516:516))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (764:764:764) (771:771:771))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (990:990:990))
        (PORT datab (268:268:268) (347:347:347))
        (PORT datac (894:894:894) (949:949:949))
        (PORT datad (201:201:201) (259:259:259))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|flag_4ms)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1427:1427:1427) (1409:1409:1409))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (764:764:764) (771:771:771))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (144:144:144))
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (713:713:713))
        (PORT datab (881:881:881) (893:893:893))
        (PORT datac (630:630:630) (660:660:660))
        (PORT datad (620:620:620) (649:649:649))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (980:980:980))
        (PORT datab (267:267:267) (339:339:339))
        (PORT datac (900:900:900) (956:956:956))
        (PORT datad (200:200:200) (257:257:257))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (294:294:294))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|LessThan3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (236:236:236))
        (PORT datab (597:597:597) (631:631:631))
        (PORT datac (370:370:370) (409:409:409))
        (PORT datad (162:162:162) (184:184:184))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (432:432:432))
        (PORT datab (236:236:236) (310:310:310))
        (PORT datac (214:214:214) (295:295:295))
        (PORT datad (212:212:212) (275:275:275))
        (IOPATH dataa combout (287:287:287) (289:289:289))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (764:764:764) (771:771:771))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (988:988:988))
        (PORT datab (266:266:266) (344:344:344))
        (PORT datac (892:892:892) (946:946:946))
        (PORT datad (200:200:200) (257:257:257))
        (IOPATH dataa combout (287:287:287) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|LessThan3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (333:333:333))
        (PORT datab (616:616:616) (610:610:610))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (225:225:225) (287:287:287))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (764:764:764) (771:771:771))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|flag_40ms)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1427:1427:1427) (1409:1409:1409))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (241:241:241))
        (PORT datab (353:353:353) (365:365:365))
        (PORT datac (554:554:554) (576:576:576))
        (PORT datad (342:342:342) (373:373:373))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector17\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1153:1153:1153))
        (PORT datab (404:404:404) (462:462:462))
        (PORT datac (872:872:872) (931:931:931))
        (PORT datad (403:403:403) (450:450:450))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector17\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (599:599:599) (636:636:636))
        (PORT datac (871:871:871) (927:927:927))
        (PORT datad (410:410:410) (459:459:459))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1119:1119:1119) (1104:1104:1104))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector17\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (943:943:943))
        (PORT datab (405:405:405) (451:451:451))
        (PORT datac (156:156:156) (186:186:186))
        (PORT datad (386:386:386) (421:421:421))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (988:988:988))
        (PORT datab (265:265:265) (344:344:344))
        (PORT datac (891:891:891) (945:945:945))
        (PORT datad (350:350:350) (388:388:388))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector17\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (464:464:464))
        (PORT datab (183:183:183) (217:217:217))
        (PORT datac (387:387:387) (454:454:454))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (764:764:764) (771:771:771))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|internal_state\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (579:579:579))
        (PORT datab (1692:1692:1692) (1758:1758:1758))
        (PORT datac (1220:1220:1220) (1181:1181:1181))
        (PORT datad (305:305:305) (308:308:308))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (243:243:243))
        (PORT datab (366:366:366) (370:370:370))
        (PORT datac (589:589:589) (621:621:621))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|internal_state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1380:1380:1380))
        (PORT d (67:67:67) (78:78:78))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1163:1163:1163) (1136:1136:1136))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (1005:1005:1005))
        (PORT datac (550:550:550) (584:584:584))
        (PORT datad (237:237:237) (303:303:303))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (656:656:656))
        (PORT datab (368:368:368) (373:373:373))
        (PORT datac (196:196:196) (264:264:264))
        (PORT datad (167:167:167) (191:191:191))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector16\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (223:223:223))
        (PORT datab (259:259:259) (328:328:328))
        (PORT datac (241:241:241) (321:321:321))
        (PORT datad (229:229:229) (290:290:290))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1163:1163:1163) (1136:1136:1136))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Mux16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (704:704:704))
        (PORT datab (885:885:885) (897:897:897))
        (PORT datad (868:868:868) (928:928:928))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (652:652:652))
        (PORT datab (229:229:229) (303:303:303))
        (PORT datac (338:338:338) (377:377:377))
        (PORT datad (332:332:332) (336:336:336))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector18\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (421:421:421))
        (PORT datab (227:227:227) (297:297:297))
        (PORT datac (202:202:202) (272:272:272))
        (PORT datad (204:204:204) (263:263:263))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT asdata (595:595:595) (604:604:604))
        (PORT ena (1119:1119:1119) (1104:1104:1104))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (223:223:223))
        (PORT datab (643:643:643) (651:651:651))
        (PORT datac (526:526:526) (513:513:513))
        (PORT datad (566:566:566) (560:560:560))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (293:293:293))
        (PORT datab (586:586:586) (584:584:584))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector16\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (924:924:924) (973:973:973))
        (PORT datad (238:238:238) (306:306:306))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (220:220:220))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (564:564:564) (558:558:558))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector16\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (223:223:223))
        (PORT datab (917:917:917) (970:970:970))
        (PORT datac (551:551:551) (587:587:587))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (798:798:798))
        (PORT datab (705:705:705) (758:758:758))
        (PORT datac (691:691:691) (746:746:746))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|internal_state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (540:540:540))
        (PORT datab (181:181:181) (214:214:214))
        (PORT datac (472:472:472) (457:457:457))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (541:541:541))
        (PORT datab (1908:1908:1908) (1891:1891:1891))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|internal_state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1381:1381:1381))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1384:1384:1384))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector15\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (702:702:702) (751:751:751))
        (PORT datad (871:871:871) (883:883:883))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1912:1912:1912) (1892:1892:1892))
        (PORT datac (1050:1050:1050) (1120:1120:1120))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|prev_state\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (646:646:646))
        (PORT datab (277:277:277) (360:360:360))
        (PORT datac (508:508:508) (502:502:502))
        (PORT datad (376:376:376) (400:400:400))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (540:540:540))
        (PORT datac (1049:1049:1049) (1119:1119:1119))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|prev_state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1378:1378:1378))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1151:1151:1151) (1135:1135:1135))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (766:766:766) (780:780:780))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|prev_state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1378:1378:1378))
        (PORT asdata (972:972:972) (1021:1021:1021))
        (PORT ena (1151:1151:1151) (1135:1135:1135))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (1053:1053:1053) (1124:1124:1124))
        (PORT datad (200:200:200) (258:258:258))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (750:750:750))
        (PORT datab (248:248:248) (335:335:335))
        (PORT datad (864:864:864) (879:879:879))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (766:766:766) (780:780:780))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (746:746:746))
        (PORT datab (249:249:249) (337:337:337))
        (PORT datac (356:356:356) (404:404:404))
        (PORT datad (859:859:859) (872:872:872))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1051:1051:1051) (1122:1122:1122))
        (PORT datad (200:200:200) (257:257:257))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (329:329:329))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (905:905:905) (970:970:970))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (486:486:486))
        (PORT datac (374:374:374) (423:423:423))
        (PORT datad (408:408:408) (462:462:462))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (766:766:766) (780:780:780))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (294:294:294))
        (PORT datac (1050:1050:1050) (1117:1117:1117))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (501:501:501))
        (PORT datab (596:596:596) (630:630:630))
        (PORT datac (870:870:870) (927:927:927))
        (PORT datad (379:379:379) (426:426:426))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (328:328:328))
        (PORT datac (353:353:353) (402:402:402))
        (PORT datad (648:648:648) (683:683:683))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1384:1384:1384))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (766:766:766) (780:780:780))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (310:310:310))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (338:338:338))
        (PORT datab (209:209:209) (246:246:246))
        (PORT datac (900:900:900) (964:964:964))
        (PORT datad (869:869:869) (881:881:881))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1163:1163:1163))
        (PORT datad (813:813:813) (827:827:827))
        (IOPATH dataa combout (273:273:273) (269:269:269))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (567:567:567) (600:600:600))
        (PORT datad (405:405:405) (447:447:447))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (311:311:311))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (942:942:942))
        (PORT datab (924:924:924) (1001:1001:1001))
        (PORT datac (372:372:372) (419:419:419))
        (PORT datad (163:163:163) (188:188:188))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (427:427:427))
        (PORT datab (1186:1186:1186) (1245:1245:1245))
        (PORT datac (587:587:587) (602:602:602))
        (PORT datad (791:791:791) (801:801:801))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (330:330:330))
        (PORT datab (773:773:773) (751:751:751))
        (PORT datac (583:583:583) (615:615:615))
        (PORT datad (310:310:310) (316:316:316))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (752:752:752) (789:789:789))
        (PORT ena (873:873:873) (850:850:850))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (663:663:663))
        (PORT datab (352:352:352) (352:352:352))
        (PORT datac (872:872:872) (932:932:932))
        (PORT datad (392:392:392) (431:431:431))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (311:311:311))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Mux95\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (437:437:437))
        (PORT datab (246:246:246) (332:332:332))
        (PORT datac (901:901:901) (965:965:965))
        (PORT datad (868:868:868) (881:881:881))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Mux95\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (326:326:326))
        (PORT datab (703:703:703) (752:752:752))
        (PORT datac (157:157:157) (187:187:187))
        (PORT datad (873:873:873) (884:884:884))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (752:752:752) (789:789:789))
        (PORT ena (873:873:873) (850:850:850))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (311:311:311))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Mux35\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (434:434:434))
        (PORT datab (249:249:249) (336:336:336))
        (PORT datac (905:905:905) (970:970:970))
        (PORT datad (859:859:859) (872:872:872))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (752:752:752) (789:789:789))
        (PORT ena (873:873:873) (850:850:850))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Mux35\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (962:962:962))
        (PORT datab (702:702:702) (751:751:751))
        (PORT datac (157:157:157) (189:189:189))
        (PORT datad (872:872:872) (881:881:881))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (316:316:316))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (597:597:597))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (156:156:156) (186:186:186))
        (PORT datad (649:649:649) (685:685:685))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (752:752:752) (789:789:789))
        (PORT ena (873:873:873) (850:850:850))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (223:223:223))
        (PORT datab (609:609:609) (602:602:602))
        (PORT datac (521:521:521) (510:510:510))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (460:460:460))
        (PORT datab (430:430:430) (472:472:472))
        (PORT datad (376:376:376) (425:425:425))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|flag_rst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1378:1378:1378))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1274:1274:1274) (1219:1219:1219))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (425:425:425))
        (PORT datab (387:387:387) (441:441:441))
        (PORT datac (380:380:380) (426:426:426))
        (PORT datad (168:168:168) (193:193:193))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1513:1513:1513) (1523:1523:1523))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (752:752:752) (789:789:789))
        (PORT ena (873:873:873) (850:850:850))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (309:309:309))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (896:896:896))
        (PORT datab (1180:1180:1180) (1239:1239:1239))
        (PORT datac (378:378:378) (422:422:422))
        (PORT datad (1601:1601:1601) (1646:1646:1646))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1513:1513:1513) (1523:1523:1523))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (459:459:459))
        (PORT datab (399:399:399) (456:456:456))
        (PORT datac (161:161:161) (195:195:195))
        (PORT datad (392:392:392) (433:433:433))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[2\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (309:309:309))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (600:600:600))
        (PORT datab (427:427:427) (467:467:467))
        (PORT datac (380:380:380) (422:422:422))
        (PORT datad (360:360:360) (402:402:402))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1513:1513:1513) (1523:1523:1523))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|counter\[3\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (247:247:247) (318:318:318))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (464:464:464))
        (PORT datab (1182:1182:1182) (1245:1245:1245))
        (PORT datac (360:360:360) (387:387:387))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (428:428:428))
        (PORT datab (1186:1186:1186) (1248:1248:1248))
        (PORT datac (2231:2231:2231) (2258:2258:2258))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1513:1513:1513) (1523:1523:1523))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (319:319:319))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (423:423:423))
        (PORT datab (1182:1182:1182) (1246:1246:1246))
        (PORT datac (590:590:590) (605:605:605))
        (PORT datad (792:792:792) (804:804:804))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1513:1513:1513) (1523:1523:1523))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (716:716:716) (714:714:714))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (457:457:457))
        (PORT datab (398:398:398) (454:454:454))
        (PORT datac (1152:1152:1152) (1216:1216:1216))
        (PORT datad (200:200:200) (257:257:257))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (328:328:328))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (897:897:897))
        (PORT datab (1626:1626:1626) (1680:1680:1680))
        (PORT datac (157:157:157) (187:187:187))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1513:1513:1513) (1523:1523:1523))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (716:716:716) (714:714:714))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[6\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (251:251:251) (326:326:326))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1513:1513:1513) (1523:1523:1523))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|counter\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (338:338:338))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (412:412:412))
        (PORT datab (385:385:385) (437:437:437))
        (PORT datac (1155:1155:1155) (1218:1218:1218))
        (PORT datad (169:169:169) (193:193:193))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1513:1513:1513) (1523:1523:1523))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (463:463:463))
        (PORT datab (399:399:399) (455:455:455))
        (PORT datac (165:165:165) (199:199:199))
        (PORT datad (390:390:390) (432:432:432))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[8\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (307:307:307))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (222:222:222))
        (PORT datab (1624:1624:1624) (1680:1680:1680))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (803:803:803) (808:808:808))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1513:1513:1513) (1523:1523:1523))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (716:716:716) (714:714:714))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[9\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (312:312:312))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (219:219:219))
        (PORT datab (1181:1181:1181) (1241:1241:1241))
        (PORT datac (358:358:358) (382:382:382))
        (PORT datad (200:200:200) (258:258:258))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1513:1513:1513) (1523:1523:1523))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (716:716:716) (714:714:714))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (144:144:144))
=======
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[10\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (734:734:734))
        (PORT datab (855:855:855) (905:905:905))
        (PORT datac (667:667:667) (717:717:717))
        (PORT datad (543:543:543) (567:567:567))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1427:1427:1427) (1409:1409:1409))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[11\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (307:307:307))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (230:230:230))
        (PORT datab (719:719:719) (771:771:771))
        (PORT datac (580:580:580) (627:627:627))
        (PORT datad (165:165:165) (187:187:187))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1427:1427:1427) (1409:1409:1409))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|counter\[12\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (308:308:308))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1182:1182:1182))
        (PORT datac (639:639:639) (695:695:695))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (230:230:230))
        (PORT datab (723:723:723) (777:777:777))
        (PORT datac (583:583:583) (630:630:630))
        (PORT datad (168:168:168) (192:192:192))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1427:1427:1427) (1409:1409:1409))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (401:401:401))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (373:373:373))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[13\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (313:313:313))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (891:891:891))
        (PORT datab (898:898:898) (915:915:915))
        (PORT datac (1326:1326:1326) (1379:1379:1379))
        (PORT datad (754:754:754) (769:769:769))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1427:1427:1427) (1409:1409:1409))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1382:1382:1382))
        (PORT d (67:67:67) (78:78:78))
        (PORT sload (710:710:710) (777:777:777))
        (PORT ena (845:845:845) (828:828:828))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (144:144:144))
=======
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[14\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (309:309:309))
        (IOPATH datab combout (319:319:319) (324:324:324))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (402:402:402))
        (IOPATH datab combout (308:308:308) (300:300:300))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1427:1427:1427) (1409:1409:1409))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1382:1382:1382))
        (PORT d (67:67:67) (78:78:78))
        (PORT sload (710:710:710) (777:777:777))
        (PORT ena (845:845:845) (828:828:828))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (144:144:144))
=======
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[15\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (324:324:324))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (388:388:388))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1427:1427:1427) (1409:1409:1409))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1382:1382:1382))
        (PORT d (67:67:67) (78:78:78))
        (PORT sload (710:710:710) (777:777:777))
        (PORT ena (845:845:845) (828:828:828))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (144:144:144))
=======
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (395:395:395))
        (PORT datab (295:295:295) (403:403:403))
        (PORT datad (277:277:277) (353:353:353))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datad (231:231:231) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1427:1427:1427) (1409:1409:1409))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1382:1382:1382))
        (PORT d (67:67:67) (78:78:78))
        (PORT sload (710:710:710) (777:777:777))
        (PORT ena (845:845:845) (828:828:828))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (144:144:144))
=======
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (336:336:336))
        (PORT datac (215:215:215) (294:294:294))
        (PORT datad (164:164:164) (189:189:189))
        (IOPATH dataa combout (287:287:287) (280:280:280))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (516:516:516))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (256:256:256) (346:346:346))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (425:425:425))
        (PORT datab (371:371:371) (418:418:418))
        (PORT datac (355:355:355) (392:392:392))
        (PORT datad (550:550:550) (568:568:568))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (334:334:334))
        (PORT datab (685:685:685) (714:714:714))
        (PORT datac (631:631:631) (672:672:672))
        (PORT datad (216:216:216) (286:286:286))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1382:1382:1382))
        (PORT d (67:67:67) (78:78:78))
        (PORT sload (710:710:710) (777:777:777))
        (PORT ena (845:845:845) (828:828:828))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (400:400:400))
        (PORT datab (295:295:295) (394:394:394))
        (PORT datac (256:256:256) (340:340:340))
        (PORT datad (276:276:276) (350:350:350))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (396:396:396))
        (PORT datab (293:293:293) (397:397:397))
        (PORT datac (257:257:257) (340:340:340))
        (PORT datad (274:274:274) (348:348:348))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (679:679:679))
        (PORT datab (255:255:255) (330:330:330))
        (PORT datac (235:235:235) (312:312:312))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (392:392:392) (451:451:451))
        (PORT datad (316:316:316) (317:317:317))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (606:606:606))
        (PORT datab (356:356:356) (356:356:356))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (324:324:324) (326:326:326))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (728:728:728))
        (PORT datab (706:706:706) (755:755:755))
        (PORT datac (803:803:803) (843:843:843))
        (PORT datad (1039:1039:1039) (1050:1050:1050))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|flag_250ns)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1513:1513:1513) (1523:1523:1523))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (961:961:961) (1026:1026:1026))
        (PORT datac (655:655:655) (707:707:707))
        (PORT datad (317:317:317) (328:328:328))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (1007:1007:1007))
        (PORT datab (579:579:579) (615:615:615))
        (PORT datac (247:247:247) (329:329:329))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1382:1382:1382))
        (PORT asdata (2282:2282:2282) (2287:2287:2287))
        (PORT ena (746:746:746) (760:760:760))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|reg_state\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1217:1217:1217))
        (PORT datab (1686:1686:1686) (1752:1752:1752))
        (PORT datad (524:524:524) (509:509:509))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1382:1382:1382))
        (PORT asdata (513:513:513) (577:577:577))
        (PORT ena (746:746:746) (760:760:760))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\.0000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1380:1380:1380))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|reg_state\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (311:311:311))
        (PORT datac (1216:1216:1216) (1178:1178:1178))
        (PORT datad (1635:1635:1635) (1699:1699:1699))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1382:1382:1382))
        (PORT asdata (512:512:512) (577:577:577))
        (PORT ena (746:746:746) (760:760:760))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\.CONFIG)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1380:1380:1380))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (745:745:745) (752:752:752))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1382:1382:1382))
        (PORT asdata (513:513:513) (578:578:578))
        (PORT ena (746:746:746) (760:760:760))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (317:317:317))
        (PORT datac (1216:1216:1216) (1179:1179:1179))
        (PORT datad (1647:1647:1647) (1715:1715:1715))
        (IOPATH dataa combout (318:318:318) (323:323:323))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (743:743:743))
        (PORT datab (898:898:898) (914:914:914))
        (PORT datac (935:935:935) (1000:1000:1000))
        (PORT datad (317:317:317) (327:327:327))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\.CONFIG_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1380:1380:1380))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (745:745:745) (752:752:752))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1382:1382:1382))
        (PORT asdata (505:505:505) (567:567:567))
        (PORT ena (716:716:716) (714:714:714))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1219:1219:1219))
        (PORT datab (1678:1678:1678) (1744:1744:1744))
        (PORT datac (203:203:203) (272:272:272))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (393:393:393))
        (PORT datab (294:294:294) (401:401:401))
        (PORT datad (276:276:276) (352:352:352))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|reg_state\.FUNCTION_SET)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1380:1380:1380))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (745:745:745) (752:752:752))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (395:395:395))
        (PORT datab (292:292:292) (394:394:394))
        (PORT datad (273:273:273) (350:350:350))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (1684:1684:1684) (1744:1744:1744))
        (PORT datac (1219:1219:1219) (1177:1177:1177))
        (PORT datad (205:205:205) (267:267:267))
        (IOPATH datab combout (295:295:295) (285:285:285))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (342:342:342))
        (PORT datab (417:417:417) (453:453:453))
        (PORT datac (391:391:391) (454:454:454))
        (PORT datad (337:337:337) (339:339:339))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|reg_state\.OSC_FREQ)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1380:1380:1380))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (745:745:745) (752:752:752))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|reg_state\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (1682:1682:1682) (1745:1745:1745))
        (PORT datac (1220:1220:1220) (1177:1177:1177))
        (PORT datad (206:206:206) (267:267:267))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (481:481:481))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (506:506:506))
        (PORT datab (375:375:375) (386:386:386))
        (PORT datad (317:317:317) (318:318:318))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|reg_state\.POWER_CONTROL)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1380:1380:1380))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (745:745:745) (752:752:752))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|reg_state\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (1690:1690:1690) (1757:1757:1757))
        (PORT datac (1219:1219:1219) (1180:1180:1180))
        (PORT datad (218:218:218) (275:275:275))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (396:396:396))
        (PORT datab (292:292:292) (395:395:395))
        (PORT datad (272:272:272) (347:347:347))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (332:332:332))
        (PORT datab (203:203:203) (238:238:238))
        (PORT datac (255:255:255) (343:343:343))
        (PORT datad (229:229:229) (290:290:290))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\.FOLLOWER_CONTROL)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1380:1380:1380))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (745:745:745) (752:752:752))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1382:1382:1382))
        (PORT asdata (511:511:511) (575:575:575))
        (PORT ena (716:716:716) (714:714:714))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (144:144:144))
=======
      (HOLD asdata (posedge clk) (144:144:144))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1221:1221:1221))
        (PORT datab (1693:1693:1693) (1751:1751:1751))
        (PORT datac (203:203:203) (274:274:274))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (482:482:482))
        (PORT datab (355:355:355) (353:353:353))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|reg_state\.CONTRAST)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1380:1380:1380))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (745:745:745) (752:752:752))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector18\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (302:302:302))
        (PORT datab (377:377:377) (420:420:420))
        (PORT datac (201:201:201) (269:269:269))
        (PORT datad (215:215:215) (272:272:272))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (398:398:398))
        (PORT datab (293:293:293) (394:394:394))
        (PORT datac (256:256:256) (345:345:345))
        (PORT datad (274:274:274) (348:348:348))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (367:367:367))
        (PORT datab (376:376:376) (382:382:382))
        (PORT datad (489:489:489) (476:476:476))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector18\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (527:527:527) (515:515:515))
        (PORT datad (563:563:563) (559:559:559))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (402:402:402))
        (PORT datab (292:292:292) (392:392:392))
        (PORT datac (255:255:255) (344:344:344))
        (PORT datad (273:273:273) (346:346:346))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Mux49\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (640:640:640))
        (PORT datab (953:953:953) (997:997:997))
        (PORT datac (242:242:242) (322:322:322))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Mux50\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (1005:1005:1005))
        (PORT datab (609:609:609) (603:603:603))
        (PORT datac (157:157:157) (189:189:189))
        (PORT datad (230:230:230) (293:293:293))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1382:1382:1382))
        (PORT asdata (511:511:511) (575:575:575))
        (PORT ena (716:716:716) (714:714:714))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (482:482:482))
        (PORT datab (324:324:324) (333:333:333))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector18\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (465:465:465))
        (PORT datab (404:404:404) (464:464:464))
        (PORT datac (568:568:568) (602:602:602))
        (PORT datad (406:406:406) (457:457:457))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (341:341:341))
        (PORT datab (375:375:375) (385:385:385))
        (PORT datad (491:491:491) (478:478:478))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector18\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (970:970:970))
        (PORT datab (644:644:644) (651:651:651))
        (PORT datac (808:808:808) (835:835:835))
        (PORT datad (847:847:847) (859:859:859))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1382:1382:1382))
        (PORT asdata (512:512:512) (577:577:577))
        (PORT ena (716:716:716) (714:714:714))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector18\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (500:500:500))
        (PORT datab (924:924:924) (1001:1001:1001))
        (PORT datac (384:384:384) (452:452:452))
        (PORT datad (164:164:164) (188:188:188))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (398:398:398))
        (PORT datab (293:293:293) (394:394:394))
        (PORT datac (255:255:255) (338:338:338))
        (PORT datad (275:275:275) (350:350:350))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector18\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (219:219:219))
        (PORT datab (578:578:578) (570:570:570))
        (PORT datac (874:874:874) (928:928:928))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (484:484:484))
        (PORT datad (301:301:301) (302:302:302))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (379:379:379) (422:422:422))
        (PORT datac (391:391:391) (427:427:427))
        (PORT datad (376:376:376) (409:409:409))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector18\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (748:748:748))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (361:361:361) (402:402:402))
        (PORT datad (480:480:480) (467:467:467))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (335:335:335))
        (PORT datab (375:375:375) (382:382:382))
        (PORT datad (297:297:297) (297:297:297))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (919:919:919) (994:994:994))
        (PORT datad (401:401:401) (445:445:445))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (882:882:882))
        (PORT datac (861:861:861) (866:866:866))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (218:218:218) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (462:462:462))
        (PORT datac (872:872:872) (931:931:931))
        (PORT datad (410:410:410) (463:463:463))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (882:882:882))
        (PORT datab (890:890:890) (894:894:894))
        (PORT datad (930:930:930) (991:991:991))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (219:219:219))
        (PORT datab (600:600:600) (637:637:637))
        (PORT datac (390:390:390) (460:460:460))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Mux79\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (644:644:644))
        (PORT datab (954:954:954) (1000:1000:1000))
        (PORT datac (244:244:244) (328:328:328))
        (PORT datad (231:231:231) (293:293:293))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1382:1382:1382))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (2577:2577:2577) (2593:2593:2593))
        (PORT sload (709:709:709) (769:769:769))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1382:1382:1382))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (506:506:506) (568:568:568))
        (PORT sload (709:709:709) (769:769:769))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1382:1382:1382))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (507:507:507) (569:569:569))
        (PORT sload (709:709:709) (769:769:769))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Mux79\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (1007:1007:1007))
        (PORT datab (183:183:183) (215:215:215))
        (PORT datac (247:247:247) (329:329:329))
        (PORT datad (230:230:230) (291:291:291))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector18\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (220:220:220))
        (PORT datab (319:319:319) (330:330:330))
        (PORT datac (156:156:156) (186:186:186))
        (PORT datad (237:237:237) (304:304:304))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1382:1382:1382))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (507:507:507) (570:570:570))
        (PORT sload (709:709:709) (769:769:769))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (222:222:222))
        (PORT datab (180:180:180) (213:213:213))
        (PORT datac (638:638:638) (696:696:696))
        (PORT datad (200:200:200) (258:258:258))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (215:215:215))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1381:1381:1381))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1068:1068:1068) (1035:1035:1035))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1378:1378:1378))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1788:1788:1788) (1761:1761:1761))
        (PORT ena (1163:1163:1163) (1159:1159:1159))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (1032:1032:1032) (1025:1025:1025))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg\~_wirecell)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT datad (218:218:218) (276:276:276))
=======
        (PORT datad (372:372:372) (407:407:407))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT datad (374:374:374) (414:414:414))
=======
        (PORT datad (370:370:370) (402:402:402))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
)
