{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,\n    input logic reset_n,\n    input logic a,\n    output logic [2:0] q\n);\n\nalways @(posedge clk) begin\n    if (!reset_n) begin\n        q <= 3'b000; // Reset state\n    end else if (a == 0) begin\n        q <= q + 1; // Increment when a is 0\n    end\n    // No else needed as q holds its state when a == 1\nend\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}