<?xml version='1.0' encoding='utf-8'?>
<block name="rent_exp_0.30.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:6c2439067677536e3de8729b42a7ec800d4a44cf1ca17a5250c98cedbe8b268d" atom_netlist_id="SHA256:972d68e0be9a024fc4cede0ccfa1196fd47bd67593bdd08cc9a7a71052ea31c9">
	<inputs>n0 n1 n2 n3 pclk</inputs>
	<outputs>out:n4 out:n5</outputs>
	<clocks>pclk</clocks>
	<block name="n8" instance="LAB[0]" mode="LAB">
		<inputs>
			<port name="data_in">n3 n1 open open open n0 n2 open open open open open open open open open open open open open open n12 open open n8 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="control_in">open open open open open open open</port>
			<port name="cin">open</port>
			<port name="sharein">open</port>
		</inputs>
		<outputs>
			<port name="data_out">n12 open open open open n8 n4 open open open open open open open open open open open open open open open n5 open open open open open open open open open open open open open open open open open</port>
			<port name="cout">open</port>
			<port name="shareout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open pclk</port>
		</clocks>
		<block name="n10" instance="alm[0]" mode="alm">
			<inputs>
				<port name="data_in">open open open open open open open n3</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">n10 open open open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="n10" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open open open n3</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">n10 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="n10" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open n3 open open open</port>
					</inputs>
					<outputs>
						<port name="out">n10</port>
					</outputs>
					<clocks />
					<block name="n10" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open n3 open open open</port>
							<port_rotation_map name="in">open open 0 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n10</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="lut[1]" />
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="open" instance="alm[1]" />
		<block name="open" instance="alm[2]" />
		<block name="open" instance="alm[3]" />
		<block name="open" instance="alm[4]" />
		<block name="open" instance="alm[5]" />
		<block name="n6" instance="alm[6]" mode="alm">
			<inputs>
				<port name="data_in">open open open n8 n1 open open open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open open open open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="n9" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open open n1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">open open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="n9" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open open n1 open</port>
					</inputs>
					<outputs>
						<port name="out">open</port>
					</outputs>
					<clocks />
					<block name="n9" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open n1 open</port>
							<port_rotation_map name="in">open open 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n9</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="n6" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open open open n8</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">open open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="n6" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open open open n8</port>
					</inputs>
					<outputs>
						<port name="out">open</port>
					</outputs>
					<clocks />
					<block name="n6" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open open n8</port>
							<port_rotation_map name="in">open open open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n6</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="n4" instance="alm[7]" mode="alm">
			<inputs>
				<port name="data_in">n5 open open open open n2 open n1</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open n5 n4 n5 open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="n5" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open n5 open n2 open n1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">n5 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="n5" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">n2 open open n5 open n1</port>
					</inputs>
					<outputs>
						<port name="out">n5</port>
					</outputs>
					<clocks />
					<block name="n5" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">n2 open open n5 open n1</port>
							<port_rotation_map name="in">1 open open 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n5</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="n4" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open open open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">n4 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="n4" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open open open open</port>
					</inputs>
					<outputs>
						<port name="out">n4</port>
					</outputs>
					<clocks />
					<block name="n4" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open open open</port>
							<port_rotation_map name="in">open open open 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n4</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="n13" instance="alm[8]" mode="alm">
			<inputs>
				<port name="data_in">open open open open open open open n12</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">n14 open open open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="n14" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open open open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">n14 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="n14" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open open open open</port>
					</inputs>
					<outputs>
						<port name="out">n14</port>
					</outputs>
					<clocks />
					<block name="n14" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open open open</port>
							<port_rotation_map name="in">1 open open open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n14</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="n13" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open open n12 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">open open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="n13" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open n12 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">open</port>
					</outputs>
					<clocks />
					<block name="n13" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open n12 open open open open</port>
							<port_rotation_map name="in">open 0 open open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n13</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="n8" instance="alm[9]" mode="alm">
			<inputs>
				<port name="data_in">n7 n8 n11 n0 n1 n7 n11 n3</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">n11 n8 n12 n7 open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open LAB.clk[1]-&gt;LAB_clock</port>
			</clocks>
			<block name="n12" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open open n11 open n8 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">n12 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="n12" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open n11 open open n8</port>
					</inputs>
					<outputs>
						<port name="out">n12</port>
					</outputs>
					<clocks />
					<block name="n12" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open n11 open open n8</port>
							<port_rotation_map name="in">open open 1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n12</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="n8" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open n1 n7 n0 open n3</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">n8 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="n8" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">n0 n3 open n7 n1 open</port>
					</inputs>
					<outputs>
						<port name="out">n8</port>
					</outputs>
					<clocks />
					<block name="n8" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">n0 n3 open n7 n1 open</port>
							<port_rotation_map name="in">3 1 open 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n8</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="n11" instance="dff[0]" mode="latch">
				<inputs>
					<port name="prn">open</port>
					<port name="clrn">open</port>
					<port name="aload">open</port>
					<port name="sload">open</port>
					<port name="sclr">open</port>
					<port name="devclrn">open</port>
					<port name="devpor">open</port>
					<port name="ena">open</port>
					<port name="asdata">open</port>
					<port name="d">n11</port>
				</inputs>
				<outputs>
					<port name="q">n11</port>
				</outputs>
				<clocks>
					<port name="clk">alm.clock[1]-&gt;clock_dff0</port>
				</clocks>
				<block name="n11" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">n11</port>
					</inputs>
					<outputs>
						<port name="Q">n11</port>
					</outputs>
					<clocks>
						<port name="clk">dff.clk[0]-&gt;ff_clk</port>
					</clocks>
				</block>
			</block>
			<block name="n7" instance="dff[1]" mode="latch">
				<inputs>
					<port name="prn">open</port>
					<port name="clrn">open</port>
					<port name="aload">open</port>
					<port name="sload">open</port>
					<port name="sclr">open</port>
					<port name="devclrn">open</port>
					<port name="devpor">open</port>
					<port name="ena">open</port>
					<port name="asdata">open</port>
					<port name="d">n7</port>
				</inputs>
				<outputs>
					<port name="q">n7</port>
				</outputs>
				<clocks>
					<port name="clk">alm.clock[1]-&gt;clock_dff1</port>
				</clocks>
				<block name="n7" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">n7</port>
					</inputs>
					<outputs>
						<port name="Q">n7</port>
					</outputs>
					<clocks>
						<port name="clk">dff.clk[0]-&gt;ff_clk</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="out:n4" instance="io[1]" mode="io">
		<inputs>
			<port name="core_in">n4 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:n4" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">n4</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:n4" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">n4</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:n5" instance="io[2]" mode="io">
		<inputs>
			<port name="core_in">n5 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:n5" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">n5</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:n5" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">n5</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="n0" instance="io[3]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">n0 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="n0" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">n0</port>
			</outputs>
			<clocks />
			<block name="n0" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">n0</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="n1" instance="io[4]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">n1 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="n1" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">n1</port>
			</outputs>
			<clocks />
			<block name="n1" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">n1</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="n2" instance="io[5]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">n2 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="n2" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">n2</port>
			</outputs>
			<clocks />
			<block name="n2" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">n2</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="n3" instance="io[6]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">n3 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="n3" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">n3</port>
			</outputs>
			<clocks />
			<block name="n3" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">n3</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pclk" instance="io[7]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pclk open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pclk" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">pclk</port>
			</outputs>
			<clocks />
			<block name="pclk" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pclk</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
</block>