[2025-09-17 09:22:35] START suite=qualcomm_srv trace=srv50_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv50_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2627735 heartbeat IPC: 3.806 cumulative IPC: 3.806 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5107353 cumulative IPC: 3.916 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5107353 cumulative IPC: 3.916 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5107354 heartbeat IPC: 4.033 cumulative IPC: 5 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 13557883 heartbeat IPC: 1.183 cumulative IPC: 1.183 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 22092351 heartbeat IPC: 1.172 cumulative IPC: 1.178 (Simulation time: 00 hr 03 min 23 sec)
Heartbeat CPU 0 instructions: 50000016 cycles: 30530631 heartbeat IPC: 1.185 cumulative IPC: 1.18 (Simulation time: 00 hr 04 min 31 sec)
Heartbeat CPU 0 instructions: 60000016 cycles: 38960396 heartbeat IPC: 1.186 cumulative IPC: 1.182 (Simulation time: 00 hr 05 min 40 sec)
Heartbeat CPU 0 instructions: 70000019 cycles: 47433053 heartbeat IPC: 1.18 cumulative IPC: 1.181 (Simulation time: 00 hr 06 min 52 sec)
Heartbeat CPU 0 instructions: 80000020 cycles: 55954211 heartbeat IPC: 1.174 cumulative IPC: 1.18 (Simulation time: 00 hr 08 min 00 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv50_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000022 cycles: 64458460 heartbeat IPC: 1.176 cumulative IPC: 1.179 (Simulation time: 00 hr 09 min 08 sec)
Heartbeat CPU 0 instructions: 100000022 cycles: 72907899 heartbeat IPC: 1.184 cumulative IPC: 1.18 (Simulation time: 00 hr 10 min 17 sec)
Heartbeat CPU 0 instructions: 110000024 cycles: 81517812 heartbeat IPC: 1.161 cumulative IPC: 1.178 (Simulation time: 00 hr 11 min 23 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 84886943 cumulative IPC: 1.178 (Simulation time: 00 hr 12 min 27 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 84886943 cumulative IPC: 1.178 (Simulation time: 00 hr 12 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv50_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.178 instructions: 100000000 cycles: 84886943
CPU 0 Branch Prediction Accuracy: 92.61% MPKI: 13.29 Average ROB Occupancy at Mispredict: 29.94
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1153
BRANCH_INDIRECT: 0.3622
BRANCH_CONDITIONAL: 11.43
BRANCH_DIRECT_CALL: 0.4484
BRANCH_INDIRECT_CALL: 0.5255
BRANCH_RETURN: 0.4033


====Backend Stall Breakdown====
ROB_STALL: 44205
LQ_STALL: 0
SQ_STALL: 360743


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 74.888885
REPLAY_LOAD: 28.59854
NON_REPLAY_LOAD: 11.056053

== Total ==
ADDR_TRANS: 2022
REPLAY_LOAD: 3918
NON_REPLAY_LOAD: 38265

== Counts ==
ADDR_TRANS: 27
REPLAY_LOAD: 137
NON_REPLAY_LOAD: 3461

cpu0->cpu0_STLB TOTAL        ACCESS:    2066897 HIT:    2053869 MISS:      13028 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2066897 HIT:    2053869 MISS:      13028 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 77.82 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9692859 HIT:    8740061 MISS:     952798 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7906638 HIT:    7076939 MISS:     829699 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     599649 HIT:     500184 MISS:      99465 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1164979 HIT:    1151520 MISS:      13459 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      21593 HIT:      11418 MISS:      10175 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.23 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15128711 HIT:    7611383 MISS:    7517328 MSHR_MERGE:    1812434
cpu0->cpu0_L1I LOAD         ACCESS:   15128711 HIT:    7611383 MISS:    7517328 MSHR_MERGE:    1812434
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.05 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29663001 HIT:   25116379 MISS:    4546622 MSHR_MERGE:    1723630
cpu0->cpu0_L1D LOAD         ACCESS:   16451099 HIT:   13746759 MISS:    2704340 MSHR_MERGE:     502591
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13185619 HIT:   11365042 MISS:    1820577 MSHR_MERGE:    1220927
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26283 HIT:       4578 MISS:      21705 MSHR_MERGE:        112
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.57 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12411840 HIT:   10289414 MISS:    2122426 MSHR_MERGE:    1070540
cpu0->cpu0_ITLB LOAD         ACCESS:   12411840 HIT:   10289414 MISS:    2122426 MSHR_MERGE:    1070540
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.311 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28215715 HIT:   26844892 MISS:    1370823 MSHR_MERGE:     355812
cpu0->cpu0_DTLB LOAD         ACCESS:   28215715 HIT:   26844892 MISS:    1370823 MSHR_MERGE:     355812
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.667 cycles
cpu0->LLC TOTAL        ACCESS:    1092981 HIT:    1068714 MISS:      24267 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     829699 HIT:     812466 MISS:      17233 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      99465 HIT:      95319 MISS:       4146 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     153642 HIT:     153516 MISS:        126 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10175 HIT:       7413 MISS:       2762 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 108.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        610
  ROW_BUFFER_MISS:      23521
  AVG DBUS CONGESTED CYCLE: 3.391
Channel 0 WQ ROW_BUFFER_HIT:        218
  ROW_BUFFER_MISS:       2549
  FULL:          0
Channel 0 REFRESHES ISSUED:       7074

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       504991       567235        83506         1973
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           45         2383          732          252
  STLB miss resolved @ L2C                0         1956         2396         1082          112
  STLB miss resolved @ LLC                0          505         1283         2935          607
  STLB miss resolved @ MEM                0            0          534         2132         1155

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             181815        59689      1436893       116003          253
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2         1238          404           44
  STLB miss resolved @ L2C                0         1310         7343         1397            5
  STLB miss resolved @ LLC                0          105         1781         1759           40
  STLB miss resolved @ MEM                0            0           54          146          128
[2025-09-17 09:35:02] END   suite=qualcomm_srv trace=srv50_ap (rc=0)
