
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.252422                       # Number of seconds simulated
sim_ticks                                252421503500                       # Number of ticks simulated
final_tick                               252421503500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 648277                       # Simulator instruction rate (inst/s)
host_op_rate                                   742908                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1528326664                       # Simulator tick rate (ticks/s)
host_mem_usage                                 641780                       # Number of bytes of host memory used
host_seconds                                   165.16                       # Real time elapsed on the host
sim_insts                                   107070773                       # Number of instructions simulated
sim_ops                                     122700151                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 252421503500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          474816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1027616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1502432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       474816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        474816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       820096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          820096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            14838                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            32113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               46951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         25628                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              25628                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            1881044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4071032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5952076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       1881044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1881044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         3248915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3248915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         3248915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           1881044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4071032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              9200991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       46951                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25628                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46951                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25628                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2867456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  137408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1246080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1502432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               820096                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2147                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6127                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3910                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  252421425500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 46951                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                25628                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    165.543540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   103.945416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.400335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        15458     62.23%     62.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6037     24.30%     86.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          750      3.02%     89.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          404      1.63%     91.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          335      1.35%     92.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          251      1.01%     93.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          234      0.94%     94.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          194      0.78%     95.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1176      4.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24839                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.191375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.122566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     63.709931                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            705     63.34%     63.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           299     26.86%     90.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            55      4.94%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           13      1.17%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            8      0.72%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.36%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      0.45%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.27%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            5      0.45%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.27%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.09%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            3      0.27%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.18%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.09%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.18%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1113                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1113                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.493261                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.467098                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.942692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              304     27.31%     27.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.63%     27.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              751     67.48%     95.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               51      4.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1113                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   5193551000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              6033626000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  224020000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                    115917.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               134667.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        11.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         4.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.77                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    21448                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   17981                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.21                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    3477885.14                       # Average gap between requests
system.mem_ctrls.pageHitRate                    61.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                104094060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 55312125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               199113180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               61956180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         12062924640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3468155880                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            696604800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     25382294370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     19664135040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      35452883880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            97150289625                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            384.873271                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         242994871750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1387062750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    5133378000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 136123880250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  51208260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2906149250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  55662773250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 73299240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 38951880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               120787380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               39677220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         8933177760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2485587030                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            504000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     19367462280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     14535875520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      41665488840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            87767292990                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            347.701332                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         245650766500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    993888000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3800674000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 165325165000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  37853951000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1975493250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  42472332250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 252421503500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 252421503500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 252421503500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 252421503500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 252421503500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    252421503500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        504843007                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   107070773                       # Number of instructions committed
system.cpu.committedOps                     122700151                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             110930775                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     6902175                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     14582795                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    110930775                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           169733328                       # number of times the integer registers were read
system.cpu.num_int_register_writes           80178274                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            409318722                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            68848069                       # number of times the CC registers were written
system.cpu.num_mem_refs                      24783461                       # number of memory refs
system.cpu.num_load_insts                    13281071                       # Number of load instructions
system.cpu.num_store_insts                   11502390                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  504843007                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          20832360                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  97539575     78.38%     78.38% # Class of executed instruction
system.cpu.op_class::IntMult                  2100437      1.69%     80.07% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc              24612      0.02%     80.09% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::MemRead                 13281071     10.67%     90.76% # Class of executed instruction
system.cpu.op_class::MemWrite                11502374      9.24%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  124448085                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 252421503500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2431039                       # number of replacements
system.cpu.dcache.tags.tagsinuse            13.999930                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            20961322                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2431053                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.622322                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    13.999930                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.437498                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.437498                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          96000553                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         96000553                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 252421503500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     10604946                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10604946                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     10257942                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10257942                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        49217                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49217                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        49217                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        49217                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      20862888                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         20862888                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     20862888                       # number of overall hits
system.cpu.dcache.overall_hits::total        20862888                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1636725                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1636725                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       794328                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       794328                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2431053                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2431053                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2431053                       # number of overall misses
system.cpu.dcache.overall_misses::total       2431053                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  24342269500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24342269500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  13228732500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13228732500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  37571002000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37571002000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  37571002000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37571002000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     12241671                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12241671                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11052270                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11052270                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        49217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        49217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        49217                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        49217                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     23293941                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     23293941                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     23293941                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     23293941                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.133701                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.133701                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.071870                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.071870                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.104364                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.104364                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.104364                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.104364                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14872.547007                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14872.547007                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 16653.992431                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16653.992431                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 15454.620693                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15454.620693                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 15454.620693                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15454.620693                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1509808                       # number of writebacks
system.cpu.dcache.writebacks::total           1509808                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1636725                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1636725                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       794328                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       794328                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2431053                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2431053                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2431053                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2431053                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  22705544500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  22705544500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  12434404500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12434404500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  35139949000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  35139949000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  35139949000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  35139949000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.133701                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.133701                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.071870                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.071870                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.104364                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.104364                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.104364                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.104364                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13872.547007                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13872.547007                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15653.992431                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15653.992431                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14454.620693                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14454.620693                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14454.620693                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14454.620693                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 252421503500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           7046920                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.997341                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           100515869                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           7046984                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.263672                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          85045500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.997341                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999958                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999958                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         114609837                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        114609837                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 252421503500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    100515869                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       100515869                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     100515869                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        100515869                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    100515869                       # number of overall hits
system.cpu.icache.overall_hits::total       100515869                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      7046984                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       7046984                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      7046984                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        7046984                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      7046984                       # number of overall misses
system.cpu.icache.overall_misses::total       7046984                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  93571296000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  93571296000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  93571296000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  93571296000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  93571296000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  93571296000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    107562853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    107562853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    107562853                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    107562853                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    107562853                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    107562853                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.065515                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.065515                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.065515                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.065515                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.065515                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.065515                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13278.204690                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13278.204690                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13278.204690                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13278.204690                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13278.204690                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13278.204690                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      7046920                       # number of writebacks
system.cpu.icache.writebacks::total           7046920                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      7046984                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      7046984                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      7046984                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      7046984                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      7046984                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      7046984                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  86524312000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  86524312000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  86524312000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  86524312000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  86524312000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  86524312000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.065515                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.065515                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.065515                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.065515                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.065515                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.065515                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12278.204690                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12278.204690                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12278.204690                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12278.204690                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12278.204690                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12278.204690                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 252421503500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     50024                       # number of replacements
system.l2.tags.tagsinuse                   511.941379                       # Cycle average of tags in use
system.l2.tags.total_refs                    18887601                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50536                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    373.745469                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                 108122000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       39.880582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        235.619161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        236.441637                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.077892                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.460194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.461800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999886                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          172                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 303065496                       # Number of tag accesses
system.l2.tags.data_accesses                303065496                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 252421503500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1509808                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1509808                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      7042108                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7042108                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             781080                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                781080                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         7032146                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            7032146                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1617860                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1617860                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               7032146                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2398940                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9431086                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              7032146                       # number of overall hits
system.l2.overall_hits::cpu.data              2398940                       # number of overall hits
system.l2.overall_hits::total                 9431086                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            13248                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13248                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         14838                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            14838                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        18865                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18865                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               14838                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               32113                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46951                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              14838                       # number of overall misses
system.l2.overall_misses::cpu.data              32113                       # number of overall misses
system.l2.overall_misses::total                 46951                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   3041572500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3041572500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   2105065000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2105065000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   3256599000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3256599000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    2105065000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    6298171500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8403236500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   2105065000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   6298171500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8403236500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1509808                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1509808                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      7042108                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7042108                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         794328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            794328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      7046984                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7046984                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1636725                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1636725                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           7046984                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2431053                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9478037                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          7046984                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2431053                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9478037                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.016678                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.016678                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.002106                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002106                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.011526                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.011526                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.002106                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.013210                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004954                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.002106                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.013210                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004954                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 229587.296196                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 229587.296196                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 141869.861167                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 141869.861167                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 172626.504108                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 172626.504108                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 141869.861167                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 196125.291938                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 178978.860940                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 141869.861167                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 196125.291938                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 178978.860940                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                25628                       # number of writebacks
system.l2.writebacks::total                     25628                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          298                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           298                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        13248                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13248                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        14838                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        14838                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        18865                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18865                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          14838                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          32113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46951                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         14838                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         32113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46951                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   2909092500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2909092500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1956685000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1956685000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   3067949000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3067949000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1956685000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   5977041500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7933726500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1956685000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   5977041500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7933726500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.016678                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.016678                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.002106                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002106                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.011526                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.011526                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.002106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.013210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004954                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.002106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.013210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.004954                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 219587.296196                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 219587.296196                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 131869.861167                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 131869.861167                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 162626.504108                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 162626.504108                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 131869.861167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 186125.291938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 168978.860940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 131869.861167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 186125.291938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 168978.860940                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         93368                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        46425                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 252421503500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              33703                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        25628                       # Transaction distribution
system.membus.trans_dist::CleanEvict            20789                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13248                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13248                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         33703                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       140319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 140319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2322528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2322528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46951                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46951    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46951                       # Request fanout histogram
system.membus.reqLayer0.occupancy           147359000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          157955000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     18955996                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      9477959                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        17561                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           3905                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3904                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 252421503500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           8683709                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1535436                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      7046920                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          945627                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           794328                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          794328                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7046984                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1636725                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     21140888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7293145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28434033                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    451004928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    126107552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              577112480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           50024                       # Total snoops (count)
system.tol2bus.snoopTraffic                    820096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9528061                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002253                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047415                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9506595     99.77%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  21465      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9528061                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13756362000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        7046984000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2431053000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
