;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -100, -100
	SUB <0, @22
	SUB <0, @2
	SPL -100, -300
	SLT <0, @2
	SUB <0, @2
	JMP <61, #0
	JMP <61, #0
	SUB <0, @22
	SUB 12, @10
	JMN <121, 103
	DJN -1, @-20
	SUB @121, 103
	DJN 1, @21
	ADD 210, 31
	SUB @961, 106
	ADD @-127, 100
	JMN <121, 106
	JMN <121, 106
	MOV -1, <-20
	SUB @-27, 100
	DJN 0, #2
	SUB @0, @6
	SUB -7, <360
	SUB -7, <360
	SLT @61, <0
	ADD #30, <2
	SLT <0, @2
	JMN <121, <106
	SUB #0, 9
	SLT 210, 31
	SUB @-27, 100
	ADD 10, @121
	SUB @-27, 100
	JMN @2, #0
	SUB 12, 210
	JMN -7, @360
	SLT @-10, @9
	JMZ 100, -600
	DJN 0, #2
	CMP @-27, 100
	SUB 12, 210
	CMP 80, 12
	ADD 80, 12
	ADD 80, 12
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
