--------------------------------------------------------------------------------
Release 11.1 Trace  (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

/mnt/cad/Xilinx/11.1/ISE/bin/lin64/unwrapped/trce -ise
/home/jikken17/FPGA_TOP/ISE/ISE.ise -intstyle ise -v 3 -s 1 -fastpaths -xml
fpga_top.twx fpga_top.ncd -o fpga_top.twr fpga_top.pcf

Design file:              fpga_top.ncd
Physical constraint file: fpga_top.pcf
Device,package,speed:     xc5vlx50,ff676,-1 (PRODUCTION 1.66 2009-08-24, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: A_CRG/DCM_ADV_INST/CLKIN
  Logical resource: A_CRG/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: A_CRG/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: A_CRG/DCM_ADV_INST/CLK0
  Logical resource: A_CRG/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: A_CRG/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: A_CRG/DCM_ADV_INST/CLKIN
  Logical resource: A_CRG/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: A_CRG/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_A_CRG_CLKFX_BUF = PERIOD TIMEGRP "A_CRG_CLKFX_BUF" 
TS_sys_clk_pin * 0.75         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_A_CRG_CLKFX_BUF = PERIOD TIMEGRP "A_CRG_CLKFX_BUF" TS_sys_clk_pin * 0.75
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_10_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[10].ODDR/SR
  Location pin: OLOGIC_X0Y198.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_11_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[11].ODDR/SR
  Location pin: OLOGIC_X0Y199.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_0_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[0].ODDR/SR
  Location pin: OLOGIC_X0Y188.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_A_CRG_CLKFX_BUF_1 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_1" 
TS_sys_clk_pin *         0.75 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_A_CRG_CLKFX_BUF_1 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_1" TS_sys_clk_pin *
        0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_10_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[10].ODDR/SR
  Location pin: OLOGIC_X0Y198.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_11_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[11].ODDR/SR
  Location pin: OLOGIC_X0Y199.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_0_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[0].ODDR/SR
  Location pin: OLOGIC_X0Y188.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_A_CRG_CLKDV_BUF = PERIOD TIMEGRP "A_CRG_CLKDV_BUF" 
TS_sys_clk_pin / 2 HIGH         50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.054ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_A_CRG_CLKDV_BUF = PERIOD TIMEGRP "A_CRG_CLKDV_BUF" TS_sys_clk_pin / 2 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait<3>/SR
  Logical resource: A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_0/SR
  Location pin: SLICE_X49Y94.SR
  Clock network: A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait<3>/SR
  Logical resource: A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_0/SR
  Location pin: SLICE_X49Y94.SR
  Clock network: A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait<3>/SR
  Logical resource: A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_1/SR
  Location pin: SLICE_X49Y94.SR
  Clock network: A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_A_CRG_CLKFX_BUF_0 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_0" 
TS_sys_clk_pin *         0.75 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_A_CRG_CLKFX_BUF_0 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_0" TS_sys_clk_pin *
        0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_10_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[10].ODDR/SR
  Location pin: OLOGIC_X0Y198.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_11_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[11].ODDR/SR
  Location pin: OLOGIC_X0Y199.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_0_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[0].ODDR/SR
  Location pin: OLOGIC_X0Y188.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_A_CRG_CLKFX_BUF_2 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_2" 
TS_sys_clk_pin *         0.75 HIGH 50%;

 20937988 paths analyzed, 11490 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.290ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_DVI_TELE_TXRX/A_RECT/blk_id_0_1 (FF)
  Destination:          A_DVI_TELE_TXRX/A_RECT/board_125 (FF)
  Requirement:          13.333ns
  Data Path Delay:      12.991ns (Levels of Logic = 7)
  Clock Path Skew:      -0.168ns (1.099 - 1.267)
  Source Clock:         Clock75 rising at 0.000ns
  Destination Clock:    Clock75 rising at 13.333ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: A_DVI_TELE_TXRX/A_RECT/blk_id_0_1 to A_DVI_TELE_TXRX/A_RECT/board_125
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y36.CQ      Tcko                  0.450   A_DVI_TELE_TXRX/A_RECT/blk_id_0_1
                                                       A_DVI_TELE_TXRX/A_RECT/blk_id_0_1
    SLICE_X30Y35.C2      net (fanout=14)       0.981   A_DVI_TELE_TXRX/A_RECT/blk_id_0_1
    SLICE_X30Y35.C       Tilo                  0.094   A_DVI_TELE_TXRX/A_RECT/blk_pos_x<4>
                                                       A_DVI_TELE_TXRX/A_RECT_blk_offset<9>81
    SLICE_X30Y35.D5      net (fanout=18)       0.285   A_DVI_TELE_TXRX/A_RECT/blk_abs_y_3_mux0000<3>
    SLICE_X30Y35.D       Tilo                  0.094   A_DVI_TELE_TXRX/A_RECT/blk_pos_x<4>
                                                       A_DVI_TELE_TXRX/A_RECT/Madd_blk_abs_y_3_lut<0>1
    SLICE_X28Y32.AX      net (fanout=7)        1.291   A_DVI_TELE_TXRX/A_RECT/Madd_blk_abs_y_3_lut<0>
    SLICE_X28Y32.BMUX    Taxb                  0.429   A_DVI_TELE_TXRX/A_RECT/Madd_blk_offset_3_add0000_cy<4>
                                                       A_DVI_TELE_TXRX/A_RECT/Madd_blk_offset_3_add0000_cy<4>
    SLICE_X9Y56.B1       net (fanout=160)      4.407   A_DVI_TELE_TXRX/A_RECT/blk_offset_3<4>
    SLICE_X9Y56.B        Tilo                  0.094   A_DVI_TELE_TXRX/A_RECT/N1732
                                                       A_DVI_TELE_TXRX/A_RECT/board_126_and000111
    SLICE_X31Y69.D1      net (fanout=12)       2.883   A_DVI_TELE_TXRX/A_RECT/N1728
    SLICE_X31Y69.D       Tilo                  0.094   A_DVI_TELE_TXRX/A_RECT/board_124_mux0000464
                                                       A_DVI_TELE_TXRX/A_RECT/board_124_mux0000464
    SLICE_X30Y69.A3      net (fanout=1)        0.944   A_DVI_TELE_TXRX/A_RECT/board_124_mux0000464
    SLICE_X30Y69.A       Tilo                  0.094   A_DVI_TELE_TXRX/A_RECT/board<127>
                                                       A_DVI_TELE_TXRX/A_RECT/board_124_mux0000493
    SLICE_X30Y70.D2      net (fanout=3)        0.823   A_DVI_TELE_TXRX/A_RECT/N1586
    SLICE_X30Y70.CLK     Tas                   0.028   A_DVI_TELE_TXRX/A_RECT/board<125>
                                                       A_DVI_TELE_TXRX/A_RECT/board_125_mux00001
                                                       A_DVI_TELE_TXRX/A_RECT/board_125
    -------------------------------------------------  ---------------------------
    Total                                     12.991ns (1.377ns logic, 11.614ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_DVI_TELE_TXRX/A_RECT/blk_id_0_1 (FF)
  Destination:          A_DVI_TELE_TXRX/A_RECT/board_124 (FF)
  Requirement:          13.333ns
  Data Path Delay:      12.981ns (Levels of Logic = 7)
  Clock Path Skew:      -0.168ns (1.099 - 1.267)
  Source Clock:         Clock75 rising at 0.000ns
  Destination Clock:    Clock75 rising at 13.333ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: A_DVI_TELE_TXRX/A_RECT/blk_id_0_1 to A_DVI_TELE_TXRX/A_RECT/board_124
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y36.CQ      Tcko                  0.450   A_DVI_TELE_TXRX/A_RECT/blk_id_0_1
                                                       A_DVI_TELE_TXRX/A_RECT/blk_id_0_1
    SLICE_X30Y35.C2      net (fanout=14)       0.981   A_DVI_TELE_TXRX/A_RECT/blk_id_0_1
    SLICE_X30Y35.C       Tilo                  0.094   A_DVI_TELE_TXRX/A_RECT/blk_pos_x<4>
                                                       A_DVI_TELE_TXRX/A_RECT_blk_offset<9>81
    SLICE_X30Y35.D5      net (fanout=18)       0.285   A_DVI_TELE_TXRX/A_RECT/blk_abs_y_3_mux0000<3>
    SLICE_X30Y35.D       Tilo                  0.094   A_DVI_TELE_TXRX/A_RECT/blk_pos_x<4>
                                                       A_DVI_TELE_TXRX/A_RECT/Madd_blk_abs_y_3_lut<0>1
    SLICE_X28Y32.AX      net (fanout=7)        1.291   A_DVI_TELE_TXRX/A_RECT/Madd_blk_abs_y_3_lut<0>
    SLICE_X28Y32.BMUX    Taxb                  0.429   A_DVI_TELE_TXRX/A_RECT/Madd_blk_offset_3_add0000_cy<4>
                                                       A_DVI_TELE_TXRX/A_RECT/Madd_blk_offset_3_add0000_cy<4>
    SLICE_X9Y56.B1       net (fanout=160)      4.407   A_DVI_TELE_TXRX/A_RECT/blk_offset_3<4>
    SLICE_X9Y56.B        Tilo                  0.094   A_DVI_TELE_TXRX/A_RECT/N1732
                                                       A_DVI_TELE_TXRX/A_RECT/board_126_and000111
    SLICE_X31Y69.D1      net (fanout=12)       2.883   A_DVI_TELE_TXRX/A_RECT/N1728
    SLICE_X31Y69.D       Tilo                  0.094   A_DVI_TELE_TXRX/A_RECT/board_124_mux0000464
                                                       A_DVI_TELE_TXRX/A_RECT/board_124_mux0000464
    SLICE_X30Y69.A3      net (fanout=1)        0.944   A_DVI_TELE_TXRX/A_RECT/board_124_mux0000464
    SLICE_X30Y69.A       Tilo                  0.094   A_DVI_TELE_TXRX/A_RECT/board<127>
                                                       A_DVI_TELE_TXRX/A_RECT/board_124_mux0000493
    SLICE_X30Y70.C2      net (fanout=3)        0.812   A_DVI_TELE_TXRX/A_RECT/N1586
    SLICE_X30Y70.CLK     Tas                   0.029   A_DVI_TELE_TXRX/A_RECT/board<125>
                                                       A_DVI_TELE_TXRX/A_RECT/board_124_mux00001
                                                       A_DVI_TELE_TXRX/A_RECT/board_124
    -------------------------------------------------  ---------------------------
    Total                                     12.981ns (1.378ns logic, 11.603ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_DVI_TELE_TXRX/A_RECT/blk_id_2_1 (FF)
  Destination:          A_DVI_TELE_TXRX/A_RECT/board_281 (FF)
  Requirement:          13.333ns
  Data Path Delay:      13.047ns (Levels of Logic = 6)
  Clock Path Skew:      -0.098ns (1.154 - 1.252)
  Source Clock:         Clock75 rising at 0.000ns
  Destination Clock:    Clock75 rising at 13.333ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: A_DVI_TELE_TXRX/A_RECT/blk_id_2_1 to A_DVI_TELE_TXRX/A_RECT/board_281
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y37.AQ      Tcko                  0.450   A_DVI_TELE_TXRX/A_RECT/blk_id_2_1
                                                       A_DVI_TELE_TXRX/A_RECT/blk_id_2_1
    SLICE_X31Y36.C2      net (fanout=14)       1.124   A_DVI_TELE_TXRX/A_RECT/blk_id_2_1
    SLICE_X31Y36.C       Tilo                  0.094   A_DVI_TELE_TXRX/A_RECT/Madd_blk_abs_x_4_lut<0>
                                                       A_DVI_TELE_TXRX/A_RECT_blk_offset<9>41
    SLICE_X31Y37.B1      net (fanout=136)      0.900   A_DVI_TELE_TXRX/A_RECT/blk_abs_x_4_mux0000<3>
    SLICE_X31Y37.B       Tilo                  0.094   A_DVI_TELE_TXRX/A_RECT/Madd_blk_abs_y_2_cy<2>
                                                       A_DVI_TELE_TXRX/A_RECT/Madd_blk_abs_x_4_xor<2>11
    SLICE_X33Y34.B3      net (fanout=8)        0.794   A_DVI_TELE_TXRX/A_RECT/Madd_poy_offset_4_add0000_lut<2>
    SLICE_X33Y34.CMUX    Topbc                 0.673   A_DVI_TELE_TXRX/A_RECT/Madd_blk_offset_4_add0000_cy<4>
                                                       A_DVI_TELE_TXRX/A_RECT/Madd_blk_offset_4_add0000_lut<2>
                                                       A_DVI_TELE_TXRX/A_RECT/Madd_blk_offset_4_add0000_cy<4>
    SLICE_X28Y70.A2      net (fanout=87)       4.914   A_DVI_TELE_TXRX/A_RECT/blk_offset_4<5>
    SLICE_X28Y70.A       Tilo                  0.094   A_DVI_TELE_TXRX/A_RECT/A2_DRAW/Mmux_area_mux0000_175
                                                       A_DVI_TELE_TXRX/A_RECT/board_259_and000021
    SLICE_X26Y63.B1      net (fanout=18)       3.019   A_DVI_TELE_TXRX/A_RECT/board_274_and0000
    SLICE_X26Y63.B       Tilo                  0.094   A_DVI_TELE_TXRX/A_RECT/board<283>
                                                       A_DVI_TELE_TXRX/A_RECT/board_280_mux000011
    SLICE_X25Y63.D2      net (fanout=3)        0.769   A_DVI_TELE_TXRX/A_RECT/N83
    SLICE_X25Y63.CLK     Tas                   0.028   A_DVI_TELE_TXRX/A_RECT/board<281>
                                                       A_DVI_TELE_TXRX/A_RECT/board_281_mux00001
                                                       A_DVI_TELE_TXRX/A_RECT/board_281
    -------------------------------------------------  ---------------------------
    Total                                     13.047ns (1.527ns logic, 11.520ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_A_CRG_CLKFX_BUF_2 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_2" TS_sys_clk_pin *
        0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.301ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_2 (FF)
  Destination:          A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 0)
  Clock Path Skew:      0.180ns (1.336 - 1.156)
  Source Clock:         Clock75 rising at 0.000ns
  Destination Clock:    Clock75 rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_2 to A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y79.CQ      Tcko                  0.414   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_2
    SLICE_X26Y80.CX      net (fanout=1)        0.285   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_2
    SLICE_X26Y80.CLK     Tckdi       (-Th)     0.218   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_2
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.196ns logic, 0.285ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_0 (FF)
  Destination:          A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.180ns (1.336 - 1.156)
  Source Clock:         Clock75 rising at 0.000ns
  Destination Clock:    Clock75 rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_0 to A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y79.AQ      Tcko                  0.414   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_0
    SLICE_X26Y80.AX      net (fanout=1)        0.301   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_0
    SLICE_X26Y80.CLK     Tckdi       (-Th)     0.229   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_0
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.185ns logic, 0.301ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_17 (FF)
  Destination:          A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (1.404 - 1.254)
  Source Clock:         Clock75 rising at 0.000ns
  Destination Clock:    Clock75 rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_17 to A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y79.BQ       Tcko                  0.414   A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut<19>
                                                       A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_17
    SLICE_X3Y80.BX       net (fanout=1)        0.274   A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut<17>
    SLICE_X3Y80.CLK      Tckdi       (-Th)     0.231   A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/POut<27>
                                                       A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_25
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.183ns logic, 0.274ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_A_CRG_CLKFX_BUF_2 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_2" TS_sys_clk_pin *
        0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_10_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[10].ODDR/SR
  Location pin: OLOGIC_X0Y198.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_11_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[11].ODDR/SR
  Location pin: OLOGIC_X0Y199.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_0_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[0].ODDR/SR
  Location pin: OLOGIC_X0Y188.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_A_CRG_CLKDV_BUF_0 = PERIOD TIMEGRP "A_CRG_CLKDV_BUF_0" 
TS_sys_clk_pin / 2         HIGH 50%;

 5615 paths analyzed, 1001 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.833ns.
--------------------------------------------------------------------------------
Slack (setup path):     13.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_14 (FF)
  Destination:          A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.511ns (Levels of Logic = 6)
  Clock Path Skew:      -0.197ns (1.131 - 1.328)
  Source Clock:         Clock50 rising at 0.000ns
  Destination Clock:    Clock50 rising at 20.000ns
  Clock Uncertainty:    0.125ns

  Clock Uncertainty:          0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_14 to A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y80.CQ      Tcko                  0.450   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count<14>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_14
    SLICE_X49Y79.B2      net (fanout=2)        0.751   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count<14>
    SLICE_X49Y79.B       Tilo                  0.094   A_AUDIO/A0_IF/oAudio_L<15>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done33
    SLICE_X49Y79.A5      net (fanout=1)        0.224   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done33
    SLICE_X49Y79.A       Tilo                  0.094   A_AUDIO/A0_IF/oAudio_L<15>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done65_SW0
    SLICE_X44Y77.D3      net (fanout=2)        0.780   N2228
    SLICE_X44Y77.D       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done65
    SLICE_X42Y76.D3      net (fanout=6)        0.896   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done
    SLICE_X42Y76.CMUX    Topdc                 0.389   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1247
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>12472
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1247_f7
    SLICE_X36Y66.D2      net (fanout=1)        1.327   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1247
    SLICE_X36Y66.CMUX    Topdc                 0.374   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1109
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1274_F
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1274
    SLICE_X45Y73.A4      net (fanout=1)        1.012   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1274
    SLICE_X45Y73.CLK     Tas                   0.026   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state<1>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>12951
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_1
    -------------------------------------------------  ---------------------------
    Total                                      6.511ns (1.521ns logic, 4.990ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_11 (FF)
  Destination:          A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.624ns (Levels of Logic = 6)
  Clock Path Skew:      -0.083ns (0.461 - 0.544)
  Source Clock:         Clock50 rising at 0.000ns
  Destination Clock:    Clock50 rising at 20.000ns
  Clock Uncertainty:    0.125ns

  Clock Uncertainty:          0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_11 to A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y79.DQ      Tcko                  0.450   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count<11>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_11
    SLICE_X49Y79.B1      net (fanout=2)        0.864   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count<11>
    SLICE_X49Y79.B       Tilo                  0.094   A_AUDIO/A0_IF/oAudio_L<15>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done33
    SLICE_X49Y79.A5      net (fanout=1)        0.224   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done33
    SLICE_X49Y79.A       Tilo                  0.094   A_AUDIO/A0_IF/oAudio_L<15>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done65_SW0
    SLICE_X44Y77.D3      net (fanout=2)        0.780   N2228
    SLICE_X44Y77.D       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done65
    SLICE_X42Y76.D3      net (fanout=6)        0.896   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done
    SLICE_X42Y76.CMUX    Topdc                 0.389   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1247
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>12472
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1247_f7
    SLICE_X36Y66.D2      net (fanout=1)        1.327   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1247
    SLICE_X36Y66.CMUX    Topdc                 0.374   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1109
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1274_F
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1274
    SLICE_X45Y73.A4      net (fanout=1)        1.012   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1274
    SLICE_X45Y73.CLK     Tas                   0.026   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state<1>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>12951
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_1
    -------------------------------------------------  ---------------------------
    Total                                      6.624ns (1.521ns logic, 5.103ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_14 (FF)
  Destination:          A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.501ns (Levels of Logic = 6)
  Clock Path Skew:      -0.197ns (1.131 - 1.328)
  Source Clock:         Clock50 rising at 0.000ns
  Destination Clock:    Clock50 rising at 20.000ns
  Clock Uncertainty:    0.125ns

  Clock Uncertainty:          0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_14 to A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y80.CQ      Tcko                  0.450   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count<14>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_14
    SLICE_X49Y79.B2      net (fanout=2)        0.751   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count<14>
    SLICE_X49Y79.B       Tilo                  0.094   A_AUDIO/A0_IF/oAudio_L<15>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done33
    SLICE_X49Y79.A5      net (fanout=1)        0.224   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done33
    SLICE_X49Y79.A       Tilo                  0.094   A_AUDIO/A0_IF/oAudio_L<15>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done65_SW0
    SLICE_X44Y77.D3      net (fanout=2)        0.780   N2228
    SLICE_X44Y77.D       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done65
    SLICE_X42Y76.C3      net (fanout=6)        0.883   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done
    SLICE_X42Y76.CMUX    Tilo                  0.392   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1247
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>12471
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1247_f7
    SLICE_X36Y66.D2      net (fanout=1)        1.327   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1247
    SLICE_X36Y66.CMUX    Topdc                 0.374   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1109
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1274_F
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1274
    SLICE_X45Y73.A4      net (fanout=1)        1.012   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1274
    SLICE_X45Y73.CLK     Tas                   0.026   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state<1>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>12951
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_1
    -------------------------------------------------  ---------------------------
    Total                                      6.501ns (1.524ns logic, 4.977ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_A_CRG_CLKDV_BUF_0 = PERIOD TIMEGRP "A_CRG_CLKDV_BUF_0" TS_sys_clk_pin / 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_28 (FF)
  Destination:          A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.478ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.146 - 0.129)
  Source Clock:         Clock50 rising at 20.000ns
  Destination Clock:    Clock50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_28 to A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y66.AQ      Tcko                  0.414   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<31>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_28
    SLICE_X36Y64.DX      net (fanout=2)        0.294   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<28>
    SLICE_X36Y64.CLK     Tckdi       (-Th)     0.230   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<27>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_27
    -------------------------------------------------  ---------------------------
    Total                                      0.478ns (0.184ns logic, 0.294ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_5 (FF)
  Destination:          A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock50 rising at 20.000ns
  Destination Clock:    Clock50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_5 to A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y103.BQ     Tcko                  0.414   A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg<7>
                                                       A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_5
    SLICE_X29Y103.AX     net (fanout=2)        0.285   A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg<5>
    SLICE_X29Y103.CLK    Tckdi       (-Th)     0.229   A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg<7>
                                                       A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.185ns logic, 0.285ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_7 (FF)
  Destination:          A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock50 rising at 20.000ns
  Destination Clock:    Clock50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_7 to A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y103.DQ     Tcko                  0.414   A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg<7>
                                                       A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_7
    SLICE_X29Y103.CX     net (fanout=2)        0.279   A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg<7>
    SLICE_X29Y103.CLK    Tckdi       (-Th)     0.218   A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg<7>
                                                       A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.196ns logic, 0.279ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_A_CRG_CLKDV_BUF_0 = PERIOD TIMEGRP "A_CRG_CLKDV_BUF_0" TS_sys_clk_pin / 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait<3>/SR
  Logical resource: A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_0/SR
  Location pin: SLICE_X49Y94.SR
  Clock network: A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait<3>/SR
  Logical resource: A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_0/SR
  Location pin: SLICE_X49Y94.SR
  Clock network: A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait<3>/SR
  Logical resource: A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_1/SR
  Location pin: SLICE_X49Y94.SR
  Clock network: A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      8.332ns|      9.967ns|            0|            0|            0|     20943603|
| TS_A_CRG_CLKFX_BUF            |     13.333ns|      2.400ns|          N/A|            0|            0|            0|            0|
| TS_A_CRG_CLKFX_BUF_1          |     13.333ns|      2.400ns|          N/A|            0|            0|            0|            0|
| TS_A_CRG_CLKDV_BUF            |     20.000ns|      1.054ns|          N/A|            0|            0|            0|            0|
| TS_A_CRG_CLKFX_BUF_0          |     13.333ns|      2.400ns|          N/A|            0|            0|            0|            0|
| TS_A_CRG_CLKFX_BUF_2          |     13.333ns|     13.290ns|          N/A|            0|            0|     20937988|            0|
| TS_A_CRG_CLKDV_BUF_0          |     20.000ns|      6.833ns|          N/A|            0|            0|         5615|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.290|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 20943603 paths, 0 nets, and 65671 connections

Design statistics:
   Minimum period:  13.290ns{1}   (Maximum frequency:  75.245MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec  8 17:24:27 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 611 MB



