* * * * * * * * * * * * * * * * * * * * 
RunDirectory : /mnt/nas/users/brown/OpenFPGA-Physical-ICC2/FPGA1212_SOFA_PLUS_HD_PNR/FPGA1212_SOFA_PLUS_HD_task/run001
python3.8 /research/ece/lnis/Share/OpenFPGA_for_Chip/openfpga_flow/scripts/run_fpga_flow.py /mnt/nas/users/brown/OpenFPGA-Physical-ICC2/FPGA1212_SOFA_PLUS_HD_PNR/FPGA1212_SOFA_PLUS_HD_task/arch/vpr_arch.xml /mnt/nas/users/brown/OpenFPGA-Physical-ICC2/FPGA1212_SOFA_PLUS_HD_PNR/FPGA1212_SOFA_PLUS_HD_task/micro_benchmark/and.blif --top_module top --run_dir /mnt/nas/users/brown/OpenFPGA-Physical-ICC2/FPGA1212_SOFA_PLUS_HD_PNR/FPGA1212_SOFA_PLUS_HD_task/run001/vpr_arch/top/MIN_ROUTE_CHAN_WIDTH --fpga_flow vpr_blif --openfpga_shell_template /mnt/nas/users/brown/OpenFPGA-Physical-ICC2/FPGA1212_SOFA_PLUS_HD_PNR/FPGA1212_SOFA_PLUS_HD_task/generate_fabric.openfpga --openfpga_arch_file /mnt/nas/users/brown/OpenFPGA-Physical-ICC2/FPGA1212_SOFA_PLUS_HD_PNR/FPGA1212_SOFA_PLUS_HD_task/arch/openfpga_arch.xml --openfpga_sim_setting_file /research/ece/lnis/Share/OpenFPGA_for_Chip/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml --external_fabric_key_file /mnt/nas/users/brown/OpenFPGA-Physical-ICC2/FPGA1212_SOFA_PLUS_HD_PNR/FPGA1212_SOFA_PLUS_HD_task/arch/fabric_key.xml --openfpga_vpr_device_layout ice40 --openfpga_vpr_route_chan_width 128 --activity_file /mnt/nas/users/brown/OpenFPGA-Physical-ICC2/FPGA1212_SOFA_PLUS_HD_PNR/FPGA1212_SOFA_PLUS_HD_task/micro_benchmark/and.act --base_verilog /mnt/nas/users/brown/OpenFPGA-Physical-ICC2/FPGA1212_SOFA_PLUS_HD_PNR/FPGA1212_SOFA_PLUS_HD_task/micro_benchmark/and.v --arch_variable_file /mnt/nas/users/brown/OpenFPGA-Physical-ICC2/FPGA1212_SOFA_PLUS_HD_PNR/FPGA1212_SOFA_PLUS_HD_task/design_variables.yml --vpr_fpga_verilog --vpr_fpga_verilog_dir /mnt/nas/users/brown/OpenFPGA-Physical-ICC2/FPGA1212_SOFA_PLUS_HD_PNR/FPGA1212_SOFA_PLUS_HD_task/run001/vpr_arch/top/MIN_ROUTE_CHAN_WIDTH --vpr_fpga_x2p_rename_illegal_port --vpr_fpga_verilog_formal_verification_top_netlist --TOP top --ACT /mnt/nas/users/brown/OpenFPGA-Physical-ICC2/FPGA1212_SOFA_PLUS_HD_PNR/FPGA1212_SOFA_PLUS_HD_task/micro_benchmark/and.act --VERILOG /mnt/nas/users/brown/OpenFPGA-Physical-ICC2/FPGA1212_SOFA_PLUS_HD_PNR/FPGA1212_SOFA_PLUS_HD_task/micro_benchmark/and.v
* * * * * * * * * * * * * * * * * * * * 
INFO - Validating commnad line arguments
INFO - Run directory : /mnt/nas/users/brown/OpenFPGA-Physical-ICC2/FPGA1212_SOFA_PLUS_HD_PNR/FPGA1212_SOFA_PLUS_HD_task/run001/vpr_arch/top/MIN_ROUTE_CHAN_WIDTH
INFO - Runing OpenFPGA Shell Engine 
INFO - Launching OpenFPGA Shell Run 
INFO - OpenFPGAShell Revision: 223e06d2-dirty Compiled: 2021-08-26T09:25:07
INFO - OpenFPGA Shell Run is written in file openfpgashell.log
INFO - vpr result extracted in file vpr_stat.result
INFO - Openfpga_flow completed, Total Time Taken 7 Sec  VPR Time 7 Sec  
