INFO-FLOW: Workspace G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1 opened at Wed Jul 12 23:21:18 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: G:/Vitis_HLS/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: G:/Vitis_HLS/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 0.79 sec.
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.116 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.926 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.001 sec.
Execute   set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute     create_platform xc7z020clg484-1 -board  
Execute     source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.111 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 112.277 MB.
Execute       set_directive_top fir_wrap -name=fir_wrap 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file '../res/Lab1_FIR/src/fir.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../res/Lab1_FIR/src/fir.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: G:/Vitis_HLS/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang ../res/Lab1_FIR/src/fir.cpp -foptimization-record-file=G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot G:/Vitis_HLS/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/autopilot -I G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp {-hls-platform-db-name=G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir.cpp.clang.out.log 2> G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 4.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: G:/Vitis_HLS/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp {-hls-platform-db-name=G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/clang.out.log 2> G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp std=gnu++14 -target fpga  -directive=G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec G:/Vitis_HLS/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/.systemc_flag -fix-errors G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.968 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp std=gnu++14 -target fpga  -directive=G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec G:/Vitis_HLS/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/all.directive.json -fix-errors G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.191 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: G:/Vitis_HLS/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp.clang-tidy.loop-label.out.log 2> G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.212 sec.
INFO-FLOW: run_clang exec: G:/Vitis_HLS/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: G:/Vitis_HLS/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/autopilot -I G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir.bc {-hls-platform-db-name=G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp.clang.out.log 2> G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.135 seconds; current allocated memory: 113.938 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir.g.bc"  
INFO-FLOW: run_clang exec: G:/Vitis_HLS/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir.g.bc -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.0.bc > G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.015 sec.
Execute       run_link_or_opt -opt -out G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: G:/Vitis_HLS/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 3.511 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed G:/Vitis_HLS/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc G:/Vitis_HLS/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: G:/Vitis_HLS/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed G:/Vitis_HLS/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc G:/Vitis_HLS/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 3.451 sec.
Execute       run_link_or_opt -opt -out G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fir_wrap -reflow-float-conversion 
INFO-FLOW: run_clang exec: G:/Vitis_HLS/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fir_wrap -reflow-float-conversion -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.954 sec.
Execute       run_link_or_opt -out G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed G:/Vitis_HLS/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: G:/Vitis_HLS/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed G:/Vitis_HLS/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fir_wrap 
INFO-FLOW: run_clang exec: G:/Vitis_HLS/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fir_wrap -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: G:/Vitis_HLS/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=fir_wrap -mllvm -hls-db-dir -mllvm G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (../res/Lab1_FIR/src/fir.cpp:15:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (../res/Lab1_FIR/src/fir.cpp:15:19) in function 'fir' completely with a factor of 99 (../res/Lab1_FIR/src/fir.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firPiiE9shift_reg': Complete partitioning on dimension 1. (../res/Lab1_FIR/src/fir.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'c': Complete partitioning on dimension 1. (../res/Lab1_FIR/src/fir.cpp:3:0)
INFO: [HLS 214-364] Automatically inlining function 'fir(int*, int)' to improve effectiveness of pipeline pragma in function 'fir_wrap(int*, int*, int, int*)' (../res/Lab1_FIR/src/fir.cpp:50:2)
INFO: [HLS 214-115] Multiple burst reads of length 99 and bit width 32 in loop 'VITIS_LOOP_41_1'(../res/Lab1_FIR/src/fir.cpp:41:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../res/Lab1_FIR/src/fir.cpp:41:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_47_2'(../res/Lab1_FIR/src/fir.cpp:47:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../res/Lab1_FIR/src/fir.cpp:47:19)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_47_2'(../res/Lab1_FIR/src/fir.cpp:47:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../res/Lab1_FIR/src/fir.cpp:47:19)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.223 seconds; current allocated memory: 114.105 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 114.105 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top fir_wrap -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.0.bc -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.745 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.752 seconds; current allocated memory: 114.105 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.1.bc -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.312 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 114.105 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.g.1.bc to G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.o.1.bc -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.499 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'fir_wrap' (../res/Lab1_FIR/src/fir.cpp:19:19)...98 expression(s) balanced.
Command         transform done; 0.181 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 114.105 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.o.2.bc -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 1.239 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.24 seconds; current allocated memory: 114.105 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.045 sec.
Command     elaborate done; 29.42 sec.
Execute     ap_eval exec zip -j G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.244 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'fir_wrap' ...
Execute       ap_set_top_model fir_wrap 
Execute       get_model_list fir_wrap -filter all-wo-channel -topdown 
Execute       preproc_iomode -model fir_wrap 
Execute       preproc_iomode -model fir_wrap_Pipeline_VITIS_LOOP_47_2 
Execute       preproc_iomode -model fir_wrap_Pipeline_VITIS_LOOP_41_1 
Execute       get_model_list fir_wrap -filter all-wo-channel 
INFO-FLOW: Model list for configure: fir_wrap_Pipeline_VITIS_LOOP_41_1 fir_wrap_Pipeline_VITIS_LOOP_47_2 fir_wrap
INFO-FLOW: Configuring Module : fir_wrap_Pipeline_VITIS_LOOP_41_1 ...
Execute       set_default_model fir_wrap_Pipeline_VITIS_LOOP_41_1 
Execute       apply_spec_resource_limit fir_wrap_Pipeline_VITIS_LOOP_41_1 
INFO-FLOW: Configuring Module : fir_wrap_Pipeline_VITIS_LOOP_47_2 ...
Execute       set_default_model fir_wrap_Pipeline_VITIS_LOOP_47_2 
Execute       apply_spec_resource_limit fir_wrap_Pipeline_VITIS_LOOP_47_2 
INFO-FLOW: Configuring Module : fir_wrap ...
Execute       set_default_model fir_wrap 
Execute       apply_spec_resource_limit fir_wrap 
INFO-FLOW: Model list for preprocess: fir_wrap_Pipeline_VITIS_LOOP_41_1 fir_wrap_Pipeline_VITIS_LOOP_47_2 fir_wrap
INFO-FLOW: Preprocessing Module: fir_wrap_Pipeline_VITIS_LOOP_41_1 ...
Execute       set_default_model fir_wrap_Pipeline_VITIS_LOOP_41_1 
Execute       cdfg_preprocess -model fir_wrap_Pipeline_VITIS_LOOP_41_1 
Execute       rtl_gen_preprocess fir_wrap_Pipeline_VITIS_LOOP_41_1 
INFO-FLOW: Preprocessing Module: fir_wrap_Pipeline_VITIS_LOOP_47_2 ...
Execute       set_default_model fir_wrap_Pipeline_VITIS_LOOP_47_2 
Execute       cdfg_preprocess -model fir_wrap_Pipeline_VITIS_LOOP_47_2 
Execute       rtl_gen_preprocess fir_wrap_Pipeline_VITIS_LOOP_47_2 
INFO-FLOW: Preprocessing Module: fir_wrap ...
Execute       set_default_model fir_wrap 
Execute       cdfg_preprocess -model fir_wrap 
Execute       rtl_gen_preprocess fir_wrap 
INFO-FLOW: Model list for synthesis: fir_wrap_Pipeline_VITIS_LOOP_41_1 fir_wrap_Pipeline_VITIS_LOOP_47_2 fir_wrap
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_wrap_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fir_wrap_Pipeline_VITIS_LOOP_41_1 
Execute       schedule -model fir_wrap_Pipeline_VITIS_LOOP_41_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.064 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.444 seconds; current allocated memory: 114.105 MB.
Execute       syn_report -verbosereport -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap_Pipeline_VITIS_LOOP_41_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.351 sec.
Execute       db_write -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap_Pipeline_VITIS_LOOP_41_1.sched.adb -f 
Command       db_write done; 0.245 sec.
INFO-FLOW: Finish scheduling fir_wrap_Pipeline_VITIS_LOOP_41_1.
Execute       set_default_model fir_wrap_Pipeline_VITIS_LOOP_41_1 
Execute       bind -model fir_wrap_Pipeline_VITIS_LOOP_41_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.198 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.795 seconds; current allocated memory: 114.105 MB.
Execute       syn_report -verbosereport -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap_Pipeline_VITIS_LOOP_41_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap_Pipeline_VITIS_LOOP_41_1.bind.adb -f 
Command       db_write done; 0.103 sec.
INFO-FLOW: Finish binding fir_wrap_Pipeline_VITIS_LOOP_41_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_wrap_Pipeline_VITIS_LOOP_47_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fir_wrap_Pipeline_VITIS_LOOP_47_2 
Execute       schedule -model fir_wrap_Pipeline_VITIS_LOOP_47_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'VITIS_LOOP_47_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.926 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.117 seconds; current allocated memory: 114.105 MB.
Execute       syn_report -verbosereport -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap_Pipeline_VITIS_LOOP_47_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.176 sec.
Execute       db_write -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap_Pipeline_VITIS_LOOP_47_2.sched.adb -f 
Command       db_write done; 0.131 sec.
INFO-FLOW: Finish scheduling fir_wrap_Pipeline_VITIS_LOOP_47_2.
Execute       set_default_model fir_wrap_Pipeline_VITIS_LOOP_47_2 
Execute       bind -model fir_wrap_Pipeline_VITIS_LOOP_47_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.171 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 114.105 MB.
Execute       syn_report -verbosereport -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap_Pipeline_VITIS_LOOP_47_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.348 sec.
Execute       db_write -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap_Pipeline_VITIS_LOOP_47_2.bind.adb -f 
Command       db_write done; 0.182 sec.
INFO-FLOW: Finish binding fir_wrap_Pipeline_VITIS_LOOP_47_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_wrap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fir_wrap 
Execute       schedule -model fir_wrap 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.172 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.712 seconds; current allocated memory: 114.105 MB.
Execute       syn_report -verbosereport -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.228 sec.
Execute       db_write -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.sched.adb -f 
INFO-FLOW: Finish scheduling fir_wrap.
Execute       set_default_model fir_wrap 
Execute       bind -model fir_wrap 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.256 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 114.105 MB.
Execute       syn_report -verbosereport -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.333 sec.
Execute       db_write -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.bind.adb -f 
Command       db_write done; 0.121 sec.
INFO-FLOW: Finish binding fir_wrap.
Execute       get_model_list fir_wrap -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess fir_wrap_Pipeline_VITIS_LOOP_41_1 
Execute       rtl_gen_preprocess fir_wrap_Pipeline_VITIS_LOOP_47_2 
Execute       rtl_gen_preprocess fir_wrap 
INFO-FLOW: Model list for RTL generation: fir_wrap_Pipeline_VITIS_LOOP_41_1 fir_wrap_Pipeline_VITIS_LOOP_47_2 fir_wrap
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_wrap_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fir_wrap_Pipeline_VITIS_LOOP_41_1 -top_prefix fir_wrap_ -sub_prefix fir_wrap_ -mg_file G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap_Pipeline_VITIS_LOOP_41_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_wrap_Pipeline_VITIS_LOOP_41_1' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_41_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_41_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_41_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_41_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_41_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_41_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_41_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_41_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_41_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_41_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_41_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_41_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_wrap_Pipeline_VITIS_LOOP_41_1'.
Command       create_rtl_model done; 0.792 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.269 seconds; current allocated memory: 114.105 MB.
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute       gen_rtl fir_wrap_Pipeline_VITIS_LOOP_41_1 -style xilinx -f -lang vhdl -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/syn/vhdl/fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_41_1 
Execute       gen_rtl fir_wrap_Pipeline_VITIS_LOOP_41_1 -style xilinx -f -lang vlog -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/syn/verilog/fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_41_1 
Execute       syn_report -csynth -model fir_wrap_Pipeline_VITIS_LOOP_41_1 -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/syn/report/fir_wrap_Pipeline_VITIS_LOOP_41_1_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model fir_wrap_Pipeline_VITIS_LOOP_41_1 -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/syn/report/fir_wrap_Pipeline_VITIS_LOOP_41_1_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model fir_wrap_Pipeline_VITIS_LOOP_41_1 -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap_Pipeline_VITIS_LOOP_41_1.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.108 sec.
Execute       db_write -model fir_wrap_Pipeline_VITIS_LOOP_41_1 -f -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap_Pipeline_VITIS_LOOP_41_1.adb 
Command       db_write done; 0.102 sec.
Execute       db_write -model fir_wrap_Pipeline_VITIS_LOOP_41_1 -bindview -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.325 sec.
Execute       gen_tb_info fir_wrap_Pipeline_VITIS_LOOP_41_1 -p G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap_Pipeline_VITIS_LOOP_41_1 
Command       gen_tb_info done; 0.379 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_wrap_Pipeline_VITIS_LOOP_47_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fir_wrap_Pipeline_VITIS_LOOP_47_2 -top_prefix fir_wrap_ -sub_prefix fir_wrap_ -mg_file G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap_Pipeline_VITIS_LOOP_47_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_47_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firPiiE9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_int_int_shift_reg' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_wrap_Pipeline_VITIS_LOOP_47_2' pipeline 'VITIS_LOOP_47_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_47_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_47_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_47_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_47_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_47_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_47_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_47_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_47_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_47_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_47_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_47_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_47_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_47_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_47_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_47_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_47_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_47_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_47_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_47_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_47_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_47_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_47_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_47_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_47_2/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fir_wrap_Pipeline_VITIS_LOOP_47_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 99 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_wrap_Pipeline_VITIS_LOOP_47_2'.
Command       create_rtl_model done; 4.157 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 5.609 seconds; current allocated memory: 114.105 MB.
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute       gen_rtl fir_wrap_Pipeline_VITIS_LOOP_47_2 -style xilinx -f -lang vhdl -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/syn/vhdl/fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 
Execute       gen_rtl fir_wrap_Pipeline_VITIS_LOOP_47_2 -style xilinx -f -lang vlog -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/syn/verilog/fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2 
Execute       syn_report -csynth -model fir_wrap_Pipeline_VITIS_LOOP_47_2 -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/syn/report/fir_wrap_Pipeline_VITIS_LOOP_47_2_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.262 sec.
Execute       syn_report -rtlxml -model fir_wrap_Pipeline_VITIS_LOOP_47_2 -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/syn/report/fir_wrap_Pipeline_VITIS_LOOP_47_2_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.125 sec.
Execute       syn_report -verbosereport -model fir_wrap_Pipeline_VITIS_LOOP_47_2 -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap_Pipeline_VITIS_LOOP_47_2.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.549 sec.
Execute       db_write -model fir_wrap_Pipeline_VITIS_LOOP_47_2 -f -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap_Pipeline_VITIS_LOOP_47_2.adb 
Command       db_write done; 0.317 sec.
Execute       db_write -model fir_wrap_Pipeline_VITIS_LOOP_47_2 -bindview -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fir_wrap_Pipeline_VITIS_LOOP_47_2 -p G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap_Pipeline_VITIS_LOOP_47_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_wrap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fir_wrap -top_prefix  -sub_prefix fir_wrap_ -mg_file G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_wrap/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_wrap/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_wrap/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_wrap/len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_wrap/coef' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir_wrap' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'c_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_98' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'len' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Bundling port 'y', 'x' and 'coef' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_wrap'.
Command       create_rtl_model done; 3.74 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.902 seconds; current allocated memory: 114.105 MB.
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute       gen_rtl fir_wrap -istop -style xilinx -f -lang vhdl -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/syn/vhdl/fir_wrap 
Command       gen_rtl done; 0.239 sec.
Execute       gen_rtl fir_wrap -istop -style xilinx -f -lang vlog -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/syn/verilog/fir_wrap 
Execute       syn_report -csynth -model fir_wrap -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/syn/report/fir_wrap_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model fir_wrap -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/syn/report/fir_wrap_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model fir_wrap -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.316 sec.
Execute       db_write -model fir_wrap -f -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.adb 
Execute       db_write -model fir_wrap -bindview -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fir_wrap -p G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap 
Execute       export_constraint_db -f -tool general -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.constraint.tcl 
Command       export_constraint_db done; 0.168 sec.
Execute       syn_report -designview -model fir_wrap -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.design.xml 
Command       syn_report done; 0.291 sec.
Execute       syn_report -csynthDesign -model fir_wrap -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/syn/report/csynth.rpt -MHOut G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -wcfg -model fir_wrap -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model fir_wrap -o G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.protoinst 
Command       syn_report done; 0.117 sec.
Execute       sc_get_clocks fir_wrap 
Execute       sc_get_portdomain fir_wrap 
INFO-FLOW: Model list for RTL component generation: fir_wrap_Pipeline_VITIS_LOOP_41_1 fir_wrap_Pipeline_VITIS_LOOP_47_2 fir_wrap
INFO-FLOW: Handling components in module [fir_wrap_Pipeline_VITIS_LOOP_41_1] ... 
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap_Pipeline_VITIS_LOOP_41_1.compgen.tcl 
INFO-FLOW: Found component fir_wrap_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fir_wrap_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fir_wrap_Pipeline_VITIS_LOOP_47_2] ... 
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap_Pipeline_VITIS_LOOP_47_2.compgen.tcl 
INFO-FLOW: Found component fir_wrap_mul_32s_32s_32_2_1.
INFO-FLOW: Append model fir_wrap_mul_32s_32s_32_2_1
INFO-FLOW: Found component fir_wrap_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fir_wrap_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fir_wrap] ... 
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.tcl 
INFO-FLOW: Found component fir_wrap_gmem_m_axi.
INFO-FLOW: Append model fir_wrap_gmem_m_axi
INFO-FLOW: Found component fir_wrap_CTRL_s_axi.
INFO-FLOW: Append model fir_wrap_CTRL_s_axi
INFO-FLOW: Found component fir_wrap_control_s_axi.
INFO-FLOW: Append model fir_wrap_control_s_axi
INFO-FLOW: Append model fir_wrap_Pipeline_VITIS_LOOP_41_1
INFO-FLOW: Append model fir_wrap_Pipeline_VITIS_LOOP_47_2
INFO-FLOW: Append model fir_wrap
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fir_wrap_flow_control_loop_pipe_sequential_init fir_wrap_mul_32s_32s_32_2_1 fir_wrap_flow_control_loop_pipe_sequential_init fir_wrap_gmem_m_axi fir_wrap_CTRL_s_axi fir_wrap_control_s_axi fir_wrap_Pipeline_VITIS_LOOP_41_1 fir_wrap_Pipeline_VITIS_LOOP_47_2 fir_wrap
INFO-FLOW: Generating G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model fir_wrap_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fir_wrap_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model fir_wrap_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fir_wrap_gmem_m_axi
INFO-FLOW: To file: write model fir_wrap_CTRL_s_axi
INFO-FLOW: To file: write model fir_wrap_control_s_axi
INFO-FLOW: To file: write model fir_wrap_Pipeline_VITIS_LOOP_41_1
INFO-FLOW: To file: write model fir_wrap_Pipeline_VITIS_LOOP_47_2
INFO-FLOW: To file: write model fir_wrap
INFO-FLOW: Generating G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.129 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/vhdl' dstVlogDir='G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/vlog' tclDir='G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db' modelList='fir_wrap_flow_control_loop_pipe_sequential_init
fir_wrap_mul_32s_32s_32_2_1
fir_wrap_flow_control_loop_pipe_sequential_init
fir_wrap_gmem_m_axi
fir_wrap_CTRL_s_axi
fir_wrap_control_s_axi
fir_wrap_Pipeline_VITIS_LOOP_41_1
fir_wrap_Pipeline_VITIS_LOOP_47_2
fir_wrap
' expOnly='0'
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap_Pipeline_VITIS_LOOP_41_1.compgen.tcl 
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap_Pipeline_VITIS_LOOP_47_2.compgen.tcl 
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.tcl 
Execute         source ./CTRL.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./CTRL.slave.tcl 
Command       ap_source done; 0.112 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.963 seconds; current allocated memory: 114.105 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='fir_wrap_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name fir_wrap
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='fir_wrap_flow_control_loop_pipe_sequential_init
fir_wrap_mul_32s_32s_32_2_1
fir_wrap_flow_control_loop_pipe_sequential_init
fir_wrap_gmem_m_axi
fir_wrap_CTRL_s_axi
fir_wrap_control_s_axi
fir_wrap_Pipeline_VITIS_LOOP_41_1
fir_wrap_Pipeline_VITIS_LOOP_47_2
fir_wrap
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap_Pipeline_VITIS_LOOP_41_1.tbgen.tcl 
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap_Pipeline_VITIS_LOOP_47_2.tbgen.tcl 
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.constraint.tcl 
Execute       sc_get_clocks fir_wrap 
Execute       source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME CTRL_s_axi_U SOURCE {} VARIABLE {} MODULE fir_wrap LOOP {} BUNDLEDNAME CTRL DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE fir_wrap LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE fir_wrap LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 4 URAM 0}} report_dict {TOPINST fir_wrap MODULE2INSTS {fir_wrap fir_wrap fir_wrap_Pipeline_VITIS_LOOP_41_1 grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512 fir_wrap_Pipeline_VITIS_LOOP_47_2 grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_717} INST2MODULE {fir_wrap fir_wrap grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512 fir_wrap_Pipeline_VITIS_LOOP_41_1 grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_717 fir_wrap_Pipeline_VITIS_LOOP_47_2} INSTDATA {fir_wrap {DEPTH 1 CHILDREN {grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512 grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_717}} grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512 {DEPTH 2 CHILDREN {}} grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_717 {DEPTH 2 CHILDREN {}}} MODULEDATA {fir_wrap_Pipeline_VITIS_LOOP_41_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_475_p2 SOURCE ../res/Lab1_FIR/src/fir.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fir_wrap_Pipeline_VITIS_LOOP_47_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_901_p2 SOURCE ../res/Lab1_FIR/src/fir.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U106 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U107 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_1 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U108 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_2 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U178 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_3 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U109 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_4 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U110 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_5 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U102 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_6 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U111 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_7 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U112 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_8 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U113 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_9 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U114 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_10 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U179 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_11 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U115 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_12 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U116 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_13 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U117 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_14 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U118 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_15 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U119 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_16 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U120 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_17 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U180 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_18 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U121 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_19 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U122 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_20 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U123 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_21 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U124 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_22 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U125 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_23 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U126 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_24 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U127 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_25 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U128 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_26 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U129 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_27 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U130 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_28 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U131 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_29 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U132 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_30 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U181 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_31 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U133 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_32 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U134 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_33 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U182 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_34 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U135 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_35 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U103 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_36 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U183 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_37 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U104 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_38 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U136 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_39 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U137 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_40 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U184 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_41 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U138 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_42 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U185 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_43 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U139 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_44 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U186 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_45 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U140 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_46 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U141 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_47 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U142 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_48 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U187 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_49 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U188 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_50 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U143 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_51 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U144 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_52 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U145 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_53 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U146 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_54 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U147 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_55 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U189 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_56 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U190 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_57 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U148 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_58 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U149 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_59 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U150 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_60 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U151 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_61 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U191 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_62 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U152 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_63 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U153 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_64 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U154 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_65 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U192 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_66 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U193 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_67 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U194 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_68 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U195 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_69 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U155 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_70 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U156 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_71 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U105 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_72 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U157 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_73 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U158 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_74 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U159 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_75 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U160 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_76 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U161 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_77 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U196 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_78 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U197 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_79 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U162 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_80 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U163 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_81 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U164 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_82 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U165 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_83 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U166 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_84 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U167 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_85 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U168 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_86 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U169 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_87 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U170 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_88 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U198 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_89 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U171 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_90 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U199 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_91 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U172 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_92 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U173 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_93 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U200 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_94 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U174 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_95 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U175 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_96 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U176 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_97 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U177 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE mul_ln19_98 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_2695_p2 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_5_fu_2708_p2 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE add_ln19_5 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_16_fu_2739_p2 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE add_ln19_16 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_23_fu_2508_p2 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE add_ln19_23 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_28_fu_2521_p2 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE add_ln19_28 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_39_fu_2552_p2 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE add_ln19_39 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_42_fu_2560_p2 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE add_ln19_42 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_53_fu_2588_p2 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE add_ln19_53 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_64_fu_2619_p2 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE add_ln19_64 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_67_fu_2627_p2 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE add_ln19_67 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_72_fu_2637_p2 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE add_ln19_72 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_77_fu_2650_p2 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE add_ln19_77 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_88_fu_2681_p2 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE add_ln19_88 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_91_fu_2376_p2 SOURCE ../res/Lab1_FIR/src/fir.cpp:19 VARIABLE add_ln19_91 LOOP VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 297 BRAM 0 URAM 0}} fir_wrap {AREA {DSP 297 BRAM 4 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 114.105 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir_wrap.
INFO: [VLOG 209-307] Generating Verilog RTL for fir_wrap.
Execute       syn_report -model fir_wrap -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 21.464 sec.
Command   csynth_design done; 51.182 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 51.182 seconds; current allocated memory: 1.914 MB.
Command ap_source done; 52.33 sec.
Execute cleanup_all 
INFO-FLOW: Workspace G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1 opened at Wed Jul 12 23:23:05 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
DBG:HLSDevice: Trying to load device library: G:/Vitis_HLS/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: G:/Vitis_HLS/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 0.635 sec.
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.737 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 0.816 sec.
Execute   set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute     create_platform xc7z020clg484-1 -board  
Execute     source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.105 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: G:/fpga_design/fpga_learning/fpga_summer_camp/res/Lab1_FIR/src/fir_tb.cpp G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/./sim/autowrap/testbench/fir_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/./sim/autowrap/testbench/fir_tb.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec G:/Vitis_HLS/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/./sim/autowrap/testbench/fir_tb.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.907 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: G:/fpga_design/fpga_learning/fpga_summer_camp/res/Lab1_FIR/src/fir.cpp G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/./sim/autowrap/testbench/fir.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/./sim/autowrap/testbench/fir.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec G:/Vitis_HLS/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/./sim/autowrap/testbench/fir.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.113 sec.
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.656 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.DependenceCheck.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 93.958 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 107.13 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 107.13 seconds; current allocated memory: 9.395 MB.
Command ap_source done; 108.086 sec.
Execute cleanup_all 
INFO-FLOW: Workspace G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1 opened at Wed Jul 12 23:25:56 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
DBG:HLSDevice: Trying to load device library: G:/Vitis_HLS/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: G:/Vitis_HLS/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 0.991 sec.
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.086 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.163 sec.
Execute   set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute     create_platform xc7z020clg484-1 -board  
Execute     source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.148 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=fir_wrap xml_exists=0
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to fir_wrap
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=9 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='fir_wrap_flow_control_loop_pipe_sequential_init
fir_wrap_mul_32s_32s_32_2_1
fir_wrap_flow_control_loop_pipe_sequential_init
fir_wrap_gmem_m_axi
fir_wrap_CTRL_s_axi
fir_wrap_control_s_axi
fir_wrap_Pipeline_VITIS_LOOP_41_1
fir_wrap_Pipeline_VITIS_LOOP_47_2
fir_wrap
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source G:/Vitis_HLS/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source G:/Vitis_HLS/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap_Pipeline_VITIS_LOOP_41_1.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap_Pipeline_VITIS_LOOP_47_2.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.constraint.tcl 
Execute     sc_get_clocks fir_wrap 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to fir_wrap
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.compgen.dataonly.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=fir_wrap
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.rtl_wrap.cfg.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.constraint.tcl 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/fir_wrap.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source G:/Vitis_HLS/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s fir_hls_prj/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file fir_hls_prj/solution1/impl/export.zip
Command   export_design done; 63.534 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 63.534 seconds; current allocated memory: 9.781 MB.
Command ap_source done; 64.881 sec.
Execute cleanup_all 
