{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1475514607325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1475514607330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 03 14:10:07 2016 " "Processing started: Mon Oct 03 14:10:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1475514607330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475514607330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TesteLoop_Back -c TesteLoop_Back " "Command: quartus_map --read_settings_files=on --write_settings_files=off TesteLoop_Back -c TesteLoop_Back" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475514607331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1475514607748 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1475514607748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_certo.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_certo.v" { { "Info" "ISGN_ENTITY_NAME" "1 topLevel_certo " "Found entity 1: topLevel_certo" {  } { { "topLevel_certo.v" "" { Text "C:/Users/Wanderson/Desktop/LoopBack/topLevel_certo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475514623362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475514623362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_serial_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_serial_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_serial_tx " "Found entity 1: tb_serial_tx" {  } { { "tb_serial_tx.v" "" { Text "C:/Users/Wanderson/Desktop/LoopBack/tb_serial_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475514623364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475514623364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_serial_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_serial_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_serial_rx " "Found entity 1: tb_serial_rx" {  } { { "tb_serial_rx.v" "" { Text "C:/Users/Wanderson/Desktop/LoopBack/tb_serial_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475514623365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475514623365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_baudrate_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_baudrate_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_baudrate_gen " "Found entity 1: tb_baudrate_gen" {  } { { "tb_baudrate_gen.v" "" { Text "C:/Users/Wanderson/Desktop/LoopBack/tb_baudrate_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475514623367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475514623367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_tx " "Found entity 1: serial_tx" {  } { { "serial_tx.v" "" { Text "C:/Users/Wanderson/Desktop/LoopBack/serial_tx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475514623369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475514623369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_rx " "Found entity 1: serial_rx" {  } { { "serial_rx.v" "" { Text "C:/Users/Wanderson/Desktop/LoopBack/serial_rx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475514623371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475514623371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrate_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file baudrate_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate_gen " "Found entity 1: baudrate_gen" {  } { { "baudrate_gen.v" "" { Text "C:/Users/Wanderson/Desktop/LoopBack/baudrate_gen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475514623372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475514623372 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLevel_certo " "Elaborating entity \"topLevel_certo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1475514623499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_tx serial_tx:serial_tx_inst " "Elaborating entity \"serial_tx\" for hierarchy \"serial_tx:serial_tx_inst\"" {  } { { "topLevel_certo.v" "serial_tx_inst" { Text "C:/Users/Wanderson/Desktop/LoopBack/topLevel_certo.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475514623543 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 serial_tx.v(85) " "Verilog HDL assignment warning at serial_tx.v(85): truncated value with size 32 to match size of target (3)" {  } { { "serial_tx.v" "" { Text "C:/Users/Wanderson/Desktop/LoopBack/serial_tx.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475514623613 "|topLevel_certo|serial_tx:serial_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 serial_tx.v(98) " "Verilog HDL assignment warning at serial_tx.v(98): truncated value with size 32 to match size of target (3)" {  } { { "serial_tx.v" "" { Text "C:/Users/Wanderson/Desktop/LoopBack/serial_tx.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475514623614 "|topLevel_certo|serial_tx:serial_tx_inst"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "serial_tx.v(103) " "Verilog HDL warning at serial_tx.v(103): ignoring unsupported system task" {  } { { "serial_tx.v" "" { Text "C:/Users/Wanderson/Desktop/LoopBack/serial_tx.v" 103 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1475514623614 "|topLevel_certo|serial_tx:serial_tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate_gen baudrate_gen:baudarate_gen_inst " "Elaborating entity \"baudrate_gen\" for hierarchy \"baudrate_gen:baudarate_gen_inst\"" {  } { { "topLevel_certo.v" "baudarate_gen_inst" { Text "C:/Users/Wanderson/Desktop/LoopBack/topLevel_certo.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475514623802 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 baudrate_gen.v(35) " "Verilog HDL assignment warning at baudrate_gen.v(35): truncated value with size 32 to match size of target (10)" {  } { { "baudrate_gen.v" "" { Text "C:/Users/Wanderson/Desktop/LoopBack/baudrate_gen.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475514623803 "|topLevel_certo|baudrate_gen:baudarate_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_rx serial_rx:serial_rx_inst " "Elaborating entity \"serial_rx\" for hierarchy \"serial_rx:serial_rx_inst\"" {  } { { "topLevel_certo.v" "serial_rx_inst" { Text "C:/Users/Wanderson/Desktop/LoopBack/topLevel_certo.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475514623803 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 serial_rx.v(90) " "Verilog HDL assignment warning at serial_rx.v(90): truncated value with size 32 to match size of target (3)" {  } { { "serial_rx.v" "" { Text "C:/Users/Wanderson/Desktop/LoopBack/serial_rx.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475514623805 "|topLevel_certo|serial_rx:serial_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 serial_rx.v(103) " "Verilog HDL assignment warning at serial_rx.v(103): truncated value with size 32 to match size of target (3)" {  } { { "serial_rx.v" "" { Text "C:/Users/Wanderson/Desktop/LoopBack/serial_rx.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475514623805 "|topLevel_certo|serial_rx:serial_rx_inst"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "serial_rx.v(108) " "Verilog HDL warning at serial_rx.v(108): ignoring unsupported system task" {  } { { "serial_rx.v" "" { Text "C:/Users/Wanderson/Desktop/LoopBack/serial_rx.v" 108 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1475514623805 "|topLevel_certo|serial_rx:serial_rx_inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1475514625783 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1475514626239 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1475514627230 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1475514628181 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475514628181 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1475514628826 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1475514628826 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1475514628826 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1475514628826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "847 " "Peak virtual memory: 847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1475514628939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 03 14:10:28 2016 " "Processing ended: Mon Oct 03 14:10:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1475514628939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1475514628939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1475514628939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1475514628939 ""}
