-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@ecegrid-thin4.ecn.purdue.edu                 
-- Generated date:           Wed Nov 10 15:46:04 EST 2021                        

Solution Settings: fir.v3
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          37      46         47           65  0          
    Design Total:                      37      46         47           65  0          
    
  Bill Of Materials (Datapath)
    Component Name                    Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: Altera_M10K]                                                                             
    M10K_DP(4,16,5,32,32,16)               0.000     0.000      0.000 2.500          0           1 
    M10K_DP_rwport(4,16,5,32,32,16)        0.000     0.000      0.000 2.500          2           0 
    [Lib: ccs_ioport]                                                                              
    ccs_in(2,16)                           0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                          0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                              
    mgc_add(30,0,30,0,30)                 17.000     0.000     17.000 2.548          3           3 
    mgc_add(5,0,1,1,5)                     4.500     0.000      4.500 1.642          3           3 
    mgc_add(5,0,2,1,5)                     4.500     0.000      4.500 1.652          2           2 
    mgc_add(5,0,2,1,6)                     4.500     0.000      4.500 1.706          1           1 
    mgc_and(1,2)                           0.354     0.000      0.354 1.279          0           5 
    mgc_and(1,6)                           1.174     0.000      1.174 1.496          0           1 
    mgc_and(16,2)                          5.670     0.000      5.670 1.279          0           1 
    mgc_and(30,2)                         10.631     0.000     10.631 1.279          0           1 
    mgc_and(5,2)                           1.772     0.000      1.772 1.279          1           2 
    mgc_mul(16,1,16,1,30)                310.000     1.000      0.000 4.600          1           2 
    mgc_mux(16,1,2)                        8.135     0.000      8.135 1.312          0           2 
    mgc_mux(16,5,32)                     166.490     0.000    166.490 2.844          3           3 
    mgc_mux(30,1,2)                       15.254     0.000     15.254 1.312          0           1 
    mgc_mux(5,1,2)                         2.542     0.000      2.542 1.312          0           3 
    mgc_mux1hot(16,3)                     14.122     0.000     14.122 1.485          0           1 
    mgc_mux1hot(5,3)                       4.413     0.000      4.413 1.485          0           1 
    mgc_mux1hot(5,4)                       6.531     0.000      6.531 1.687          0           1 
    mgc_nor(1,3)                           0.559     0.000      0.559 1.268          0           1 
    mgc_nor(1,5)                           0.969     0.000      0.969 1.268          0           4 
    mgc_not(1)                             0.000     0.000      0.000 0.000          0           7 
    mgc_or(1,2)                            0.354     0.000      0.354 1.268          0           5 
    mgc_or(1,3)                            0.559     0.000      0.559 1.268          0           2 
    mgc_or(1,4)                            0.764     0.000      0.764 1.268          0           1 
    mgc_or(5,2)                            1.772     0.000      1.772 1.268          3           2 
    mgc_reg_pos(1,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           2 
    mgc_reg_pos(1,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           2 
    mgc_reg_pos(16,0,0,1,1,0,0)            0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(16,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(30,0,0,1,1,0,0)            0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(5,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           2 
    mgc_reg_pos(5,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           2 
    [Lib: mgc_ioport]                                                                              
    mgc_in_wire(1,512)                     0.000     0.000      0.000 0.000          1           1 
    mgc_io_sync(0)                         0.000     0.000      0.000 0.000          3           3 
                                                                                                   
    TOTAL AREA (After Assignment):      1296.109     2.000    676.000                              
    
  C++ to RTL Interface Mappings
    C++ Field      RTL Range           RTL Range Expression             Expression Limits 
    -------------- ------------------- -------------------------------- -----------------
    /fir/coeffs[M] coeffs_rsc_z[511:0] coeffs_rsc_z[(M)*16+16-1:(M)*16] M<32              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:    894.6          1612.9          1296.1        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:            894.6 (100%)   1612.9 (100%)   1296.1 (100%) 
      MUX:               499.5  (56%)    556.9  (35%)    563.7  (43%) 
      FUNC:              388.0  (43%)   1017.0  (63%)    698.0  (54%) 
      LOGIC:               7.1   (1%)     39.0   (2%)     34.4   (3%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             0.0             0.0        
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             0.0             0.0        
                                                                      
    
  Register-to-Variable Mappings
    Register                            Size(bits) Gated Register CG Opt Done Variables                                             
    ----------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    MAC-2:mul.itm                               30                            MAC-2:mul.itm                                         
                                                                              MAC:acc.itm                                           
    acc(32:3)#1.sva                             30         Y           Y      acc(32:3)#1.sva                                       
    MAC:mux#4.itm                               16         Y           Y      MAC:mux#4.itm                                         
    MAC:mux.itm                                 16         Y           Y      MAC:mux.itm                                           
    MAC:slc(regs:rsci.qa_d)(15-0)#1.itm         16                            MAC:slc(regs:rsci.qa_d)(15-0)#1.itm                   
                                                                              MAC:slc(regs:rsci.qa_d)(31-16).itm                    
                                                                              MAC:mux#3.itm                                         
    out1:rsci.idat                              16         Y           Y      out1:rsci.idat                                        
    MAC-3:acc#2.itm                              5         Y           Y      MAC-3:acc#2.itm                                       
                                                                              MAC:i(4:0).sva                                        
    regs:acc.itm                                 5         Y           Y      regs:acc.itm                                          
                                                                              regs:vinit.ndx(4:0).sva                               
                                                                              rptr(4:0).sva                                         
    wptr(4:0)#1.sva                              5                            wptr(4:0)#1.sva                                       
                                                                              wptr(4:0)#1.sva#2                                     
                                                                              MAC:MAC:or#2.itm                                      
    wptr(4:0).lpi#2.dfm                          5                            wptr(4:0).lpi#2.dfm                                   
    MAC:MAC:nor#4.itm                            1         Y           Y      MAC:MAC:nor#4.itm                                     
    reg(MAC:i(5:0)).ftd                          1         Y           Y      reg(MAC:i(5:0)).ftd                                   
    reg(out1:rsc.triosy:obj.ld).cse              1                            reg(out1:rsc.triosy:obj.ld).cse                       
    regs:regs:nor.itm                            1                            regs:regs:nor.itm                                     
                                                                                                                                    
    Total:                                     148             90          90 (Total Gating Ratio: 0.61, CG Opt Gating Ratio: 0.61) 
    
  Timing Report
    Critical Path
      Max Delay:  10.46004
      Slack:      -0.46003999999999934
      
      Path                                        Startpoint                      Endpoint                  Delay   Slack   
      ------------------------------------------- ------------------------------- ------------------------- ------- -------
      1                                           fir:core/reg(wptr(4:0)#1)       fir:core/mux1h.itm        10.4600 -0.4600 
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                            0.0000  0.0000  
        fir:core/MAC-1:else:acc                   mgc_addc_5_0_1_1_5                                        1.6417  1.6417  
        fir:core/MAC-1:else:acc.itm                                                                         0.0000  1.6417  
        fir:core/MAC:MAC:or                       mgc_or_5_2                                                1.2679  2.9096  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                    0.0000  2.9096  
        fir:core/regs:mux                         mgc_mux_5_1_2                                             1.3121  4.2217  
        fir:core/regs:mux.itm                                                                               0.0000  4.2217  
        fir:core/MAC-2:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  5.8633  
        fir:core/z.out#1                                                                                    0.0000  5.8633  
        fir:core/MAC:MAC:or#1                     mgc_or_5_2                                                1.2679  7.1312  
        fir:core/wptr(4:0).lpi#2.dfm#1                                                                      0.0000  7.1312  
        fir:core/MAC-3:else:acc                   mgc_addc_5_0_1_1_5                                        1.6417  8.7729  
        fir:core/MAC-3:else:acc.itm                                                                         0.0000  8.7729  
        fir:core/mux1h                            mgc_mux1hot_5_4                                           1.6872  10.4600 
        fir:core/mux1h.itm                                                                                  0.0000  10.4600 
                                                                                                                            
      2                                           fir:core/reg(wptr(4:0)#1)       fir:core/mux1h.itm        10.0863 -0.0863 
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                            0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(4)                                                               0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(4).itm                                                           0.0000  0.0000  
        fir:core/MAC:MAC:nor                      mgc_nor_1_5                                               1.2679  1.2679  
        fir:core/MAC:MAC:nor.itm                                                                            0.0000  1.2679  
        fir:core/MAC:exs                                                                                    0.0000  1.2679  
        fir:core/MAC:exs.itm                                                                                0.0000  1.2679  
        fir:core/MAC:MAC:or                       mgc_or_5_2                                                1.2679  2.5358  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                    0.0000  2.5358  
        fir:core/regs:mux                         mgc_mux_5_1_2                                             1.3121  3.8479  
        fir:core/regs:mux.itm                                                                               0.0000  3.8479  
        fir:core/MAC-2:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  5.4896  
        fir:core/z.out#1                                                                                    0.0000  5.4896  
        fir:core/MAC:MAC:or#1                     mgc_or_5_2                                                1.2679  6.7574  
        fir:core/wptr(4:0).lpi#2.dfm#1                                                                      0.0000  6.7574  
        fir:core/MAC-3:else:acc                   mgc_addc_5_0_1_1_5                                        1.6417  8.3991  
        fir:core/MAC-3:else:acc.itm                                                                         0.0000  8.3991  
        fir:core/mux1h                            mgc_mux1hot_5_4                                           1.6872  10.0863 
        fir:core/mux1h.itm                                                                                  0.0000  10.0863 
                                                                                                                            
      3                                           fir:core/reg(wptr(4:0)#1)       fir:core/mux1h.itm        10.0863 -0.0863 
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                            0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(3)                                                               0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(3).itm                                                           0.0000  0.0000  
        fir:core/MAC:MAC:nor                      mgc_nor_1_5                                               1.2679  1.2679  
        fir:core/MAC:MAC:nor.itm                                                                            0.0000  1.2679  
        fir:core/MAC:exs                                                                                    0.0000  1.2679  
        fir:core/MAC:exs.itm                                                                                0.0000  1.2679  
        fir:core/MAC:MAC:or                       mgc_or_5_2                                                1.2679  2.5358  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                    0.0000  2.5358  
        fir:core/regs:mux                         mgc_mux_5_1_2                                             1.3121  3.8479  
        fir:core/regs:mux.itm                                                                               0.0000  3.8479  
        fir:core/MAC-2:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  5.4896  
        fir:core/z.out#1                                                                                    0.0000  5.4896  
        fir:core/MAC:MAC:or#1                     mgc_or_5_2                                                1.2679  6.7574  
        fir:core/wptr(4:0).lpi#2.dfm#1                                                                      0.0000  6.7574  
        fir:core/MAC-3:else:acc                   mgc_addc_5_0_1_1_5                                        1.6417  8.3991  
        fir:core/MAC-3:else:acc.itm                                                                         0.0000  8.3991  
        fir:core/mux1h                            mgc_mux1hot_5_4                                           1.6872  10.0863 
        fir:core/mux1h.itm                                                                                  0.0000  10.0863 
                                                                                                                            
      4                                           fir:core/reg(wptr(4:0)#1)       fir:core/mux1h.itm        10.0863 -0.0863 
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                            0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(2)                                                               0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(2).itm                                                           0.0000  0.0000  
        fir:core/MAC:MAC:nor                      mgc_nor_1_5                                               1.2679  1.2679  
        fir:core/MAC:MAC:nor.itm                                                                            0.0000  1.2679  
        fir:core/MAC:exs                                                                                    0.0000  1.2679  
        fir:core/MAC:exs.itm                                                                                0.0000  1.2679  
        fir:core/MAC:MAC:or                       mgc_or_5_2                                                1.2679  2.5358  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                    0.0000  2.5358  
        fir:core/regs:mux                         mgc_mux_5_1_2                                             1.3121  3.8479  
        fir:core/regs:mux.itm                                                                               0.0000  3.8479  
        fir:core/MAC-2:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  5.4896  
        fir:core/z.out#1                                                                                    0.0000  5.4896  
        fir:core/MAC:MAC:or#1                     mgc_or_5_2                                                1.2679  6.7574  
        fir:core/wptr(4:0).lpi#2.dfm#1                                                                      0.0000  6.7574  
        fir:core/MAC-3:else:acc                   mgc_addc_5_0_1_1_5                                        1.6417  8.3991  
        fir:core/MAC-3:else:acc.itm                                                                         0.0000  8.3991  
        fir:core/mux1h                            mgc_mux1hot_5_4                                           1.6872  10.0863 
        fir:core/mux1h.itm                                                                                  0.0000  10.0863 
                                                                                                                            
      5                                           fir:core/reg(wptr(4:0)#1)       fir:core/mux1h.itm        10.0863 -0.0863 
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                            0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(1)                                                               0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(1).itm                                                           0.0000  0.0000  
        fir:core/MAC:MAC:nor                      mgc_nor_1_5                                               1.2679  1.2679  
        fir:core/MAC:MAC:nor.itm                                                                            0.0000  1.2679  
        fir:core/MAC:exs                                                                                    0.0000  1.2679  
        fir:core/MAC:exs.itm                                                                                0.0000  1.2679  
        fir:core/MAC:MAC:or                       mgc_or_5_2                                                1.2679  2.5358  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                    0.0000  2.5358  
        fir:core/regs:mux                         mgc_mux_5_1_2                                             1.3121  3.8479  
        fir:core/regs:mux.itm                                                                               0.0000  3.8479  
        fir:core/MAC-2:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  5.4896  
        fir:core/z.out#1                                                                                    0.0000  5.4896  
        fir:core/MAC:MAC:or#1                     mgc_or_5_2                                                1.2679  6.7574  
        fir:core/wptr(4:0).lpi#2.dfm#1                                                                      0.0000  6.7574  
        fir:core/MAC-3:else:acc                   mgc_addc_5_0_1_1_5                                        1.6417  8.3991  
        fir:core/MAC-3:else:acc.itm                                                                         0.0000  8.3991  
        fir:core/mux1h                            mgc_mux1hot_5_4                                           1.6872  10.0863 
        fir:core/mux1h.itm                                                                                  0.0000  10.0863 
                                                                                                                            
      6                                           fir:core/reg(wptr(4:0)#1)       fir:core/mux1h.itm        10.0863 -0.0863 
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                            0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(0)                                                               0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(0).itm                                                           0.0000  0.0000  
        fir:core/MAC:MAC:nor                      mgc_nor_1_5                                               1.2679  1.2679  
        fir:core/MAC:MAC:nor.itm                                                                            0.0000  1.2679  
        fir:core/MAC:exs                                                                                    0.0000  1.2679  
        fir:core/MAC:exs.itm                                                                                0.0000  1.2679  
        fir:core/MAC:MAC:or                       mgc_or_5_2                                                1.2679  2.5358  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                    0.0000  2.5358  
        fir:core/regs:mux                         mgc_mux_5_1_2                                             1.3121  3.8479  
        fir:core/regs:mux.itm                                                                               0.0000  3.8479  
        fir:core/MAC-2:else:acc:rg                mgc_addc_5_0_1_1_5                                        1.6417  5.4896  
        fir:core/z.out#1                                                                                    0.0000  5.4896  
        fir:core/MAC:MAC:or#1                     mgc_or_5_2                                                1.2679  6.7574  
        fir:core/wptr(4:0).lpi#2.dfm#1                                                                      0.0000  6.7574  
        fir:core/MAC-3:else:acc                   mgc_addc_5_0_1_1_5                                        1.6417  8.3991  
        fir:core/MAC-3:else:acc.itm                                                                         0.0000  8.3991  
        fir:core/mux1h                            mgc_mux1hot_5_4                                           1.6872  10.0863 
        fir:core/mux1h.itm                                                                                  0.0000  10.0863 
                                                                                                                            
      7                                           fir:core/reg(MAC:mux#4)         fir:core/reg(MAC-2:mul)   9.7726  0.2274  
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/reg(MAC:mux#4)                   mgc_reg_pos_16_0_0_1_1_1_1                                0.0000  0.0000  
        fir:core/MAC:mux#4.itm                                                                              0.0000  0.0000  
        fir:core/MAC:mux#7                        mgc_mux_16_1_2                                            1.3121  1.3121  
        fir:core/MAC:mux#7.itm                                                                              0.0000  1.3121  
        fir:core/MAC-1:mul:rg                     mgc_mul_16_1_16_1_30                                      4.6000  5.9121  
        fir:core/z.out#2                                                                                    0.0000  5.9121  
        fir:core/MAC:acc                          mgc_addc_30_0_30_0_30                                     2.5484  8.4605  
        fir:core/MAC:acc.itm                                                                                0.0000  8.4605  
        fir:core/MAC:mux#6                        mgc_mux_30_1_2                                            1.3121  9.7726  
        fir:core/MAC:mux#6.itm                                                                              0.0000  9.7726  
        fir:core/reg(MAC-2:mul)                   mgc_reg_pos_30_0_0_1_1_0_0                                0.0000  9.7726  
                                                                                                                            
      8                                           fir:core/reg(MAC:mux)           fir:core/reg(MAC-2:mul)   9.7726  0.2274  
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/reg(MAC:mux)                     mgc_reg_pos_16_0_0_1_1_1_1                                0.0000  0.0000  
        fir:core/MAC:mux.itm                                                                                0.0000  0.0000  
        fir:core/MAC:mux#7                        mgc_mux_16_1_2                                            1.3121  1.3121  
        fir:core/MAC:mux#7.itm                                                                              0.0000  1.3121  
        fir:core/MAC-1:mul:rg                     mgc_mul_16_1_16_1_30                                      4.6000  5.9121  
        fir:core/z.out#2                                                                                    0.0000  5.9121  
        fir:core/MAC:acc                          mgc_addc_30_0_30_0_30                                     2.5484  8.4605  
        fir:core/MAC:acc.itm                                                                                0.0000  8.4605  
        fir:core/MAC:mux#6                        mgc_mux_30_1_2                                            1.3121  9.7726  
        fir:core/MAC:mux#6.itm                                                                              0.0000  9.7726  
        fir:core/reg(MAC-2:mul)                   mgc_reg_pos_30_0_0_1_1_0_0                                0.0000  9.7726  
                                                                                                                            
      9                                           fir:core/fir:core_core:fsm:inst fir:core/reg(MAC-2:mul)   9.7726  0.2274  
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/fir:core_core:fsm:inst           fir:core_core:fsm                                         0.0000  0.0000  
        fir:core/fsm_output                                                                                 0.0000  0.0000  
        fir:core/slc(fsm_output)(7)#5                                                                       0.0000  0.0000  
        fir:core/slc(fsm_output)(7)#5.itm                                                                   0.0000  0.0000  
        fir:core/MAC:mux#7                        mgc_mux_16_1_2                                            1.3121  1.3121  
        fir:core/MAC:mux#7.itm                                                                              0.0000  1.3121  
        fir:core/MAC-1:mul:rg                     mgc_mul_16_1_16_1_30                                      4.6000  5.9121  
        fir:core/z.out#2                                                                                    0.0000  5.9121  
        fir:core/MAC:acc                          mgc_addc_30_0_30_0_30                                     2.5484  8.4605  
        fir:core/MAC:acc.itm                                                                                0.0000  8.4605  
        fir:core/MAC:mux#6                        mgc_mux_30_1_2                                            1.3121  9.7726  
        fir:core/MAC:mux#6.itm                                                                              0.0000  9.7726  
        fir:core/reg(MAC-2:mul)                   mgc_reg_pos_30_0_0_1_1_0_0                                0.0000  9.7726  
                                                                                                                            
      10                                          fir:core/reg(MAC:mux#4)         fir:core/reg(acc(32:3)#1) 9.7395  0.2605  
                                                                                                                            
        Instance                                  Component                                                 Delta   Delay   
        --------                                  ---------                                                 -----   -----   
        fir:core/reg(MAC:mux#4)                   mgc_reg_pos_16_0_0_1_1_1_1                                0.0000  0.0000  
        fir:core/MAC:mux#4.itm                                                                              0.0000  0.0000  
        fir:core/MAC:mux#7                        mgc_mux_16_1_2                                            1.3121  1.3121  
        fir:core/MAC:mux#7.itm                                                                              0.0000  1.3121  
        fir:core/MAC-1:mul:rg                     mgc_mul_16_1_16_1_30                                      4.6000  5.9121  
        fir:core/z.out#2                                                                                    0.0000  5.9121  
        fir:core/MAC-3:acc#1                      mgc_addc_30_0_30_0_30                                     2.5484  8.4605  
        fir:core/MAC-3:acc#1.itm                                                                            0.0000  8.4605  
        fir:core/acc:acc:acc:and                  mgc_and_30_2                                              1.2790  9.7395  
        fir:core/acc:acc:acc:and.itm                                                                        0.0000  9.7395  
        fir:core/reg(acc(32:3)#1)                 mgc_reg_pos_30_0_0_1_1_1_1                                0.0000  9.7395  
                                                                                                                            
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                      Port                                     Slack (Delay) Messages                
      --------------------------------------------- -------------------------------------- ------- ------- -----------------------
      fir:core/reg(out1:rsc.triosy:obj.ld)          reg(out1:out1:and.cse                   8.7210  1.2790                         
      fir:core/reg(out1:rsci.idat)                  acc:slc(acc(32:3).sva#1)(29-14).itm     7.4516  2.5484                         
      fir:core/reg(regs:acc)                        and.itm                                 1.0859  8.9141                         
      fir:core/reg(regs:regs:nor)                   regs:regs:nor.itm#2                     8.7321  1.2679                         
      fir:core/reg(wptr(4:0)#1)                     mux1h.itm                              -0.4600 10.4600 (clock period exceeded) 
      fir:core/reg(acc(32:3)#1)                     acc:acc:acc:and.itm                     0.2605  9.7395                         
      fir:core/reg(MAC-3:acc#2)                     rptr:rptr:and.itm                       2.3980  7.6020                         
      fir:core/reg(MAC:mux)                         MAC:mux.itm#2                           7.1559  2.8441                         
      fir:core/reg(wptr(4:0).lpi#2.dfm)             wptr(4:0).lpi#2.dfm#1                  -0.4600 10.4600 (clock period exceeded) 
      fir:core/reg(MAC:mux#4)                       MAC:mux#5.itm                           2.4853  7.5147                         
      fir:core/reg(MAC:MAC:nor#4)                   MAC:MAC:nor#4.itm#4                     1.6009  8.3991                         
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(15-0)#1) MAC:mux1h#6.itm                         4.0186  5.9814                         
      fir:core/reg(MAC-2:mul)                       MAC:mux#6.itm                           0.2274  9.7726                         
      fir:core/reg(MAC:i(5:0))                      MAC:i:slc(MAC:i(5:0).sva:mx0w0)(5).itm  6.6416  3.3584                         
      fir                                           coeffs:rsc.triosy.lz                   10.0000  0.0000                         
      fir                                           in1:rsc.triosy.lz                      10.0000  0.0000                         
      fir                                           out1:rsc.dat                           10.0000  0.0000                         
      fir                                           out1:rsc.triosy.lz                     10.0000  0.0000                         
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    6     1 
    -                    5     5 
    -                   30     3 
    and                          
    -                    5     2 
    -                   30     1 
    -                   16     1 
    -                    1     6 
    mul                          
    -                   30     2 
    mux                          
    -                    5     3 
    -                   30     1 
    -                   16     5 
    mux1h                        
    -                    5     2 
    -                   16     1 
    nor                          
    -                    1     5 
    not                          
    -                    1     7 
    or                           
    -                    5     2 
    -                    1     8 
    read_port                    
    -                  512     1 
    -                   16     1 
    read_ram                     
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                    5     4 
    -                   30     2 
    -                   16     4 
    -                    1     4 
    write_port                   
    -                    0     1 
    
  End of Report
