

================================================================
== Vivado HLS Report for 'pooling2d_cl_array_ap_ufixed_1u_array_ap_ufixed_8_0_4_0_0_1u_config5_s'
================================================================
* Date:           Fri Jul 18 02:29:01 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myhls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.098 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1604|     1604| 8.020 us | 8.020 us |  1604|  1604|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     1602|     1602|         4|          1|          1|  1600|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      768|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        0|      -|      192|      192|     -|
|Multiplexer          |        -|      -|        -|      135|     -|
|Register             |        0|      -|      437|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      629|     1127|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory           |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_Array_V_2_0_0_U  |pooling2d_cl_array_ap_ufixed_1u_array_ap_ufixed_8_0_4_0_0_1u_config5_s_line_bdEe  |        0|  64|  64|    0|    40|    8|     1|          320|
    |line_buffer_Array_V_2_1_0_U  |pooling2d_cl_array_ap_ufixed_1u_array_ap_ufixed_8_0_4_0_0_1u_config5_s_line_bdEe  |        0|  64|  64|    0|    40|    8|     1|          320|
    |line_buffer_Array_V_2_2_0_U  |pooling2d_cl_array_ap_ufixed_1u_array_ap_ufixed_8_0_4_0_0_1u_config5_s_line_bdEe  |        0|  64|  64|    0|    40|    8|     1|          320|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                        |                                                                                  |        0| 192| 192|    0|   120|   24|     3|          960|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln220_fu_786_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln222_fu_798_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln225_fu_736_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln227_fu_748_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln241_fu_195_p2               |     +    |      0|  0|  18|          11|           1|
    |add_ln703_fu_824_p2               |     +    |      0|  0|  22|          15|          15|
    |p_Val2_51_fu_598_p2               |     +    |      0|  0|  20|          13|          13|
    |p_Val2_52_fu_608_p2               |     +    |      0|  0|  20|          13|          13|
    |p_Val2_53_fu_628_p2               |     +    |      0|  0|  20|          13|          13|
    |p_Val2_54_fu_638_p2               |     +    |      0|  0|  20|          13|          13|
    |p_Val2_55_fu_618_p2               |     +    |      0|  0|  21|          14|          14|
    |p_Val2_56_fu_648_p2               |     +    |      0|  0|  21|          14|          14|
    |p_Val2_57_fu_664_p2               |     +    |      0|  0|  20|          13|          13|
    |p_Val2_58_fu_674_p2               |     +    |      0|  0|  20|          13|          13|
    |p_Val2_59_fu_694_p2               |     +    |      0|  0|  20|          13|          13|
    |p_Val2_60_fu_704_p2               |     +    |      0|  0|  20|          13|          13|
    |p_Val2_61_fu_684_p2               |     +    |      0|  0|  21|          14|          14|
    |p_Val2_62_fu_714_p2               |     +    |      0|  0|  21|          14|          14|
    |p_Val2_63_fu_658_p2               |     +    |      0|  0|  22|          15|          15|
    |p_Val2_64_fu_724_p2               |     +    |      0|  0|  22|          15|          15|
    |p_Val2_66_fu_900_p2               |     +    |      0|  0|  15|           8|           8|
    |t_V_fu_828_p2                     |     +    |      0|  0|  23|          16|          16|
    |and_ln191_3_fu_395_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_4_fu_401_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_fu_389_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln415_fu_890_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_166                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_199                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_654                  |    and   |      0|  0|   2|           1|           1|
    |carry_1_fu_920_p2                 |    and   |      0|  0|   2|           1|           1|
    |icmp_ln191_4_fu_363_p2            |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln191_5_fu_373_p2            |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln191_6_fu_383_p2            |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln191_fu_353_p2              |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln212_fu_730_p2              |   icmp   |      0|  0|  20|          32|           6|
    |icmp_ln216_fu_780_p2              |   icmp   |      0|  0|  20|          32|           6|
    |icmp_ln241_fu_189_p2              |   icmp   |      0|  0|  13|          11|          10|
    |r_fu_862_p2                       |   icmp   |      0|  0|   9|           3|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_876_p2                |    or    |      0|  0|   2|           1|           1|
    |res_V_data_V_din                  |  select  |      0|  0|   8|           1|           2|
    |select_ln222_fu_804_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln227_fu_754_p3            |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln416_fu_914_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 768|         594|         287|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  21|          4|    1|          4|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                      |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter3_storemerge_i_i_reg_178  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_1_load                   |   9|          2|   32|         64|
    |data_V_data_V_blk_n                          |   9|          2|    1|          2|
    |indvar_flatten_reg_167                       |   9|          2|   11|         22|
    |pX_1                                         |   9|          2|   32|         64|
    |pY_1                                         |   9|          2|   32|         64|
    |real_start                                   |   9|          2|    1|          2|
    |res_V_data_V_blk_n                           |   9|          2|    1|          2|
    |sX_1                                         |   9|          2|   32|         64|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 135|         29|  178|        390|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |and_ln191_4_reg_957                          |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   3|   0|    3|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_178  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_178  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_storemerge_i_i_reg_178  |  32|   0|   32|          0|
    |icmp_ln212_reg_973                           |   1|   0|    1|          0|
    |icmp_ln241_reg_941                           |   1|   0|    1|          0|
    |indvar_flatten_reg_167                       |  11|   0|   11|          0|
    |kernel_data_V_2_1                            |   8|   0|    8|          0|
    |kernel_data_V_2_10                           |   8|   0|    8|          0|
    |kernel_data_V_2_11                           |   8|   0|    8|          0|
    |kernel_data_V_2_13                           |   8|   0|    8|          0|
    |kernel_data_V_2_14                           |   8|   0|    8|          0|
    |kernel_data_V_2_15                           |   8|   0|    8|          0|
    |kernel_data_V_2_2                            |   8|   0|    8|          0|
    |kernel_data_V_2_3                            |   8|   0|    8|          0|
    |kernel_data_V_2_5                            |   8|   0|    8|          0|
    |kernel_data_V_2_6                            |   8|   0|    8|          0|
    |kernel_data_V_2_7                            |   8|   0|    8|          0|
    |kernel_data_V_2_9                            |   8|   0|    8|          0|
    |pX_1                                         |  32|   0|   32|          0|
    |pY_1                                         |  32|   0|   32|          0|
    |p_Val2_63_reg_961                            |  11|   0|   15|          4|
    |p_Val2_64_reg_967                            |  11|   0|   15|          4|
    |sX_1                                         |  32|   0|   32|          0|
    |sY_1                                         |  32|   0|   32|          0|
    |start_once_reg                               |   1|   0|    1|          0|
    |tmp_data_0_V_reg_950                         |   8|   0|    8|          0|
    |icmp_ln241_reg_941                           |  64|  32|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 437|  32|  382|          8|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,1u>,array<ap_ufixed<8,0,4,0,0>,1u>,config5> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,1u>,array<ap_ufixed<8,0,4,0,0>,1u>,config5> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,1u>,array<ap_ufixed<8,0,4,0,0>,1u>,config5> | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,1u>,array<ap_ufixed<8,0,4,0,0>,1u>,config5> | return value |
|ap_done                | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,1u>,array<ap_ufixed<8,0,4,0,0>,1u>,config5> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,1u>,array<ap_ufixed<8,0,4,0,0>,1u>,config5> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,1u>,array<ap_ufixed<8,0,4,0,0>,1u>,config5> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,1u>,array<ap_ufixed<8,0,4,0,0>,1u>,config5> | return value |
|start_out              | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,1u>,array<ap_ufixed<8,0,4,0,0>,1u>,config5> | return value |
|start_write            | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_ufixed,1u>,array<ap_ufixed<8,0,4,0,0>,1u>,config5> | return value |
|data_V_data_V_dout     |  in |    8|   ap_fifo  |                               data_V_data_V                              |    pointer   |
|data_V_data_V_empty_n  |  in |    1|   ap_fifo  |                               data_V_data_V                              |    pointer   |
|data_V_data_V_read     | out |    1|   ap_fifo  |                               data_V_data_V                              |    pointer   |
|res_V_data_V_din       | out |    8|   ap_fifo  |                               res_V_data_V                               |    pointer   |
|res_V_data_V_full_n    |  in |    1|   ap_fifo  |                               res_V_data_V                               |    pointer   |
|res_V_data_V_write     | out |    1|   ap_fifo  |                               res_V_data_V                               |    pointer   |
+-----------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

