{"vcs1":{"timestamp_begin":1677615629.654260680, "rt":0.37, "ut":0.15, "st":0.10}}
{"vcselab":{"timestamp_begin":1677615630.084258056, "rt":0.59, "ut":0.23, "st":0.10}}
{"link":{"timestamp_begin":1677615630.721286516, "rt":0.19, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677615629.350850087}
{"VCS_COMP_START_TIME": 1677615629.350850087}
{"VCS_COMP_END_TIME": 1677615630.979033523}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338080}}
{"stitch_vcselab": {"peak_mem": 238956}}
