INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/Instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/RISCV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/aluDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/instruction_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/register_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sim_1/new/RISCV32I_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV32I_tb
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 30 [D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sim_1/new/RISCV32I_tb.sv:33]
WARNING: [VRFC 10-2938] 'rst' is already implicitly declared on line 30 [D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sim_1/new/RISCV32I_tb.sv:37]
