From 2c1e01c0a199aa0d69aa8465e1cca40599a22b7d Mon Sep 17 00:00:00 2001
From: chenxing <chenxing@rock-chips.com>
Date: Thu, 29 Nov 2012 14:42:02 +0800
Subject: [PATCH] rk3066b: set 297MHz config to (2, 198, 8)

---
 arch/arm/mach-rk30/clock_data-rk3066b.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm/mach-rk30/clock_data-rk3066b.c b/arch/arm/mach-rk30/clock_data-rk3066b.c
index fa91dcfb6ba4..16d503cb2191 100644
--- a/arch/arm/mach-rk30/clock_data-rk3066b.c
+++ b/arch/arm/mach-rk30/clock_data-rk3066b.c
@@ -1009,7 +1009,7 @@ static struct clk codec_pll_clk = {
 
 static const struct pll_clk_set gpll_clks[] = {
 	_PLL_SET_CLKS(148500,	2,	99,	8),
-	_PLL_SET_CLKS(297000,	2,	99,	4),
+	_PLL_SET_CLKS(297000,	2,	198,	8),
 	_PLL_SET_CLKS(300000,	1,	50,	4),
 	_PLL_SET_CLKS(594000,	2,	198,	4),
 	_PLL_SET_CLKS(1188000,	2,	99,	1),
-- 
2.35.3

