<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ARMBaseInstrInfo.h source code [llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::ARMBaseInstrInfo "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='ARMBaseInstrInfo.h.html'>ARMBaseInstrInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- ARMBaseInstrInfo.h - ARM Base Instruction Information ---*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Base ARM implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_ARM_ARMBASEINSTRINFO_H">LLVM_LIB_TARGET_ARM_ARMBASEINSTRINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_ARM_ARMBASEINSTRINFO_H" data-ref="_M/LLVM_LIB_TARGET_ARM_ARMBASEINSTRINFO_H">LLVM_LIB_TARGET_ARM_ARMBASEINSTRINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MCTargetDesc/ARMBaseInfo.h.html">"MCTargetDesc/ARMBaseInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/IR/IntrinsicInst.h.html">"llvm/IR/IntrinsicInst.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../build/include/llvm/IR/IntrinsicsARM.h.html">"llvm/IR/IntrinsicsARM.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include &lt;array&gt;</u></td></tr>
<tr><th id="27">27</th><td><u>#include &lt;cstdint&gt;</u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_HEADER" data-ref="_M/GET_INSTRINFO_HEADER">GET_INSTRINFO_HEADER</dfn></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html">"ARMGenInstrInfo.inc"</a></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>class</b> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo" data-ref-filename="llvm..ARMBaseRegisterInfo" id="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a>;</td></tr>
<tr><th id="35">35</th><td><b>class</b> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget" id="llvm::ARMSubtarget">ARMSubtarget</a>;</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>class</b> <dfn class="type def" id="llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</dfn> : <b>public</b> <a class="type" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARMGenInstrInfo" title='llvm::ARMGenInstrInfo' data-ref="llvm::ARMGenInstrInfo" data-ref-filename="llvm..ARMGenInstrInfo">ARMGenInstrInfo</a> {</td></tr>
<tr><th id="38">38</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="decl field" id="llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>protected</b>:</td></tr>
<tr><th id="41">41</th><td>  <i>// Can be only subclassed.</i></td></tr>
<tr><th id="42">42</th><td>  <b>explicit</b> <dfn class="decl fn" id="_ZN4llvm16ARMBaseInstrInfoC1ERKNS_12ARMSubtargetE" title='llvm::ARMBaseInstrInfo::ARMBaseInstrInfo' data-ref="_ZN4llvm16ARMBaseInstrInfoC1ERKNS_12ARMSubtargetE" data-ref-filename="_ZN4llvm16ARMBaseInstrInfoC1ERKNS_12ARMSubtargetE">ARMBaseInstrInfo</dfn>(<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col4 decl" id="94STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="94STI" data-ref-filename="94STI">STI</dfn>);</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm16ARMBaseInstrInfo24expandLoadStackGuardBaseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" title='llvm::ARMBaseInstrInfo::expandLoadStackGuardBase' data-ref="_ZNK4llvm16ARMBaseInstrInfo24expandLoadStackGuardBaseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo24expandLoadStackGuardBaseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj">expandLoadStackGuardBase</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="95MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="95MI" data-ref-filename="95MI">MI</dfn>,</td></tr>
<tr><th id="45">45</th><td>                                <em>unsigned</em> <dfn class="local col6 decl" id="96LoadImmOpc" title='LoadImmOpc' data-type='unsigned int' data-ref="96LoadImmOpc" data-ref-filename="96LoadImmOpc">LoadImmOpc</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="97LoadOpc" title='LoadOpc' data-type='unsigned int' data-ref="97LoadOpc" data-ref-filename="97LoadOpc">LoadOpc</dfn>) <em>const</em>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>  <i class="doc">/// Build the equivalent inputs of a REG_SEQUENCE for the given<span class="command"> \p</span> <span class="arg">MI</span></i></td></tr>
<tr><th id="48">48</th><td><i class="doc">  /// and<span class="command"> \p</span> <span class="arg">DefIdx.</span></i></td></tr>
<tr><th id="49">49</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">[out]</span> InputRegs of the equivalent REG_SEQUENCE. Each element of</i></td></tr>
<tr><th id="50">50</th><td><i class="doc">  /// the list is modeled as &lt;Reg:SubReg, SubIdx&gt;.</i></td></tr>
<tr><th id="51">51</th><td><i class="doc">  /// E.g., REG_SEQUENCE %1:sub1, sub0, %2, sub1 would produce</i></td></tr>
<tr><th id="52">52</th><td><i class="doc">  /// two elements:</i></td></tr>
<tr><th id="53">53</th><td><i class="doc">  /// - %1:sub1, sub0</i></td></tr>
<tr><th id="54">54</th><td><i class="doc">  /// - %2&lt;:0&gt;, sub1</i></td></tr>
<tr><th id="55">55</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="56">56</th><td><i class="doc">  /// <span class="command">\returns</span> true if it is possible to build such an input sequence</i></td></tr>
<tr><th id="57">57</th><td><i class="doc">  /// with the pair<span class="command"> \p</span> <span class="arg">MI,</span><span class="command"> \p</span> <span class="arg">DefIdx.</span> False otherwise.</i></td></tr>
<tr><th id="58">58</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="59">59</th><td><i class="doc">  /// <span class="command">\pre</span> MI.isRegSequenceLike().</i></td></tr>
<tr><th id="60">60</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo24getRegSequenceLikeInputsERKNS_12MachineInstrEjRNS_15SmallVectorImplINS_15TargetInstrInfo19RegSubRegPairAndIdxEEE" title='llvm::ARMBaseInstrInfo::getRegSequenceLikeInputs' data-ref="_ZNK4llvm16ARMBaseInstrInfo24getRegSequenceLikeInputsERKNS_12MachineInstrEjRNS_15SmallVectorImplINS_15TargetInstrInfo19RegSubRegPairAndIdxEEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo24getRegSequenceLikeInputsERKNS_12MachineInstrEjRNS_15SmallVectorImplINS_15TargetInstrInfo19RegSubRegPairAndIdxEEE">getRegSequenceLikeInputs</dfn>(</td></tr>
<tr><th id="61">61</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="98MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="98MI" data-ref-filename="98MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="99DefIdx" title='DefIdx' data-type='unsigned int' data-ref="99DefIdx" data-ref-filename="99DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="62">62</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPairAndIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPairAndIdx">RegSubRegPairAndIdx</a>&gt; &amp;<dfn class="local col0 decl" id="100InputRegs" title='InputRegs' data-type='SmallVectorImpl&lt;llvm::TargetInstrInfo::RegSubRegPairAndIdx&gt; &amp;' data-ref="100InputRegs" data-ref-filename="100InputRegs">InputRegs</dfn>) <em>const</em> override;</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <i class="doc">/// Build the equivalent inputs of a EXTRACT_SUBREG for the given<span class="command"> \p</span> <span class="arg">MI</span></i></td></tr>
<tr><th id="65">65</th><td><i class="doc">  /// and<span class="command"> \p</span> <span class="arg">DefIdx.</span></i></td></tr>
<tr><th id="66">66</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">[out]</span> InputReg of the equivalent EXTRACT_SUBREG.</i></td></tr>
<tr><th id="67">67</th><td><i class="doc">  /// E.g., EXTRACT_SUBREG %1:sub1, sub0, sub1 would produce:</i></td></tr>
<tr><th id="68">68</th><td><i class="doc">  /// - %1:sub1, sub0</i></td></tr>
<tr><th id="69">69</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="70">70</th><td><i class="doc">  /// <span class="command">\returns</span> true if it is possible to build such an input sequence</i></td></tr>
<tr><th id="71">71</th><td><i class="doc">  /// with the pair<span class="command"> \p</span> <span class="arg">MI,</span><span class="command"> \p</span> <span class="arg">DefIdx.</span> False otherwise.</i></td></tr>
<tr><th id="72">72</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="73">73</th><td><i class="doc">  /// <span class="command">\pre</span> MI.isExtractSubregLike().</i></td></tr>
<tr><th id="74">74</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo26getExtractSubregLikeInputsERKNS_12MachineInstrEjRNS_15TargetInstrInfo19RegSubRegPairAndIdxE" title='llvm::ARMBaseInstrInfo::getExtractSubregLikeInputs' data-ref="_ZNK4llvm16ARMBaseInstrInfo26getExtractSubregLikeInputsERKNS_12MachineInstrEjRNS_15TargetInstrInfo19RegSubRegPairAndIdxE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo26getExtractSubregLikeInputsERKNS_12MachineInstrEjRNS_15TargetInstrInfo19RegSubRegPairAndIdxE">getExtractSubregLikeInputs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="101MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="101MI" data-ref-filename="101MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="102DefIdx" title='DefIdx' data-type='unsigned int' data-ref="102DefIdx" data-ref-filename="102DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="75">75</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPairAndIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPairAndIdx">RegSubRegPairAndIdx</a> &amp;<dfn class="local col3 decl" id="103InputReg" title='InputReg' data-type='llvm::TargetInstrInfo::RegSubRegPairAndIdx &amp;' data-ref="103InputReg" data-ref-filename="103InputReg">InputReg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <i class="doc">/// Build the equivalent inputs of a INSERT_SUBREG for the given<span class="command"> \p</span> <span class="arg">MI</span></i></td></tr>
<tr><th id="78">78</th><td><i class="doc">  /// and<span class="command"> \p</span> <span class="arg">DefIdx.</span></i></td></tr>
<tr><th id="79">79</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">[out]</span> BaseReg and<span class="command"> \p</span> <span class="arg">[out]</span> InsertedReg contain</i></td></tr>
<tr><th id="80">80</th><td><i class="doc">  /// the equivalent inputs of INSERT_SUBREG.</i></td></tr>
<tr><th id="81">81</th><td><i class="doc">  /// E.g., INSERT_SUBREG %0:sub0, %1:sub1, sub3 would produce:</i></td></tr>
<tr><th id="82">82</th><td><i class="doc">  /// - BaseReg: %0:sub0</i></td></tr>
<tr><th id="83">83</th><td><i class="doc">  /// - InsertedReg: %1:sub1, sub3</i></td></tr>
<tr><th id="84">84</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="85">85</th><td><i class="doc">  /// <span class="command">\returns</span> true if it is possible to build such an input sequence</i></td></tr>
<tr><th id="86">86</th><td><i class="doc">  /// with the pair<span class="command"> \p</span> <span class="arg">MI,</span><span class="command"> \p</span> <span class="arg">DefIdx.</span> False otherwise.</i></td></tr>
<tr><th id="87">87</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="88">88</th><td><i class="doc">  /// <span class="command">\pre</span> MI.isInsertSubregLike().</i></td></tr>
<tr><th id="89">89</th><td>  <em>bool</em></td></tr>
<tr><th id="90">90</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo25getInsertSubregLikeInputsERKNS_12MachineInstrEjRNS_15TargetInstrInfo13RegSubRegPairERNS4_19RegSubRegPairAndIdxE" title='llvm::ARMBaseInstrInfo::getInsertSubregLikeInputs' data-ref="_ZNK4llvm16ARMBaseInstrInfo25getInsertSubregLikeInputsERKNS_12MachineInstrEjRNS_15TargetInstrInfo13RegSubRegPairERNS4_19RegSubRegPairAndIdxE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo25getInsertSubregLikeInputsERKNS_12MachineInstrEjRNS_15TargetInstrInfo13RegSubRegPairERNS4_19RegSubRegPairAndIdxE">getInsertSubregLikeInputs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="104MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="104MI" data-ref-filename="104MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="105DefIdx" title='DefIdx' data-type='unsigned int' data-ref="105DefIdx" data-ref-filename="105DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="91">91</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col6 decl" id="106BaseReg" title='BaseReg' data-type='llvm::TargetInstrInfo::RegSubRegPair &amp;' data-ref="106BaseReg" data-ref-filename="106BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="92">92</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPairAndIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPairAndIdx">RegSubRegPairAndIdx</a> &amp;<dfn class="local col7 decl" id="107InsertedReg" title='InsertedReg' data-type='llvm::TargetInstrInfo::RegSubRegPairAndIdx &amp;' data-ref="107InsertedReg" data-ref-filename="107InsertedReg">InsertedReg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <i class="doc">/// Commutes the operands in the given instruction.</i></td></tr>
<tr><th id="95">95</th><td><i class="doc">  /// The commutable operands are specified by their indices OpIdx1 and OpIdx2.</i></td></tr>
<tr><th id="96">96</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="97">97</th><td><i class="doc">  /// Do not call this method for a non-commutable instruction or for</i></td></tr>
<tr><th id="98">98</th><td><i class="doc">  /// non-commutable pair of operand indices OpIdx1 and OpIdx2.</i></td></tr>
<tr><th id="99">99</th><td><i class="doc">  /// Even though the instruction is commutable, the method may still</i></td></tr>
<tr><th id="100">100</th><td><i class="doc">  /// fail to commute the operands, null pointer is returned in such cases.</i></td></tr>
<tr><th id="101">101</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::ARMBaseInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm16ARMBaseInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="108MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="108MI" data-ref-filename="108MI">MI</dfn>, <em>bool</em> <dfn class="local col9 decl" id="109NewMI" title='NewMI' data-type='bool' data-ref="109NewMI" data-ref-filename="109NewMI">NewMI</dfn>,</td></tr>
<tr><th id="102">102</th><td>                                       <em>unsigned</em> <dfn class="local col0 decl" id="110OpIdx1" title='OpIdx1' data-type='unsigned int' data-ref="110OpIdx1" data-ref-filename="110OpIdx1">OpIdx1</dfn>,</td></tr>
<tr><th id="103">103</th><td>                                       <em>unsigned</em> <dfn class="local col1 decl" id="111OpIdx2" title='OpIdx2' data-type='unsigned int' data-ref="111OpIdx2" data-ref-filename="111OpIdx2">OpIdx2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="104">104</th><td>  <i class="doc">/// If the specific machine instruction is an instruction that moves/copies</i></td></tr>
<tr><th id="105">105</th><td><i class="doc">  /// value from one register to another register return destination and source</i></td></tr>
<tr><th id="106">106</th><td><i class="doc">  /// registers as machine operands.</i></td></tr>
<tr><th id="107">107</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair" title='llvm::DestSourcePair' data-ref="llvm::DestSourcePair" data-ref-filename="llvm..DestSourcePair">DestSourcePair</a>&gt;</td></tr>
<tr><th id="108">108</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo15isCopyInstrImplERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isCopyInstrImpl' data-ref="_ZNK4llvm16ARMBaseInstrInfo15isCopyInstrImplERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15isCopyInstrImplERKNS_12MachineInstrE">isCopyInstrImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="112MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="112MI" data-ref-filename="112MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <i class="doc">/// Specialization of <span class="command">\ref</span> <span class="verb">TargetInstrInfo::describeLoadedValue, used to</span></i></td></tr>
<tr><th id="111">111</th><td><i class="doc">  /// enhance debug entry value descriptions for ARM targets.</i></td></tr>
<tr><th id="112">112</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ParamLoadedValue" title='llvm::ParamLoadedValue' data-type='std::pair&lt;MachineOperand, DIExpression *&gt;' data-ref="llvm::ParamLoadedValue" data-ref-filename="llvm..ParamLoadedValue">ParamLoadedValue</a>&gt; <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE" title='llvm::ARMBaseInstrInfo::describeLoadedValue' data-ref="_ZNK4llvm16ARMBaseInstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE">describeLoadedValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="113MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="113MI" data-ref-filename="113MI">MI</dfn>,</td></tr>
<tr><th id="113">113</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="114Reg" title='Reg' data-type='llvm::Register' data-ref="114Reg" data-ref-filename="114Reg">Reg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><b>public</b>:</td></tr>
<tr><th id="116">116</th><td>  <i>// Return whether the target has an explicit NOP encoding.</i></td></tr>
<tr><th id="117">117</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm16ARMBaseInstrInfo6hasNOPEv" title='llvm::ARMBaseInstrInfo::hasNOP' data-ref="_ZNK4llvm16ARMBaseInstrInfo6hasNOPEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo6hasNOPEv">hasNOP</dfn>() <em>const</em>;</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <i>// Return the non-pre/post incrementing version of 'Opc'. Return 0</i></td></tr>
<tr><th id="120">120</th><td><i>  // if there is not such an opcode.</i></td></tr>
<tr><th id="121">121</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo18getUnindexedOpcodeEj" title='llvm::ARMBaseInstrInfo::getUnindexedOpcode' data-ref="_ZNK4llvm16ARMBaseInstrInfo18getUnindexedOpcodeEj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18getUnindexedOpcodeEj">getUnindexedOpcode</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="115Opc" title='Opc' data-type='unsigned int' data-ref="115Opc" data-ref-filename="115Opc">Opc</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERN6036177" title='llvm::ARMBaseInstrInfo::convertToThreeAddress' data-ref="_ZNK4llvm16ARMBaseInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERN6036177" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERN6036177">convertToThreeAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator" data-ref-filename="llvm..MachineFunction..iterator">iterator</a> &amp;<dfn class="local col6 decl" id="116MFI" title='MFI' data-type='MachineFunction::iterator &amp;' data-ref="116MFI" data-ref-filename="116MFI">MFI</dfn>,</td></tr>
<tr><th id="124">124</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="117MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="117MI" data-ref-filename="117MI">MI</dfn>,</td></tr>
<tr><th id="125">125</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables" data-ref-filename="llvm..LiveVariables">LiveVariables</a> *<dfn class="local col8 decl" id="118LV" title='LV' data-type='llvm::LiveVariables *' data-ref="118LV" data-ref-filename="118LV">LV</dfn>) <em>const</em> override;</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <b>virtual</b> <em>const</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo" data-ref-filename="llvm..ARMBaseRegisterInfo">ARMBaseRegisterInfo</a> &amp;<dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="128">128</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo12getSubtargetEv" title='llvm::ARMBaseInstrInfo::getSubtarget' data-ref="_ZNK4llvm16ARMBaseInstrInfo12getSubtargetEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12getSubtargetEv">getSubtarget</dfn>() <em>const</em> { <b>return</b> <a class="member field" href="#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget" data-ref-filename="llvm..ARMBaseInstrInfo..Subtarget">Subtarget</a>; }</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer" data-ref-filename="llvm..ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="131">131</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE" title='llvm::ARMBaseInstrInfo::CreateTargetHazardRecognizer' data-ref="_ZNK4llvm16ARMBaseInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE">CreateTargetHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo" data-ref-filename="llvm..TargetSubtargetInfo">TargetSubtargetInfo</a> *<dfn class="local col9 decl" id="119STI" title='STI' data-type='const llvm::TargetSubtargetInfo *' data-ref="119STI" data-ref-filename="119STI">STI</dfn>,</td></tr>
<tr><th id="132">132</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG" data-ref-filename="llvm..ScheduleDAG">ScheduleDAG</a> *<dfn class="local col0 decl" id="120DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="120DAG" data-ref-filename="120DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer" data-ref-filename="llvm..ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="135">135</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo30CreateTargetMIHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_13ScheduleDAGMIE" title='llvm::ARMBaseInstrInfo::CreateTargetMIHazardRecognizer' data-ref="_ZNK4llvm16ARMBaseInstrInfo30CreateTargetMIHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_13ScheduleDAGMIE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo30CreateTargetMIHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_13ScheduleDAGMIE">CreateTargetMIHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col1 decl" id="121II" title='II' data-type='const llvm::InstrItineraryData *' data-ref="121II" data-ref-filename="121II">II</dfn>,</td></tr>
<tr><th id="136">136</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI" data-ref-filename="llvm..ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col2 decl" id="122DAG" title='DAG' data-type='const llvm::ScheduleDAGMI *' data-ref="122DAG" data-ref-filename="122DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer" data-ref-filename="llvm..ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="139">139</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::ARMBaseInstrInfo::CreateTargetPostRAHazardRecognizer' data-ref="_ZNK4llvm16ARMBaseInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">CreateTargetPostRAHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col3 decl" id="123II" title='II' data-type='const llvm::InstrItineraryData *' data-ref="123II" data-ref-filename="123II">II</dfn>,</td></tr>
<tr><th id="140">140</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG" data-ref-filename="llvm..ScheduleDAG">ScheduleDAG</a> *<dfn class="local col4 decl" id="124DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="124DAG" data-ref-filename="124DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <i>// Branch analysis.</i></td></tr>
<tr><th id="143">143</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::ARMBaseInstrInfo::analyzeBranch' data-ref="_ZNK4llvm16ARMBaseInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="125MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="125MBB" data-ref-filename="125MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col6 decl" id="126TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="126TBB" data-ref-filename="126TBB">TBB</dfn>,</td></tr>
<tr><th id="144">144</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col7 decl" id="127FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="127FBB" data-ref-filename="127FBB">FBB</dfn>,</td></tr>
<tr><th id="145">145</th><td>                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col8 decl" id="128Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="128Cond" data-ref-filename="128Cond">Cond</dfn>,</td></tr>
<tr><th id="146">146</th><td>                     <em>bool</em> <dfn class="local col9 decl" id="129AllowModify" title='AllowModify' data-type='bool' data-ref="129AllowModify" data-ref-filename="129AllowModify">AllowModify</dfn> = <b>false</b>) <em>const</em> override;</td></tr>
<tr><th id="147">147</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::ARMBaseInstrInfo::removeBranch' data-ref="_ZNK4llvm16ARMBaseInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="130MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="130MBB" data-ref-filename="130MBB">MBB</dfn>,</td></tr>
<tr><th id="148">148</th><td>                        <em>int</em> *<dfn class="local col1 decl" id="131BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="131BytesRemoved" data-ref-filename="131BytesRemoved">BytesRemoved</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="149">149</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::ARMBaseInstrInfo::insertBranch' data-ref="_ZNK4llvm16ARMBaseInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="132MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="132MBB" data-ref-filename="132MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="133TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="133TBB" data-ref-filename="133TBB">TBB</dfn>,</td></tr>
<tr><th id="150">150</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="134FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="134FBB" data-ref-filename="134FBB">FBB</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col5 decl" id="135Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="135Cond" data-ref-filename="135Cond">Cond</dfn>,</td></tr>
<tr><th id="151">151</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="136DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="136DL" data-ref-filename="136DL">DL</dfn>,</td></tr>
<tr><th id="152">152</th><td>                        <em>int</em> *<dfn class="local col7 decl" id="137BytesAdded" title='BytesAdded' data-type='int *' data-ref="137BytesAdded" data-ref-filename="137BytesAdded">BytesAdded</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <em>bool</em></td></tr>
<tr><th id="155">155</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::ARMBaseInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm16ARMBaseInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col8 decl" id="138Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="138Cond" data-ref-filename="138Cond">Cond</dfn>) <em>const</em> override;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <i>// Predication support.</i></td></tr>
<tr><th id="158">158</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicated' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="139MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="139MI" data-ref-filename="139MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <i>// MIR printer helper function to annotate Operands with a comment.</i></td></tr>
<tr><th id="161">161</th><td>  <span class="namespace">std::</span><span class='typedef' title='std::string' data-type='basic_string&lt;char&gt;' data-ref="std::string" data-ref-filename="std..string">string</span></td></tr>
<tr><th id="162">162</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo23createMIROperandCommentB5cxx11ERKNS_12MachineInstrERKNS_14MachineOperandEjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::createMIROperandComment' data-ref="_ZNK4llvm16ARMBaseInstrInfo23createMIROperandCommentB5cxx11ERKNS_12MachineInstrERKNS_14MachineOperandEjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo23createMIROperandCommentB5cxx11ERKNS_12MachineInstrERKNS_14MachineOperandEjPKNS_18TargetRegisterInfoE">createMIROperandComment</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="140MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="140MI" data-ref-filename="140MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="141Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="141Op" data-ref-filename="141Op">Op</dfn>,</td></tr>
<tr><th id="163">163</th><td>                          <em>unsigned</em> <dfn class="local col2 decl" id="142OpIdx" title='OpIdx' data-type='unsigned int' data-ref="142OpIdx" data-ref-filename="142OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="164">164</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="143TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="143TRI" data-ref-filename="143TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a> <dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo12getPredicateERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getPredicate' data-ref="_ZNK4llvm16ARMBaseInstrInfo12getPredicateERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12getPredicateERKNS_12MachineInstrE">getPredicate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="144MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="144MI" data-ref-filename="144MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="167">167</th><td>    <em>int</em> <dfn class="local col5 decl" id="145PIdx" title='PIdx' data-type='int' data-ref="145PIdx" data-ref-filename="145PIdx">PIdx</dfn> = <a class="local col4 ref" href="#144MI" title='MI' data-ref="144MI" data-ref-filename="144MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" title='llvm::MachineInstr::findFirstPredOperandIdx' data-ref="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" data-ref-filename="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv">findFirstPredOperandIdx</a>();</td></tr>
<tr><th id="168">168</th><td>    <b>return</b> <a class="local col5 ref" href="#145PIdx" title='PIdx' data-ref="145PIdx" data-ref-filename="145PIdx">PIdx</a> != -<var>1</var> ? (<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a>)<a class="local col4 ref" href="#144MI" title='MI' data-ref="144MI" data-ref-filename="144MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#145PIdx" title='PIdx' data-ref="145PIdx" data-ref-filename="145PIdx">PIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()</td></tr>
<tr><th id="169">169</th><td>                      : <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>;</td></tr>
<tr><th id="170">170</th><td>  }</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::ARMBaseInstrInfo::PredicateInstruction' data-ref="_ZNK4llvm16ARMBaseInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE">PredicateInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="146MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="146MI" data-ref-filename="146MI">MI</dfn>,</td></tr>
<tr><th id="173">173</th><td>                            <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col7 decl" id="147Pred" title='Pred' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="147Pred" data-ref-filename="147Pred">Pred</dfn>) <em>const</em> override;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo17SubsumesPredicateENS_8ArrayRefINS_14MachineOperandEEES3_" title='llvm::ARMBaseInstrInfo::SubsumesPredicate' data-ref="_ZNK4llvm16ARMBaseInstrInfo17SubsumesPredicateENS_8ArrayRefINS_14MachineOperandEEES3_" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo17SubsumesPredicateENS_8ArrayRefINS_14MachineOperandEEES3_">SubsumesPredicate</dfn>(<a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col8 decl" id="148Pred1" title='Pred1' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="148Pred1" data-ref-filename="148Pred1">Pred1</dfn>,</td></tr>
<tr><th id="176">176</th><td>                         <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col9 decl" id="149Pred2" title='Pred2' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="149Pred2" data-ref-filename="149Pred2">Pred2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo17ClobbersPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EEb" title='llvm::ARMBaseInstrInfo::ClobbersPredicate' data-ref="_ZNK4llvm16ARMBaseInstrInfo17ClobbersPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EEb" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo17ClobbersPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EEb">ClobbersPredicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="150MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="150MI" data-ref-filename="150MI">MI</dfn>, <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col1 decl" id="151Pred" title='Pred' data-type='std::vector&lt;MachineOperand&gt; &amp;' data-ref="151Pred" data-ref-filename="151Pred">Pred</dfn>,</td></tr>
<tr><th id="179">179</th><td>                         <em>bool</em> <dfn class="local col2 decl" id="152SkipDead" title='SkipDead' data-type='bool' data-ref="152SkipDead" data-ref-filename="152SkipDead">SkipDead</dfn>) <em>const</em> override;</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo12isPredicableERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicable' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicableERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12isPredicableERKNS_12MachineInstrE">isPredicable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="153MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="153MI" data-ref-filename="153MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>  <i>// CPSR defined in instruction</i></td></tr>
<tr><th id="184">184</th><td>  <em>static</em> <em>bool</em> <dfn class="decl fn" id="_ZN4llvm16ARMBaseInstrInfo13isCPSRDefinedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isCPSRDefined' data-ref="_ZN4llvm16ARMBaseInstrInfo13isCPSRDefinedERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16ARMBaseInstrInfo13isCPSRDefinedERKNS_12MachineInstrE">isCPSRDefined</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="154MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="154MI" data-ref-filename="154MI">MI</dfn>);</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <i class="doc">/// GetInstSize - Returns the size of the specified MachineInstr.</i></td></tr>
<tr><th id="187">187</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="188">188</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm16ARMBaseInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="155MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="155MI" data-ref-filename="155MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::ARMBaseInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm16ARMBaseInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="156MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="156MI" data-ref-filename="156MI">MI</dfn>,</td></tr>
<tr><th id="191">191</th><td>                               <em>int</em> &amp;<dfn class="local col7 decl" id="157FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="157FrameIndex" data-ref-filename="157FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="192">192</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::ARMBaseInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm16ARMBaseInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="158MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="158MI" data-ref-filename="158MI">MI</dfn>,</td></tr>
<tr><th id="193">193</th><td>                              <em>int</em> &amp;<dfn class="local col9 decl" id="159FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="159FrameIndex" data-ref-filename="159FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="194">194</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo25isLoadFromStackSlotPostFEERKNS_12MachineInstrERi" title='llvm::ARMBaseInstrInfo::isLoadFromStackSlotPostFE' data-ref="_ZNK4llvm16ARMBaseInstrInfo25isLoadFromStackSlotPostFEERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo25isLoadFromStackSlotPostFEERKNS_12MachineInstrERi">isLoadFromStackSlotPostFE</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="160MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="160MI" data-ref-filename="160MI">MI</dfn>,</td></tr>
<tr><th id="195">195</th><td>                                     <em>int</em> &amp;<dfn class="local col1 decl" id="161FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="161FrameIndex" data-ref-filename="161FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="196">196</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo24isStoreToStackSlotPostFEERKNS_12MachineInstrERi" title='llvm::ARMBaseInstrInfo::isStoreToStackSlotPostFE' data-ref="_ZNK4llvm16ARMBaseInstrInfo24isStoreToStackSlotPostFEERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo24isStoreToStackSlotPostFEERKNS_12MachineInstrERi">isStoreToStackSlotPostFE</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="162MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="162MI" data-ref-filename="162MI">MI</dfn>,</td></tr>
<tr><th id="197">197</th><td>                                    <em>int</em> &amp;<dfn class="local col3 decl" id="163FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="163FrameIndex" data-ref-filename="163FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm16ARMBaseInstrInfo10copyToCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE" title='llvm::ARMBaseInstrInfo::copyToCPSR' data-ref="_ZNK4llvm16ARMBaseInstrInfo10copyToCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo10copyToCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE">copyToCPSR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="164MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="164MBB" data-ref-filename="164MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="165I" title='I' data-type='MachineBasicBlock::iterator' data-ref="165I" data-ref-filename="165I">I</dfn>,</td></tr>
<tr><th id="200">200</th><td>                  <em>unsigned</em> <dfn class="local col6 decl" id="166SrcReg" title='SrcReg' data-type='unsigned int' data-ref="166SrcReg" data-ref-filename="166SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col7 decl" id="167KillSrc" title='KillSrc' data-type='bool' data-ref="167KillSrc" data-ref-filename="167KillSrc">KillSrc</dfn>,</td></tr>
<tr><th id="201">201</th><td>                  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col8 decl" id="168Subtarget" title='Subtarget' data-type='const llvm::ARMSubtarget &amp;' data-ref="168Subtarget" data-ref-filename="168Subtarget">Subtarget</dfn>) <em>const</em>;</td></tr>
<tr><th id="202">202</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm16ARMBaseInstrInfo12copyFromCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE" title='llvm::ARMBaseInstrInfo::copyFromCPSR' data-ref="_ZNK4llvm16ARMBaseInstrInfo12copyFromCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12copyFromCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE">copyFromCPSR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="169MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="169MBB" data-ref-filename="169MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="170I" title='I' data-type='MachineBasicBlock::iterator' data-ref="170I" data-ref-filename="170I">I</dfn>,</td></tr>
<tr><th id="203">203</th><td>                    <em>unsigned</em> <dfn class="local col1 decl" id="171DestReg" title='DestReg' data-type='unsigned int' data-ref="171DestReg" data-ref-filename="171DestReg">DestReg</dfn>, <em>bool</em> <dfn class="local col2 decl" id="172KillSrc" title='KillSrc' data-type='bool' data-ref="172KillSrc" data-ref-filename="172KillSrc">KillSrc</dfn>,</td></tr>
<tr><th id="204">204</th><td>                    <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col3 decl" id="173Subtarget" title='Subtarget' data-type='const llvm::ARMSubtarget &amp;' data-ref="173Subtarget" data-ref-filename="173Subtarget">Subtarget</dfn>) <em>const</em>;</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::ARMBaseInstrInfo::copyPhysReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="174MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="174MBB" data-ref-filename="174MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="175I" title='I' data-type='MachineBasicBlock::iterator' data-ref="175I" data-ref-filename="175I">I</dfn>,</td></tr>
<tr><th id="207">207</th><td>                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="176DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="176DL" data-ref-filename="176DL">DL</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col7 decl" id="177DestReg" title='DestReg' data-type='llvm::MCRegister' data-ref="177DestReg" data-ref-filename="177DestReg">DestReg</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col8 decl" id="178SrcReg" title='SrcReg' data-type='llvm::MCRegister' data-ref="178SrcReg" data-ref-filename="178SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="208">208</th><td>                   <em>bool</em> <dfn class="local col9 decl" id="179KillSrc" title='KillSrc' data-type='bool' data-ref="179KillSrc" data-ref-filename="179KillSrc">KillSrc</dfn>) <em>const</em> override;</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_15384722" title='llvm::ARMBaseInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm16ARMBaseInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_15384722" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_15384722">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="180MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="180MBB" data-ref-filename="180MBB">MBB</dfn>,</td></tr>
<tr><th id="211">211</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="181MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="181MBBI" data-ref-filename="181MBBI">MBBI</dfn>,</td></tr>
<tr><th id="212">212</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="182SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="182SrcReg" data-ref-filename="182SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col3 decl" id="183isKill" title='isKill' data-type='bool' data-ref="183isKill" data-ref-filename="183isKill">isKill</dfn>, <em>int</em> <dfn class="local col4 decl" id="184FrameIndex" title='FrameIndex' data-type='int' data-ref="184FrameIndex" data-ref-filename="184FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="213">213</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="185RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="185RC" data-ref-filename="185RC">RC</dfn>,</td></tr>
<tr><th id="214">214</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="186TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="186TRI" data-ref-filename="186TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_113396408" title='llvm::ARMBaseInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm16ARMBaseInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_113396408" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_113396408">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="187MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="187MBB" data-ref-filename="187MBB">MBB</dfn>,</td></tr>
<tr><th id="217">217</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="188MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="188MBBI" data-ref-filename="188MBBI">MBBI</dfn>,</td></tr>
<tr><th id="218">218</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="189DestReg" title='DestReg' data-type='llvm::Register' data-ref="189DestReg" data-ref-filename="189DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col0 decl" id="190FrameIndex" title='FrameIndex' data-type='int' data-ref="190FrameIndex" data-ref-filename="190FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="219">219</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="191RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="191RC" data-ref-filename="191RC">RC</dfn>,</td></tr>
<tr><th id="220">220</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="192TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="192TRI" data-ref-filename="192TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm16ARMBaseInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="193MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="193MI" data-ref-filename="193MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo10shouldSinkERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::shouldSink' data-ref="_ZNK4llvm16ARMBaseInstrInfo10shouldSinkERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo10shouldSinkERKNS_12MachineInstrE">shouldSink</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="194MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="194MI" data-ref-filename="194MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEjRKS4_RKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::reMaterialize' data-ref="_ZNK4llvm16ARMBaseInstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEjRKS4_RKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEjRKS4_RKNS_18TargetRegisterInfoE">reMaterialize</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="195MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="195MBB" data-ref-filename="195MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="196MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="196MI" data-ref-filename="196MI">MI</dfn>,</td></tr>
<tr><th id="227">227</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="197DestReg" title='DestReg' data-type='llvm::Register' data-ref="197DestReg" data-ref-filename="197DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="198SubIdx" title='SubIdx' data-type='unsigned int' data-ref="198SubIdx" data-ref-filename="198SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="228">228</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="199Orig" title='Orig' data-type='const llvm::MachineInstr &amp;' data-ref="199Orig" data-ref-filename="199Orig">Orig</dfn>,</td></tr>
<tr><th id="229">229</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col0 decl" id="200TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="200TRI" data-ref-filename="200TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;</td></tr>
<tr><th id="232">232</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo9duplicateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKS4_" title='llvm::ARMBaseInstrInfo::duplicate' data-ref="_ZNK4llvm16ARMBaseInstrInfo9duplicateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKS4_" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo9duplicateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKS4_">duplicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="201MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="201MBB" data-ref-filename="201MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="202InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="202InsertBefore" data-ref-filename="202InsertBefore">InsertBefore</dfn>,</td></tr>
<tr><th id="233">233</th><td>            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="203Orig" title='Orig' data-type='const llvm::MachineInstr &amp;' data-ref="203Orig" data-ref-filename="203Orig">Orig</dfn>) <em>const</em> override;</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="decl fn" id="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="204MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="204MIB" data-ref-filename="204MIB">MIB</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="205Reg" title='Reg' data-type='unsigned int' data-ref="205Reg" data-ref-filename="205Reg">Reg</dfn>,</td></tr>
<tr><th id="236">236</th><td>                                     <em>unsigned</em> <dfn class="local col6 decl" id="206SubIdx" title='SubIdx' data-type='unsigned int' data-ref="206SubIdx" data-ref-filename="206SubIdx">SubIdx</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="207State" title='State' data-type='unsigned int' data-ref="207State" data-ref-filename="207State">State</dfn>,</td></tr>
<tr><th id="237">237</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="208TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="208TRI" data-ref-filename="208TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo16produceSameValueERKNS_12MachineInstrES3_PKNS_19MachineRegisterInfoE" title='llvm::ARMBaseInstrInfo::produceSameValue' data-ref="_ZNK4llvm16ARMBaseInstrInfo16produceSameValueERKNS_12MachineInstrES3_PKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo16produceSameValueERKNS_12MachineInstrES3_PKNS_19MachineRegisterInfoE">produceSameValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="209MI0" title='MI0' data-type='const llvm::MachineInstr &amp;' data-ref="209MI0" data-ref-filename="209MI0">MI0</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="210MI1" title='MI1' data-type='const llvm::MachineInstr &amp;' data-ref="210MI1" data-ref-filename="210MI1">MI1</dfn>,</td></tr>
<tr><th id="240">240</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col1 decl" id="211MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="211MRI" data-ref-filename="211MRI">MRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <i class="doc">/// areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler to</i></td></tr>
<tr><th id="243">243</th><td><i class="doc">  /// determine if two loads are loading from the same base address. It should</i></td></tr>
<tr><th id="244">244</th><td><i class="doc">  /// only return true if the base pointers are the same and the only</i></td></tr>
<tr><th id="245">245</th><td><i class="doc">  /// differences between the two addresses is the offset. It also returns the</i></td></tr>
<tr><th id="246">246</th><td><i class="doc">  /// offsets by reference.</i></td></tr>
<tr><th id="247">247</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_" title='llvm::ARMBaseInstrInfo::areLoadsFromSameBasePtr' data-ref="_ZNK4llvm16ARMBaseInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_">areLoadsFromSameBasePtr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col2 decl" id="212Load1" title='Load1' data-type='llvm::SDNode *' data-ref="212Load1" data-ref-filename="212Load1">Load1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col3 decl" id="213Load2" title='Load2' data-type='llvm::SDNode *' data-ref="213Load2" data-ref-filename="213Load2">Load2</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col4 decl" id="214Offset1" title='Offset1' data-type='int64_t &amp;' data-ref="214Offset1" data-ref-filename="214Offset1">Offset1</dfn>,</td></tr>
<tr><th id="248">248</th><td>                               <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col5 decl" id="215Offset2" title='Offset2' data-type='int64_t &amp;' data-ref="215Offset2" data-ref-filename="215Offset2">Offset2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>  <i class="doc">/// shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to</i></td></tr>
<tr><th id="251">251</th><td><i class="doc">  /// determine (in conjunction with areLoadsFromSameBasePtr) if two loads</i></td></tr>
<tr><th id="252">252</th><td><i class="doc">  /// should be scheduled togther. On some targets if two loads are loading from</i></td></tr>
<tr><th id="253">253</th><td><i class="doc">  /// addresses in the same cache line, it's better if they are scheduled</i></td></tr>
<tr><th id="254">254</th><td><i class="doc">  /// together. This function takes two integers that represent the load offsets</i></td></tr>
<tr><th id="255">255</th><td><i class="doc">  /// from the common base address. It returns true if it decides it's desirable</i></td></tr>
<tr><th id="256">256</th><td><i class="doc">  /// to schedule the two loads together. "NumLoads" is the number of loads that</i></td></tr>
<tr><th id="257">257</th><td><i class="doc">  /// have already been scheduled after Load1.</i></td></tr>
<tr><th id="258">258</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj" title='llvm::ARMBaseInstrInfo::shouldScheduleLoadsNear' data-ref="_ZNK4llvm16ARMBaseInstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj">shouldScheduleLoadsNear</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col6 decl" id="216Load1" title='Load1' data-type='llvm::SDNode *' data-ref="216Load1" data-ref-filename="216Load1">Load1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col7 decl" id="217Load2" title='Load2' data-type='llvm::SDNode *' data-ref="217Load2" data-ref-filename="217Load2">Load2</dfn>,</td></tr>
<tr><th id="259">259</th><td>                               <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="218Offset1" title='Offset1' data-type='int64_t' data-ref="218Offset1" data-ref-filename="218Offset1">Offset1</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="219Offset2" title='Offset2' data-type='int64_t' data-ref="219Offset2" data-ref-filename="219Offset2">Offset2</dfn>,</td></tr>
<tr><th id="260">260</th><td>                               <em>unsigned</em> <dfn class="local col0 decl" id="220NumLoads" title='NumLoads' data-type='unsigned int' data-ref="220NumLoads" data-ref-filename="220NumLoads">NumLoads</dfn>) <em>const</em> override;</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::ARMBaseInstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm16ARMBaseInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="221MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="221MI" data-ref-filename="221MI">MI</dfn>,</td></tr>
<tr><th id="263">263</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="222MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="222MBB" data-ref-filename="222MBB">MBB</dfn>,</td></tr>
<tr><th id="264">264</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="223MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="223MF" data-ref-filename="223MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE" title='llvm::ARMBaseInstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm16ARMBaseInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="224MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="224MBB" data-ref-filename="224MBB">MBB</dfn>,</td></tr>
<tr><th id="267">267</th><td>                           <em>unsigned</em> <dfn class="local col5 decl" id="225NumCycles" title='NumCycles' data-type='unsigned int' data-ref="225NumCycles" data-ref-filename="225NumCycles">NumCycles</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="226ExtraPredCycles" title='ExtraPredCycles' data-type='unsigned int' data-ref="226ExtraPredCycles" data-ref-filename="226ExtraPredCycles">ExtraPredCycles</dfn>,</td></tr>
<tr><th id="268">268</th><td>                           <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability" data-ref-filename="llvm..BranchProbability">BranchProbability</a> <dfn class="local col7 decl" id="227Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="227Probability" data-ref-filename="227Probability">Probability</dfn>) <em>const</em> override;</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE" title='llvm::ARMBaseInstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm16ARMBaseInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="228TMBB" title='TMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="228TMBB" data-ref-filename="228TMBB">TMBB</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="229NumT" title='NumT' data-type='unsigned int' data-ref="229NumT" data-ref-filename="229NumT">NumT</dfn>,</td></tr>
<tr><th id="271">271</th><td>                           <em>unsigned</em> <dfn class="local col0 decl" id="230ExtraT" title='ExtraT' data-type='unsigned int' data-ref="230ExtraT" data-ref-filename="230ExtraT">ExtraT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="231FMBB" title='FMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="231FMBB" data-ref-filename="231FMBB">FMBB</dfn>,</td></tr>
<tr><th id="272">272</th><td>                           <em>unsigned</em> <dfn class="local col2 decl" id="232NumF" title='NumF' data-type='unsigned int' data-ref="232NumF" data-ref-filename="232NumF">NumF</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="233ExtraF" title='ExtraF' data-type='unsigned int' data-ref="233ExtraF" data-ref-filename="233ExtraF">ExtraF</dfn>,</td></tr>
<tr><th id="273">273</th><td>                           <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability" data-ref-filename="llvm..BranchProbability">BranchProbability</a> <dfn class="local col4 decl" id="234Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="234Probability" data-ref-filename="234Probability">Probability</dfn>) <em>const</em> override;</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE" title='llvm::ARMBaseInstrInfo::isProfitableToDupForIfCvt' data-ref="_ZNK4llvm16ARMBaseInstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE">isProfitableToDupForIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="235MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="235MBB" data-ref-filename="235MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="236NumCycles" title='NumCycles' data-type='unsigned int' data-ref="236NumCycles" data-ref-filename="236NumCycles">NumCycles</dfn>,</td></tr>
<tr><th id="276">276</th><td>                                 <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability" data-ref-filename="llvm..BranchProbability">BranchProbability</a> <dfn class="local col7 decl" id="237Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="237Probability" data-ref-filename="237Probability">Probability</dfn>) <em>const</em> override {</td></tr>
<tr><th id="277">277</th><td>    <b>return</b> <a class="local col6 ref" href="#236NumCycles" title='NumCycles' data-ref="236NumCycles" data-ref-filename="236NumCycles">NumCycles</a> == <var>1</var>;</td></tr>
<tr><th id="278">278</th><td>  }</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo32extraSizeToPredicateInstructionsERKNS_15MachineFunctionEj" title='llvm::ARMBaseInstrInfo::extraSizeToPredicateInstructions' data-ref="_ZNK4llvm16ARMBaseInstrInfo32extraSizeToPredicateInstructionsERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo32extraSizeToPredicateInstructionsERKNS_15MachineFunctionEj">extraSizeToPredicateInstructions</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="238MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="238MF" data-ref-filename="238MF">MF</dfn>,</td></tr>
<tr><th id="281">281</th><td>                                            <em>unsigned</em> <dfn class="local col9 decl" id="239NumInsts" title='NumInsts' data-type='unsigned int' data-ref="239NumInsts" data-ref-filename="239NumInsts">NumInsts</dfn>) <em>const</em> override;</td></tr>
<tr><th id="282">282</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo25predictBranchSizeForIfCvtERNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::predictBranchSizeForIfCvt' data-ref="_ZNK4llvm16ARMBaseInstrInfo25predictBranchSizeForIfCvtERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo25predictBranchSizeForIfCvtERNS_12MachineInstrE">predictBranchSizeForIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="240MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="240MI" data-ref-filename="240MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo25isProfitableToUnpredicateERNS_17MachineBasicBlockES2_" title='llvm::ARMBaseInstrInfo::isProfitableToUnpredicate' data-ref="_ZNK4llvm16ARMBaseInstrInfo25isProfitableToUnpredicateERNS_17MachineBasicBlockES2_" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo25isProfitableToUnpredicateERNS_17MachineBasicBlockES2_">isProfitableToUnpredicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="241TMBB" title='TMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="241TMBB" data-ref-filename="241TMBB">TMBB</dfn>,</td></tr>
<tr><th id="285">285</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="242FMBB" title='FMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="242FMBB" data-ref-filename="242FMBB">FMBB</dfn>) <em>const</em> override;</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>  <i class="doc">/// analyzeCompare - For a comparison instruction, return the source registers</i></td></tr>
<tr><th id="288">288</th><td><i class="doc">  /// in SrcReg and SrcReg2 if having two register operands, and the value it</i></td></tr>
<tr><th id="289">289</th><td><i class="doc">  /// compares against in CmpValue. Return true if the comparison instruction</i></td></tr>
<tr><th id="290">290</th><td><i class="doc">  /// can be analyzed.</i></td></tr>
<tr><th id="291">291</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_" title='llvm::ARMBaseInstrInfo::analyzeCompare' data-ref="_ZNK4llvm16ARMBaseInstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_">analyzeCompare</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="243MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="243MI" data-ref-filename="243MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col4 decl" id="244SrcReg" title='SrcReg' data-type='llvm::Register &amp;' data-ref="244SrcReg" data-ref-filename="244SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="292">292</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col5 decl" id="245SrcReg2" title='SrcReg2' data-type='llvm::Register &amp;' data-ref="245SrcReg2" data-ref-filename="245SrcReg2">SrcReg2</dfn>, <em>int</em> &amp;<dfn class="local col6 decl" id="246CmpMask" title='CmpMask' data-type='int &amp;' data-ref="246CmpMask" data-ref-filename="246CmpMask">CmpMask</dfn>,</td></tr>
<tr><th id="293">293</th><td>                      <em>int</em> &amp;<dfn class="local col7 decl" id="247CmpValue" title='CmpValue' data-type='int &amp;' data-ref="247CmpValue" data-ref-filename="247CmpValue">CmpValue</dfn>) <em>const</em> override;</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>  <i class="doc">/// optimizeCompareInstr - Convert the instruction to set the zero flag so</i></td></tr>
<tr><th id="296">296</th><td><i class="doc">  /// that we can remove a "comparison with zero"; Remove a redundant CMP</i></td></tr>
<tr><th id="297">297</th><td><i class="doc">  /// instruction if the flags can be updated in the same way by an earlier</i></td></tr>
<tr><th id="298">298</th><td><i class="doc">  /// instruction such as SUB.</i></td></tr>
<tr><th id="299">299</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE" title='llvm::ARMBaseInstrInfo::optimizeCompareInstr' data-ref="_ZNK4llvm16ARMBaseInstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE">optimizeCompareInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="248CmpInstr" title='CmpInstr' data-type='llvm::MachineInstr &amp;' data-ref="248CmpInstr" data-ref-filename="248CmpInstr">CmpInstr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="249SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="249SrcReg" data-ref-filename="249SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="300">300</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="250SrcReg2" title='SrcReg2' data-type='llvm::Register' data-ref="250SrcReg2" data-ref-filename="250SrcReg2">SrcReg2</dfn>, <em>int</em> <dfn class="local col1 decl" id="251CmpMask" title='CmpMask' data-type='int' data-ref="251CmpMask" data-ref-filename="251CmpMask">CmpMask</dfn>, <em>int</em> <dfn class="local col2 decl" id="252CmpValue" title='CmpValue' data-type='int' data-ref="252CmpValue" data-ref-filename="252CmpValue">CmpValue</dfn>,</td></tr>
<tr><th id="301">301</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col3 decl" id="253MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="253MRI" data-ref-filename="253MRI">MRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo13analyzeSelectERKNS_12MachineInstrERNS_15SmallVectorImplINS_14MachineOperandEEERjS8_Rb" title='llvm::ARMBaseInstrInfo::analyzeSelect' data-ref="_ZNK4llvm16ARMBaseInstrInfo13analyzeSelectERKNS_12MachineInstrERNS_15SmallVectorImplINS_14MachineOperandEEERjS8_Rb" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo13analyzeSelectERKNS_12MachineInstrERNS_15SmallVectorImplINS_14MachineOperandEEERjS8_Rb">analyzeSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="254MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="254MI" data-ref-filename="254MI">MI</dfn>,</td></tr>
<tr><th id="304">304</th><td>                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col5 decl" id="255Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="255Cond" data-ref-filename="255Cond">Cond</dfn>, <em>unsigned</em> &amp;<dfn class="local col6 decl" id="256TrueOp" title='TrueOp' data-type='unsigned int &amp;' data-ref="256TrueOp" data-ref-filename="256TrueOp">TrueOp</dfn>,</td></tr>
<tr><th id="305">305</th><td>                     <em>unsigned</em> &amp;<dfn class="local col7 decl" id="257FalseOp" title='FalseOp' data-type='unsigned int &amp;' data-ref="257FalseOp" data-ref-filename="257FalseOp">FalseOp</dfn>, <em>bool</em> &amp;<dfn class="local col8 decl" id="258Optimizable" title='Optimizable' data-type='bool &amp;' data-ref="258Optimizable" data-ref-filename="258Optimizable">Optimizable</dfn>) <em>const</em> override;</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb" title='llvm::ARMBaseInstrInfo::optimizeSelect' data-ref="_ZNK4llvm16ARMBaseInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb">optimizeSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="259MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="259MI" data-ref-filename="259MI">MI</dfn>,</td></tr>
<tr><th id="308">308</th><td>                               <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl" data-ref-filename="llvm..SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col0 decl" id="260SeenMIs" title='SeenMIs' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="260SeenMIs" data-ref-filename="260SeenMIs">SeenMIs</dfn>,</td></tr>
<tr><th id="309">309</th><td>                               <em>bool</em>) <em>const</em> override;</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>  <i class="doc">/// FoldImmediate - 'Reg' is known to be defined by a move immediate</i></td></tr>
<tr><th id="312">312</th><td><i class="doc">  /// instruction, try to fold the immediate into the use instruction.</i></td></tr>
<tr><th id="313">313</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE" title='llvm::ARMBaseInstrInfo::FoldImmediate' data-ref="_ZNK4llvm16ARMBaseInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE">FoldImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="261UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="261UseMI" data-ref-filename="261UseMI">UseMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="262DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="262DefMI" data-ref-filename="262DefMI">DefMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="263Reg" title='Reg' data-type='llvm::Register' data-ref="263Reg" data-ref-filename="263Reg">Reg</dfn>,</td></tr>
<tr><th id="314">314</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col4 decl" id="264MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="264MRI" data-ref-filename="264MRI">MRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getNumMicroOps' data-ref="_ZNK4llvm16ARMBaseInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE">getNumMicroOps</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col5 decl" id="265ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="265ItinData" data-ref-filename="265ItinData">ItinData</dfn>,</td></tr>
<tr><th id="317">317</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="266MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="266MI" data-ref-filename="266MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>  <em>int</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j" title='llvm::ARMBaseInstrInfo::getOperandLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j">getOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col7 decl" id="267ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="267ItinData" data-ref-filename="267ItinData">ItinData</dfn>,</td></tr>
<tr><th id="320">320</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="268DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="268DefMI" data-ref-filename="268DefMI">DefMI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="269DefIdx" title='DefIdx' data-type='unsigned int' data-ref="269DefIdx" data-ref-filename="269DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="321">321</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="270UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="270UseMI" data-ref-filename="270UseMI">UseMI</dfn>,</td></tr>
<tr><th id="322">322</th><td>                        <em>unsigned</em> <dfn class="local col1 decl" id="271UseIdx" title='UseIdx' data-type='unsigned int' data-ref="271UseIdx" data-ref-filename="271UseIdx">UseIdx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="323">323</th><td>  <em>int</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j" title='llvm::ARMBaseInstrInfo::getOperandLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j">getOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col2 decl" id="272ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="272ItinData" data-ref-filename="272ItinData">ItinData</dfn>,</td></tr>
<tr><th id="324">324</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col3 decl" id="273DefNode" title='DefNode' data-type='llvm::SDNode *' data-ref="273DefNode" data-ref-filename="273DefNode">DefNode</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="274DefIdx" title='DefIdx' data-type='unsigned int' data-ref="274DefIdx" data-ref-filename="274DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="325">325</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col5 decl" id="275UseNode" title='UseNode' data-type='llvm::SDNode *' data-ref="275UseNode" data-ref-filename="275UseNode">UseNode</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="276UseIdx" title='UseIdx' data-type='unsigned int' data-ref="276UseIdx" data-ref-filename="276UseIdx">UseIdx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <i class="doc">/// VFP/NEON execution domains.</i></td></tr>
<tr><th id="328">328</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>&gt;</td></tr>
<tr><th id="329">329</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo18getExecutionDomainERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getExecutionDomain' data-ref="_ZNK4llvm16ARMBaseInstrInfo18getExecutionDomainERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18getExecutionDomainERKNS_12MachineInstrE">getExecutionDomain</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="277MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="277MI" data-ref-filename="277MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="330">330</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo18setExecutionDomainERNS_12MachineInstrEj" title='llvm::ARMBaseInstrInfo::setExecutionDomain' data-ref="_ZNK4llvm16ARMBaseInstrInfo18setExecutionDomainERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18setExecutionDomainERNS_12MachineInstrEj">setExecutionDomain</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="278MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="278MI" data-ref-filename="278MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="279Domain" title='Domain' data-type='unsigned int' data-ref="279Domain" data-ref-filename="279Domain">Domain</dfn>) <em>const</em> override;</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <em>unsigned</em></td></tr>
<tr><th id="333">333</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo28getPartialRegUpdateClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::getPartialRegUpdateClearance' data-ref="_ZNK4llvm16ARMBaseInstrInfo28getPartialRegUpdateClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo28getPartialRegUpdateClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE">getPartialRegUpdateClearance</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;, <em>unsigned</em>,</td></tr>
<tr><th id="334">334</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *) <em>const</em> override;</td></tr>
<tr><th id="335">335</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo25breakPartialRegDependencyERNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::breakPartialRegDependency' data-ref="_ZNK4llvm16ARMBaseInstrInfo25breakPartialRegDependencyERNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo25breakPartialRegDependencyERNS_12MachineInstrEjPKNS_18TargetRegisterInfoE">breakPartialRegDependency</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;, <em>unsigned</em>,</td></tr>
<tr><th id="336">336</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="280TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="280TRI" data-ref-filename="280TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>  <i class="doc">/// Get the number of addresses by LDM or VLDM or zero for unknown.</i></td></tr>
<tr><th id="339">339</th><td>  <em>unsigned</em> <dfn class="decl fn" id="_ZNK4llvm16ARMBaseInstrInfo18getNumLDMAddressesERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getNumLDMAddresses' data-ref="_ZNK4llvm16ARMBaseInstrInfo18getNumLDMAddressesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18getNumLDMAddressesERKNS_12MachineInstrE">getNumLDMAddresses</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="281MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="281MI" data-ref-filename="281MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="342">342</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::ARMBaseInstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm16ARMBaseInstrInfo35decomposeMachineOperandsTargetFlagsEj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="282TF" title='TF' data-type='unsigned int' data-ref="282TF" data-ref-filename="282TF">TF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="343">343</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="344">344</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::ARMBaseInstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm16ARMBaseInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> override;</td></tr>
<tr><th id="345">345</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="346">346</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv" title='llvm::ARMBaseInstrInfo::getSerializableBitmaskMachineOperandTargetFlags' data-ref="_ZNK4llvm16ARMBaseInstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv">getSerializableBitmaskMachineOperandTargetFlags</dfn>() <em>const</em> override;</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>  <i class="doc">/// ARM supports the MachineOutliner.</i></td></tr>
<tr><th id="349">349</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb" title='llvm::ARMBaseInstrInfo::isFunctionSafeToOutlineFrom' data-ref="_ZNK4llvm16ARMBaseInstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb">isFunctionSafeToOutlineFrom</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="283MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="283MF" data-ref-filename="283MF">MF</dfn>,</td></tr>
<tr><th id="350">350</th><td>                                   <em>bool</em> <dfn class="local col4 decl" id="284OutlineFromLinkOnceODRs" title='OutlineFromLinkOnceODRs' data-type='bool' data-ref="284OutlineFromLinkOnceODRs" data-ref-filename="284OutlineFromLinkOnceODRs">OutlineFromLinkOnceODRs</dfn>) <em>const</em> override;</td></tr>
<tr><th id="351">351</th><td>  <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE" title='llvm::ARMBaseInstrInfo::getOutliningCandidateInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE">getOutliningCandidateInfo</dfn>(</td></tr>
<tr><th id="352">352</th><td>      <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a>&gt; &amp;<dfn class="local col5 decl" id="285RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-type='std::vector&lt;outliner::Candidate&gt; &amp;' data-ref="285RepeatedSequenceLocs" data-ref-filename="285RepeatedSequenceLocs">RepeatedSequenceLocs</dfn>) <em>const</em> override;</td></tr>
<tr><th id="353">353</th><td>  <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::ARMBaseInstrInfo::getOutliningType' data-ref="_ZNK4llvm16ARMBaseInstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">getOutliningType</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col6 decl" id="286MIT" title='MIT' data-type='MachineBasicBlock::iterator &amp;' data-ref="286MIT" data-ref-filename="286MIT">MIT</dfn>,</td></tr>
<tr><th id="354">354</th><td>                                       <em>unsigned</em> <dfn class="local col7 decl" id="287Flags" title='Flags' data-type='unsigned int' data-ref="287Flags" data-ref-filename="287Flags">Flags</dfn>) <em>const</em> override;</td></tr>
<tr><th id="355">355</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo22isMBBSafeToOutlineFromERNS_17MachineBasicBlockERj" title='llvm::ARMBaseInstrInfo::isMBBSafeToOutlineFrom' data-ref="_ZNK4llvm16ARMBaseInstrInfo22isMBBSafeToOutlineFromERNS_17MachineBasicBlockERj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo22isMBBSafeToOutlineFromERNS_17MachineBasicBlockERj">isMBBSafeToOutlineFrom</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="288MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="288MBB" data-ref-filename="288MBB">MBB</dfn>,</td></tr>
<tr><th id="356">356</th><td>                              <em>unsigned</em> &amp;<dfn class="local col9 decl" id="289Flags" title='Flags' data-type='unsigned int &amp;' data-ref="289Flags" data-ref-filename="289Flags">Flags</dfn>) <em>const</em> override;</td></tr>
<tr><th id="357">357</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE" title='llvm::ARMBaseInstrInfo::buildOutlinedFrame' data-ref="_ZNK4llvm16ARMBaseInstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE">buildOutlinedFrame</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="290MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="290MBB" data-ref-filename="290MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="291MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="291MF" data-ref-filename="291MF">MF</dfn>,</td></tr>
<tr><th id="358">358</th><td>                          <em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a> &amp;<dfn class="local col2 decl" id="292OF" title='OF' data-type='const outliner::OutlinedFunction &amp;' data-ref="292OF" data-ref-filename="292OF">OF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="359">359</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a></td></tr>
<tr><th id="360">360</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Mac13476168" title='llvm::ARMBaseInstrInfo::insertOutlinedCall' data-ref="_ZNK4llvm16ARMBaseInstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Mac13476168" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Mac13476168">insertOutlinedCall</dfn>(<a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module" data-ref-filename="llvm..Module">Module</a> &amp;<dfn class="local col3 decl" id="293M" title='M' data-type='llvm::Module &amp;' data-ref="293M" data-ref-filename="293M">M</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="294MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="294MBB" data-ref-filename="294MBB">MBB</dfn>,</td></tr>
<tr><th id="361">361</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col5 decl" id="295It" title='It' data-type='MachineBasicBlock::iterator &amp;' data-ref="295It" data-ref-filename="295It">It</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="296MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="296MF" data-ref-filename="296MF">MF</dfn>,</td></tr>
<tr><th id="362">362</th><td>                     <em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col7 decl" id="297C" title='C' data-type='const outliner::Candidate &amp;' data-ref="297C" data-ref-filename="297C">C</dfn>) <em>const</em> override;</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td>  <i class="doc">/// Enable outlining by default at -Oz.</i></td></tr>
<tr><th id="365">365</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo34shouldOutlineFromFunctionByDefaultERNS_15MachineFunctionE" title='llvm::ARMBaseInstrInfo::shouldOutlineFromFunctionByDefault' data-ref="_ZNK4llvm16ARMBaseInstrInfo34shouldOutlineFromFunctionByDefaultERNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo34shouldOutlineFromFunctionByDefaultERNS_15MachineFunctionE">shouldOutlineFromFunctionByDefault</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="298MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="298MF" data-ref-filename="298MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo27isUnspillableTerminatorImplEPKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isUnspillableTerminatorImpl' data-ref="_ZNK4llvm16ARMBaseInstrInfo27isUnspillableTerminatorImplEPKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo27isUnspillableTerminatorImplEPKNS_12MachineInstrE">isUnspillableTerminatorImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="299MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="299MI" data-ref-filename="299MI">MI</dfn>) <em>const</em> override {</td></tr>
<tr><th id="368">368</th><td>    <b>return</b> <a class="local col9 ref" href="#299MI" title='MI' data-ref="299MI" data-ref-filename="299MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LoopEndDec" title='llvm::ARM::t2LoopEndDec' data-ref="llvm::ARM::t2LoopEndDec" data-ref-filename="llvm..ARM..t2LoopEndDec">t2LoopEndDec</a> ||</td></tr>
<tr><th id="369">369</th><td>           <a class="local col9 ref" href="#299MI" title='MI' data-ref="299MI" data-ref-filename="299MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2DoLoopStartTP" title='llvm::ARM::t2DoLoopStartTP' data-ref="llvm::ARM::t2DoLoopStartTP" data-ref-filename="llvm..ARM..t2DoLoopStartTP">t2DoLoopStartTP</a>;</td></tr>
<tr><th id="370">370</th><td>  }</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><b>private</b>:</td></tr>
<tr><th id="373">373</th><td>  <i class="doc">/// Returns an unused general-purpose register which can be used for</i></td></tr>
<tr><th id="374">374</th><td><i class="doc">  /// constructing an outlined call if one exists. Returns 0 otherwise.</i></td></tr>
<tr><th id="375">375</th><td>  <em>unsigned</em> <dfn class="decl fn" id="_ZNK4llvm16ARMBaseInstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE" title='llvm::ARMBaseInstrInfo::findRegisterToSaveLRTo' data-ref="_ZNK4llvm16ARMBaseInstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE">findRegisterToSaveLRTo</dfn>(<em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col0 decl" id="300C" title='C' data-type='const outliner::Candidate &amp;' data-ref="300C" data-ref-filename="300C">C</dfn>) <em>const</em>;</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <i>// Adds an instruction which saves the link register on top of the stack into</i></td></tr>
<tr><th id="378">378</th><td><i>  /// the MachineBasicBlock \p MBB at position \p It.</i></td></tr>
<tr><th id="379">379</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm16ARMBaseInstrInfo13saveLROnStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::saveLROnStack' data-ref="_ZNK4llvm16ARMBaseInstrInfo13saveLROnStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo13saveLROnStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">saveLROnStack</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="301MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="301MBB" data-ref-filename="301MBB">MBB</dfn>,</td></tr>
<tr><th id="380">380</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="302It" title='It' data-type='MachineBasicBlock::iterator' data-ref="302It" data-ref-filename="302It">It</dfn>) <em>const</em>;</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>  <i class="doc">/// Adds an instruction which restores the link register from the top the</i></td></tr>
<tr><th id="383">383</th><td><i class="doc">  /// stack into the MachineBasicBlock<span class="command"> \p</span> <span class="arg">MBB</span> at position<span class="command"> \p</span> <span class="arg">It.</span></i></td></tr>
<tr><th id="384">384</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm16ARMBaseInstrInfo18restoreLRFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::restoreLRFromStack' data-ref="_ZNK4llvm16ARMBaseInstrInfo18restoreLRFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18restoreLRFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">restoreLRFromStack</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="303MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="303MBB" data-ref-filename="303MBB">MBB</dfn>,</td></tr>
<tr><th id="385">385</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="304It" title='It' data-type='MachineBasicBlock::iterator' data-ref="304It" data-ref-filename="304It">It</dfn>) <em>const</em>;</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>  <i class="doc">/// Emit CFI instructions into the MachineBasicBlock<span class="command"> \p</span> <span class="arg">MBB</span> at position<span class="command"> \p</span> <span class="arg">It,</span></i></td></tr>
<tr><th id="388">388</th><td><i class="doc">  /// for the case when the LR is saved on the stack.</i></td></tr>
<tr><th id="389">389</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm16ARMBaseInstrInfo23emitCFIForLRSaveOnStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::emitCFIForLRSaveOnStack' data-ref="_ZNK4llvm16ARMBaseInstrInfo23emitCFIForLRSaveOnStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo23emitCFIForLRSaveOnStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">emitCFIForLRSaveOnStack</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="305MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="305MBB" data-ref-filename="305MBB">MBB</dfn>,</td></tr>
<tr><th id="390">390</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="306It" title='It' data-type='MachineBasicBlock::iterator' data-ref="306It" data-ref-filename="306It">It</dfn>) <em>const</em>;</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>  <i class="doc">/// Emit CFI instructions into the MachineBasicBlock<span class="command"> \p</span> <span class="arg">MBB</span> at position<span class="command"> \p</span> <span class="arg">It,</span></i></td></tr>
<tr><th id="393">393</th><td><i class="doc">  /// for the case when the LR is saved in the register<span class="command"> \p</span> <span class="arg">Reg.</span></i></td></tr>
<tr><th id="394">394</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm16ARMBaseInstrInfo21emitCFIForLRSaveToRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterE" title='llvm::ARMBaseInstrInfo::emitCFIForLRSaveToReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo21emitCFIForLRSaveToRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo21emitCFIForLRSaveToRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterE">emitCFIForLRSaveToReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="307MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="307MBB" data-ref-filename="307MBB">MBB</dfn>,</td></tr>
<tr><th id="395">395</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="308It" title='It' data-type='MachineBasicBlock::iterator' data-ref="308It" data-ref-filename="308It">It</dfn>,</td></tr>
<tr><th id="396">396</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="309Reg" title='Reg' data-type='llvm::Register' data-ref="309Reg" data-ref-filename="309Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>  <i class="doc">/// Emit CFI instructions into the MachineBasicBlock<span class="command"> \p</span> <span class="arg">MBB</span> at position<span class="command"> \p</span> <span class="arg">It,</span></i></td></tr>
<tr><th id="399">399</th><td><i class="doc">  /// after the LR is was restored from the stack.</i></td></tr>
<tr><th id="400">400</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm16ARMBaseInstrInfo28emitCFIForLRRestoreFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::emitCFIForLRRestoreFromStack' data-ref="_ZNK4llvm16ARMBaseInstrInfo28emitCFIForLRRestoreFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo28emitCFIForLRRestoreFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">emitCFIForLRRestoreFromStack</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="310MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="310MBB" data-ref-filename="310MBB">MBB</dfn>,</td></tr>
<tr><th id="401">401</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="311It" title='It' data-type='MachineBasicBlock::iterator' data-ref="311It" data-ref-filename="311It">It</dfn>) <em>const</em>;</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>  <i class="doc">/// Emit CFI instructions into the MachineBasicBlock<span class="command"> \p</span> <span class="arg">MBB</span> at position<span class="command"> \p</span> <span class="arg">It,</span></i></td></tr>
<tr><th id="404">404</th><td><i class="doc">  /// after the LR is was restored from a register.</i></td></tr>
<tr><th id="405">405</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm16ARMBaseInstrInfo26emitCFIForLRRestoreFromRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::emitCFIForLRRestoreFromReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo26emitCFIForLRRestoreFromRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo26emitCFIForLRRestoreFromRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">emitCFIForLRRestoreFromReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="312MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="312MBB" data-ref-filename="312MBB">MBB</dfn>,</td></tr>
<tr><th id="406">406</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="313It" title='It' data-type='MachineBasicBlock::iterator' data-ref="313It" data-ref-filename="313It">It</dfn>) <em>const</em>;</td></tr>
<tr><th id="407">407</th><td>  <i class="doc">/// <span class="command">\brief</span> Sets the offsets on outlined instructions in<span class="command"> \p</span> <span class="arg">MBB</span> which use SP</i></td></tr>
<tr><th id="408">408</th><td><i class="doc">  /// so that they will be valid post-outlining.</i></td></tr>
<tr><th id="409">409</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="410">410</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">MBB</span> A<span class="command"> \p</span> <span class="arg">MachineBasicBlock</span> in an outlined function.</i></td></tr>
<tr><th id="411">411</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm16ARMBaseInstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE" title='llvm::ARMBaseInstrInfo::fixupPostOutline' data-ref="_ZNK4llvm16ARMBaseInstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE">fixupPostOutline</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="314MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="314MBB" data-ref-filename="314MBB">MBB</dfn>) <em>const</em>;</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>  <i class="doc">/// Returns true if the machine instruction offset can handle the stack fixup</i></td></tr>
<tr><th id="414">414</th><td><i class="doc">  /// and updates it if requested.</i></td></tr>
<tr><th id="415">415</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm16ARMBaseInstrInfo25checkAndUpdateStackOffsetEPNS_12MachineInstrElb" title='llvm::ARMBaseInstrInfo::checkAndUpdateStackOffset' data-ref="_ZNK4llvm16ARMBaseInstrInfo25checkAndUpdateStackOffsetEPNS_12MachineInstrElb" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo25checkAndUpdateStackOffsetEPNS_12MachineInstrElb">checkAndUpdateStackOffset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="315MI" title='MI' data-type='llvm::MachineInstr *' data-ref="315MI" data-ref-filename="315MI">MI</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="316Fixup" title='Fixup' data-type='int64_t' data-ref="316Fixup" data-ref-filename="316Fixup">Fixup</dfn>,</td></tr>
<tr><th id="416">416</th><td>                                 <em>bool</em> <dfn class="local col7 decl" id="317Updt" title='Updt' data-type='bool' data-ref="317Updt" data-ref-filename="317Updt">Updt</dfn>) <em>const</em>;</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>  <em>unsigned</em> <dfn class="decl fn" id="_ZNK4llvm16ARMBaseInstrInfo19getInstBundleLengthERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getInstBundleLength' data-ref="_ZNK4llvm16ARMBaseInstrInfo19getInstBundleLengthERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo19getInstBundleLengthERKNS_12MachineInstrE">getInstBundleLength</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="318MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="318MI" data-ref-filename="318MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>  <em>int</em> <dfn class="decl fn" id="_ZNK4llvm16ARMBaseInstrInfo15getVLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" title='llvm::ARMBaseInstrInfo::getVLDMDefCycle' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getVLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getVLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj">getVLDMDefCycle</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col9 decl" id="319ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="319ItinData" data-ref-filename="319ItinData">ItinData</dfn>,</td></tr>
<tr><th id="421">421</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="320DefMCID" title='DefMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="320DefMCID" data-ref-filename="320DefMCID">DefMCID</dfn>,</td></tr>
<tr><th id="422">422</th><td>                      <em>unsigned</em> <dfn class="local col1 decl" id="321DefClass" title='DefClass' data-type='unsigned int' data-ref="321DefClass" data-ref-filename="321DefClass">DefClass</dfn>,</td></tr>
<tr><th id="423">423</th><td>                      <em>unsigned</em> <dfn class="local col2 decl" id="322DefIdx" title='DefIdx' data-type='unsigned int' data-ref="322DefIdx" data-ref-filename="322DefIdx">DefIdx</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="323DefAlign" title='DefAlign' data-type='unsigned int' data-ref="323DefAlign" data-ref-filename="323DefAlign">DefAlign</dfn>) <em>const</em>;</td></tr>
<tr><th id="424">424</th><td>  <em>int</em> <dfn class="decl fn" id="_ZNK4llvm16ARMBaseInstrInfo14getLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" title='llvm::ARMBaseInstrInfo::getLDMDefCycle' data-ref="_ZNK4llvm16ARMBaseInstrInfo14getLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo14getLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj">getLDMDefCycle</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col4 decl" id="324ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="324ItinData" data-ref-filename="324ItinData">ItinData</dfn>,</td></tr>
<tr><th id="425">425</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="325DefMCID" title='DefMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="325DefMCID" data-ref-filename="325DefMCID">DefMCID</dfn>,</td></tr>
<tr><th id="426">426</th><td>                     <em>unsigned</em> <dfn class="local col6 decl" id="326DefClass" title='DefClass' data-type='unsigned int' data-ref="326DefClass" data-ref-filename="326DefClass">DefClass</dfn>,</td></tr>
<tr><th id="427">427</th><td>                     <em>unsigned</em> <dfn class="local col7 decl" id="327DefIdx" title='DefIdx' data-type='unsigned int' data-ref="327DefIdx" data-ref-filename="327DefIdx">DefIdx</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="328DefAlign" title='DefAlign' data-type='unsigned int' data-ref="328DefAlign" data-ref-filename="328DefAlign">DefAlign</dfn>) <em>const</em>;</td></tr>
<tr><th id="428">428</th><td>  <em>int</em> <dfn class="decl fn" id="_ZNK4llvm16ARMBaseInstrInfo15getVSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" title='llvm::ARMBaseInstrInfo::getVSTMUseCycle' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getVSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getVSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj">getVSTMUseCycle</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col9 decl" id="329ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="329ItinData" data-ref-filename="329ItinData">ItinData</dfn>,</td></tr>
<tr><th id="429">429</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="330UseMCID" title='UseMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="330UseMCID" data-ref-filename="330UseMCID">UseMCID</dfn>,</td></tr>
<tr><th id="430">430</th><td>                      <em>unsigned</em> <dfn class="local col1 decl" id="331UseClass" title='UseClass' data-type='unsigned int' data-ref="331UseClass" data-ref-filename="331UseClass">UseClass</dfn>,</td></tr>
<tr><th id="431">431</th><td>                      <em>unsigned</em> <dfn class="local col2 decl" id="332UseIdx" title='UseIdx' data-type='unsigned int' data-ref="332UseIdx" data-ref-filename="332UseIdx">UseIdx</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="333UseAlign" title='UseAlign' data-type='unsigned int' data-ref="333UseAlign" data-ref-filename="333UseAlign">UseAlign</dfn>) <em>const</em>;</td></tr>
<tr><th id="432">432</th><td>  <em>int</em> <dfn class="decl fn" id="_ZNK4llvm16ARMBaseInstrInfo14getSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" title='llvm::ARMBaseInstrInfo::getSTMUseCycle' data-ref="_ZNK4llvm16ARMBaseInstrInfo14getSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo14getSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj">getSTMUseCycle</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col4 decl" id="334ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="334ItinData" data-ref-filename="334ItinData">ItinData</dfn>,</td></tr>
<tr><th id="433">433</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="335UseMCID" title='UseMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="335UseMCID" data-ref-filename="335UseMCID">UseMCID</dfn>,</td></tr>
<tr><th id="434">434</th><td>                     <em>unsigned</em> <dfn class="local col6 decl" id="336UseClass" title='UseClass' data-type='unsigned int' data-ref="336UseClass" data-ref-filename="336UseClass">UseClass</dfn>,</td></tr>
<tr><th id="435">435</th><td>                     <em>unsigned</em> <dfn class="local col7 decl" id="337UseIdx" title='UseIdx' data-type='unsigned int' data-ref="337UseIdx" data-ref-filename="337UseIdx">UseIdx</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="338UseAlign" title='UseAlign' data-type='unsigned int' data-ref="338UseAlign" data-ref-filename="338UseAlign">UseAlign</dfn>) <em>const</em>;</td></tr>
<tr><th id="436">436</th><td>  <em>int</em> <dfn class="decl fn" id="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjS6_jj" title='llvm::ARMBaseInstrInfo::getOperandLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjS6_jj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjS6_jj">getOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col9 decl" id="339ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="339ItinData" data-ref-filename="339ItinData">ItinData</dfn>,</td></tr>
<tr><th id="437">437</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="340DefMCID" title='DefMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="340DefMCID" data-ref-filename="340DefMCID">DefMCID</dfn>,</td></tr>
<tr><th id="438">438</th><td>                        <em>unsigned</em> <dfn class="local col1 decl" id="341DefIdx" title='DefIdx' data-type='unsigned int' data-ref="341DefIdx" data-ref-filename="341DefIdx">DefIdx</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="342DefAlign" title='DefAlign' data-type='unsigned int' data-ref="342DefAlign" data-ref-filename="342DefAlign">DefAlign</dfn>,</td></tr>
<tr><th id="439">439</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col3 decl" id="343UseMCID" title='UseMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="343UseMCID" data-ref-filename="343UseMCID">UseMCID</dfn>,</td></tr>
<tr><th id="440">440</th><td>                        <em>unsigned</em> <dfn class="local col4 decl" id="344UseIdx" title='UseIdx' data-type='unsigned int' data-ref="344UseIdx" data-ref-filename="344UseIdx">UseIdx</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="345UseAlign" title='UseAlign' data-type='unsigned int' data-ref="345UseAlign" data-ref-filename="345UseAlign">UseAlign</dfn>) <em>const</em>;</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>  <em>int</em> <dfn class="decl fn" id="_ZNK4llvm16ARMBaseInstrInfo21getOperandLatencyImplEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjRKNS_11MCInstrDescEjRKNS_14MachineOperandEjS6_jS9_j" title='llvm::ARMBaseInstrInfo::getOperandLatencyImpl' data-ref="_ZNK4llvm16ARMBaseInstrInfo21getOperandLatencyImplEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjRKNS_11MCInstrDescEjRKNS_14MachineOperandEjS6_jS9_j" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo21getOperandLatencyImplEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjRKNS_11MCInstrDescEjRKNS_14MachineOperandEjS6_jS9_j">getOperandLatencyImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col6 decl" id="346ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="346ItinData" data-ref-filename="346ItinData">ItinData</dfn>,</td></tr>
<tr><th id="443">443</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="347DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="347DefMI" data-ref-filename="347DefMI">DefMI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="348DefIdx" title='DefIdx' data-type='unsigned int' data-ref="348DefIdx" data-ref-filename="348DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="444">444</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="349DefMCID" title='DefMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="349DefMCID" data-ref-filename="349DefMCID">DefMCID</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="350DefAdj" title='DefAdj' data-type='unsigned int' data-ref="350DefAdj" data-ref-filename="350DefAdj">DefAdj</dfn>,</td></tr>
<tr><th id="445">445</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="351DefMO" title='DefMO' data-type='const llvm::MachineOperand &amp;' data-ref="351DefMO" data-ref-filename="351DefMO">DefMO</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="352Reg" title='Reg' data-type='unsigned int' data-ref="352Reg" data-ref-filename="352Reg">Reg</dfn>,</td></tr>
<tr><th id="446">446</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="353UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="353UseMI" data-ref-filename="353UseMI">UseMI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="354UseIdx" title='UseIdx' data-type='unsigned int' data-ref="354UseIdx" data-ref-filename="354UseIdx">UseIdx</dfn>,</td></tr>
<tr><th id="447">447</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="355UseMCID" title='UseMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="355UseMCID" data-ref-filename="355UseMCID">UseMCID</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="356UseAdj" title='UseAdj' data-type='unsigned int' data-ref="356UseAdj" data-ref-filename="356UseAdj">UseAdj</dfn>) <em>const</em>;</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo18getPredicationCostERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getPredicationCost' data-ref="_ZNK4llvm16ARMBaseInstrInfo18getPredicationCostERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18getPredicationCostERKNS_12MachineInstrE">getPredicationCost</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="357MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="357MI" data-ref-filename="357MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::ARMBaseInstrInfo::getInstrLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col8 decl" id="358ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="358ItinData" data-ref-filename="358ItinData">ItinData</dfn>,</td></tr>
<tr><th id="452">452</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="359MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="359MI" data-ref-filename="359MI">MI</dfn>,</td></tr>
<tr><th id="453">453</th><td>                           <em>unsigned</em> *<dfn class="local col0 decl" id="360PredCost" title='PredCost' data-type='unsigned int *' data-ref="360PredCost" data-ref-filename="360PredCost">PredCost</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>  <em>int</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeE" title='llvm::ARMBaseInstrInfo::getInstrLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeE">getInstrLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col1 decl" id="361ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="361ItinData" data-ref-filename="361ItinData">ItinData</dfn>,</td></tr>
<tr><th id="456">456</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col2 decl" id="362Node" title='Node' data-type='llvm::SDNode *' data-ref="362Node" data-ref-filename="362Node">Node</dfn>) <em>const</em> override;</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j" title='llvm::ARMBaseInstrInfo::hasHighOperandLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j">hasHighOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel" data-ref-filename="llvm..TargetSchedModel">TargetSchedModel</a> &amp;<dfn class="local col3 decl" id="363SchedModel" title='SchedModel' data-type='const llvm::TargetSchedModel &amp;' data-ref="363SchedModel" data-ref-filename="363SchedModel">SchedModel</dfn>,</td></tr>
<tr><th id="459">459</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col4 decl" id="364MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="364MRI" data-ref-filename="364MRI">MRI</dfn>,</td></tr>
<tr><th id="460">460</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="365DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="365DefMI" data-ref-filename="365DefMI">DefMI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="366DefIdx" title='DefIdx' data-type='unsigned int' data-ref="366DefIdx" data-ref-filename="366DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="461">461</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="367UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="367UseMI" data-ref-filename="367UseMI">UseMI</dfn>,</td></tr>
<tr><th id="462">462</th><td>                             <em>unsigned</em> <dfn class="local col8 decl" id="368UseIdx" title='UseIdx' data-type='unsigned int' data-ref="368UseIdx" data-ref-filename="368UseIdx">UseIdx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="463">463</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj" title='llvm::ARMBaseInstrInfo::hasLowDefLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj">hasLowDefLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel" data-ref-filename="llvm..TargetSchedModel">TargetSchedModel</a> &amp;<dfn class="local col9 decl" id="369SchedModel" title='SchedModel' data-type='const llvm::TargetSchedModel &amp;' data-ref="369SchedModel" data-ref-filename="369SchedModel">SchedModel</dfn>,</td></tr>
<tr><th id="464">464</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="370DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="370DefMI" data-ref-filename="370DefMI">DefMI</dfn>,</td></tr>
<tr><th id="465">465</th><td>                        <em>unsigned</em> <dfn class="local col1 decl" id="371DefIdx" title='DefIdx' data-type='unsigned int' data-ref="371DefIdx" data-ref-filename="371DefIdx">DefIdx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>  <i class="doc">/// verifyInstruction - Perform target specific instruction verification.</i></td></tr>
<tr><th id="468">468</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE" title='llvm::ARMBaseInstrInfo::verifyInstruction' data-ref="_ZNK4llvm16ARMBaseInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE">verifyInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="372MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="372MI" data-ref-filename="372MI">MI</dfn>,</td></tr>
<tr><th id="469">469</th><td>                         <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> &amp;<dfn class="local col3 decl" id="373ErrInfo" title='ErrInfo' data-type='llvm::StringRef &amp;' data-ref="373ErrInfo" data-ref-filename="373ErrInfo">ErrInfo</dfn>) <em>const</em> override;</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo20expandLoadStackGuardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::expandLoadStackGuard' data-ref="_ZNK4llvm16ARMBaseInstrInfo20expandLoadStackGuardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo20expandLoadStackGuardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">expandLoadStackGuard</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="374MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="374MI" data-ref-filename="374MI">MI</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm16ARMBaseInstrInfo12expandMEMCPYENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::expandMEMCPY' data-ref="_ZNK4llvm16ARMBaseInstrInfo12expandMEMCPYENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12expandMEMCPYENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">expandMEMCPY</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a>) <em>const</em>;</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>  <i class="doc">/// Identify instructions that can be folded into a MOVCC instruction, and</i></td></tr>
<tr><th id="476">476</th><td><i class="doc">  /// return the defining instruction.</i></td></tr>
<tr><th id="477">477</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="decl fn" id="_ZNK4llvm16ARMBaseInstrInfo16canFoldIntoMOVCCENS_8RegisterERKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoE" title='llvm::ARMBaseInstrInfo::canFoldIntoMOVCC' data-ref="_ZNK4llvm16ARMBaseInstrInfo16canFoldIntoMOVCCENS_8RegisterERKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo16canFoldIntoMOVCCENS_8RegisterERKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoE">canFoldIntoMOVCC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="375Reg" title='Reg' data-type='llvm::Register' data-ref="375Reg" data-ref-filename="375Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="376MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="376MRI" data-ref-filename="376MRI">MRI</dfn>,</td></tr>
<tr><th id="478">478</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col7 decl" id="377TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="377TII" data-ref-filename="377TII">TII</dfn>) <em>const</em>;</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" title='llvm::ARMBaseInstrInfo::isReallyTriviallyReMaterializable' data-ref="_ZNK4llvm16ARMBaseInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE">isReallyTriviallyReMaterializable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="378MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="378MI" data-ref-filename="378MI">MI</dfn>,</td></tr>
<tr><th id="481">481</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::AAResults" title='llvm::AAResults' data-ref="llvm::AAResults" data-ref-filename="llvm..AAResults">AAResults</a> *<dfn class="local col9 decl" id="379AA" title='AA' data-type='llvm::AAResults *' data-ref="379AA" data-ref-filename="379AA">AA</dfn>) <em>const</em> override;</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td><b>private</b>:</td></tr>
<tr><th id="484">484</th><td>  <i class="doc">/// Modeling special VFP / NEON fp MLA / MLS hazards.</i></td></tr>
<tr><th id="485">485</th><td><i class="doc"></i></td></tr>
<tr><th id="486">486</th><td><i class="doc">  /// MLxEntryMap - Map fp MLA / MLS to the corresponding entry in the internal</i></td></tr>
<tr><th id="487">487</th><td><i class="doc">  /// MLx table.</i></td></tr>
<tr><th id="488">488</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="decl field" id="llvm::ARMBaseInstrInfo::MLxEntryMap" title='llvm::ARMBaseInstrInfo::MLxEntryMap' data-ref="llvm::ARMBaseInstrInfo::MLxEntryMap" data-ref-filename="llvm..ARMBaseInstrInfo..MLxEntryMap">MLxEntryMap</dfn>;</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td>  <i class="doc">/// MLxHazardOpcodes - Set of add / sub and multiply opcodes that would cause</i></td></tr>
<tr><th id="491">491</th><td><i class="doc">  /// stalls when scheduled together with fp MLA / MLS opcodes.</i></td></tr>
<tr><th id="492">492</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet" data-ref-filename="llvm..SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>16</var>&gt; <dfn class="decl field" id="llvm::ARMBaseInstrInfo::MLxHazardOpcodes" title='llvm::ARMBaseInstrInfo::MLxHazardOpcodes' data-ref="llvm::ARMBaseInstrInfo::MLxHazardOpcodes" data-ref-filename="llvm..ARMBaseInstrInfo..MLxHazardOpcodes">MLxHazardOpcodes</dfn>;</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td><b>public</b>:</td></tr>
<tr><th id="495">495</th><td>  <i class="doc">/// isFpMLxInstruction - Return true if the specified opcode is a fp MLA / MLS</i></td></tr>
<tr><th id="496">496</th><td><i class="doc">  /// instruction.</i></td></tr>
<tr><th id="497">497</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo18isFpMLxInstructionEj" title='llvm::ARMBaseInstrInfo::isFpMLxInstruction' data-ref="_ZNK4llvm16ARMBaseInstrInfo18isFpMLxInstructionEj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18isFpMLxInstructionEj">isFpMLxInstruction</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="380Opcode" title='Opcode' data-type='unsigned int' data-ref="380Opcode" data-ref-filename="380Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="498">498</th><td>    <b>return</b> <a class="member field" href="#llvm::ARMBaseInstrInfo::MLxEntryMap" title='llvm::ARMBaseInstrInfo::MLxEntryMap' data-ref="llvm::ARMBaseInstrInfo::MLxEntryMap" data-ref-filename="llvm..ARMBaseInstrInfo..MLxEntryMap">MLxEntryMap</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col0 ref" href="#380Opcode" title='Opcode' data-ref="380Opcode" data-ref-filename="380Opcode">Opcode</a>);</td></tr>
<tr><th id="499">499</th><td>  }</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>  <i class="doc">/// isFpMLxInstruction - This version also returns the multiply opcode and the</i></td></tr>
<tr><th id="502">502</th><td><i class="doc">  /// addition / subtraction opcode to expand to. Return true for 'HasLane' for</i></td></tr>
<tr><th id="503">503</th><td><i class="doc">  /// the MLX instructions with an extra lane operand.</i></td></tr>
<tr><th id="504">504</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm16ARMBaseInstrInfo18isFpMLxInstructionEjRjS1_RbS2_" title='llvm::ARMBaseInstrInfo::isFpMLxInstruction' data-ref="_ZNK4llvm16ARMBaseInstrInfo18isFpMLxInstructionEjRjS1_RbS2_" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18isFpMLxInstructionEjRjS1_RbS2_">isFpMLxInstruction</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="381Opcode" title='Opcode' data-type='unsigned int' data-ref="381Opcode" data-ref-filename="381Opcode">Opcode</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="382MulOpc" title='MulOpc' data-type='unsigned int &amp;' data-ref="382MulOpc" data-ref-filename="382MulOpc">MulOpc</dfn>,</td></tr>
<tr><th id="505">505</th><td>                          <em>unsigned</em> &amp;<dfn class="local col3 decl" id="383AddSubOpc" title='AddSubOpc' data-type='unsigned int &amp;' data-ref="383AddSubOpc" data-ref-filename="383AddSubOpc">AddSubOpc</dfn>, <em>bool</em> &amp;<dfn class="local col4 decl" id="384NegAcc" title='NegAcc' data-type='bool &amp;' data-ref="384NegAcc" data-ref-filename="384NegAcc">NegAcc</dfn>,</td></tr>
<tr><th id="506">506</th><td>                          <em>bool</em> &amp;<dfn class="local col5 decl" id="385HasLane" title='HasLane' data-type='bool &amp;' data-ref="385HasLane" data-ref-filename="385HasLane">HasLane</dfn>) <em>const</em>;</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>  <i class="doc">/// canCauseFpMLxStall - Return true if an instruction of the specified opcode</i></td></tr>
<tr><th id="509">509</th><td><i class="doc">  /// will cause stalls when scheduled after (within 4-cycle window) a fp</i></td></tr>
<tr><th id="510">510</th><td><i class="doc">  /// MLA / MLS instruction.</i></td></tr>
<tr><th id="511">511</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo18canCauseFpMLxStallEj" title='llvm::ARMBaseInstrInfo::canCauseFpMLxStall' data-ref="_ZNK4llvm16ARMBaseInstrInfo18canCauseFpMLxStallEj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo18canCauseFpMLxStallEj">canCauseFpMLxStall</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="386Opcode" title='Opcode' data-type='unsigned int' data-ref="386Opcode" data-ref-filename="386Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="512">512</th><td>    <b>return</b> <a class="member field" href="#llvm::ARMBaseInstrInfo::MLxHazardOpcodes" title='llvm::ARMBaseInstrInfo::MLxHazardOpcodes' data-ref="llvm::ARMBaseInstrInfo::MLxHazardOpcodes" data-ref-filename="llvm..ARMBaseInstrInfo..MLxHazardOpcodes">MLxHazardOpcodes</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_" data-ref-filename="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col6 ref" href="#386Opcode" title='Opcode' data-ref="386Opcode" data-ref-filename="386Opcode">Opcode</a>);</td></tr>
<tr><th id="513">513</th><td>  }</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>  <i class="doc">/// Returns true if the instruction has a shift by immediate that can be</i></td></tr>
<tr><th id="516">516</th><td><i class="doc">  /// executed in one cycle less.</i></td></tr>
<tr><th id="517">517</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm16ARMBaseInstrInfo19isSwiftFastImmShiftEPKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isSwiftFastImmShift' data-ref="_ZNK4llvm16ARMBaseInstrInfo19isSwiftFastImmShiftEPKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo19isSwiftFastImmShiftEPKNS_12MachineInstrE">isSwiftFastImmShift</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="387MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="387MI" data-ref-filename="387MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>  <i class="doc">/// Returns predicate register associated with the given frame instruction.</i></td></tr>
<tr><th id="520">520</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZNK4llvm16ARMBaseInstrInfo12getFramePredERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getFramePred' data-ref="_ZNK4llvm16ARMBaseInstrInfo12getFramePredERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12getFramePredERKNS_12MachineInstrE">getFramePred</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="388MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="388MI" data-ref-filename="388MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="521">521</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isFrameInstr(MI));</td></tr>
<tr><th id="522">522</th><td>    <i>// Operands of ADJCALLSTACKDOWN/ADJCALLSTACKUP:</i></td></tr>
<tr><th id="523">523</th><td><i>    // - argument declared in the pattern:</i></td></tr>
<tr><th id="524">524</th><td><i>    // 0 - frame size</i></td></tr>
<tr><th id="525">525</th><td><i>    // 1 - arg of CALLSEQ_START/CALLSEQ_END</i></td></tr>
<tr><th id="526">526</th><td><i>    // 2 - predicate code (like ARMCC::AL)</i></td></tr>
<tr><th id="527">527</th><td><i>    // - added by predOps:</i></td></tr>
<tr><th id="528">528</th><td><i>    // 3 - predicate reg</i></td></tr>
<tr><th id="529">529</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#388MI" title='MI' data-ref="388MI" data-ref-filename="388MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="530">530</th><td>  }</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::RegImmPair" title='llvm::RegImmPair' data-ref="llvm::RegImmPair" data-ref-filename="llvm..RegImmPair">RegImmPair</a>&gt; <dfn class="virtual decl fn" id="_ZNK4llvm16ARMBaseInstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE" title='llvm::ARMBaseInstrInfo::isAddImmediate' data-ref="_ZNK4llvm16ARMBaseInstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE">isAddImmediate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="389MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="389MI" data-ref-filename="389MI">MI</dfn>,</td></tr>
<tr><th id="533">533</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="390Reg" title='Reg' data-type='llvm::Register' data-ref="390Reg" data-ref-filename="390Reg">Reg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="534">534</th><td>};</td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td><i class="doc">/// Get the operands corresponding to the given<span class="command"> \p</span> <span class="arg">Pred</span> value. By default, the</i></td></tr>
<tr><th id="537">537</th><td><i class="doc">/// predicate register is assumed to be 0 (no register), but you can pass in a</i></td></tr>
<tr><th id="538">538</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">PredReg</span> if that is not the case.</i></td></tr>
<tr><th id="539">539</th><td><em>static</em> <b>inline</b> <span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>, <var>2</var>&gt; <dfn class="decl def fn" id="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</dfn>(<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a> <dfn class="local col1 decl" id="391Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="391Pred" data-ref-filename="391Pred">Pred</dfn>,</td></tr>
<tr><th id="540">540</th><td>                                                    <em>unsigned</em> <dfn class="local col2 decl" id="392PredReg" title='PredReg' data-type='unsigned int' data-ref="392PredReg" data-ref-filename="392PredReg">PredReg</dfn> = <var>0</var>) {</td></tr>
<tr><th id="541">541</th><td>  <b>return</b> {{<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<b>static_cast</b>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt;(<a class="local col1 ref" href="#391Pred" title='Pred' data-ref="391Pred" data-ref-filename="391Pred">Pred</a>)),</td></tr>
<tr><th id="542">542</th><td>           <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#392PredReg" title='PredReg' data-ref="392PredReg" data-ref-filename="392PredReg">PredReg</a>, <b>false</b>)}};</td></tr>
<tr><th id="543">543</th><td>}</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td><i class="doc">/// Get the operand corresponding to the conditional code result. By default,</i></td></tr>
<tr><th id="546">546</th><td><i class="doc">/// this is 0 (no register).</i></td></tr>
<tr><th id="547">547</th><td><em>static</em> <b>inline</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="decl def fn" id="_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="393CCReg" title='CCReg' data-type='unsigned int' data-ref="393CCReg" data-ref-filename="393CCReg">CCReg</dfn> = <var>0</var>) {</td></tr>
<tr><th id="548">548</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#393CCReg" title='CCReg' data-ref="393CCReg" data-ref-filename="393CCReg">CCReg</a>, <b>false</b>);</td></tr>
<tr><th id="549">549</th><td>}</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td><i class="doc">/// Get the operand corresponding to the conditional code result for Thumb1.</i></td></tr>
<tr><th id="552">552</th><td><i class="doc">/// This operand will always refer to CPSR and it will have the Define flag set.</i></td></tr>
<tr><th id="553">553</th><td><i class="doc">/// You can optionally set the Dead flag by means of<span class="command"> \p</span> <span class="arg">isDead.</span></i></td></tr>
<tr><th id="554">554</th><td><em>static</em> <b>inline</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="decl def fn" id="_ZN4llvmL12t1CondCodeOpEb" title='llvm::t1CondCodeOp' data-ref="_ZN4llvmL12t1CondCodeOpEb" data-ref-filename="_ZN4llvmL12t1CondCodeOpEb">t1CondCodeOp</dfn>(<em>bool</em> <dfn class="local col4 decl" id="394isDead" title='isDead' data-type='bool' data-ref="394isDead" data-ref-filename="394isDead">isDead</dfn> = <b>false</b>) {</td></tr>
<tr><th id="555">555</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>,</td></tr>
<tr><th id="556">556</th><td>                                   <i>/*Define*/</i> <b>true</b>, <i>/*Implicit*/</i> <b>false</b>,</td></tr>
<tr><th id="557">557</th><td>                                   <i>/*Kill*/</i> <b>false</b>, <a class="local col4 ref" href="#394isDead" title='isDead' data-ref="394isDead" data-ref-filename="394isDead">isDead</a>);</td></tr>
<tr><th id="558">558</th><td>}</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td><em>static</em> <b>inline</b></td></tr>
<tr><th id="561">561</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi" data-ref-filename="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</dfn>(<em>int</em> <dfn class="local col5 decl" id="395Opc" title='Opc' data-type='int' data-ref="395Opc" data-ref-filename="395Opc">Opc</dfn>) {</td></tr>
<tr><th id="562">562</th><td>  <b>return</b> <a class="local col5 ref" href="#395Opc" title='Opc' data-ref="395Opc" data-ref-filename="395Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::B" title='llvm::ARM::B' data-ref="llvm::ARM::B" data-ref-filename="llvm..ARM..B">B</a> || <a class="local col5 ref" href="#395Opc" title='Opc' data-ref="395Opc" data-ref-filename="395Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tB" title='llvm::ARM::tB' data-ref="llvm::ARM::tB" data-ref-filename="llvm..ARM..tB">tB</a> || <a class="local col5 ref" href="#395Opc" title='Opc' data-ref="395Opc" data-ref-filename="395Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2B" title='llvm::ARM::t2B' data-ref="llvm::ARM::t2B" data-ref-filename="llvm..ARM..t2B">t2B</a>;</td></tr>
<tr><th id="563">563</th><td>}</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td><i>// This table shows the VPT instruction variants, i.e. the different</i></td></tr>
<tr><th id="566">566</th><td><i>// mask field encodings, see also B5.6. Predication/conditional execution in</i></td></tr>
<tr><th id="567">567</th><td><i>// the ArmARM.</i></td></tr>
<tr><th id="568">568</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL11isVPTOpcodeEi" title='llvm::isVPTOpcode' data-ref="_ZN4llvmL11isVPTOpcodeEi" data-ref-filename="_ZN4llvmL11isVPTOpcodeEi">isVPTOpcode</dfn>(<em>int</em> <dfn class="local col6 decl" id="396Opc" title='Opc' data-type='int' data-ref="396Opc" data-ref-filename="396Opc">Opc</dfn>) {</td></tr>
<tr><th id="569">569</th><td>  <b>return</b> <a class="local col6 ref" href="#396Opc" title='Opc' data-ref="396Opc" data-ref-filename="396Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv16i8" title='llvm::ARM::MVE_VPTv16i8' data-ref="llvm::ARM::MVE_VPTv16i8" data-ref-filename="llvm..ARM..MVE_VPTv16i8">MVE_VPTv16i8</a> || <a class="local col6 ref" href="#396Opc" title='Opc' data-ref="396Opc" data-ref-filename="396Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv16u8" title='llvm::ARM::MVE_VPTv16u8' data-ref="llvm::ARM::MVE_VPTv16u8" data-ref-filename="llvm..ARM..MVE_VPTv16u8">MVE_VPTv16u8</a> ||</td></tr>
<tr><th id="570">570</th><td>         <a class="local col6 ref" href="#396Opc" title='Opc' data-ref="396Opc" data-ref-filename="396Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv16s8" title='llvm::ARM::MVE_VPTv16s8' data-ref="llvm::ARM::MVE_VPTv16s8" data-ref-filename="llvm..ARM..MVE_VPTv16s8">MVE_VPTv16s8</a> || <a class="local col6 ref" href="#396Opc" title='Opc' data-ref="396Opc" data-ref-filename="396Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv8i16" title='llvm::ARM::MVE_VPTv8i16' data-ref="llvm::ARM::MVE_VPTv8i16" data-ref-filename="llvm..ARM..MVE_VPTv8i16">MVE_VPTv8i16</a> ||</td></tr>
<tr><th id="571">571</th><td>         <a class="local col6 ref" href="#396Opc" title='Opc' data-ref="396Opc" data-ref-filename="396Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv8u16" title='llvm::ARM::MVE_VPTv8u16' data-ref="llvm::ARM::MVE_VPTv8u16" data-ref-filename="llvm..ARM..MVE_VPTv8u16">MVE_VPTv8u16</a> || <a class="local col6 ref" href="#396Opc" title='Opc' data-ref="396Opc" data-ref-filename="396Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv8s16" title='llvm::ARM::MVE_VPTv8s16' data-ref="llvm::ARM::MVE_VPTv8s16" data-ref-filename="llvm..ARM..MVE_VPTv8s16">MVE_VPTv8s16</a> ||</td></tr>
<tr><th id="572">572</th><td>         <a class="local col6 ref" href="#396Opc" title='Opc' data-ref="396Opc" data-ref-filename="396Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv4i32" title='llvm::ARM::MVE_VPTv4i32' data-ref="llvm::ARM::MVE_VPTv4i32" data-ref-filename="llvm..ARM..MVE_VPTv4i32">MVE_VPTv4i32</a> || <a class="local col6 ref" href="#396Opc" title='Opc' data-ref="396Opc" data-ref-filename="396Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv4u32" title='llvm::ARM::MVE_VPTv4u32' data-ref="llvm::ARM::MVE_VPTv4u32" data-ref-filename="llvm..ARM..MVE_VPTv4u32">MVE_VPTv4u32</a> ||</td></tr>
<tr><th id="573">573</th><td>         <a class="local col6 ref" href="#396Opc" title='Opc' data-ref="396Opc" data-ref-filename="396Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv4s32" title='llvm::ARM::MVE_VPTv4s32' data-ref="llvm::ARM::MVE_VPTv4s32" data-ref-filename="llvm..ARM..MVE_VPTv4s32">MVE_VPTv4s32</a> || <a class="local col6 ref" href="#396Opc" title='Opc' data-ref="396Opc" data-ref-filename="396Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv4f32" title='llvm::ARM::MVE_VPTv4f32' data-ref="llvm::ARM::MVE_VPTv4f32" data-ref-filename="llvm..ARM..MVE_VPTv4f32">MVE_VPTv4f32</a> ||</td></tr>
<tr><th id="574">574</th><td>         <a class="local col6 ref" href="#396Opc" title='Opc' data-ref="396Opc" data-ref-filename="396Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv8f16" title='llvm::ARM::MVE_VPTv8f16' data-ref="llvm::ARM::MVE_VPTv8f16" data-ref-filename="llvm..ARM..MVE_VPTv8f16">MVE_VPTv8f16</a> || <a class="local col6 ref" href="#396Opc" title='Opc' data-ref="396Opc" data-ref-filename="396Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv16i8r" title='llvm::ARM::MVE_VPTv16i8r' data-ref="llvm::ARM::MVE_VPTv16i8r" data-ref-filename="llvm..ARM..MVE_VPTv16i8r">MVE_VPTv16i8r</a> ||</td></tr>
<tr><th id="575">575</th><td>         <a class="local col6 ref" href="#396Opc" title='Opc' data-ref="396Opc" data-ref-filename="396Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv16u8r" title='llvm::ARM::MVE_VPTv16u8r' data-ref="llvm::ARM::MVE_VPTv16u8r" data-ref-filename="llvm..ARM..MVE_VPTv16u8r">MVE_VPTv16u8r</a> || <a class="local col6 ref" href="#396Opc" title='Opc' data-ref="396Opc" data-ref-filename="396Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv16s8r" title='llvm::ARM::MVE_VPTv16s8r' data-ref="llvm::ARM::MVE_VPTv16s8r" data-ref-filename="llvm..ARM..MVE_VPTv16s8r">MVE_VPTv16s8r</a> ||</td></tr>
<tr><th id="576">576</th><td>         <a class="local col6 ref" href="#396Opc" title='Opc' data-ref="396Opc" data-ref-filename="396Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv8i16r" title='llvm::ARM::MVE_VPTv8i16r' data-ref="llvm::ARM::MVE_VPTv8i16r" data-ref-filename="llvm..ARM..MVE_VPTv8i16r">MVE_VPTv8i16r</a> || <a class="local col6 ref" href="#396Opc" title='Opc' data-ref="396Opc" data-ref-filename="396Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv8u16r" title='llvm::ARM::MVE_VPTv8u16r' data-ref="llvm::ARM::MVE_VPTv8u16r" data-ref-filename="llvm..ARM..MVE_VPTv8u16r">MVE_VPTv8u16r</a> ||</td></tr>
<tr><th id="577">577</th><td>         <a class="local col6 ref" href="#396Opc" title='Opc' data-ref="396Opc" data-ref-filename="396Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv8s16r" title='llvm::ARM::MVE_VPTv8s16r' data-ref="llvm::ARM::MVE_VPTv8s16r" data-ref-filename="llvm..ARM..MVE_VPTv8s16r">MVE_VPTv8s16r</a> || <a class="local col6 ref" href="#396Opc" title='Opc' data-ref="396Opc" data-ref-filename="396Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv4i32r" title='llvm::ARM::MVE_VPTv4i32r' data-ref="llvm::ARM::MVE_VPTv4i32r" data-ref-filename="llvm..ARM..MVE_VPTv4i32r">MVE_VPTv4i32r</a> ||</td></tr>
<tr><th id="578">578</th><td>         <a class="local col6 ref" href="#396Opc" title='Opc' data-ref="396Opc" data-ref-filename="396Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv4u32r" title='llvm::ARM::MVE_VPTv4u32r' data-ref="llvm::ARM::MVE_VPTv4u32r" data-ref-filename="llvm..ARM..MVE_VPTv4u32r">MVE_VPTv4u32r</a> || <a class="local col6 ref" href="#396Opc" title='Opc' data-ref="396Opc" data-ref-filename="396Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv4s32r" title='llvm::ARM::MVE_VPTv4s32r' data-ref="llvm::ARM::MVE_VPTv4s32r" data-ref-filename="llvm..ARM..MVE_VPTv4s32r">MVE_VPTv4s32r</a> ||</td></tr>
<tr><th id="579">579</th><td>         <a class="local col6 ref" href="#396Opc" title='Opc' data-ref="396Opc" data-ref-filename="396Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv4f32r" title='llvm::ARM::MVE_VPTv4f32r' data-ref="llvm::ARM::MVE_VPTv4f32r" data-ref-filename="llvm..ARM..MVE_VPTv4f32r">MVE_VPTv4f32r</a> || <a class="local col6 ref" href="#396Opc" title='Opc' data-ref="396Opc" data-ref-filename="396Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv8f16r" title='llvm::ARM::MVE_VPTv8f16r' data-ref="llvm::ARM::MVE_VPTv8f16r" data-ref-filename="llvm..ARM..MVE_VPTv8f16r">MVE_VPTv8f16r</a> ||</td></tr>
<tr><th id="580">580</th><td>         <a class="local col6 ref" href="#396Opc" title='Opc' data-ref="396Opc" data-ref-filename="396Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPST" title='llvm::ARM::MVE_VPST' data-ref="llvm::ARM::MVE_VPST" data-ref-filename="llvm..ARM..MVE_VPST">MVE_VPST</a>;</td></tr>
<tr><th id="581">581</th><td>}</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td><em>static</em> <b>inline</b></td></tr>
<tr><th id="584">584</th><td><em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvmL15VCMPOpcodeToVPTEj" title='llvm::VCMPOpcodeToVPT' data-ref="_ZN4llvmL15VCMPOpcodeToVPTEj" data-ref-filename="_ZN4llvmL15VCMPOpcodeToVPTEj">VCMPOpcodeToVPT</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="397Opcode" title='Opcode' data-type='unsigned int' data-ref="397Opcode" data-ref-filename="397Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="585">585</th><td>  <b>switch</b> (<a class="local col7 ref" href="#397Opcode" title='Opcode' data-ref="397Opcode" data-ref-filename="397Opcode">Opcode</a>) {</td></tr>
<tr><th id="586">586</th><td>  <b>default</b>:</td></tr>
<tr><th id="587">587</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="588">588</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPf32" title='llvm::ARM::MVE_VCMPf32' data-ref="llvm::ARM::MVE_VCMPf32" data-ref-filename="llvm..ARM..MVE_VCMPf32">MVE_VCMPf32</a>:</td></tr>
<tr><th id="589">589</th><td>    <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv4f32" title='llvm::ARM::MVE_VPTv4f32' data-ref="llvm::ARM::MVE_VPTv4f32" data-ref-filename="llvm..ARM..MVE_VPTv4f32">MVE_VPTv4f32</a>;</td></tr>
<tr><th id="590">590</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPf16" title='llvm::ARM::MVE_VCMPf16' data-ref="llvm::ARM::MVE_VCMPf16" data-ref-filename="llvm..ARM..MVE_VCMPf16">MVE_VCMPf16</a>:</td></tr>
<tr><th id="591">591</th><td>    <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv8f16" title='llvm::ARM::MVE_VPTv8f16' data-ref="llvm::ARM::MVE_VPTv8f16" data-ref-filename="llvm..ARM..MVE_VPTv8f16">MVE_VPTv8f16</a>;</td></tr>
<tr><th id="592">592</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPi8" title='llvm::ARM::MVE_VCMPi8' data-ref="llvm::ARM::MVE_VCMPi8" data-ref-filename="llvm..ARM..MVE_VCMPi8">MVE_VCMPi8</a>:</td></tr>
<tr><th id="593">593</th><td>    <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv16i8" title='llvm::ARM::MVE_VPTv16i8' data-ref="llvm::ARM::MVE_VPTv16i8" data-ref-filename="llvm..ARM..MVE_VPTv16i8">MVE_VPTv16i8</a>;</td></tr>
<tr><th id="594">594</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPi16" title='llvm::ARM::MVE_VCMPi16' data-ref="llvm::ARM::MVE_VCMPi16" data-ref-filename="llvm..ARM..MVE_VCMPi16">MVE_VCMPi16</a>:</td></tr>
<tr><th id="595">595</th><td>    <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv8i16" title='llvm::ARM::MVE_VPTv8i16' data-ref="llvm::ARM::MVE_VPTv8i16" data-ref-filename="llvm..ARM..MVE_VPTv8i16">MVE_VPTv8i16</a>;</td></tr>
<tr><th id="596">596</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPi32" title='llvm::ARM::MVE_VCMPi32' data-ref="llvm::ARM::MVE_VCMPi32" data-ref-filename="llvm..ARM..MVE_VCMPi32">MVE_VCMPi32</a>:</td></tr>
<tr><th id="597">597</th><td>    <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv4i32" title='llvm::ARM::MVE_VPTv4i32' data-ref="llvm::ARM::MVE_VPTv4i32" data-ref-filename="llvm..ARM..MVE_VPTv4i32">MVE_VPTv4i32</a>;</td></tr>
<tr><th id="598">598</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPu8" title='llvm::ARM::MVE_VCMPu8' data-ref="llvm::ARM::MVE_VCMPu8" data-ref-filename="llvm..ARM..MVE_VCMPu8">MVE_VCMPu8</a>:</td></tr>
<tr><th id="599">599</th><td>    <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv16u8" title='llvm::ARM::MVE_VPTv16u8' data-ref="llvm::ARM::MVE_VPTv16u8" data-ref-filename="llvm..ARM..MVE_VPTv16u8">MVE_VPTv16u8</a>;</td></tr>
<tr><th id="600">600</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPu16" title='llvm::ARM::MVE_VCMPu16' data-ref="llvm::ARM::MVE_VCMPu16" data-ref-filename="llvm..ARM..MVE_VCMPu16">MVE_VCMPu16</a>:</td></tr>
<tr><th id="601">601</th><td>    <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv8u16" title='llvm::ARM::MVE_VPTv8u16' data-ref="llvm::ARM::MVE_VPTv8u16" data-ref-filename="llvm..ARM..MVE_VPTv8u16">MVE_VPTv8u16</a>;</td></tr>
<tr><th id="602">602</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPu32" title='llvm::ARM::MVE_VCMPu32' data-ref="llvm::ARM::MVE_VCMPu32" data-ref-filename="llvm..ARM..MVE_VCMPu32">MVE_VCMPu32</a>:</td></tr>
<tr><th id="603">603</th><td>    <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv4u32" title='llvm::ARM::MVE_VPTv4u32' data-ref="llvm::ARM::MVE_VPTv4u32" data-ref-filename="llvm..ARM..MVE_VPTv4u32">MVE_VPTv4u32</a>;</td></tr>
<tr><th id="604">604</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPs8" title='llvm::ARM::MVE_VCMPs8' data-ref="llvm::ARM::MVE_VCMPs8" data-ref-filename="llvm..ARM..MVE_VCMPs8">MVE_VCMPs8</a>:</td></tr>
<tr><th id="605">605</th><td>    <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv16s8" title='llvm::ARM::MVE_VPTv16s8' data-ref="llvm::ARM::MVE_VPTv16s8" data-ref-filename="llvm..ARM..MVE_VPTv16s8">MVE_VPTv16s8</a>;</td></tr>
<tr><th id="606">606</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPs16" title='llvm::ARM::MVE_VCMPs16' data-ref="llvm::ARM::MVE_VCMPs16" data-ref-filename="llvm..ARM..MVE_VCMPs16">MVE_VCMPs16</a>:</td></tr>
<tr><th id="607">607</th><td>    <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv8s16" title='llvm::ARM::MVE_VPTv8s16' data-ref="llvm::ARM::MVE_VPTv8s16" data-ref-filename="llvm..ARM..MVE_VPTv8s16">MVE_VPTv8s16</a>;</td></tr>
<tr><th id="608">608</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPs32" title='llvm::ARM::MVE_VCMPs32' data-ref="llvm::ARM::MVE_VCMPs32" data-ref-filename="llvm..ARM..MVE_VCMPs32">MVE_VCMPs32</a>:</td></tr>
<tr><th id="609">609</th><td>    <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv4s32" title='llvm::ARM::MVE_VPTv4s32' data-ref="llvm::ARM::MVE_VPTv4s32" data-ref-filename="llvm..ARM..MVE_VPTv4s32">MVE_VPTv4s32</a>;</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPf32r" title='llvm::ARM::MVE_VCMPf32r' data-ref="llvm::ARM::MVE_VCMPf32r" data-ref-filename="llvm..ARM..MVE_VCMPf32r">MVE_VCMPf32r</a>:</td></tr>
<tr><th id="612">612</th><td>    <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv4f32r" title='llvm::ARM::MVE_VPTv4f32r' data-ref="llvm::ARM::MVE_VPTv4f32r" data-ref-filename="llvm..ARM..MVE_VPTv4f32r">MVE_VPTv4f32r</a>;</td></tr>
<tr><th id="613">613</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPf16r" title='llvm::ARM::MVE_VCMPf16r' data-ref="llvm::ARM::MVE_VCMPf16r" data-ref-filename="llvm..ARM..MVE_VCMPf16r">MVE_VCMPf16r</a>:</td></tr>
<tr><th id="614">614</th><td>    <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv8f16r" title='llvm::ARM::MVE_VPTv8f16r' data-ref="llvm::ARM::MVE_VPTv8f16r" data-ref-filename="llvm..ARM..MVE_VPTv8f16r">MVE_VPTv8f16r</a>;</td></tr>
<tr><th id="615">615</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPi8r" title='llvm::ARM::MVE_VCMPi8r' data-ref="llvm::ARM::MVE_VCMPi8r" data-ref-filename="llvm..ARM..MVE_VCMPi8r">MVE_VCMPi8r</a>:</td></tr>
<tr><th id="616">616</th><td>    <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv16i8r" title='llvm::ARM::MVE_VPTv16i8r' data-ref="llvm::ARM::MVE_VPTv16i8r" data-ref-filename="llvm..ARM..MVE_VPTv16i8r">MVE_VPTv16i8r</a>;</td></tr>
<tr><th id="617">617</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPi16r" title='llvm::ARM::MVE_VCMPi16r' data-ref="llvm::ARM::MVE_VCMPi16r" data-ref-filename="llvm..ARM..MVE_VCMPi16r">MVE_VCMPi16r</a>:</td></tr>
<tr><th id="618">618</th><td>    <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv8i16r" title='llvm::ARM::MVE_VPTv8i16r' data-ref="llvm::ARM::MVE_VPTv8i16r" data-ref-filename="llvm..ARM..MVE_VPTv8i16r">MVE_VPTv8i16r</a>;</td></tr>
<tr><th id="619">619</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPi32r" title='llvm::ARM::MVE_VCMPi32r' data-ref="llvm::ARM::MVE_VCMPi32r" data-ref-filename="llvm..ARM..MVE_VCMPi32r">MVE_VCMPi32r</a>:</td></tr>
<tr><th id="620">620</th><td>    <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv4i32r" title='llvm::ARM::MVE_VPTv4i32r' data-ref="llvm::ARM::MVE_VPTv4i32r" data-ref-filename="llvm..ARM..MVE_VPTv4i32r">MVE_VPTv4i32r</a>;</td></tr>
<tr><th id="621">621</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPu8r" title='llvm::ARM::MVE_VCMPu8r' data-ref="llvm::ARM::MVE_VCMPu8r" data-ref-filename="llvm..ARM..MVE_VCMPu8r">MVE_VCMPu8r</a>:</td></tr>
<tr><th id="622">622</th><td>    <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv16u8r" title='llvm::ARM::MVE_VPTv16u8r' data-ref="llvm::ARM::MVE_VPTv16u8r" data-ref-filename="llvm..ARM..MVE_VPTv16u8r">MVE_VPTv16u8r</a>;</td></tr>
<tr><th id="623">623</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPu16r" title='llvm::ARM::MVE_VCMPu16r' data-ref="llvm::ARM::MVE_VCMPu16r" data-ref-filename="llvm..ARM..MVE_VCMPu16r">MVE_VCMPu16r</a>:</td></tr>
<tr><th id="624">624</th><td>    <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv8u16r" title='llvm::ARM::MVE_VPTv8u16r' data-ref="llvm::ARM::MVE_VPTv8u16r" data-ref-filename="llvm..ARM..MVE_VPTv8u16r">MVE_VPTv8u16r</a>;</td></tr>
<tr><th id="625">625</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPu32r" title='llvm::ARM::MVE_VCMPu32r' data-ref="llvm::ARM::MVE_VCMPu32r" data-ref-filename="llvm..ARM..MVE_VCMPu32r">MVE_VCMPu32r</a>:</td></tr>
<tr><th id="626">626</th><td>    <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv4u32r" title='llvm::ARM::MVE_VPTv4u32r' data-ref="llvm::ARM::MVE_VPTv4u32r" data-ref-filename="llvm..ARM..MVE_VPTv4u32r">MVE_VPTv4u32r</a>;</td></tr>
<tr><th id="627">627</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPs8r" title='llvm::ARM::MVE_VCMPs8r' data-ref="llvm::ARM::MVE_VCMPs8r" data-ref-filename="llvm..ARM..MVE_VCMPs8r">MVE_VCMPs8r</a>:</td></tr>
<tr><th id="628">628</th><td>    <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv16s8r" title='llvm::ARM::MVE_VPTv16s8r' data-ref="llvm::ARM::MVE_VPTv16s8r" data-ref-filename="llvm..ARM..MVE_VPTv16s8r">MVE_VPTv16s8r</a>;</td></tr>
<tr><th id="629">629</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPs16r" title='llvm::ARM::MVE_VCMPs16r' data-ref="llvm::ARM::MVE_VCMPs16r" data-ref-filename="llvm..ARM..MVE_VCMPs16r">MVE_VCMPs16r</a>:</td></tr>
<tr><th id="630">630</th><td>    <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv8s16r" title='llvm::ARM::MVE_VPTv8s16r' data-ref="llvm::ARM::MVE_VPTv8s16r" data-ref-filename="llvm..ARM..MVE_VPTv8s16r">MVE_VPTv8s16r</a>;</td></tr>
<tr><th id="631">631</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPs32r" title='llvm::ARM::MVE_VCMPs32r' data-ref="llvm::ARM::MVE_VCMPs32r" data-ref-filename="llvm..ARM..MVE_VCMPs32r">MVE_VCMPs32r</a>:</td></tr>
<tr><th id="632">632</th><td>    <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPTv4s32r" title='llvm::ARM::MVE_VPTv4s32r' data-ref="llvm::ARM::MVE_VPTv4s32r" data-ref-filename="llvm..ARM..MVE_VPTv4s32r">MVE_VPTv4s32r</a>;</td></tr>
<tr><th id="633">633</th><td>  }</td></tr>
<tr><th id="634">634</th><td>}</td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td><em>static</em> <b>inline</b></td></tr>
<tr><th id="637">637</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL18isCondBranchOpcodeEi" title='llvm::isCondBranchOpcode' data-ref="_ZN4llvmL18isCondBranchOpcodeEi" data-ref-filename="_ZN4llvmL18isCondBranchOpcodeEi">isCondBranchOpcode</dfn>(<em>int</em> <dfn class="local col8 decl" id="398Opc" title='Opc' data-type='int' data-ref="398Opc" data-ref-filename="398Opc">Opc</dfn>) {</td></tr>
<tr><th id="638">638</th><td>  <b>return</b> <a class="local col8 ref" href="#398Opc" title='Opc' data-ref="398Opc" data-ref-filename="398Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::Bcc" title='llvm::ARM::Bcc' data-ref="llvm::ARM::Bcc" data-ref-filename="llvm..ARM..Bcc">Bcc</a> || <a class="local col8 ref" href="#398Opc" title='Opc' data-ref="398Opc" data-ref-filename="398Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBcc" title='llvm::ARM::tBcc' data-ref="llvm::ARM::tBcc" data-ref-filename="llvm..ARM..tBcc">tBcc</a> || <a class="local col8 ref" href="#398Opc" title='Opc' data-ref="398Opc" data-ref-filename="398Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2Bcc" title='llvm::ARM::t2Bcc' data-ref="llvm::ARM::t2Bcc" data-ref-filename="llvm..ARM..t2Bcc">t2Bcc</a>;</td></tr>
<tr><th id="639">639</th><td>}</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL23isJumpTableBranchOpcodeEi" title='llvm::isJumpTableBranchOpcode' data-ref="_ZN4llvmL23isJumpTableBranchOpcodeEi" data-ref-filename="_ZN4llvmL23isJumpTableBranchOpcodeEi">isJumpTableBranchOpcode</dfn>(<em>int</em> <dfn class="local col9 decl" id="399Opc" title='Opc' data-type='int' data-ref="399Opc" data-ref-filename="399Opc">Opc</dfn>) {</td></tr>
<tr><th id="642">642</th><td>  <b>return</b> <a class="local col9 ref" href="#399Opc" title='Opc' data-ref="399Opc" data-ref-filename="399Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BR_JTr" title='llvm::ARM::BR_JTr' data-ref="llvm::ARM::BR_JTr" data-ref-filename="llvm..ARM..BR_JTr">BR_JTr</a> || <a class="local col9 ref" href="#399Opc" title='Opc' data-ref="399Opc" data-ref-filename="399Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BR_JTm_i12" title='llvm::ARM::BR_JTm_i12' data-ref="llvm::ARM::BR_JTm_i12" data-ref-filename="llvm..ARM..BR_JTm_i12">BR_JTm_i12</a> ||</td></tr>
<tr><th id="643">643</th><td>         <a class="local col9 ref" href="#399Opc" title='Opc' data-ref="399Opc" data-ref-filename="399Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BR_JTm_rs" title='llvm::ARM::BR_JTm_rs' data-ref="llvm::ARM::BR_JTm_rs" data-ref-filename="llvm..ARM..BR_JTm_rs">BR_JTm_rs</a> || <a class="local col9 ref" href="#399Opc" title='Opc' data-ref="399Opc" data-ref-filename="399Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BR_JTadd" title='llvm::ARM::BR_JTadd' data-ref="llvm::ARM::BR_JTadd" data-ref-filename="llvm..ARM..BR_JTadd">BR_JTadd</a> || <a class="local col9 ref" href="#399Opc" title='Opc' data-ref="399Opc" data-ref-filename="399Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBR_JTr" title='llvm::ARM::tBR_JTr' data-ref="llvm::ARM::tBR_JTr" data-ref-filename="llvm..ARM..tBR_JTr">tBR_JTr</a> ||</td></tr>
<tr><th id="644">644</th><td>         <a class="local col9 ref" href="#399Opc" title='Opc' data-ref="399Opc" data-ref-filename="399Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2BR_JT" title='llvm::ARM::t2BR_JT' data-ref="llvm::ARM::t2BR_JT" data-ref-filename="llvm..ARM..t2BR_JT">t2BR_JT</a>;</td></tr>
<tr><th id="645">645</th><td>}</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL29isLowOverheadTerminatorOpcodeEi" title='llvm::isLowOverheadTerminatorOpcode' data-ref="_ZN4llvmL29isLowOverheadTerminatorOpcodeEi" data-ref-filename="_ZN4llvmL29isLowOverheadTerminatorOpcodeEi">isLowOverheadTerminatorOpcode</dfn>(<em>int</em> <dfn class="local col0 decl" id="400Opc" title='Opc' data-type='int' data-ref="400Opc" data-ref-filename="400Opc">Opc</dfn>) {</td></tr>
<tr><th id="648">648</th><td>  <b>return</b> <a class="local col0 ref" href="#400Opc" title='Opc' data-ref="400Opc" data-ref-filename="400Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2DoLoopStartTP" title='llvm::ARM::t2DoLoopStartTP' data-ref="llvm::ARM::t2DoLoopStartTP" data-ref-filename="llvm..ARM..t2DoLoopStartTP">t2DoLoopStartTP</a> || <a class="local col0 ref" href="#400Opc" title='Opc' data-ref="400Opc" data-ref-filename="400Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2WhileLoopStart" title='llvm::ARM::t2WhileLoopStart' data-ref="llvm::ARM::t2WhileLoopStart" data-ref-filename="llvm..ARM..t2WhileLoopStart">t2WhileLoopStart</a> ||</td></tr>
<tr><th id="649">649</th><td>         <a class="local col0 ref" href="#400Opc" title='Opc' data-ref="400Opc" data-ref-filename="400Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LoopEnd" title='llvm::ARM::t2LoopEnd' data-ref="llvm::ARM::t2LoopEnd" data-ref-filename="llvm..ARM..t2LoopEnd">t2LoopEnd</a> || <a class="local col0 ref" href="#400Opc" title='Opc' data-ref="400Opc" data-ref-filename="400Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LoopEndDec" title='llvm::ARM::t2LoopEndDec' data-ref="llvm::ARM::t2LoopEndDec" data-ref-filename="llvm..ARM..t2LoopEndDec">t2LoopEndDec</a>;</td></tr>
<tr><th id="650">650</th><td>}</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td><em>static</em> <b>inline</b></td></tr>
<tr><th id="653">653</th><td><em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL22isIndirectBranchOpcodeEi" title='llvm::isIndirectBranchOpcode' data-ref="_ZN4llvmL22isIndirectBranchOpcodeEi" data-ref-filename="_ZN4llvmL22isIndirectBranchOpcodeEi">isIndirectBranchOpcode</dfn>(<em>int</em> <dfn class="local col1 decl" id="401Opc" title='Opc' data-type='int' data-ref="401Opc" data-ref-filename="401Opc">Opc</dfn>) {</td></tr>
<tr><th id="654">654</th><td>  <b>return</b> <a class="local col1 ref" href="#401Opc" title='Opc' data-ref="401Opc" data-ref-filename="401Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BX" title='llvm::ARM::BX' data-ref="llvm::ARM::BX" data-ref-filename="llvm..ARM..BX">BX</a> || <a class="local col1 ref" href="#401Opc" title='Opc' data-ref="401Opc" data-ref-filename="401Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVPCRX" title='llvm::ARM::MOVPCRX' data-ref="llvm::ARM::MOVPCRX" data-ref-filename="llvm..ARM..MOVPCRX">MOVPCRX</a> || <a class="local col1 ref" href="#401Opc" title='Opc' data-ref="401Opc" data-ref-filename="401Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBRIND" title='llvm::ARM::tBRIND' data-ref="llvm::ARM::tBRIND" data-ref-filename="llvm..ARM..tBRIND">tBRIND</a>;</td></tr>
<tr><th id="655">655</th><td>}</td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL14isIndirectCallERKNS_12MachineInstrE" title='llvm::isIndirectCall' data-ref="_ZN4llvmL14isIndirectCallERKNS_12MachineInstrE" data-ref-filename="_ZN4llvmL14isIndirectCallERKNS_12MachineInstrE">isIndirectCall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="402MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="402MI" data-ref-filename="402MI">MI</dfn>) {</td></tr>
<tr><th id="658">658</th><td>  <em>int</em> <dfn class="local col3 decl" id="403Opc" title='Opc' data-type='int' data-ref="403Opc" data-ref-filename="403Opc">Opc</dfn> = <a class="local col2 ref" href="#402MI" title='MI' data-ref="402MI" data-ref-filename="402MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="659">659</th><td>  <b>switch</b> (<a class="local col3 ref" href="#403Opc" title='Opc' data-ref="403Opc" data-ref-filename="403Opc">Opc</a>) {</td></tr>
<tr><th id="660">660</th><td>    <i>// indirect calls:</i></td></tr>
<tr><th id="661">661</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BLX" title='llvm::ARM::BLX' data-ref="llvm::ARM::BLX" data-ref-filename="llvm..ARM..BLX">BLX</a>:</td></tr>
<tr><th id="662">662</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BLX_noip" title='llvm::ARM::BLX_noip' data-ref="llvm::ARM::BLX_noip" data-ref-filename="llvm..ARM..BLX_noip">BLX_noip</a>:</td></tr>
<tr><th id="663">663</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BLX_pred" title='llvm::ARM::BLX_pred' data-ref="llvm::ARM::BLX_pred" data-ref-filename="llvm..ARM..BLX_pred">BLX_pred</a>:</td></tr>
<tr><th id="664">664</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BLX_pred_noip" title='llvm::ARM::BLX_pred_noip' data-ref="llvm::ARM::BLX_pred_noip" data-ref-filename="llvm..ARM..BLX_pred_noip">BLX_pred_noip</a>:</td></tr>
<tr><th id="665">665</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BX_CALL" title='llvm::ARM::BX_CALL' data-ref="llvm::ARM::BX_CALL" data-ref-filename="llvm..ARM..BX_CALL">BX_CALL</a>:</td></tr>
<tr><th id="666">666</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BMOVPCRX_CALL" title='llvm::ARM::BMOVPCRX_CALL' data-ref="llvm::ARM::BMOVPCRX_CALL" data-ref-filename="llvm..ARM..BMOVPCRX_CALL">BMOVPCRX_CALL</a>:</td></tr>
<tr><th id="667">667</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::TCRETURNri" title='llvm::ARM::TCRETURNri' data-ref="llvm::ARM::TCRETURNri" data-ref-filename="llvm..ARM..TCRETURNri">TCRETURNri</a>:</td></tr>
<tr><th id="668">668</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::TAILJMPr" title='llvm::ARM::TAILJMPr' data-ref="llvm::ARM::TAILJMPr" data-ref-filename="llvm..ARM..TAILJMPr">TAILJMPr</a>:</td></tr>
<tr><th id="669">669</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::TAILJMPr4" title='llvm::ARM::TAILJMPr4' data-ref="llvm::ARM::TAILJMPr4" data-ref-filename="llvm..ARM..TAILJMPr4">TAILJMPr4</a>:</td></tr>
<tr><th id="670">670</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBLXr" title='llvm::ARM::tBLXr' data-ref="llvm::ARM::tBLXr" data-ref-filename="llvm..ARM..tBLXr">tBLXr</a>:</td></tr>
<tr><th id="671">671</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBLXr_noip" title='llvm::ARM::tBLXr_noip' data-ref="llvm::ARM::tBLXr_noip" data-ref-filename="llvm..ARM..tBLXr_noip">tBLXr_noip</a>:</td></tr>
<tr><th id="672">672</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBLXNSr" title='llvm::ARM::tBLXNSr' data-ref="llvm::ARM::tBLXNSr" data-ref-filename="llvm..ARM..tBLXNSr">tBLXNSr</a>:</td></tr>
<tr><th id="673">673</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBLXNS_CALL" title='llvm::ARM::tBLXNS_CALL' data-ref="llvm::ARM::tBLXNS_CALL" data-ref-filename="llvm..ARM..tBLXNS_CALL">tBLXNS_CALL</a>:</td></tr>
<tr><th id="674">674</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBX_CALL" title='llvm::ARM::tBX_CALL' data-ref="llvm::ARM::tBX_CALL" data-ref-filename="llvm..ARM..tBX_CALL">tBX_CALL</a>:</td></tr>
<tr><th id="675">675</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tTAILJMPr" title='llvm::ARM::tTAILJMPr' data-ref="llvm::ARM::tTAILJMPr" data-ref-filename="llvm..ARM..tTAILJMPr">tTAILJMPr</a>:</td></tr>
<tr><th id="676">676</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.isCall(MachineInstr::IgnoreBundle));</td></tr>
<tr><th id="677">677</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="678">678</th><td>    <i>// direct calls:</i></td></tr>
<tr><th id="679">679</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BL" title='llvm::ARM::BL' data-ref="llvm::ARM::BL" data-ref-filename="llvm..ARM..BL">BL</a>:</td></tr>
<tr><th id="680">680</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BL_pred" title='llvm::ARM::BL_pred' data-ref="llvm::ARM::BL_pred" data-ref-filename="llvm..ARM..BL_pred">BL_pred</a>:</td></tr>
<tr><th id="681">681</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BMOVPCB_CALL" title='llvm::ARM::BMOVPCB_CALL' data-ref="llvm::ARM::BMOVPCB_CALL" data-ref-filename="llvm..ARM..BMOVPCB_CALL">BMOVPCB_CALL</a>:</td></tr>
<tr><th id="682">682</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BL_PUSHLR" title='llvm::ARM::BL_PUSHLR' data-ref="llvm::ARM::BL_PUSHLR" data-ref-filename="llvm..ARM..BL_PUSHLR">BL_PUSHLR</a>:</td></tr>
<tr><th id="683">683</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BLXi" title='llvm::ARM::BLXi' data-ref="llvm::ARM::BLXi" data-ref-filename="llvm..ARM..BLXi">BLXi</a>:</td></tr>
<tr><th id="684">684</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::TCRETURNdi" title='llvm::ARM::TCRETURNdi' data-ref="llvm::ARM::TCRETURNdi" data-ref-filename="llvm..ARM..TCRETURNdi">TCRETURNdi</a>:</td></tr>
<tr><th id="685">685</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::TAILJMPd" title='llvm::ARM::TAILJMPd' data-ref="llvm::ARM::TAILJMPd" data-ref-filename="llvm..ARM..TAILJMPd">TAILJMPd</a>:</td></tr>
<tr><th id="686">686</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SVC" title='llvm::ARM::SVC' data-ref="llvm::ARM::SVC" data-ref-filename="llvm..ARM..SVC">SVC</a>:</td></tr>
<tr><th id="687">687</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::HVC" title='llvm::ARM::HVC' data-ref="llvm::ARM::HVC" data-ref-filename="llvm..ARM..HVC">HVC</a>:</td></tr>
<tr><th id="688">688</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::TPsoft" title='llvm::ARM::TPsoft' data-ref="llvm::ARM::TPsoft" data-ref-filename="llvm..ARM..TPsoft">TPsoft</a>:</td></tr>
<tr><th id="689">689</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tTAILJMPd" title='llvm::ARM::tTAILJMPd' data-ref="llvm::ARM::tTAILJMPd" data-ref-filename="llvm..ARM..tTAILJMPd">tTAILJMPd</a>:</td></tr>
<tr><th id="690">690</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SMC" title='llvm::ARM::t2SMC' data-ref="llvm::ARM::t2SMC" data-ref-filename="llvm..ARM..t2SMC">t2SMC</a>:</td></tr>
<tr><th id="691">691</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2HVC" title='llvm::ARM::t2HVC' data-ref="llvm::ARM::t2HVC" data-ref-filename="llvm..ARM..t2HVC">t2HVC</a>:</td></tr>
<tr><th id="692">692</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBL" title='llvm::ARM::tBL' data-ref="llvm::ARM::tBL" data-ref-filename="llvm..ARM..tBL">tBL</a>:</td></tr>
<tr><th id="693">693</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBLXi" title='llvm::ARM::tBLXi' data-ref="llvm::ARM::tBLXi" data-ref-filename="llvm..ARM..tBLXi">tBLXi</a>:</td></tr>
<tr><th id="694">694</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBL_PUSHLR" title='llvm::ARM::tBL_PUSHLR' data-ref="llvm::ARM::tBL_PUSHLR" data-ref-filename="llvm..ARM..tBL_PUSHLR">tBL_PUSHLR</a>:</td></tr>
<tr><th id="695">695</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tTAILJMPdND" title='llvm::ARM::tTAILJMPdND' data-ref="llvm::ARM::tTAILJMPdND" data-ref-filename="llvm..ARM..tTAILJMPdND">tTAILJMPdND</a>:</td></tr>
<tr><th id="696">696</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSVC" title='llvm::ARM::tSVC' data-ref="llvm::ARM::tSVC" data-ref-filename="llvm..ARM..tSVC">tSVC</a>:</td></tr>
<tr><th id="697">697</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tTPsoft" title='llvm::ARM::tTPsoft' data-ref="llvm::ARM::tTPsoft" data-ref-filename="llvm..ARM..tTPsoft">tTPsoft</a>:</td></tr>
<tr><th id="698">698</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.isCall(MachineInstr::IgnoreBundle));</td></tr>
<tr><th id="699">699</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="700">700</th><td>  }</td></tr>
<tr><th id="701">701</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MI.isCall(MachineInstr::IgnoreBundle));</td></tr>
<tr><th id="702">702</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="703">703</th><td>}</td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL34isIndirectControlFlowNotComingBackERKNS_12MachineInstrE" title='llvm::isIndirectControlFlowNotComingBack' data-ref="_ZN4llvmL34isIndirectControlFlowNotComingBackERKNS_12MachineInstrE" data-ref-filename="_ZN4llvmL34isIndirectControlFlowNotComingBackERKNS_12MachineInstrE">isIndirectControlFlowNotComingBack</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="404MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="404MI" data-ref-filename="404MI">MI</dfn>) {</td></tr>
<tr><th id="706">706</th><td>  <em>int</em> <dfn class="local col5 decl" id="405opc" title='opc' data-type='int' data-ref="405opc" data-ref-filename="405opc">opc</dfn> = <a class="local col4 ref" href="#404MI" title='MI' data-ref="404MI" data-ref-filename="404MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="707">707</th><td>  <b>return</b> <a class="local col4 ref" href="#404MI" title='MI' data-ref="404MI" data-ref-filename="404MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>() || <a class="ref fn" href="#_ZN4llvmL22isIndirectBranchOpcodeEi" title='llvm::isIndirectBranchOpcode' data-ref="_ZN4llvmL22isIndirectBranchOpcodeEi" data-ref-filename="_ZN4llvmL22isIndirectBranchOpcodeEi">isIndirectBranchOpcode</a>(<a class="local col4 ref" href="#404MI" title='MI' data-ref="404MI" data-ref-filename="404MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) ||</td></tr>
<tr><th id="708">708</th><td>         <a class="ref fn" href="#_ZN4llvmL23isJumpTableBranchOpcodeEi" title='llvm::isJumpTableBranchOpcode' data-ref="_ZN4llvmL23isJumpTableBranchOpcodeEi" data-ref-filename="_ZN4llvmL23isJumpTableBranchOpcodeEi">isJumpTableBranchOpcode</a>(<a class="local col5 ref" href="#405opc" title='opc' data-ref="405opc" data-ref-filename="405opc">opc</a>);</td></tr>
<tr><th id="709">709</th><td>}</td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL31isSpeculationBarrierEndBBOpcodeEi" title='llvm::isSpeculationBarrierEndBBOpcode' data-ref="_ZN4llvmL31isSpeculationBarrierEndBBOpcodeEi" data-ref-filename="_ZN4llvmL31isSpeculationBarrierEndBBOpcodeEi">isSpeculationBarrierEndBBOpcode</dfn>(<em>int</em> <dfn class="local col6 decl" id="406Opc" title='Opc' data-type='int' data-ref="406Opc" data-ref-filename="406Opc">Opc</dfn>) {</td></tr>
<tr><th id="712">712</th><td>  <b>return</b> <a class="local col6 ref" href="#406Opc" title='Opc' data-ref="406Opc" data-ref-filename="406Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SpeculationBarrierISBDSBEndBB" title='llvm::ARM::SpeculationBarrierISBDSBEndBB' data-ref="llvm::ARM::SpeculationBarrierISBDSBEndBB" data-ref-filename="llvm..ARM..SpeculationBarrierISBDSBEndBB">SpeculationBarrierISBDSBEndBB</a> ||</td></tr>
<tr><th id="713">713</th><td>         <a class="local col6 ref" href="#406Opc" title='Opc' data-ref="406Opc" data-ref-filename="406Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SpeculationBarrierSBEndBB" title='llvm::ARM::SpeculationBarrierSBEndBB' data-ref="llvm::ARM::SpeculationBarrierSBEndBB" data-ref-filename="llvm..ARM..SpeculationBarrierSBEndBB">SpeculationBarrierSBEndBB</a> ||</td></tr>
<tr><th id="714">714</th><td>         <a class="local col6 ref" href="#406Opc" title='Opc' data-ref="406Opc" data-ref-filename="406Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SpeculationBarrierISBDSBEndBB" title='llvm::ARM::t2SpeculationBarrierISBDSBEndBB' data-ref="llvm::ARM::t2SpeculationBarrierISBDSBEndBB" data-ref-filename="llvm..ARM..t2SpeculationBarrierISBDSBEndBB">t2SpeculationBarrierISBDSBEndBB</a> ||</td></tr>
<tr><th id="715">715</th><td>         <a class="local col6 ref" href="#406Opc" title='Opc' data-ref="406Opc" data-ref-filename="406Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SpeculationBarrierSBEndBB" title='llvm::ARM::t2SpeculationBarrierSBEndBB' data-ref="llvm::ARM::t2SpeculationBarrierSBEndBB" data-ref-filename="llvm..ARM..t2SpeculationBarrierSBEndBB">t2SpeculationBarrierSBEndBB</a>;</td></tr>
<tr><th id="716">716</th><td>}</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL11isPopOpcodeEi" title='llvm::isPopOpcode' data-ref="_ZN4llvmL11isPopOpcodeEi" data-ref-filename="_ZN4llvmL11isPopOpcodeEi">isPopOpcode</dfn>(<em>int</em> <dfn class="local col7 decl" id="407Opc" title='Opc' data-type='int' data-ref="407Opc" data-ref-filename="407Opc">Opc</dfn>) {</td></tr>
<tr><th id="719">719</th><td>  <b>return</b> <a class="local col7 ref" href="#407Opc" title='Opc' data-ref="407Opc" data-ref-filename="407Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPOP_RET" title='llvm::ARM::tPOP_RET' data-ref="llvm::ARM::tPOP_RET" data-ref-filename="llvm..ARM..tPOP_RET">tPOP_RET</a> || <a class="local col7 ref" href="#407Opc" title='Opc' data-ref="407Opc" data-ref-filename="407Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMIA_RET" title='llvm::ARM::LDMIA_RET' data-ref="llvm::ARM::LDMIA_RET" data-ref-filename="llvm..ARM..LDMIA_RET">LDMIA_RET</a> ||</td></tr>
<tr><th id="720">720</th><td>         <a class="local col7 ref" href="#407Opc" title='Opc' data-ref="407Opc" data-ref-filename="407Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDMIA_RET" title='llvm::ARM::t2LDMIA_RET' data-ref="llvm::ARM::t2LDMIA_RET" data-ref-filename="llvm..ARM..t2LDMIA_RET">t2LDMIA_RET</a> || <a class="local col7 ref" href="#407Opc" title='Opc' data-ref="407Opc" data-ref-filename="407Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPOP" title='llvm::ARM::tPOP' data-ref="llvm::ARM::tPOP" data-ref-filename="llvm..ARM..tPOP">tPOP</a> || <a class="local col7 ref" href="#407Opc" title='Opc' data-ref="407Opc" data-ref-filename="407Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDMIA_UPD" title='llvm::ARM::LDMIA_UPD' data-ref="llvm::ARM::LDMIA_UPD" data-ref-filename="llvm..ARM..LDMIA_UPD">LDMIA_UPD</a> ||</td></tr>
<tr><th id="721">721</th><td>         <a class="local col7 ref" href="#407Opc" title='Opc' data-ref="407Opc" data-ref-filename="407Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDMIA_UPD" title='llvm::ARM::t2LDMIA_UPD' data-ref="llvm::ARM::t2LDMIA_UPD" data-ref-filename="llvm..ARM..t2LDMIA_UPD">t2LDMIA_UPD</a> || <a class="local col7 ref" href="#407Opc" title='Opc' data-ref="407Opc" data-ref-filename="407Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMDIA_UPD" title='llvm::ARM::VLDMDIA_UPD' data-ref="llvm::ARM::VLDMDIA_UPD" data-ref-filename="llvm..ARM..VLDMDIA_UPD">VLDMDIA_UPD</a>;</td></tr>
<tr><th id="722">722</th><td>}</td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL12isPushOpcodeEi" title='llvm::isPushOpcode' data-ref="_ZN4llvmL12isPushOpcodeEi" data-ref-filename="_ZN4llvmL12isPushOpcodeEi">isPushOpcode</dfn>(<em>int</em> <dfn class="local col8 decl" id="408Opc" title='Opc' data-type='int' data-ref="408Opc" data-ref-filename="408Opc">Opc</dfn>) {</td></tr>
<tr><th id="725">725</th><td>  <b>return</b> <a class="local col8 ref" href="#408Opc" title='Opc' data-ref="408Opc" data-ref-filename="408Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPUSH" title='llvm::ARM::tPUSH' data-ref="llvm::ARM::tPUSH" data-ref-filename="llvm..ARM..tPUSH">tPUSH</a> || <a class="local col8 ref" href="#408Opc" title='Opc' data-ref="408Opc" data-ref-filename="408Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STMDB_UPD" title='llvm::ARM::t2STMDB_UPD' data-ref="llvm::ARM::t2STMDB_UPD" data-ref-filename="llvm..ARM..t2STMDB_UPD">t2STMDB_UPD</a> ||</td></tr>
<tr><th id="726">726</th><td>         <a class="local col8 ref" href="#408Opc" title='Opc' data-ref="408Opc" data-ref-filename="408Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STMDB_UPD" title='llvm::ARM::STMDB_UPD' data-ref="llvm::ARM::STMDB_UPD" data-ref-filename="llvm..ARM..STMDB_UPD">STMDB_UPD</a> || <a class="local col8 ref" href="#408Opc" title='Opc' data-ref="408Opc" data-ref-filename="408Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMDDB_UPD" title='llvm::ARM::VSTMDDB_UPD' data-ref="llvm::ARM::VSTMDDB_UPD" data-ref-filename="llvm..ARM..VSTMDDB_UPD">VSTMDDB_UPD</a>;</td></tr>
<tr><th id="727">727</th><td>}</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL14isSubImmOpcodeEi" title='llvm::isSubImmOpcode' data-ref="_ZN4llvmL14isSubImmOpcodeEi" data-ref-filename="_ZN4llvmL14isSubImmOpcodeEi">isSubImmOpcode</dfn>(<em>int</em> <dfn class="local col9 decl" id="409Opc" title='Opc' data-type='int' data-ref="409Opc" data-ref-filename="409Opc">Opc</dfn>) {</td></tr>
<tr><th id="730">730</th><td>  <b>return</b> <a class="local col9 ref" href="#409Opc" title='Opc' data-ref="409Opc" data-ref-filename="409Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBri" title='llvm::ARM::SUBri' data-ref="llvm::ARM::SUBri" data-ref-filename="llvm..ARM..SUBri">SUBri</a> ||</td></tr>
<tr><th id="731">731</th><td>         <a class="local col9 ref" href="#409Opc" title='Opc' data-ref="409Opc" data-ref-filename="409Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBi3" title='llvm::ARM::tSUBi3' data-ref="llvm::ARM::tSUBi3" data-ref-filename="llvm..ARM..tSUBi3">tSUBi3</a> || <a class="local col9 ref" href="#409Opc" title='Opc' data-ref="409Opc" data-ref-filename="409Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBi8" title='llvm::ARM::tSUBi8' data-ref="llvm::ARM::tSUBi8" data-ref-filename="llvm..ARM..tSUBi8">tSUBi8</a> ||</td></tr>
<tr><th id="732">732</th><td>         <a class="local col9 ref" href="#409Opc" title='Opc' data-ref="409Opc" data-ref-filename="409Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBSi3" title='llvm::ARM::tSUBSi3' data-ref="llvm::ARM::tSUBSi3" data-ref-filename="llvm..ARM..tSUBSi3">tSUBSi3</a> || <a class="local col9 ref" href="#409Opc" title='Opc' data-ref="409Opc" data-ref-filename="409Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBSi8" title='llvm::ARM::tSUBSi8' data-ref="llvm::ARM::tSUBSi8" data-ref-filename="llvm..ARM..tSUBSi8">tSUBSi8</a> ||</td></tr>
<tr><th id="733">733</th><td>         <a class="local col9 ref" href="#409Opc" title='Opc' data-ref="409Opc" data-ref-filename="409Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBri" title='llvm::ARM::t2SUBri' data-ref="llvm::ARM::t2SUBri" data-ref-filename="llvm..ARM..t2SUBri">t2SUBri</a> || <a class="local col9 ref" href="#409Opc" title='Opc' data-ref="409Opc" data-ref-filename="409Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBri12" title='llvm::ARM::t2SUBri12' data-ref="llvm::ARM::t2SUBri12" data-ref-filename="llvm..ARM..t2SUBri12">t2SUBri12</a> || <a class="local col9 ref" href="#409Opc" title='Opc' data-ref="409Opc" data-ref-filename="409Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBSri" title='llvm::ARM::t2SUBSri' data-ref="llvm::ARM::t2SUBSri" data-ref-filename="llvm..ARM..t2SUBSri">t2SUBSri</a>;</td></tr>
<tr><th id="734">734</th><td>}</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL14isMovRegOpcodeEi" title='llvm::isMovRegOpcode' data-ref="_ZN4llvmL14isMovRegOpcodeEi" data-ref-filename="_ZN4llvmL14isMovRegOpcodeEi">isMovRegOpcode</dfn>(<em>int</em> <dfn class="local col0 decl" id="410Opc" title='Opc' data-type='int' data-ref="410Opc" data-ref-filename="410Opc">Opc</dfn>) {</td></tr>
<tr><th id="737">737</th><td>  <b>return</b> <a class="local col0 ref" href="#410Opc" title='Opc' data-ref="410Opc" data-ref-filename="410Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVr" title='llvm::ARM::MOVr' data-ref="llvm::ARM::MOVr" data-ref-filename="llvm..ARM..MOVr">MOVr</a> || <a class="local col0 ref" href="#410Opc" title='Opc' data-ref="410Opc" data-ref-filename="410Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tMOVr" title='llvm::ARM::tMOVr' data-ref="llvm::ARM::tMOVr" data-ref-filename="llvm..ARM..tMOVr">tMOVr</a> || <a class="local col0 ref" href="#410Opc" title='Opc' data-ref="410Opc" data-ref-filename="410Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVr" title='llvm::ARM::t2MOVr' data-ref="llvm::ARM::t2MOVr" data-ref-filename="llvm..ARM..t2MOVr">t2MOVr</a>;</td></tr>
<tr><th id="738">738</th><td>}</td></tr>
<tr><th id="739">739</th><td><i class="doc">/// isValidCoprocessorNumber - decide whether an explicit coprocessor</i></td></tr>
<tr><th id="740">740</th><td><i class="doc">/// number is legal in generic instructions like CDP. The answer can</i></td></tr>
<tr><th id="741">741</th><td><i class="doc">/// vary with the subtarget.</i></td></tr>
<tr><th id="742">742</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvmL24isValidCoprocessorNumberEjRKNS_13FeatureBitsetE" title='llvm::isValidCoprocessorNumber' data-ref="_ZN4llvmL24isValidCoprocessorNumberEjRKNS_13FeatureBitsetE" data-ref-filename="_ZN4llvmL24isValidCoprocessorNumberEjRKNS_13FeatureBitsetE">isValidCoprocessorNumber</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="411Num" title='Num' data-type='unsigned int' data-ref="411Num" data-ref-filename="411Num">Num</dfn>,</td></tr>
<tr><th id="743">743</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a>&amp; <dfn class="local col2 decl" id="412featureBits" title='featureBits' data-type='const llvm::FeatureBitset &amp;' data-ref="412featureBits" data-ref-filename="412featureBits">featureBits</dfn>) {</td></tr>
<tr><th id="744">744</th><td>  <i>// In Armv7 and Armv8-M CP10 and CP11 clash with VFP/NEON, however, the</i></td></tr>
<tr><th id="745">745</th><td><i>  // coprocessor is still valid for CDP/MCR/MRC and friends. Allowing it is</i></td></tr>
<tr><th id="746">746</th><td><i>  // useful for code which is shared with older architectures which do not know</i></td></tr>
<tr><th id="747">747</th><td><i>  // the new VFP/NEON mnemonics.</i></td></tr>
<tr><th id="748">748</th><td><i></i></td></tr>
<tr><th id="749">749</th><td><i>  // Armv8-A disallows everything *other* than 111x (CP14 and CP15).</i></td></tr>
<tr><th id="750">750</th><td>  <b>if</b> (<a class="local col2 ref" href="#412featureBits" title='featureBits' data-ref="412featureBits" data-ref-filename="412featureBits">featureBits</a><a class="ref fn" href="../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenSubtargetInfo.inc.html#llvm::ARM::HasV8Ops" title='llvm::ARM::HasV8Ops' data-ref="llvm::ARM::HasV8Ops" data-ref-filename="llvm..ARM..HasV8Ops">HasV8Ops</a>]</a> &amp;&amp; (<a class="local col1 ref" href="#411Num" title='Num' data-ref="411Num" data-ref-filename="411Num">Num</a> &amp; <var>0xE</var>) != <var>0xE</var>)</td></tr>
<tr><th id="751">751</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td>  <i>// Armv8.1-M disallows 100x (CP8,CP9) and 111x (CP14,CP15)</i></td></tr>
<tr><th id="754">754</th><td><i>  // which clash with MVE.</i></td></tr>
<tr><th id="755">755</th><td>  <b>if</b> (<a class="local col2 ref" href="#412featureBits" title='featureBits' data-ref="412featureBits" data-ref-filename="412featureBits">featureBits</a><a class="ref fn" href="../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenSubtargetInfo.inc.html#llvm::ARM::HasV8_1MMainlineOps" title='llvm::ARM::HasV8_1MMainlineOps' data-ref="llvm::ARM::HasV8_1MMainlineOps" data-ref-filename="llvm..ARM..HasV8_1MMainlineOps">HasV8_1MMainlineOps</a>]</a> &amp;&amp;</td></tr>
<tr><th id="756">756</th><td>      ((<a class="local col1 ref" href="#411Num" title='Num' data-ref="411Num" data-ref-filename="411Num">Num</a> &amp; <var>0xE</var>) == <var>0x8</var> || (<a class="local col1 ref" href="#411Num" title='Num' data-ref="411Num" data-ref-filename="411Num">Num</a> &amp; <var>0xE</var>) == <var>0xE</var>))</td></tr>
<tr><th id="757">757</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="760">760</th><td>}</td></tr>
<tr><th id="761">761</th><td></td></tr>
<tr><th id="762">762</th><td><i class="doc">/// getInstrPredicate - If instruction is predicated, returns its predicate</i></td></tr>
<tr><th id="763">763</th><td><i class="doc">/// condition, otherwise returns AL. It also returns the condition code</i></td></tr>
<tr><th id="764">764</th><td><i class="doc">/// register by reference.</i></td></tr>
<tr><th id="765">765</th><td><span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a> <dfn class="decl fn" id="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERNS_8RegisterE" title='llvm::getInstrPredicate' data-ref="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERNS_8RegisterE" data-ref-filename="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERNS_8RegisterE">getInstrPredicate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="413MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="413MI" data-ref-filename="413MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col4 decl" id="414PredReg" title='PredReg' data-type='llvm::Register &amp;' data-ref="414PredReg" data-ref-filename="414PredReg">PredReg</dfn>);</td></tr>
<tr><th id="766">766</th><td></td></tr>
<tr><th id="767">767</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm27getMatchingCondBranchOpcodeEj" title='llvm::getMatchingCondBranchOpcode' data-ref="_ZN4llvm27getMatchingCondBranchOpcodeEj" data-ref-filename="_ZN4llvm27getMatchingCondBranchOpcodeEj">getMatchingCondBranchOpcode</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="415Opc" title='Opc' data-type='unsigned int' data-ref="415Opc" data-ref-filename="415Opc">Opc</dfn>);</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td><i class="doc">/// Map pseudo instructions that imply an 'S' bit onto real opcodes. Whether</i></td></tr>
<tr><th id="770">770</th><td><i class="doc">/// the instruction is encoded with an 'S' bit is determined by the optional</i></td></tr>
<tr><th id="771">771</th><td><i class="doc">/// CPSR def operand.</i></td></tr>
<tr><th id="772">772</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm24convertAddSubFlagsOpcodeEj" title='llvm::convertAddSubFlagsOpcode' data-ref="_ZN4llvm24convertAddSubFlagsOpcodeEj" data-ref-filename="_ZN4llvm24convertAddSubFlagsOpcodeEj">convertAddSubFlagsOpcode</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="416OldOpc" title='OldOpc' data-type='unsigned int' data-ref="416OldOpc" data-ref-filename="416OldOpc">OldOpc</dfn>);</td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td><i class="doc">/// emitARMRegPlusImmediate / emitT2RegPlusImmediate - Emits a series of</i></td></tr>
<tr><th id="775">775</th><td><i class="doc">/// instructions to materializea destreg = basereg + immediate in ARM / Thumb2</i></td></tr>
<tr><th id="776">776</th><td><i class="doc">/// code.</i></td></tr>
<tr><th id="777">777</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm23emitARMRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_iNS_2162132" title='llvm::emitARMRegPlusImmediate' data-ref="_ZN4llvm23emitARMRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_iNS_2162132" data-ref-filename="_ZN4llvm23emitARMRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_iNS_2162132">emitARMRegPlusImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="417MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="417MBB" data-ref-filename="417MBB">MBB</dfn>,</td></tr>
<tr><th id="778">778</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col8 decl" id="418MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="418MBBI" data-ref-filename="418MBBI">MBBI</dfn>,</td></tr>
<tr><th id="779">779</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="419dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="419dl" data-ref-filename="419dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="420DestReg" title='DestReg' data-type='llvm::Register' data-ref="420DestReg" data-ref-filename="420DestReg">DestReg</dfn>,</td></tr>
<tr><th id="780">780</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="421BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="421BaseReg" data-ref-filename="421BaseReg">BaseReg</dfn>, <em>int</em> <dfn class="local col2 decl" id="422NumBytes" title='NumBytes' data-type='int' data-ref="422NumBytes" data-ref-filename="422NumBytes">NumBytes</dfn>,</td></tr>
<tr><th id="781">781</th><td>                             <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a> <dfn class="local col3 decl" id="423Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="423Pred" data-ref-filename="423Pred">Pred</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="424PredReg" title='PredReg' data-type='llvm::Register' data-ref="424PredReg" data-ref-filename="424PredReg">PredReg</dfn>,</td></tr>
<tr><th id="782">782</th><td>                             <em>const</em> <a class="type" href="#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col5 decl" id="425TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="425TII" data-ref-filename="425TII">TII</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="426MIFlags" title='MIFlags' data-type='unsigned int' data-ref="426MIFlags" data-ref-filename="426MIFlags">MIFlags</dfn> = <var>0</var>);</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm22emitT2RegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_iNS_52492291" title='llvm::emitT2RegPlusImmediate' data-ref="_ZN4llvm22emitT2RegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_iNS_52492291" data-ref-filename="_ZN4llvm22emitT2RegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_iNS_52492291">emitT2RegPlusImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="427MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="427MBB" data-ref-filename="427MBB">MBB</dfn>,</td></tr>
<tr><th id="785">785</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col8 decl" id="428MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="428MBBI" data-ref-filename="428MBBI">MBBI</dfn>,</td></tr>
<tr><th id="786">786</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="429dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="429dl" data-ref-filename="429dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="430DestReg" title='DestReg' data-type='llvm::Register' data-ref="430DestReg" data-ref-filename="430DestReg">DestReg</dfn>,</td></tr>
<tr><th id="787">787</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="431BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="431BaseReg" data-ref-filename="431BaseReg">BaseReg</dfn>, <em>int</em> <dfn class="local col2 decl" id="432NumBytes" title='NumBytes' data-type='int' data-ref="432NumBytes" data-ref-filename="432NumBytes">NumBytes</dfn>,</td></tr>
<tr><th id="788">788</th><td>                            <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a> <dfn class="local col3 decl" id="433Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="433Pred" data-ref-filename="433Pred">Pred</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="434PredReg" title='PredReg' data-type='llvm::Register' data-ref="434PredReg" data-ref-filename="434PredReg">PredReg</dfn>,</td></tr>
<tr><th id="789">789</th><td>                            <em>const</em> <a class="type" href="#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col5 decl" id="435TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="435TII" data-ref-filename="435TII">TII</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="436MIFlags" title='MIFlags' data-type='unsigned int' data-ref="436MIFlags" data-ref-filename="436MIFlags">MIFlags</dfn> = <var>0</var>);</td></tr>
<tr><th id="790">790</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm25emitThumbRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_iR14205216" title='llvm::emitThumbRegPlusImmediate' data-ref="_ZN4llvm25emitThumbRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_iR14205216" data-ref-filename="_ZN4llvm25emitThumbRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_iR14205216">emitThumbRegPlusImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="437MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="437MBB" data-ref-filename="437MBB">MBB</dfn>,</td></tr>
<tr><th id="791">791</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col8 decl" id="438MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="438MBBI" data-ref-filename="438MBBI">MBBI</dfn>,</td></tr>
<tr><th id="792">792</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="439dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="439dl" data-ref-filename="439dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="440DestReg" title='DestReg' data-type='llvm::Register' data-ref="440DestReg" data-ref-filename="440DestReg">DestReg</dfn>,</td></tr>
<tr><th id="793">793</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="441BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="441BaseReg" data-ref-filename="441BaseReg">BaseReg</dfn>, <em>int</em> <dfn class="local col2 decl" id="442NumBytes" title='NumBytes' data-type='int' data-ref="442NumBytes" data-ref-filename="442NumBytes">NumBytes</dfn>,</td></tr>
<tr><th id="794">794</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col3 decl" id="443TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="443TII" data-ref-filename="443TII">TII</dfn>,</td></tr>
<tr><th id="795">795</th><td>                               <em>const</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo" data-ref-filename="llvm..ARMBaseRegisterInfo">ARMBaseRegisterInfo</a> &amp;<dfn class="local col4 decl" id="444MRI" title='MRI' data-type='const llvm::ARMBaseRegisterInfo &amp;' data-ref="444MRI" data-ref-filename="444MRI">MRI</dfn>,</td></tr>
<tr><th id="796">796</th><td>                               <em>unsigned</em> <dfn class="local col5 decl" id="445MIFlags" title='MIFlags' data-type='unsigned int' data-ref="445MIFlags" data-ref-filename="445MIFlags">MIFlags</dfn> = <var>0</var>);</td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td><i class="doc">/// Tries to add registers to the reglist of a given base-updating</i></td></tr>
<tr><th id="799">799</th><td><i class="doc">/// push/pop instruction to adjust the stack by an additional</i></td></tr>
<tr><th id="800">800</th><td><i class="doc">/// NumBytes. This can save a few bytes per function in code-size, but</i></td></tr>
<tr><th id="801">801</th><td><i class="doc">/// obviously generates more memory traffic. As such, it only takes</i></td></tr>
<tr><th id="802">802</th><td><i class="doc">/// effect in functions being optimised for size.</i></td></tr>
<tr><th id="803">803</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm26tryFoldSPUpdateIntoPushPopERKNS_12ARMSubtargetERNS_15MachineFunctionEPNS_12MachineInstrEj" title='llvm::tryFoldSPUpdateIntoPushPop' data-ref="_ZN4llvm26tryFoldSPUpdateIntoPushPopERKNS_12ARMSubtargetERNS_15MachineFunctionEPNS_12MachineInstrEj" data-ref-filename="_ZN4llvm26tryFoldSPUpdateIntoPushPopERKNS_12ARMSubtargetERNS_15MachineFunctionEPNS_12MachineInstrEj">tryFoldSPUpdateIntoPushPop</dfn>(<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col6 decl" id="446Subtarget" title='Subtarget' data-type='const llvm::ARMSubtarget &amp;' data-ref="446Subtarget" data-ref-filename="446Subtarget">Subtarget</dfn>,</td></tr>
<tr><th id="804">804</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="447MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="447MF" data-ref-filename="447MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="448MI" title='MI' data-type='llvm::MachineInstr *' data-ref="448MI" data-ref-filename="448MI">MI</dfn>,</td></tr>
<tr><th id="805">805</th><td>                                <em>unsigned</em> <dfn class="local col9 decl" id="449NumBytes" title='NumBytes' data-type='unsigned int' data-ref="449NumBytes" data-ref-filename="449NumBytes">NumBytes</dfn>);</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td><i class="doc">/// rewriteARMFrameIndex / rewriteT2FrameIndex -</i></td></tr>
<tr><th id="808">808</th><td><i class="doc">/// Rewrite MI to access 'Offset' bytes from the FP. Return false if the</i></td></tr>
<tr><th id="809">809</th><td><i class="doc">/// offset could not be handled directly in MI, and return the left-over</i></td></tr>
<tr><th id="810">810</th><td><i class="doc">/// portion by reference.</i></td></tr>
<tr><th id="811">811</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm20rewriteARMFrameIndexERNS_12MachineInstrEjNS_8RegisterERiRKNS_16ARMBaseInstrInfoE" title='llvm::rewriteARMFrameIndex' data-ref="_ZN4llvm20rewriteARMFrameIndexERNS_12MachineInstrEjNS_8RegisterERiRKNS_16ARMBaseInstrInfoE" data-ref-filename="_ZN4llvm20rewriteARMFrameIndexERNS_12MachineInstrEjNS_8RegisterERiRKNS_16ARMBaseInstrInfoE">rewriteARMFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="450MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="450MI" data-ref-filename="450MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="451FrameRegIdx" title='FrameRegIdx' data-type='unsigned int' data-ref="451FrameRegIdx" data-ref-filename="451FrameRegIdx">FrameRegIdx</dfn>,</td></tr>
<tr><th id="812">812</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="452FrameReg" title='FrameReg' data-type='llvm::Register' data-ref="452FrameReg" data-ref-filename="452FrameReg">FrameReg</dfn>, <em>int</em> &amp;<dfn class="local col3 decl" id="453Offset" title='Offset' data-type='int &amp;' data-ref="453Offset" data-ref-filename="453Offset">Offset</dfn>,</td></tr>
<tr><th id="813">813</th><td>                          <em>const</em> <a class="type" href="#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col4 decl" id="454TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="454TII" data-ref-filename="454TII">TII</dfn>);</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm19rewriteT2FrameIndexERNS_12MachineInstrEjNS_8RegisterERiRKNS_16ARMBaseInstrInfoEPKNS_18TargetRegisterInfoE" title='llvm::rewriteT2FrameIndex' data-ref="_ZN4llvm19rewriteT2FrameIndexERNS_12MachineInstrEjNS_8RegisterERiRKNS_16ARMBaseInstrInfoEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm19rewriteT2FrameIndexERNS_12MachineInstrEjNS_8RegisterERiRKNS_16ARMBaseInstrInfoEPKNS_18TargetRegisterInfoE">rewriteT2FrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="455MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="455MI" data-ref-filename="455MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="456FrameRegIdx" title='FrameRegIdx' data-type='unsigned int' data-ref="456FrameRegIdx" data-ref-filename="456FrameRegIdx">FrameRegIdx</dfn>,</td></tr>
<tr><th id="816">816</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="457FrameReg" title='FrameReg' data-type='llvm::Register' data-ref="457FrameReg" data-ref-filename="457FrameReg">FrameReg</dfn>, <em>int</em> &amp;<dfn class="local col8 decl" id="458Offset" title='Offset' data-type='int &amp;' data-ref="458Offset" data-ref-filename="458Offset">Offset</dfn>,</td></tr>
<tr><th id="817">817</th><td>                         <em>const</em> <a class="type" href="#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col9 decl" id="459TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="459TII" data-ref-filename="459TII">TII</dfn>,</td></tr>
<tr><th id="818">818</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="460TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="460TRI" data-ref-filename="460TRI">TRI</dfn>);</td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td><i class="doc">/// Return true if Reg is defd between From and To</i></td></tr>
<tr><th id="821">821</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm22registerDefinedBetweenEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE" title='llvm::registerDefinedBetween' data-ref="_ZN4llvm22registerDefinedBetweenEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm22registerDefinedBetweenEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE">registerDefinedBetween</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="461Reg" title='Reg' data-type='unsigned int' data-ref="461Reg" data-ref-filename="461Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="462From" title='From' data-type='MachineBasicBlock::iterator' data-ref="462From" data-ref-filename="462From">From</dfn>,</td></tr>
<tr><th id="822">822</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="463To" title='To' data-type='MachineBasicBlock::iterator' data-ref="463To" data-ref-filename="463To">To</dfn>,</td></tr>
<tr><th id="823">823</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="464TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="464TRI" data-ref-filename="464TRI">TRI</dfn>);</td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td><i class="doc">/// Search backwards from a tBcc to find a tCMPi8 against 0, meaning</i></td></tr>
<tr><th id="826">826</th><td><i class="doc">/// we can convert them to a tCBZ or tCBNZ. Return nullptr if not found.</i></td></tr>
<tr><th id="827">827</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="decl fn" id="_ZN4llvm20findCMPToFoldIntoCBZEPNS_12MachineInstrEPKNS_18TargetRegisterInfoE" title='llvm::findCMPToFoldIntoCBZ' data-ref="_ZN4llvm20findCMPToFoldIntoCBZEPNS_12MachineInstrEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm20findCMPToFoldIntoCBZEPNS_12MachineInstrEPKNS_18TargetRegisterInfoE">findCMPToFoldIntoCBZ</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="465Br" title='Br' data-type='llvm::MachineInstr *' data-ref="465Br" data-ref-filename="465Br">Br</dfn>,</td></tr>
<tr><th id="828">828</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="466TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="466TRI" data-ref-filename="466TRI">TRI</dfn>);</td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm26addUnpredicatedMveVpredNOpERNS_19MachineInstrBuilderE" title='llvm::addUnpredicatedMveVpredNOp' data-ref="_ZN4llvm26addUnpredicatedMveVpredNOpERNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm26addUnpredicatedMveVpredNOpERNS_19MachineInstrBuilderE">addUnpredicatedMveVpredNOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col7 decl" id="467MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="467MIB" data-ref-filename="467MIB">MIB</dfn>);</td></tr>
<tr><th id="831">831</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm26addUnpredicatedMveVpredROpERNS_19MachineInstrBuilderENS_8RegisterE" title='llvm::addUnpredicatedMveVpredROp' data-ref="_ZN4llvm26addUnpredicatedMveVpredROpERNS_19MachineInstrBuilderENS_8RegisterE" data-ref-filename="_ZN4llvm26addUnpredicatedMveVpredROpERNS_19MachineInstrBuilderENS_8RegisterE">addUnpredicatedMveVpredROp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="468MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="468MIB" data-ref-filename="468MIB">MIB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="469DestReg" title='DestReg' data-type='llvm::Register' data-ref="469DestReg" data-ref-filename="469DestReg">DestReg</dfn>);</td></tr>
<tr><th id="832">832</th><td></td></tr>
<tr><th id="833">833</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm24addPredicatedMveVpredNOpERNS_19MachineInstrBuilderEj" title='llvm::addPredicatedMveVpredNOp' data-ref="_ZN4llvm24addPredicatedMveVpredNOpERNS_19MachineInstrBuilderEj" data-ref-filename="_ZN4llvm24addPredicatedMveVpredNOpERNS_19MachineInstrBuilderEj">addPredicatedMveVpredNOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col0 decl" id="470MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="470MIB" data-ref-filename="470MIB">MIB</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="471Cond" title='Cond' data-type='unsigned int' data-ref="471Cond" data-ref-filename="471Cond">Cond</dfn>);</td></tr>
<tr><th id="834">834</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm24addPredicatedMveVpredROpERNS_19MachineInstrBuilderEjj" title='llvm::addPredicatedMveVpredROp' data-ref="_ZN4llvm24addPredicatedMveVpredROpERNS_19MachineInstrBuilderEjj" data-ref-filename="_ZN4llvm24addPredicatedMveVpredROpERNS_19MachineInstrBuilderEjj">addPredicatedMveVpredROp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="472MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="472MIB" data-ref-filename="472MIB">MIB</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="473Cond" title='Cond' data-type='unsigned int' data-ref="473Cond" data-ref-filename="473Cond">Cond</dfn>,</td></tr>
<tr><th id="835">835</th><td>                              <em>unsigned</em> <dfn class="local col4 decl" id="474Inactive" title='Inactive' data-type='unsigned int' data-ref="474Inactive" data-ref-filename="474Inactive">Inactive</dfn>);</td></tr>
<tr><th id="836">836</th><td></td></tr>
<tr><th id="837">837</th><td><i class="doc">/// Returns the number of instructions required to materialize the given</i></td></tr>
<tr><th id="838">838</th><td><i class="doc">/// constant in a register, or 3 if a literal pool load is needed.</i></td></tr>
<tr><th id="839">839</th><td><i class="doc">/// If ForCodesize is specified, an approximate cost in bytes is returned.</i></td></tr>
<tr><th id="840">840</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm27ConstantMaterializationCostEjPKNS_12ARMSubtargetEb" title='llvm::ConstantMaterializationCost' data-ref="_ZN4llvm27ConstantMaterializationCostEjPKNS_12ARMSubtargetEb" data-ref-filename="_ZN4llvm27ConstantMaterializationCostEjPKNS_12ARMSubtargetEb">ConstantMaterializationCost</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="475Val" title='Val' data-type='unsigned int' data-ref="475Val" data-ref-filename="475Val">Val</dfn>,</td></tr>
<tr><th id="841">841</th><td>                                     <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a> *<dfn class="local col6 decl" id="476Subtarget" title='Subtarget' data-type='const llvm::ARMSubtarget *' data-ref="476Subtarget" data-ref-filename="476Subtarget">Subtarget</dfn>,</td></tr>
<tr><th id="842">842</th><td>                                     <em>bool</em> <dfn class="local col7 decl" id="477ForCodesize" title='ForCodesize' data-type='bool' data-ref="477ForCodesize" data-ref-filename="477ForCodesize">ForCodesize</dfn> = <b>false</b>);</td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td><i class="doc">/// Returns true if Val1 has a lower Constant Materialization Cost than Val2.</i></td></tr>
<tr><th id="845">845</th><td><i class="doc">/// Uses the cost from ConstantMaterializationCost, first with ForCodesize as</i></td></tr>
<tr><th id="846">846</th><td><i class="doc">/// specified. If the scores are equal, return the comparison for !ForCodesize.</i></td></tr>
<tr><th id="847">847</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm35HasLowerConstantMaterializationCostEjjPKNS_12ARMSubtargetEb" title='llvm::HasLowerConstantMaterializationCost' data-ref="_ZN4llvm35HasLowerConstantMaterializationCostEjjPKNS_12ARMSubtargetEb" data-ref-filename="_ZN4llvm35HasLowerConstantMaterializationCostEjjPKNS_12ARMSubtargetEb">HasLowerConstantMaterializationCost</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="478Val1" title='Val1' data-type='unsigned int' data-ref="478Val1" data-ref-filename="478Val1">Val1</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="479Val2" title='Val2' data-type='unsigned int' data-ref="479Val2" data-ref-filename="479Val2">Val2</dfn>,</td></tr>
<tr><th id="848">848</th><td>                                         <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a> *<dfn class="local col0 decl" id="480Subtarget" title='Subtarget' data-type='const llvm::ARMSubtarget *' data-ref="480Subtarget" data-ref-filename="480Subtarget">Subtarget</dfn>,</td></tr>
<tr><th id="849">849</th><td>                                         <em>bool</em> <dfn class="local col1 decl" id="481ForCodesize" title='ForCodesize' data-type='bool' data-ref="481ForCodesize" data-ref-filename="481ForCodesize">ForCodesize</dfn> = <b>false</b>);</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td><i>// Return the immediate if this is ADDri or SUBri, scaled as appropriate.</i></td></tr>
<tr><th id="852">852</th><td><i>// Returns 0 for unknown instructions.</i></td></tr>
<tr><th id="853">853</th><td><b>inline</b> <em>int</em> <dfn class="decl def fn" id="_ZN4llvm18getAddSubImmediateERNS_12MachineInstrE" title='llvm::getAddSubImmediate' data-ref="_ZN4llvm18getAddSubImmediateERNS_12MachineInstrE" data-ref-filename="_ZN4llvm18getAddSubImmediateERNS_12MachineInstrE">getAddSubImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="482MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="482MI" data-ref-filename="482MI">MI</dfn>) {</td></tr>
<tr><th id="854">854</th><td>  <em>int</em> <dfn class="local col3 decl" id="483Scale" title='Scale' data-type='int' data-ref="483Scale" data-ref-filename="483Scale">Scale</dfn> = <var>1</var>;</td></tr>
<tr><th id="855">855</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="484ImmOp" title='ImmOp' data-type='unsigned int' data-ref="484ImmOp" data-ref-filename="484ImmOp">ImmOp</dfn>;</td></tr>
<tr><th id="856">856</th><td>  <b>switch</b> (<a class="local col2 ref" href="#482MI" title='MI' data-ref="482MI" data-ref-filename="482MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="857">857</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDri" title='llvm::ARM::t2ADDri' data-ref="llvm::ARM::t2ADDri" data-ref-filename="llvm..ARM..t2ADDri">t2ADDri</a>:</td></tr>
<tr><th id="858">858</th><td>    <a class="local col4 ref" href="#484ImmOp" title='ImmOp' data-ref="484ImmOp" data-ref-filename="484ImmOp">ImmOp</a> = <var>2</var>;</td></tr>
<tr><th id="859">859</th><td>    <b>break</b>;</td></tr>
<tr><th id="860">860</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBri" title='llvm::ARM::t2SUBri' data-ref="llvm::ARM::t2SUBri" data-ref-filename="llvm..ARM..t2SUBri">t2SUBri</a>:</td></tr>
<tr><th id="861">861</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBri12" title='llvm::ARM::t2SUBri12' data-ref="llvm::ARM::t2SUBri12" data-ref-filename="llvm..ARM..t2SUBri12">t2SUBri12</a>:</td></tr>
<tr><th id="862">862</th><td>    <a class="local col4 ref" href="#484ImmOp" title='ImmOp' data-ref="484ImmOp" data-ref-filename="484ImmOp">ImmOp</a> = <var>2</var>;</td></tr>
<tr><th id="863">863</th><td>    <a class="local col3 ref" href="#483Scale" title='Scale' data-ref="483Scale" data-ref-filename="483Scale">Scale</a> = -<var>1</var>;</td></tr>
<tr><th id="864">864</th><td>    <b>break</b>;</td></tr>
<tr><th id="865">865</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBi3" title='llvm::ARM::tSUBi3' data-ref="llvm::ARM::tSUBi3" data-ref-filename="llvm..ARM..tSUBi3">tSUBi3</a>:</td></tr>
<tr><th id="866">866</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBi8" title='llvm::ARM::tSUBi8' data-ref="llvm::ARM::tSUBi8" data-ref-filename="llvm..ARM..tSUBi8">tSUBi8</a>:</td></tr>
<tr><th id="867">867</th><td>    <a class="local col4 ref" href="#484ImmOp" title='ImmOp' data-ref="484ImmOp" data-ref-filename="484ImmOp">ImmOp</a> = <var>3</var>;</td></tr>
<tr><th id="868">868</th><td>    <a class="local col3 ref" href="#483Scale" title='Scale' data-ref="483Scale" data-ref-filename="483Scale">Scale</a> = -<var>1</var>;</td></tr>
<tr><th id="869">869</th><td>    <b>break</b>;</td></tr>
<tr><th id="870">870</th><td>  <b>default</b>:</td></tr>
<tr><th id="871">871</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="872">872</th><td>  }</td></tr>
<tr><th id="873">873</th><td>  <b>return</b> <a class="local col3 ref" href="#483Scale" title='Scale' data-ref="483Scale" data-ref-filename="483Scale">Scale</a> * <a class="local col2 ref" href="#482MI" title='MI' data-ref="482MI" data-ref-filename="482MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#484ImmOp" title='ImmOp' data-ref="484ImmOp" data-ref-filename="484ImmOp">ImmOp</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="874">874</th><td>}</td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td><i>// Given a memory access Opcode, check that the give Imm would be a valid Offset</i></td></tr>
<tr><th id="877">877</th><td><i>// for this instruction using its addressing mode.</i></td></tr>
<tr><th id="878">878</th><td><b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm17isLegalAddressImmEjiPKNS_15TargetInstrInfoE" title='llvm::isLegalAddressImm' data-ref="_ZN4llvm17isLegalAddressImmEjiPKNS_15TargetInstrInfoE" data-ref-filename="_ZN4llvm17isLegalAddressImmEjiPKNS_15TargetInstrInfoE">isLegalAddressImm</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="485Opcode" title='Opcode' data-type='unsigned int' data-ref="485Opcode" data-ref-filename="485Opcode">Opcode</dfn>, <em>int</em> <dfn class="local col6 decl" id="486Imm" title='Imm' data-type='int' data-ref="486Imm" data-ref-filename="486Imm">Imm</dfn>,</td></tr>
<tr><th id="879">879</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col7 decl" id="487TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="487TII" data-ref-filename="487TII">TII</dfn>) {</td></tr>
<tr><th id="880">880</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="488Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="488Desc" data-ref-filename="488Desc">Desc</dfn> = <a class="local col7 ref" href="#487TII" title='TII' data-ref="487TII" data-ref-filename="487TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#485Opcode" title='Opcode' data-ref="485Opcode" data-ref-filename="485Opcode">Opcode</a>);</td></tr>
<tr><th id="881">881</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="489AddrMode" title='AddrMode' data-type='unsigned int' data-ref="489AddrMode" data-ref-filename="489AddrMode">AddrMode</dfn> = (<a class="local col8 ref" href="#488Desc" title='Desc' data-ref="488Desc" data-ref-filename="488Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeMask" title='llvm::ARMII::AddrModeMask' data-ref="llvm::ARMII::AddrModeMask" data-ref-filename="llvm..ARMII..AddrModeMask">AddrModeMask</a>);</td></tr>
<tr><th id="882">882</th><td>  <b>switch</b> (<a class="local col9 ref" href="#489AddrMode" title='AddrMode' data-ref="489AddrMode" data-ref-filename="489AddrMode">AddrMode</a>) {</td></tr>
<tr><th id="883">883</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i7" title='llvm::ARMII::AddrModeT2_i7' data-ref="llvm::ARMII::AddrModeT2_i7" data-ref-filename="llvm..ARMII..AddrModeT2_i7">AddrModeT2_i7</a>:</td></tr>
<tr><th id="884">884</th><td>    <b>return</b> <span class="namespace">std::</span><a class="ref fn" href="../../../../../include/stdlib.h.html#abs" title='abs' data-ref="abs" data-ref-filename="abs">abs</a>(<a class="local col6 ref" href="#486Imm" title='Imm' data-ref="486Imm" data-ref-filename="486Imm">Imm</a>) &lt; (((<var>1</var> &lt;&lt; <var>7</var>) * <var>1</var>) - <var>1</var>);</td></tr>
<tr><th id="885">885</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i7s2" title='llvm::ARMII::AddrModeT2_i7s2' data-ref="llvm::ARMII::AddrModeT2_i7s2" data-ref-filename="llvm..ARMII..AddrModeT2_i7s2">AddrModeT2_i7s2</a>:</td></tr>
<tr><th id="886">886</th><td>    <b>return</b> <span class="namespace">std::</span><a class="ref fn" href="../../../../../include/stdlib.h.html#abs" title='abs' data-ref="abs" data-ref-filename="abs">abs</a>(<a class="local col6 ref" href="#486Imm" title='Imm' data-ref="486Imm" data-ref-filename="486Imm">Imm</a>) &lt; (((<var>1</var> &lt;&lt; <var>7</var>) * <var>2</var>) - <var>1</var>) &amp;&amp; <a class="local col6 ref" href="#486Imm" title='Imm' data-ref="486Imm" data-ref-filename="486Imm">Imm</a> % <var>2</var> == <var>0</var>;</td></tr>
<tr><th id="887">887</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i7s4" title='llvm::ARMII::AddrModeT2_i7s4' data-ref="llvm::ARMII::AddrModeT2_i7s4" data-ref-filename="llvm..ARMII..AddrModeT2_i7s4">AddrModeT2_i7s4</a>:</td></tr>
<tr><th id="888">888</th><td>    <b>return</b> <span class="namespace">std::</span><a class="ref fn" href="../../../../../include/stdlib.h.html#abs" title='abs' data-ref="abs" data-ref-filename="abs">abs</a>(<a class="local col6 ref" href="#486Imm" title='Imm' data-ref="486Imm" data-ref-filename="486Imm">Imm</a>) &lt; (((<var>1</var> &lt;&lt; <var>7</var>) * <var>4</var>) - <var>1</var>) &amp;&amp; <a class="local col6 ref" href="#486Imm" title='Imm' data-ref="486Imm" data-ref-filename="486Imm">Imm</a> % <var>4</var> == <var>0</var>;</td></tr>
<tr><th id="889">889</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i8" title='llvm::ARMII::AddrModeT2_i8' data-ref="llvm::ARMII::AddrModeT2_i8" data-ref-filename="llvm..ARMII..AddrModeT2_i8">AddrModeT2_i8</a>:</td></tr>
<tr><th id="890">890</th><td>    <b>return</b> <span class="namespace">std::</span><a class="ref fn" href="../../../../../include/stdlib.h.html#abs" title='abs' data-ref="abs" data-ref-filename="abs">abs</a>(<a class="local col6 ref" href="#486Imm" title='Imm' data-ref="486Imm" data-ref-filename="486Imm">Imm</a>) &lt; (((<var>1</var> &lt;&lt; <var>8</var>) * <var>1</var>) - <var>1</var>);</td></tr>
<tr><th id="891">891</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i12" title='llvm::ARMII::AddrModeT2_i12' data-ref="llvm::ARMII::AddrModeT2_i12" data-ref-filename="llvm..ARMII..AddrModeT2_i12">AddrModeT2_i12</a>:</td></tr>
<tr><th id="892">892</th><td>    <b>return</b> <a class="local col6 ref" href="#486Imm" title='Imm' data-ref="486Imm" data-ref-filename="486Imm">Imm</a> &gt;= <var>0</var> &amp;&amp; <a class="local col6 ref" href="#486Imm" title='Imm' data-ref="486Imm" data-ref-filename="486Imm">Imm</a> &lt; (((<var>1</var> &lt;&lt; <var>12</var>) * <var>1</var>) - <var>1</var>);</td></tr>
<tr><th id="893">893</th><td>  <b>default</b>:</td></tr>
<tr><th id="894">894</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled Addressing mode"</q>);</td></tr>
<tr><th id="895">895</th><td>  }</td></tr>
<tr><th id="896">896</th><td>}</td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td><i>// Return true if the given intrinsic is a gather</i></td></tr>
<tr><th id="899">899</th><td><b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm8isGatherEPNS_13IntrinsicInstE" title='llvm::isGather' data-ref="_ZN4llvm8isGatherEPNS_13IntrinsicInstE" data-ref-filename="_ZN4llvm8isGatherEPNS_13IntrinsicInstE">isGather</dfn>(<a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::IntrinsicInst" title='llvm::IntrinsicInst' data-ref="llvm::IntrinsicInst" data-ref-filename="llvm..IntrinsicInst">IntrinsicInst</a> *<dfn class="local col0 decl" id="490IntInst" title='IntInst' data-type='llvm::IntrinsicInst *' data-ref="490IntInst" data-ref-filename="490IntInst">IntInst</dfn>) {</td></tr>
<tr><th id="900">900</th><td>  <b>if</b> (<a class="local col0 ref" href="#490IntInst" title='IntInst' data-ref="490IntInst" data-ref-filename="490IntInst">IntInst</a> == <b>nullptr</b>)</td></tr>
<tr><th id="901">901</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="902">902</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="491IntrinsicID" title='IntrinsicID' data-type='unsigned int' data-ref="491IntrinsicID" data-ref-filename="491IntrinsicID">IntrinsicID</dfn> = <a class="local col0 ref" href="#490IntInst" title='IntInst' data-ref="490IntInst" data-ref-filename="490IntInst">IntInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv" title='llvm::IntrinsicInst::getIntrinsicID' data-ref="_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv" data-ref-filename="_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv">getIntrinsicID</a>();</td></tr>
<tr><th id="903">903</th><td>  <b>return</b> (<a class="local col1 ref" href="#491IntrinsicID" title='IntrinsicID' data-ref="491IntrinsicID" data-ref-filename="491IntrinsicID">IntrinsicID</a> == <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::masked_gather" title='llvm::Intrinsic::masked_gather' data-ref="llvm::Intrinsic::masked_gather" data-ref-filename="llvm..Intrinsic..masked_gather">masked_gather</a> ||</td></tr>
<tr><th id="904">904</th><td>          <a class="local col1 ref" href="#491IntrinsicID" title='IntrinsicID' data-ref="491IntrinsicID" data-ref-filename="491IntrinsicID">IntrinsicID</a> == <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsARM.h.html#llvm::Intrinsic::arm_mve_vldr_gather_base" title='llvm::Intrinsic::arm_mve_vldr_gather_base' data-ref="llvm::Intrinsic::arm_mve_vldr_gather_base" data-ref-filename="llvm..Intrinsic..arm_mve_vldr_gather_base">arm_mve_vldr_gather_base</a> ||</td></tr>
<tr><th id="905">905</th><td>          <a class="local col1 ref" href="#491IntrinsicID" title='IntrinsicID' data-ref="491IntrinsicID" data-ref-filename="491IntrinsicID">IntrinsicID</a> == <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsARM.h.html#llvm::Intrinsic::arm_mve_vldr_gather_base_predicated" title='llvm::Intrinsic::arm_mve_vldr_gather_base_predicated' data-ref="llvm::Intrinsic::arm_mve_vldr_gather_base_predicated" data-ref-filename="llvm..Intrinsic..arm_mve_vldr_gather_base_predicated">arm_mve_vldr_gather_base_predicated</a> ||</td></tr>
<tr><th id="906">906</th><td>          <a class="local col1 ref" href="#491IntrinsicID" title='IntrinsicID' data-ref="491IntrinsicID" data-ref-filename="491IntrinsicID">IntrinsicID</a> == <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsARM.h.html#llvm::Intrinsic::arm_mve_vldr_gather_base_wb" title='llvm::Intrinsic::arm_mve_vldr_gather_base_wb' data-ref="llvm::Intrinsic::arm_mve_vldr_gather_base_wb" data-ref-filename="llvm..Intrinsic..arm_mve_vldr_gather_base_wb">arm_mve_vldr_gather_base_wb</a> ||</td></tr>
<tr><th id="907">907</th><td>          <a class="local col1 ref" href="#491IntrinsicID" title='IntrinsicID' data-ref="491IntrinsicID" data-ref-filename="491IntrinsicID">IntrinsicID</a> == <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsARM.h.html#llvm::Intrinsic::arm_mve_vldr_gather_base_wb_predicated" title='llvm::Intrinsic::arm_mve_vldr_gather_base_wb_predicated' data-ref="llvm::Intrinsic::arm_mve_vldr_gather_base_wb_predicated" data-ref-filename="llvm..Intrinsic..arm_mve_vldr_gather_base_wb_predicated">arm_mve_vldr_gather_base_wb_predicated</a> ||</td></tr>
<tr><th id="908">908</th><td>          <a class="local col1 ref" href="#491IntrinsicID" title='IntrinsicID' data-ref="491IntrinsicID" data-ref-filename="491IntrinsicID">IntrinsicID</a> == <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsARM.h.html#llvm::Intrinsic::arm_mve_vldr_gather_offset" title='llvm::Intrinsic::arm_mve_vldr_gather_offset' data-ref="llvm::Intrinsic::arm_mve_vldr_gather_offset" data-ref-filename="llvm..Intrinsic..arm_mve_vldr_gather_offset">arm_mve_vldr_gather_offset</a> ||</td></tr>
<tr><th id="909">909</th><td>          <a class="local col1 ref" href="#491IntrinsicID" title='IntrinsicID' data-ref="491IntrinsicID" data-ref-filename="491IntrinsicID">IntrinsicID</a> == <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsARM.h.html#llvm::Intrinsic::arm_mve_vldr_gather_offset_predicated" title='llvm::Intrinsic::arm_mve_vldr_gather_offset_predicated' data-ref="llvm::Intrinsic::arm_mve_vldr_gather_offset_predicated" data-ref-filename="llvm..Intrinsic..arm_mve_vldr_gather_offset_predicated">arm_mve_vldr_gather_offset_predicated</a>);</td></tr>
<tr><th id="910">910</th><td>}</td></tr>
<tr><th id="911">911</th><td></td></tr>
<tr><th id="912">912</th><td><i>// Return true if the given intrinsic is a scatter</i></td></tr>
<tr><th id="913">913</th><td><b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm9isScatterEPNS_13IntrinsicInstE" title='llvm::isScatter' data-ref="_ZN4llvm9isScatterEPNS_13IntrinsicInstE" data-ref-filename="_ZN4llvm9isScatterEPNS_13IntrinsicInstE">isScatter</dfn>(<a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::IntrinsicInst" title='llvm::IntrinsicInst' data-ref="llvm::IntrinsicInst" data-ref-filename="llvm..IntrinsicInst">IntrinsicInst</a> *<dfn class="local col2 decl" id="492IntInst" title='IntInst' data-type='llvm::IntrinsicInst *' data-ref="492IntInst" data-ref-filename="492IntInst">IntInst</dfn>) {</td></tr>
<tr><th id="914">914</th><td>  <b>if</b> (<a class="local col2 ref" href="#492IntInst" title='IntInst' data-ref="492IntInst" data-ref-filename="492IntInst">IntInst</a> == <b>nullptr</b>)</td></tr>
<tr><th id="915">915</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="916">916</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="493IntrinsicID" title='IntrinsicID' data-type='unsigned int' data-ref="493IntrinsicID" data-ref-filename="493IntrinsicID">IntrinsicID</dfn> = <a class="local col2 ref" href="#492IntInst" title='IntInst' data-ref="492IntInst" data-ref-filename="492IntInst">IntInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv" title='llvm::IntrinsicInst::getIntrinsicID' data-ref="_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv" data-ref-filename="_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv">getIntrinsicID</a>();</td></tr>
<tr><th id="917">917</th><td>  <b>return</b> (<a class="local col3 ref" href="#493IntrinsicID" title='IntrinsicID' data-ref="493IntrinsicID" data-ref-filename="493IntrinsicID">IntrinsicID</a> == <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::masked_scatter" title='llvm::Intrinsic::masked_scatter' data-ref="llvm::Intrinsic::masked_scatter" data-ref-filename="llvm..Intrinsic..masked_scatter">masked_scatter</a> ||</td></tr>
<tr><th id="918">918</th><td>          <a class="local col3 ref" href="#493IntrinsicID" title='IntrinsicID' data-ref="493IntrinsicID" data-ref-filename="493IntrinsicID">IntrinsicID</a> == <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsARM.h.html#llvm::Intrinsic::arm_mve_vstr_scatter_base" title='llvm::Intrinsic::arm_mve_vstr_scatter_base' data-ref="llvm::Intrinsic::arm_mve_vstr_scatter_base" data-ref-filename="llvm..Intrinsic..arm_mve_vstr_scatter_base">arm_mve_vstr_scatter_base</a> ||</td></tr>
<tr><th id="919">919</th><td>          <a class="local col3 ref" href="#493IntrinsicID" title='IntrinsicID' data-ref="493IntrinsicID" data-ref-filename="493IntrinsicID">IntrinsicID</a> == <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsARM.h.html#llvm::Intrinsic::arm_mve_vstr_scatter_base_predicated" title='llvm::Intrinsic::arm_mve_vstr_scatter_base_predicated' data-ref="llvm::Intrinsic::arm_mve_vstr_scatter_base_predicated" data-ref-filename="llvm..Intrinsic..arm_mve_vstr_scatter_base_predicated">arm_mve_vstr_scatter_base_predicated</a> ||</td></tr>
<tr><th id="920">920</th><td>          <a class="local col3 ref" href="#493IntrinsicID" title='IntrinsicID' data-ref="493IntrinsicID" data-ref-filename="493IntrinsicID">IntrinsicID</a> == <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsARM.h.html#llvm::Intrinsic::arm_mve_vstr_scatter_base_wb" title='llvm::Intrinsic::arm_mve_vstr_scatter_base_wb' data-ref="llvm::Intrinsic::arm_mve_vstr_scatter_base_wb" data-ref-filename="llvm..Intrinsic..arm_mve_vstr_scatter_base_wb">arm_mve_vstr_scatter_base_wb</a> ||</td></tr>
<tr><th id="921">921</th><td>          <a class="local col3 ref" href="#493IntrinsicID" title='IntrinsicID' data-ref="493IntrinsicID" data-ref-filename="493IntrinsicID">IntrinsicID</a> == <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsARM.h.html#llvm::Intrinsic::arm_mve_vstr_scatter_base_wb_predicated" title='llvm::Intrinsic::arm_mve_vstr_scatter_base_wb_predicated' data-ref="llvm::Intrinsic::arm_mve_vstr_scatter_base_wb_predicated" data-ref-filename="llvm..Intrinsic..arm_mve_vstr_scatter_base_wb_predicated">arm_mve_vstr_scatter_base_wb_predicated</a> ||</td></tr>
<tr><th id="922">922</th><td>          <a class="local col3 ref" href="#493IntrinsicID" title='IntrinsicID' data-ref="493IntrinsicID" data-ref-filename="493IntrinsicID">IntrinsicID</a> == <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsARM.h.html#llvm::Intrinsic::arm_mve_vstr_scatter_offset" title='llvm::Intrinsic::arm_mve_vstr_scatter_offset' data-ref="llvm::Intrinsic::arm_mve_vstr_scatter_offset" data-ref-filename="llvm..Intrinsic..arm_mve_vstr_scatter_offset">arm_mve_vstr_scatter_offset</a> ||</td></tr>
<tr><th id="923">923</th><td>          <a class="local col3 ref" href="#493IntrinsicID" title='IntrinsicID' data-ref="493IntrinsicID" data-ref-filename="493IntrinsicID">IntrinsicID</a> == <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsARM.h.html#llvm::Intrinsic::arm_mve_vstr_scatter_offset_predicated" title='llvm::Intrinsic::arm_mve_vstr_scatter_offset_predicated' data-ref="llvm::Intrinsic::arm_mve_vstr_scatter_offset_predicated" data-ref-filename="llvm..Intrinsic..arm_mve_vstr_scatter_offset_predicated">arm_mve_vstr_scatter_offset_predicated</a>);</td></tr>
<tr><th id="924">924</th><td>}</td></tr>
<tr><th id="925">925</th><td></td></tr>
<tr><th id="926">926</th><td><i>// Return true if the given intrinsic is a gather or scatter</i></td></tr>
<tr><th id="927">927</th><td><b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm15isGatherScatterEPNS_13IntrinsicInstE" title='llvm::isGatherScatter' data-ref="_ZN4llvm15isGatherScatterEPNS_13IntrinsicInstE" data-ref-filename="_ZN4llvm15isGatherScatterEPNS_13IntrinsicInstE">isGatherScatter</dfn>(<a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::IntrinsicInst" title='llvm::IntrinsicInst' data-ref="llvm::IntrinsicInst" data-ref-filename="llvm..IntrinsicInst">IntrinsicInst</a> *<dfn class="local col4 decl" id="494IntInst" title='IntInst' data-type='llvm::IntrinsicInst *' data-ref="494IntInst" data-ref-filename="494IntInst">IntInst</dfn>) {</td></tr>
<tr><th id="928">928</th><td>  <b>if</b> (<a class="local col4 ref" href="#494IntInst" title='IntInst' data-ref="494IntInst" data-ref-filename="494IntInst">IntInst</a> == <b>nullptr</b>)</td></tr>
<tr><th id="929">929</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="930">930</th><td>  <b>return</b> <a class="ref fn" href="#_ZN4llvm8isGatherEPNS_13IntrinsicInstE" title='llvm::isGather' data-ref="_ZN4llvm8isGatherEPNS_13IntrinsicInstE" data-ref-filename="_ZN4llvm8isGatherEPNS_13IntrinsicInstE">isGather</a>(<a class="local col4 ref" href="#494IntInst" title='IntInst' data-ref="494IntInst" data-ref-filename="494IntInst">IntInst</a>) || <a class="ref fn" href="#_ZN4llvm9isScatterEPNS_13IntrinsicInstE" title='llvm::isScatter' data-ref="_ZN4llvm9isScatterEPNS_13IntrinsicInstE" data-ref-filename="_ZN4llvm9isScatterEPNS_13IntrinsicInstE">isScatter</a>(<a class="local col4 ref" href="#494IntInst" title='IntInst' data-ref="494IntInst" data-ref-filename="494IntInst">IntInst</a>);</td></tr>
<tr><th id="931">931</th><td>}</td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm12getBLXOpcodeERKNS_15MachineFunctionE" title='llvm::getBLXOpcode' data-ref="_ZN4llvm12getBLXOpcodeERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm12getBLXOpcodeERKNS_15MachineFunctionE">getBLXOpcode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="495MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="495MF" data-ref-filename="495MF">MF</dfn>);</td></tr>
<tr><th id="934">934</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm14gettBLXrOpcodeERKNS_15MachineFunctionE" title='llvm::gettBLXrOpcode' data-ref="_ZN4llvm14gettBLXrOpcodeERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm14gettBLXrOpcodeERKNS_15MachineFunctionE">gettBLXrOpcode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="496MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="496MF" data-ref-filename="496MF">MF</dfn>);</td></tr>
<tr><th id="935">935</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm16getBLXpredOpcodeERKNS_15MachineFunctionE" title='llvm::getBLXpredOpcode' data-ref="_ZN4llvm16getBLXpredOpcodeERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm16getBLXpredOpcodeERKNS_15MachineFunctionE">getBLXpredOpcode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="497MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="497MF" data-ref-filename="497MF">MF</dfn>);</td></tr>
<tr><th id="936">936</th><td></td></tr>
<tr><th id="937">937</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td><u>#<span data-ppcond="13">endif</span> // LLVM_LIB_TARGET_ARM_ARMBASEINSTRINFO_H</u></td></tr>
<tr><th id="940">940</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='A15SDOptimizer.cpp.html'>llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>