Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Sat Apr 27 12:09:46 2019
| Host         : W7-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file defender_top_control_sets_placed.rpt
| Design       : defender_top
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   105 |
| Unused register locations in slices containing registers |   239 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           17 |
|      2 |            1 |
|      4 |            2 |
|      5 |            1 |
|      6 |            9 |
|      7 |            3 |
|      8 |           33 |
|      9 |            6 |
|     10 |            1 |
|     11 |            1 |
|     12 |           17 |
|     13 |            4 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             171 |           73 |
| No           | No                    | Yes                    |              47 |           19 |
| No           | Yes                   | No                     |              50 |           26 |
| Yes          | No                    | No                     |             220 |          116 |
| Yes          | No                    | Yes                    |             147 |           46 |
| Yes          | Yes                   | No                     |             118 |           36 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------------------------------------------------+--------------------------------------------------------+------------------+----------------+
|           Clock Signal          |                      Enable Signal                      |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+---------------------------------+---------------------------------------------------------+--------------------------------------------------------+------------------+----------------+
|  JOY_CLK_OBUF                   | joy2[3]                                                 |                                                        |                1 |              1 |
|  JOY_CLK_OBUF                   |                                                         | joy_renew_i_1_n_0                                      |                1 |              1 |
|  JOY_CLK_OBUF                   | joy1[0]                                                 |                                                        |                1 |              1 |
|  JOY_CLK_OBUF                   | joy1[1]                                                 |                                                        |                1 |              1 |
|  JOY_CLK_OBUF                   | joy1[2]                                                 |                                                        |                1 |              1 |
|  JOY_CLK_OBUF                   | joy1[3]                                                 |                                                        |                1 |              1 |
|  JOY_CLK_OBUF                   | joy1[4]                                                 |                                                        |                1 |              1 |
|  JOY_CLK_OBUF                   | joy1[5]                                                 |                                                        |                1 |              1 |
|  JOY_CLK_OBUF                   | joy1[8]                                                 |                                                        |                1 |              1 |
|  JOY_CLK_OBUF                   | joy1[9]                                                 |                                                        |                1 |              1 |
|  JOY_CLK_OBUF                   | joy2[0]                                                 |                                                        |                1 |              1 |
|  JOY_CLK_OBUF                   | joy2[1]                                                 |                                                        |                1 |              1 |
|  JOY_CLK_OBUF                   | joy2[2]                                                 |                                                        |                1 |              1 |
|  JOY_CLK_OBUF                   | joy2[11]                                                |                                                        |                1 |              1 |
|  JOY_CLK_OBUF                   | joy2[4]                                                 |                                                        |                1 |              1 |
|  JOY_CLK_OBUF                   | joy2[8]                                                 |                                                        |                1 |              1 |
|  JOY_CLK_OBUF                   | joy2[9]                                                 |                                                        |                1 |              1 |
|  delay_count_reg[0]             |                                                         | pm_reset_reg_n_0                                       |                1 |              2 |
|  pclk                           | keyb/ps2/bit_count                                      |                                                        |                1 |              4 |
|  clock_6                        |                                                         | pm_reset_reg_n_0                                       |                2 |              4 |
|  JOY_CLK_OBUF                   |                                                         | joy_count[4]_i_1_n_0                                   |                1 |              5 |
|  ram_reg_i_1__0_n_0             | pm/defender_sound_board/main_cpu/clock_div_reg[1]_0[0]  | pm_reset_reg_n_0                                       |                2 |              6 |
|  ram_reg_i_1__0_n_0             | pm/defender_sound_board/main_cpu/clock_div_reg[1][0]    | pm_reset_reg_n_0                                       |                2 |              6 |
| ~op_code_reg[7]_i_4_n_0         | pm/main_cpu/op_code[7]_i_2_n_0                          | pm/main_cpu/op_code[7]_i_1_n_0                         |                2 |              6 |
|  clock_6                        | pm/main_cpu/cpu_clock_reg_0[0]                          | pm_reset_reg_n_0                                       |                2 |              6 |
| ~defender_sound_board/cpu_clock |                                                         | pm_reset_reg_n_0                                       |                6 |              6 |
| ~clock_6                        | pm/hcnt[5]_i_1_n_0                                      | pm_reset_reg_n_0                                       |                3 |              6 |
|  clock_6                        | pm/main_cpu/state_reg[7]_1[0]                           | pm_reset_reg_n_0                                       |                1 |              6 |
|  clock_6                        | pm/main_cpu/state_reg[7]_0[0]                           | pm_reset_reg_n_0                                       |                3 |              6 |
|  clock_6                        | pm/main_cpu/cpu_clock_reg[0]                            | pm_reset_reg_n_0                                       |                1 |              6 |
| ~op_code_reg[7]_i_4_n_0         | pm/main_cpu/saved_state[6]_i_1_n_0                      |                                                        |                5 |              7 |
| ~defender_sound_board/cpu_clock | pm/defender_sound_board/main_cpu/op_code[7]_i_2__0_n_0  | pm/defender_sound_board/main_cpu/op_code[7]_i_1__0_n_0 |                1 |              7 |
| ~ram_reg_i_1__0_n_0             |                                                         | pm_reset_reg_n_0                                       |                4 |              7 |
| ~op_code_reg[7]_i_4_n_0         | pm/main_cpu/pc[10]                                      |                                                        |                5 |              8 |
| ~op_code_reg[7]_i_4_n_0         | pm/main_cpu/sp[2]                                       |                                                        |                4 |              8 |
| ~op_code_reg[7]_i_4_n_0         | pm/main_cpu/sp[10]                                      | pm/main_cpu/sp[15]_i_1__0_n_0                          |                3 |              8 |
| ~op_code_reg[7]_i_4_n_0         | pm/main_cpu/up[2]                                       |                                                        |                6 |              8 |
| ~op_code_reg[7]_i_4_n_0         | pm/main_cpu/up[10]                                      | pm/main_cpu/up[15]_i_1_n_0                             |                3 |              8 |
| ~op_code_reg[7]_i_4_n_0         | pm/main_cpu/xreg[2]                                     |                                                        |                3 |              8 |
| ~op_code_reg[7]_i_4_n_0         | pm/main_cpu/xreg[10]                                    | pm/main_cpu/xreg[15]_i_1_n_0                           |                2 |              8 |
| ~op_code_reg[7]_i_4_n_0         | pm/main_cpu/yreg[2]                                     |                                                        |                5 |              8 |
| ~op_code_reg[7]_i_4_n_0         | pm/main_cpu/yreg[10]                                    | pm/main_cpu/yreg[15]_i_1_n_0                           |                3 |              8 |
|  pclk                           | keyb/ps2/DATA[7]_i_1_n_0                                |                                                        |                3 |              8 |
|  ram_reg_i_1__0_n_0             | pm/defender_sound_board/main_cpu/E[0]                   | pm_reset_reg_n_0                                       |                1 |              8 |
|  ram_reg_i_1__0_n_0             | pm/defender_sound_board/main_cpu/porta_ctrl_reg[2][0]   | pm_reset_reg_n_0                                       |                2 |              8 |
|  ram_reg_i_1__0_n_0             | pm/defender_sound_board/main_cpu/portb_ctrl_reg[2][0]   | pm_reset_reg_n_0                                       |                3 |              8 |
|  ram_reg_i_1__0_n_0             | pm/defender_sound_board/main_cpu/portb_ctrl_reg[2]_0[0] | pm_reset_reg_n_0                                       |                2 |              8 |
|  clock_6                        | pm/main_cpu/porta_ctrl_reg[2]_2[0]                      | pm_reset_reg_n_0                                       |                3 |              8 |
|  clock_6                        | pm/main_cpu/palette_we                                  |                                                        |                2 |              8 |
|  clock_6                        | pm/main_cpu/E[0]                                        | pm_reset_reg_n_0                                       |                2 |              8 |
|  clock_6                        | pm/main_cpu/porta_ctrl_reg[2][0]                        | pm_reset_reg_n_0                                       |                2 |              8 |
|  clock_6                        | pm/main_cpu/porta_ctrl_reg[2]_1[0]                      | pm_reset_reg_n_0                                       |                3 |              8 |
| ~defender_sound_board/cpu_clock | pm/defender_sound_board/main_cpu/acca[7]_i_1__0_n_0     |                                                        |                3 |              8 |
|  clock_6                        | pm/main_cpu/portb_ctrl_reg[2][0]                        | pm_reset_reg_n_0                                       |                3 |              8 |
|  clock_6                        | pm/main_cpu/portb_ctrl_reg[2]_0[0]                      | pm_reset_reg_n_0                                       |                3 |              8 |
|  clock_6                        | pm/main_cpu/portb_ctrl_reg[2]_2[0]                      | pm_reset_reg_n_0                                       |                2 |              8 |
|  clock_6                        | pm/main_cpu/portb_ctrl_reg[2]_3[0]                      | pm_reset_reg_n_0                                       |                3 |              8 |
| ~defender_sound_board/cpu_clock | pm/defender_sound_board/main_cpu/accb[7]_i_1__0_n_0     |                                                        |                4 |              8 |
| ~defender_sound_board/cpu_clock | pm/defender_sound_board/main_cpu/cc[7]_i_1__0_n_0       |                                                        |                5 |              8 |
| ~defender_sound_board/cpu_clock | pm/defender_sound_board/main_cpu/xreg[7]                |                                                        |                6 |              8 |
| ~defender_sound_board/cpu_clock | pm/defender_sound_board/main_cpu/xreg[15]               | pm/defender_sound_board/main_cpu/xreg[15]_i_1__0_n_0   |                3 |              8 |
| ~op_code_reg[7]_i_4_n_0         | pm/main_cpu/accb[7]_i_1_n_0                             |                                                        |                4 |              8 |
| ~op_code_reg[7]_i_4_n_0         | pm/main_cpu/acca[7]_i_1_n_0                             |                                                        |                7 |              8 |
| ~op_code_reg[7]_i_4_n_0         | pm/main_cpu/dp[7]_i_1_n_0                               |                                                        |                3 |              8 |
| ~op_code_reg[7]_i_4_n_0         | pm/main_cpu/pre_code[7]_i_2_n_0                         | pm/main_cpu/pre_code[7]_i_1_n_0                        |                3 |              8 |
| ~op_code_reg[7]_i_4_n_0         | pm/main_cpu/pc[2]                                       |                                                        |                3 |              8 |
|  clk7p16                        |                                                         | pm_reset_i_2_n_0                                       |                3 |              9 |
|  clk12                          |                                                         | pm/line_doubler/hcnt_o[0]_i_1_n_0                      |                4 |              9 |
|  clk12                          | el_multiboot/el_multiboot/Q[0]                          | el_multiboot/el_multiboot/indx_rep[3]_i_1_n_0          |                3 |              9 |
|  pclk                           | keyb/ps2/shiftreg                                       |                                                        |                2 |              9 |
| ~clock_6                        | pm/vcnt[8]_i_1_n_0                                      | pm_reset_reg_n_0                                       |                3 |              9 |
|  clk12                          | pm/line_doubler/vcnt_i01_out                            | pm/line_doubler/vcnt_i0                                |                2 |              9 |
|  clk12                          |                                                         | pm/line_doubler/vcnt_i01_out                           |                5 |             10 |
|  clk12                          | keyb/joy2_reg[11]                                       |                                                        |                2 |             11 |
|  clk12                          | pm/line_doubler/ram1_reg_0_63_0_2_i_4_n_0               |                                                        |                3 |             12 |
|  clk12                          | pm/line_doubler/ram1_reg_128_191_0_2_i_1_n_0            |                                                        |                3 |             12 |
|  clk12                          | pm/line_doubler/ram1_reg_192_255_0_2_i_1_n_0            |                                                        |                3 |             12 |
|  clk12                          | pm/line_doubler/ram1_reg_256_319_0_2_i_1_n_0            |                                                        |                3 |             12 |
|  clk12                          | pm/line_doubler/ram1_reg_320_383_0_2_i_1_n_0            |                                                        |                3 |             12 |
|  clk12                          | pm/line_doubler/ram1_reg_384_447_0_2_i_1_n_0            |                                                        |                3 |             12 |
|  clk12                          | pm/line_doubler/ram1_reg_448_511_0_2_i_1_n_0            |                                                        |                3 |             12 |
|  clk12                          | pm/line_doubler/ram1_reg_64_127_0_2_i_1_n_0             |                                                        |                3 |             12 |
|  clk12                          | pm/line_doubler/ram2_reg_0_63_0_2_i_1_n_0               |                                                        |                3 |             12 |
|  clk12                          | pm/line_doubler/ram2_reg_128_191_0_2_i_1_n_0            |                                                        |                3 |             12 |
|  clk12                          | pm/line_doubler/ram2_reg_64_127_0_2_i_1_n_0             |                                                        |                3 |             12 |
|  clk12                          | pm/line_doubler/ram2_reg_448_511_0_2_i_1_n_0            |                                                        |                3 |             12 |
| ~clock_6                        |                                                         | pm_reset_reg_n_0                                       |                4 |             12 |
|  clk12                          | pm/line_doubler/ram2_reg_384_447_0_2_i_1_n_0            |                                                        |                3 |             12 |
|  clk12                          | pm/line_doubler/ram2_reg_320_383_0_2_i_1_n_0            |                                                        |                3 |             12 |
|  clk12                          | pm/line_doubler/ram2_reg_256_319_0_2_i_1_n_0            |                                                        |                3 |             12 |
|  clk12                          | pm/line_doubler/ram2_reg_192_255_0_2_i_1_n_0            |                                                        |                3 |             12 |
|  clk12                          |                                                         | pm_reset_reg_n_0                                       |                5 |             13 |
| ~clock_6                        |                                                         |                                                        |                7 |             13 |
| ~op_code_reg[7]_i_4_n_0         |                                                         |                                                        |                9 |             13 |
|  clk12                          | clock_6                                                 |                                                        |                5 |             13 |
| ~defender_sound_board/cpu_clock | pm/defender_sound_board/main_cpu/md[15]_i_1__0_n_0      |                                                        |                8 |             16 |
| ~defender_sound_board/cpu_clock | pm/defender_sound_board/main_cpu/sp[15]_i_2__0_n_0      | pm/defender_sound_board/main_cpu/sp[15]_i_1_n_0        |                8 |             16 |
| ~op_code_reg[7]_i_4_n_0         | pm/main_cpu/md[15]_i_1_n_0                              |                                                        |                9 |             16 |
| ~op_code_reg[7]_i_4_n_0         | pm/main_cpu/ea[15]_i_1_n_0                              |                                                        |                7 |             16 |
| ~op_code_reg[7]_i_4_n_0         |                                                         | pm_reset_reg_n_0                                       |                9 |             19 |
|  clk12                          | keyb/joy2_reg[11]                                       | el_multiboot/el_multiboot/icap_data0[31]_i_1_n_0       |                3 |             23 |
|  clock_6                        |                                                         |                                                        |               10 |             32 |
| ~defender_sound_board/cpu_clock |                                                         |                                                        |               10 |             35 |
|  pclk                           |                                                         |                                                        |               17 |             38 |
|  clk12                          |                                                         |                                                        |               20 |             40 |
+---------------------------------+---------------------------------------------------------+--------------------------------------------------------+------------------+----------------+


