# system info wr_arria10_scu4_phy on 2019.02.13.11:01:31
system_info:
name,value
DEVICE,10AX027E3F29E2SG
DEVICE_FAMILY,Arria 10
GENERATION_ID,1550052089
#
#
# Files generated for wr_arria10_scu4_phy on 2019.02.13.11:01:31
files:
filepath,kind,attributes,module,is_top
sim/wr_arria10_scu4_phy.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,wr_arria10_scu4_phy,true
altera_xcvr_native_a10_181/sim/alt_xcvr_resync.sv,SYSTEM_VERILOG,,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/alt_xcvr_arbiter.sv,SYSTEM_VERILOG,,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/mentor/alt_xcvr_resync.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/mentor/alt_xcvr_arbiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/twentynm_pcs.sv,SYSTEM_VERILOG,,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/twentynm_pma.sv,SYSTEM_VERILOG,,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG,,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/twentynm_xcvr_native.sv,SYSTEM_VERILOG,,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/mentor/twentynm_pcs.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/mentor/twentynm_pma.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/mentor/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/mentor/twentynm_xcvr_native.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/altera_xcvr_native_a10_functions_h.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=altera_xcvr_native_a10_functions_h,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/a10_avmm_h.sv,SYSTEM_VERILOG,,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/alt_xcvr_native_pipe_retry.sv,SYSTEM_VERILOG,,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/alt_xcvr_native_avmm_csr.sv,SYSTEM_VERILOG,,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/alt_xcvr_native_prbs_accum.sv,SYSTEM_VERILOG,,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/alt_xcvr_native_odi_accel.sv,SYSTEM_VERILOG,,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/alt_xcvr_native_rcfg_arb.sv,SYSTEM_VERILOG,,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/altera_xcvr_native_pcie_dfe_params_h.sv,SYSTEM_VERILOG,,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/pcie_mgmt_commands_h.sv,SYSTEM_VERILOG,,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/pcie_mgmt_functions_h.sv,SYSTEM_VERILOG,,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/pcie_mgmt_program.sv,SYSTEM_VERILOG,,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/pcie_mgmt_cpu.sv,SYSTEM_VERILOG,,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/pcie_mgmt_master.sv,SYSTEM_VERILOG,,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/altera_xcvr_native_pcie_dfe_ip.sv,SYSTEM_VERILOG,,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/plain_files.txt,OTHER,,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/mentor_files.txt,OTHER,,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/cadence_files.txt,OTHER,,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/synopsys_files.txt,OTHER,,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/aldec_files.txt,OTHER,,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy.sv,SYSTEM_VERILOG,,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
altera_xcvr_native_a10_181/sim/alt_xcvr_native_rcfg_opt_logic_wire5gy.sv,SYSTEM_VERILOG,,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
wr_arria10_scu4_phy.xcvr_native_a10_0,wr_arria10_scu4_phy_altera_xcvr_native_a10_181_wire5gy
