# half-adder-verilog
Half adder implementation usign verilog HDL
