
---------- Begin Simulation Statistics ----------
simSeconds                                   0.018146                       # Number of seconds simulated (Second)
simTicks                                  18146203250                       # Number of ticks simulated (Tick)
finalTick                                 18146203250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    116.90                       # Real time elapsed on the host (Second)
hostTickRate                                155230392                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     707260                       # Number of bytes of host memory used (Byte)
simInsts                                     44331489                       # Number of instructions simulated (Count)
simOps                                       44331512                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   379229                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     379230                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        72584813                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.numInsts                         44331489                       # Number of instructions committed (Count)
system.cpu0.numOps                           44331512                       # Number of ops (including micro ops) committed (Count)
system.cpu0.numDiscardedOps                    287028                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.cpi                              1.637320                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu0.ipc                              0.610754                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu0.committedInstType_0::No_OpClass        65874      0.15%      0.15% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::IntAlu      21874756     49.34%     49.49% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::IntMult       131926      0.30%     49.79% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::IntDiv          4247      0.01%     49.80% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::FloatAdd      4007469      9.04%     58.84% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::FloatCmp       183887      0.41%     59.25% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::FloatCvt       849432      1.92%     61.17% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::FloatMult      3453945      7.79%     68.96% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::FloatMultAcc      1066472      2.41%     71.37% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::FloatDiv        65794      0.15%     71.52% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::FloatMisc       384093      0.87%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::FloatSqrt            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdAdd            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdAddAcc            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdAlu            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdCmp            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdCvt            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdMisc            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdMult            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdMultAcc            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdShift            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdShiftAcc            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdDiv            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdSqrt            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdFloatAdd            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdFloatAlu            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdFloatCmp            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdFloatCvt            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdFloatDiv            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdFloatMisc            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdFloatMult            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdFloatSqrt            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdReduceAdd            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdReduceAlu            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdReduceCmp            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdAes            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdAesMix            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdSha1Hash            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdSha1Hash2            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdSha256Hash            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdSha256Hash2            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdShaSigma2            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdShaSigma3            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::SimdPredAlu            0      0.00%     72.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::MemRead      2215170      5.00%     77.38% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::MemWrite      1265331      2.85%     80.23% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::FloatMemRead      5369815     12.11%     92.35% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::FloatMemWrite      3393301      7.65%    100.00% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.committedInstType_0::total       44331512                       # Class of committed instruction (Count)
system.cpu0.branchPred.lookups                4808677                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          3656844                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect            35756                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             3009180                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                3006975                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999267                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                 465855                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                10                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           4520                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              4367                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses             153                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted           96                       # Number of mispredicted indirect branches. (Count)
system.cpu0.dcache.demandHits::cpu0.data     11364745                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         11364745                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     11364745                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        11364745                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data       623855                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total         623855                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data       623855                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total        623855                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data  10580104750                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total  10580104750                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data  10580104750                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total  10580104750                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     11988600                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     11988600                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     11988600                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     11988600                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.052037                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.052037                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.052037                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.052037                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 16959.236922                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 16959.236922                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 16959.236922                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 16959.236922                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       366354                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           366354                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data       253585                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total       253585                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data       253585                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total       253585                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data       370270                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       370270                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data       370270                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       370270                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data   5671750250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total   5671750250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data   5671750250                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total   5671750250                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.030885                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.030885                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.030885                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.030885                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 15317.876820                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 15317.876820                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 15317.876820                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 15317.876820                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                370147                       # number of replacements (Count)
system.cpu0.dcache.LoadLockedReq.hits::cpu0.data            5                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.hits::total            5                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.misses::cpu0.data            3                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.misses::total            3                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.missLatency::cpu0.data        88250                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.missLatency::total        88250                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.accesses::cpu0.data            8                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.accesses::total            8                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.missRate::cpu0.data     0.375000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.missRate::total     0.375000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMissLatency::cpu0.data 29416.666667                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMissLatency::total 29416.666667                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.mshrMisses::cpu0.data            3                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::total            3                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::cpu0.data        86750                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::total        86750                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::cpu0.data     0.375000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::total     0.375000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::cpu0.data 28916.666667                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::total 28916.666667                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.hits::cpu0.data      7167306                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        7167306                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data       163449                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total       163449                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data   1211368500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total   1211368500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      7330755                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      7330755                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.022296                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.022296                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data  7411.293431                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total  7411.293431                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data        23697                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total        23697                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       139752                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       139752                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data    937743250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total    937743250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.019064                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.019064                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data  6710.052450                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total  6710.052450                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.hits::cpu0.data            8                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.hits::total            8                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.accesses::cpu0.data            8                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.accesses::total            8                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.hits::cpu0.data           31                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.hits::total             31                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.misses::cpu0.data            2                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.misses::total            2                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.missLatency::cpu0.data        67250                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.missLatency::total        67250                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.accesses::cpu0.data           33                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.accesses::total           33                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.missRate::cpu0.data     0.060606                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.missRate::total     0.060606                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMissLatency::cpu0.data        33625                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMissLatency::total        33625                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.mshrMisses::cpu0.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMissLatency::cpu0.data        66250                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissLatency::total        66250                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissRate::cpu0.data     0.060606                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.mshrMissRate::total     0.060606                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMshrMissLatency::cpu0.data        33125                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMshrMissLatency::total        33125                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      4197439                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       4197439                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       460406                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       460406                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data   9368736250                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total   9368736250                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      4657845                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      4657845                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.098845                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.098845                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 20348.857856                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 20348.857856                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data       229888                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total       229888                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       230518                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       230518                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data   4734007000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total   4734007000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.049490                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.049490                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 20536.387614                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 20536.387614                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          127.925257                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            11735064                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            370275                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             31.692834                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             159250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   127.925257                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.999416                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999416                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          114                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1           14                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          24347573                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         24347573                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch2.intInstructions           23022880                       # Number of integer instructions successfully decoded (Count)
system.cpu0.fetch2.fpInstructions            10453468                       # Number of floating point instructions successfully decoded (Count)
system.cpu0.fetch2.vecInstructions                  0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu0.fetch2.loadInstructions           7913864                       # Number of memory load instructions successfully decoded (Count)
system.cpu0.fetch2.storeInstructions          4727473                       # Number of memory store instructions successfully decoded (Count)
system.cpu0.fetch2.amoInstructions                  0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu0.icache.demandHits::cpu0.inst     10723929                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         10723929                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst     10723929                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        10723929                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         2071                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           2071                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         2071                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          2071                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst     57918250                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total     57918250                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst     57918250                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total     57918250                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst     10726000                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     10726000                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst     10726000                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     10726000                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000193                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000193                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000193                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000193                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 27966.320618                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 27966.320618                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 27966.320618                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 27966.320618                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         1942                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             1942                       # number of writebacks (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         2071                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2071                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         2071                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2071                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst     56883250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total     56883250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst     56883250                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total     56883250                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000193                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000193                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000193                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000193                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 27466.562047                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 27466.562047                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 27466.562047                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 27466.562047                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  1942                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst     10723929                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       10723929                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         2071                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         2071                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst     57918250                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total     57918250                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst     10726000                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     10726000                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000193                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000193                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 27966.320618                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 27966.320618                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         2071                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2071                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst     56883250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total     56883250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000193                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000193                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 27466.562047                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 27466.562047                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          127.908252                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            10725999                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2070                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           5181.642029                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              82250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   127.908252                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.999283                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.999283                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0           58                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           62                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4            7                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          21454070                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         21454070                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                44331489                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  44331512                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   26                       # Number of system calls (Count)
system.cpu1.numCycles                               2                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.numInsts                                0                       # Number of instructions committed (Count)
system.cpu1.numOps                                  0                       # Number of ops (including micro ops) committed (Count)
system.cpu1.numDiscardedOps                         0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.cpi                                   inf                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu1.ipc                              0.000000                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu1.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::IntAlu             0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::IntDiv             0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu1.committedInstType_0::total              0                       # Class of committed instruction (Count)
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                      0                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.replacements                     0                       # number of replacements (Count)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch2.intInstructions                  0                       # Number of integer instructions successfully decoded (Count)
system.cpu1.fetch2.fpInstructions                   0                       # Number of floating point instructions successfully decoded (Count)
system.cpu1.fetch2.vecInstructions                  0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu1.fetch2.loadInstructions                 0                       # Number of memory load instructions successfully decoded (Count)
system.cpu1.fetch2.storeInstructions                0                       # Number of memory store instructions successfully decoded (Count)
system.cpu1.fetch2.amoInstructions                  0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.replacements                     0                       # number of replacements (Count)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               2                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.numInsts                                0                       # Number of instructions committed (Count)
system.cpu2.numOps                                  0                       # Number of ops (including micro ops) committed (Count)
system.cpu2.numDiscardedOps                         0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.cpi                                   inf                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu2.ipc                              0.000000                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu2.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::IntAlu             0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::IntDiv             0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu2.committedInstType_0::total              0                       # Class of committed instruction (Count)
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                      0                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.replacements                     0                       # number of replacements (Count)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch2.intInstructions                  0                       # Number of integer instructions successfully decoded (Count)
system.cpu2.fetch2.fpInstructions                   0                       # Number of floating point instructions successfully decoded (Count)
system.cpu2.fetch2.vecInstructions                  0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu2.fetch2.loadInstructions                 0                       # Number of memory load instructions successfully decoded (Count)
system.cpu2.fetch2.storeInstructions                0                       # Number of memory store instructions successfully decoded (Count)
system.cpu2.fetch2.amoInstructions                  0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.replacements                     0                       # number of replacements (Count)
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu2.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu2.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu2.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu2.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu2.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu2.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu2.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu2.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu2.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu2.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu2.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu2.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu2.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu2.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu2.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu2.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               2                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.numInsts                                0                       # Number of instructions committed (Count)
system.cpu3.numOps                                  0                       # Number of ops (including micro ops) committed (Count)
system.cpu3.numDiscardedOps                         0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.cpi                                   inf                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu3.ipc                              0.000000                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu3.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::IntAlu             0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::IntDiv             0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu3.committedInstType_0::total              0                       # Class of committed instruction (Count)
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                      0                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.replacements                     0                       # number of replacements (Count)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch2.intInstructions                  0                       # Number of integer instructions successfully decoded (Count)
system.cpu3.fetch2.fpInstructions                   0                       # Number of floating point instructions successfully decoded (Count)
system.cpu3.fetch2.vecInstructions                  0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu3.fetch2.loadInstructions                 0                       # Number of memory load instructions successfully decoded (Count)
system.cpu3.fetch2.storeInstructions                0                       # Number of memory store instructions successfully decoded (Count)
system.cpu3.fetch2.amoInstructions                  0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.replacements                     0                       # number of replacements (Count)
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu3.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu3.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu3.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu3.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu3.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu3.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu3.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu3.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu3.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu3.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu3.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu3.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu3.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu3.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu3.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu3.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                  1341                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                319670                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    321011                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                 1341                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data               319670                       # number of overall hits (Count)
system.l2.overallHits::total                   321011                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                 730                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data               50605                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   51335                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst                730                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data              50605                       # number of overall misses (Count)
system.l2.overallMisses::total                  51335                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst       48239000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data     3675738500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         3723977500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst      48239000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data    3675738500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        3723977500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              2071                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data            370275                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                372346                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             2071                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data           370275                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               372346                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.352487                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.136669                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.137869                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.352487                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.136669                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.137869                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 66080.821918                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu0.data 72635.875902                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    72542.660953                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.inst 66080.821918                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.data 72635.875902                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   72542.660953                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.demandMshrHits::cpu0.inst                 1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     1                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu0.inst                1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    1                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu0.inst             729                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data           50605                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               51334                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst            729                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data          50605                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              51334                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst     44526000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data   3422713500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     3467239500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst     44526000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data   3422713500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    3467239500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.352004                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.136669                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.137866                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.352004                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.136669                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.137866                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 61078.189300                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 67635.875902                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 67542.749445                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 61078.189300                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 67635.875902                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 67542.749445                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu0.inst           1341                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               1341                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst          730                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              730                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst     48239000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     48239000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         2071                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2071                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.352487                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.352487                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 66080.821918                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 66080.821918                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu0.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu0.inst          729                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          729                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst     44526000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     44526000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.352004                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.352004                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 61078.189300                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 61078.189300                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data            180896                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                180896                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data           49625                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               49625                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data   3611525750                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     3611525750                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data        230521                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            230521                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.215273                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.215273                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 72776.337531                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 72776.337531                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data        49625                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           49625                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data   3363400750                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   3363400750                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.215273                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.215273                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 67776.337531                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 67776.337531                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data        138774                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            138774                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data          980                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             980                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data     64212750                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     64212750                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data       139754                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        139754                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.007012                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.007012                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 65523.214286                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 65523.214286                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu0.data          980                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          980                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data     59312750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     59312750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.007012                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.007012                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 60523.214286                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 60523.214286                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1942                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1942                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1942                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1942                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       366354                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           366354                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       366354                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       366354                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 36711.926117                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       744432                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      51333                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      14.502016                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu0.inst      573.491930                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data    36138.434187                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.008751                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.551429                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.560180                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          51333                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   60                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   94                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                13852                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                37325                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.783279                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   11962277                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  11962277                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_cpu0.inst::samples       728.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples     50605.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              107310                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       51333                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     51333                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 51333                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   51195                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     125                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 3285312                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              181046798.31578544                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   18146123000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     353498.20                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst        46592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data      3238720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 2567589.448773533572                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 178479208.867011904716                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst          728                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data        50605                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     18516000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data   1596396250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     25434.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     31546.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst        46592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data      3238720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        3285312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst        46592                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        46592                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst          728                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data        50605                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           51333                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst       2567589                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data     178479209                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         181046798                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst      2567589                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2567589                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst      2567589                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data    178479209                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        181046798                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                51333                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         3276                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         3218                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         3083                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         3113                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         3150                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         3151                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         3321                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         3271                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         3235                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         3322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         3246                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         3308                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         3214                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         3191                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         3132                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         3102                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               652418500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             256665000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1614912250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12709.53                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31459.53                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               32119                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            62.57                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        19208                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   170.908788                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    91.133632                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   280.054818                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        16341     85.07%     85.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          276      1.44%     86.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          122      0.64%     87.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          123      0.64%     87.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          174      0.91%     88.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          426      2.22%     90.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          256      1.33%     92.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           94      0.49%     92.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1396      7.27%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        19208                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               3285312                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              181.046798                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.41                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.41                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               62.57                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        68658240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        36473745                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      182662620                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1432111200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   2823656880                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   4590325920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    9133888605                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   503.349846                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  11902720500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    605800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5637682750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        68529720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        36420615                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      183855000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1432111200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   2830550460                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   4584520800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    9135987795                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   503.465528                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  11887173250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    605800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5653230000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1708                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              49625                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             49625                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1708                       # Transaction distribution (Count)
system.membus.pktCount_system.monitor-mem_side_port::system.mem_ctrls.port       102666                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  102666                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.monitor-mem_side_port::system.mem_ctrls.port      3285312                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  3285312                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              51333                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    51333    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                51333                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            73473250                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          277305250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          51333                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.monitor.readBurstLengthHist::samples        51333                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::mean           64                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::gmean    64.000000                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::0-3             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::4-7             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::8-11            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::12-15            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::16-19            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::20-23            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::24-27            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::28-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::32-35            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::36-39            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::40-43            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::44-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::48-51            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::52-55            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::56-59            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::60-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::64-67        51333    100.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::68-71            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::72-75            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::76-79            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::total        51333                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::mean          nan                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::gmean          nan                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::stdev          nan                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::0              0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::1              0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::2              0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::3              0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::4              0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::5              0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::6              0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::7              0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::8              0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::9              0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::10             0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::11             0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::12             0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::13             0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::14             0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::15             0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::16             0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::17             0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::18             0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::19             0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBandwidthHist::samples           18                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::mean   181969777.777778                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::gmean             0                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::stdev  184278952.037890                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::0-3.35544e+07            8     44.44%     44.44% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::3.35544e+07-6.71089e+07            0      0.00%     44.44% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::6.71089e+07-1.00663e+08            0      0.00%     44.44% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.00663e+08-1.34218e+08            0      0.00%     44.44% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.34218e+08-1.67772e+08            0      0.00%     44.44% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.67772e+08-2.01327e+08            0      0.00%     44.44% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::2.01327e+08-2.34881e+08            2     11.11%     55.56% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::2.34881e+08-2.68435e+08            2     11.11%     66.67% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::2.68435e+08-3.0199e+08            1      5.56%     72.22% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     72.22% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::3.35544e+08-3.69099e+08            2     11.11%     83.33% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     83.33% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::4.02653e+08-4.36208e+08            2     11.11%     94.44% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     94.44% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     94.44% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::5.03316e+08-5.36871e+08            1      5.56%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::total            18                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.totalReadBytes                 3285312                       # Number of bytes read (Byte)
system.monitor.averageReadBandwidth      181046798.315785      0.00%      0.00% # Average read bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::samples           18                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::mean             0                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::0               18    100.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1                0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2                0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::3                0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::4                0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::5                0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::6                0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::7                0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::8                0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::9                0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::10               0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::11               0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::12               0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::13               0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::14               0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::15               0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::16               0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::17               0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::18               0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::19               0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::total           18                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.totalWrittenBytes                    0                       # Number of bytes written ((Byte/Second))
system.monitor.averageWriteBandwidth                0                       # Average write bandwidth ((Byte/Second))
system.monitor.readLatencyHist::samples         51333                       # Read request-response latency (Tick)
system.monitor.readLatencyHist::mean     62293.285995                       # Read request-response latency (Tick)
system.monitor.readLatencyHist::gmean    58730.931554                       # Read request-response latency (Tick)
system.monitor.readLatencyHist::stdev    31620.188593                       # Read request-response latency (Tick)
system.monitor.readLatencyHist::0-32767             0      0.00%      0.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::32768-65535        37417     72.89%     72.89% # Read request-response latency (Tick)
system.monitor.readLatencyHist::65536-98303        12769     24.87%     97.77% # Read request-response latency (Tick)
system.monitor.readLatencyHist::98304-131071           73      0.14%     97.91% # Read request-response latency (Tick)
system.monitor.readLatencyHist::131072-163839           52      0.10%     98.01% # Read request-response latency (Tick)
system.monitor.readLatencyHist::163840-196607           58      0.11%     98.12% # Read request-response latency (Tick)
system.monitor.readLatencyHist::196608-229375          104      0.20%     98.32% # Read request-response latency (Tick)
system.monitor.readLatencyHist::229376-262143          250      0.49%     98.81% # Read request-response latency (Tick)
system.monitor.readLatencyHist::262144-294911          447      0.87%     99.68% # Read request-response latency (Tick)
system.monitor.readLatencyHist::294912-327679          129      0.25%     99.93% # Read request-response latency (Tick)
system.monitor.readLatencyHist::327680-360447           34      0.07%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::total           51333                       # Read request-response latency (Tick)
system.monitor.writeLatencyHist::samples            0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::mean             nan                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::gmean            nan                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::stdev            nan                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::0                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::1                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::2                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::3                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::4                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::5                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::6                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::7                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::8                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::9                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::10                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::11                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::12                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::13                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::14                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::15                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::16                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::17                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::18                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::19                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::total              0                       # Write request-response latency (Tick)
system.monitor.ittReadRead::samples             51332                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::mean         353505.084548                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::stdev        22313808.554722                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::underflows              0      0.00%      0.00% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::1-5000                 97      0.19%      0.19% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::5001-10000             19      0.04%      0.23% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::10001-15000            11      0.02%      0.25% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::15001-20000             5      0.01%      0.26% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::20001-25000             4      0.01%      0.26% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::25001-30000             2      0.00%      0.27% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::30001-35000             4      0.01%      0.28% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::35001-40000             2      0.00%      0.28% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::40001-45000             1      0.00%      0.28% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::45001-50000             5      0.01%      0.29% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::50001-55000             7      0.01%      0.31% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::55001-60000            33      0.06%      0.37% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::60001-65000           614      1.20%      1.57% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::65001-70000            75      0.15%      1.71% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::70001-75000           136      0.26%      1.98% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::75001-80000            94      0.18%      2.16% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::80001-85000            51      0.10%      2.26% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::85001-90000            82      0.16%      2.42% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::90001-95000           357      0.70%      3.12% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::95001-100000          122      0.24%      3.35% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::overflows           49611     96.65%    100.00% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::min_value            1000                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::max_value      3771279250                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::total               51332                       # Read-to-read inter transaction time (Tick)
system.monitor.ittWriteWrite::samples               0                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::mean                nan                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::stdev               nan                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::1-5000                0                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::overflows             0                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::min_value             0                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::max_value             0                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::total                 0                       # Write-to-write inter transaction time (Tick)
system.monitor.ittReqReq::samples               51332                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::mean           353505.084548                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::stdev          22313808.554722                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::underflows                0      0.00%      0.00% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::1-5000                   97      0.19%      0.19% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::5001-10000               19      0.04%      0.23% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::10001-15000              11      0.02%      0.25% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::15001-20000               5      0.01%      0.26% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::20001-25000               4      0.01%      0.26% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::25001-30000               2      0.00%      0.27% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::30001-35000               4      0.01%      0.28% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::35001-40000               2      0.00%      0.28% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::40001-45000               1      0.00%      0.28% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::45001-50000               5      0.01%      0.29% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::50001-55000               7      0.01%      0.31% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::55001-60000              33      0.06%      0.37% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::60001-65000             614      1.20%      1.57% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::65001-70000              75      0.15%      1.71% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::70001-75000             136      0.26%      1.98% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::75001-80000              94      0.18%      2.16% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::80001-85000              51      0.10%      2.26% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::85001-90000              82      0.16%      2.42% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::90001-95000             357      0.70%      3.12% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::95001-100000            122      0.24%      3.35% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::overflows             49611     96.65%    100.00% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::min_value              1000                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::max_value        3771279250                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::total                 51332                       # Request-to-request inter transaction time (Tick)
system.monitor.outstandingReadsHist::samples           18                       # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::mean     0.111111                       # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::gmean            0                       # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::stdev     0.323381                       # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::0             16     88.89%     88.89% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::1              2     11.11%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::2              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::3              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::4              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::5              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::6              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::7              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::8              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::9              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::10             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::11             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::12             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::13             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::14             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::15             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::16             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::17             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::18             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::19             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::total           18                       # Outstanding read transactions (Count)
system.monitor.outstandingWritesHist::samples           18                       # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::mean            0                       # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::gmean            0                       # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::stdev            0                       # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::0            18    100.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::1             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::2             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::3             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::4             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::5             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::6             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::7             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::8             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::9             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::total           18                       # Outstanding write transactions (Count)
system.monitor.readTransHist::samples              18                       # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::mean        2843.277778                       # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::gmean                 0                       # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::stdev       2879.342915                       # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::0-511                 8     44.44%     44.44% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::512-1023              0      0.00%     44.44% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::1024-1535             0      0.00%     44.44% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::1536-2047             0      0.00%     44.44% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::2048-2559             0      0.00%     44.44% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::2560-3071             0      0.00%     44.44% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::3072-3583             2     11.11%     55.56% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::3584-4095             2     11.11%     66.67% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::4096-4607             1      5.56%     72.22% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::4608-5119             0      0.00%     72.22% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::5120-5631             2     11.11%     83.33% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::5632-6143             0      0.00%     83.33% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::6144-6655             1      5.56%     88.89% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::6656-7167             1      5.56%     94.44% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::7168-7679             0      0.00%     94.44% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::7680-8191             0      0.00%     94.44% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::8192-8703             1      5.56%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::8704-9215             0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::9216-9727             0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::9728-10239            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::total                18                       # Histogram of read transactions per sample period (Count)
system.monitor.writeTransHist::samples             18                       # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::mean                 0                       # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::gmean                0                       # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::stdev                0                       # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::0                   18    100.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::1                    0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::2                    0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::3                    0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::4                    0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::5                    0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::6                    0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::7                    0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::8                    0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::9                    0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::10                   0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::11                   0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::12                   0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::13                   0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::14                   0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::15                   0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::16                   0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::17                   0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::18                   0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::19                   0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::total               18                       # Histogram of write transactions per sample period (Count)
system.tol2bus.transDist::ReadResp             141824                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       366354                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1942                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             3793                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            230521                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           230521                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2071                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        139754                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         6083                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port      1110697                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1116780                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       256768                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port     47144256                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                47401024                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               0                       # Total snoops (Count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            372346                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000005                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.002318                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  372344    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       2      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              372346                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  18146203250                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          370256750                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1553994                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         277706250                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        744435                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       372090                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu0.idleCycles                       19451678                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu0.tickCycles                       53133135                       # Number of cycles that the object actually ticked (Unspecified)
system.cpu1.idleCycles                              0                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu1.tickCycles                              2                       # Number of cycles that the object actually ticked (Unspecified)
system.cpu2.idleCycles                              0                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu2.tickCycles                              2                       # Number of cycles that the object actually ticked (Unspecified)
system.cpu3.idleCycles                              0                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu3.tickCycles                              2                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
