============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     lenovo
   Run Date =   Wed Nov 13 14:33:52 2019

   Run on =     LAPTOP-PJMQ6JE7
============================================================
RUN-1002 : start command "open_project mc8051_top.al"
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(73)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=146,DATA_DEPTH_B=146,MODE="SP",INIT_FILE="../../tools/keil/hand9.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(73)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  4.664486s wall, 4.671875s user + 0.484375s system = 5.156250s CPU (110.5%)

RUN-1004 : used memory is 181 MB, reserved memory is 163 MB, peak memory is 250 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = E7;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment GPIO_5  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(18)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(18)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6249/557 useful/useless nets, 5987/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3242 instances.
SYN-1015 : Optimize round 1, 6054 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5733/131 useful/useless nets, 5487/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2518 better
SYN-1014 : Optimize round 3
SYN-1032 : 5696/40 useful/useless nets, 5450/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5677/1 useful/useless nets, 5431/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5673/0 useful/useless nets, 5427/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  7.038459s wall, 6.125000s user + 0.765625s system = 6.890625s CPU (97.9%)

RUN-1004 : used memory is 330 MB, reserved memory is 315 MB, peak memory is 334 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3873
  #and               1703
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                481
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1246

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3392   |481    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.362601s wall, 2.593750s user + 0.765625s system = 3.359375s CPU (99.9%)

RUN-1004 : used memory is 397 MB, reserved memory is 388 MB, peak memory is 397 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 11 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand9.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5684/0 useful/useless nets, 5446/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7840/0 useful/useless nets, 7602/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6256/0 useful/useless nets, 6018/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18588/9 useful/useless nets, 18350/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4192 (3.32), #lev = 41 (30.76)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   5.12 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17431 instances into 4030 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5144/5 useful/useless nets, 4909/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5144/0 useful/useless nets, 4909/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4026 LUT to BLE ...
SYN-4008 : Packed 4026 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3551 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4027/4214 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Utilization Statistics
#lut                 4344   out of  19600   22.16%
#reg                  480   out of  19600    2.45%
#le                  4345
  #lut only          3865   out of   4345   88.95%
  #reg only             1   out of   4345    0.02%
  #lut&reg            479   out of   4345   11.02%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   11   out of    188    5.85%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4345  |4344  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  22.417827s wall, 21.531250s user + 1.781250s system = 23.312500s CPU (104.0%)

RUN-1004 : used memory is 427 MB, reserved memory is 417 MB, peak memory is 450 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.505324s wall, 3.312500s user + 1.078125s system = 4.390625s CPU (97.5%)

RUN-1004 : used memory is 484 MB, reserved memory is 476 MB, peak memory is 495 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2201 instances
RUN-1001 : 1087 mslices, 1086 lslices, 11 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4493 nets
RUN-1001 : 3011 nets have 2 pins
RUN-1001 : 721 nets have [3 - 5] pins
RUN-1001 : 511 nets have [6 - 10] pins
RUN-1001 : 161 nets have [11 - 20] pins
RUN-1001 : 82 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2199 instances, 2173 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 19130, tnet num: 4491, tinst num: 2199, tnode num: 20132, tedge num: 30388.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.705954s wall, 1.703125s user + 0.125000s system = 1.828125s CPU (107.2%)

RUN-1004 : used memory is 512 MB, reserved memory is 504 MB, peak memory is 512 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4491 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 944 clock pins, and constraint 1002 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.948369s wall, 1.937500s user + 0.156250s system = 2.093750s CPU (107.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.37194e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.04607e+06, overlap = 24.75
PHY-3002 : Step(2): len = 858754, overlap = 27
PHY-3002 : Step(3): len = 769646, overlap = 32.75
PHY-3002 : Step(4): len = 702881, overlap = 39.5
PHY-3002 : Step(5): len = 640916, overlap = 55.75
PHY-3002 : Step(6): len = 584745, overlap = 75
PHY-3002 : Step(7): len = 538470, overlap = 94
PHY-3002 : Step(8): len = 481411, overlap = 120.25
PHY-3002 : Step(9): len = 429465, overlap = 142.75
PHY-3002 : Step(10): len = 401679, overlap = 155.5
PHY-3002 : Step(11): len = 364368, overlap = 169.25
PHY-3002 : Step(12): len = 321252, overlap = 196.5
PHY-3002 : Step(13): len = 297429, overlap = 214.25
PHY-3002 : Step(14): len = 271480, overlap = 235.75
PHY-3002 : Step(15): len = 231582, overlap = 268.25
PHY-3002 : Step(16): len = 209654, overlap = 292.25
PHY-3002 : Step(17): len = 192209, overlap = 304
PHY-3002 : Step(18): len = 149997, overlap = 334.75
PHY-3002 : Step(19): len = 129731, overlap = 352.25
PHY-3002 : Step(20): len = 121692, overlap = 354.75
PHY-3002 : Step(21): len = 90276.1, overlap = 374.75
PHY-3002 : Step(22): len = 74398.7, overlap = 389.75
PHY-3002 : Step(23): len = 70058.6, overlap = 394.25
PHY-3002 : Step(24): len = 62365.5, overlap = 401.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.60403e-06
PHY-3002 : Step(25): len = 60653.1, overlap = 405
PHY-3002 : Step(26): len = 59870.9, overlap = 403.5
PHY-3002 : Step(27): len = 60862.4, overlap = 401
PHY-3002 : Step(28): len = 72052.2, overlap = 387.75
PHY-3002 : Step(29): len = 75350.2, overlap = 378
PHY-3002 : Step(30): len = 74405.5, overlap = 376.25
PHY-3002 : Step(31): len = 74929, overlap = 371.5
PHY-3002 : Step(32): len = 75909.3, overlap = 364
PHY-3002 : Step(33): len = 80013.8, overlap = 348
PHY-3002 : Step(34): len = 79247.1, overlap = 344
PHY-3002 : Step(35): len = 78431.6, overlap = 346
PHY-3002 : Step(36): len = 78236, overlap = 346.5
PHY-3002 : Step(37): len = 79199.2, overlap = 339.75
PHY-3002 : Step(38): len = 78539.1, overlap = 334.25
PHY-3002 : Step(39): len = 77760.1, overlap = 324.5
PHY-3002 : Step(40): len = 77463, overlap = 323.75
PHY-3002 : Step(41): len = 76288.9, overlap = 324.5
PHY-3002 : Step(42): len = 74878.3, overlap = 323.5
PHY-3002 : Step(43): len = 74253.6, overlap = 325.5
PHY-3002 : Step(44): len = 73222.3, overlap = 324.75
PHY-3002 : Step(45): len = 72318.5, overlap = 328.25
PHY-3002 : Step(46): len = 71266.2, overlap = 333.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.20806e-06
PHY-3002 : Step(47): len = 71296.9, overlap = 330.25
PHY-3002 : Step(48): len = 71623.7, overlap = 329.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.74431e-06
PHY-3002 : Step(49): len = 72092, overlap = 329.75
PHY-3002 : Step(50): len = 74077.2, overlap = 322.5
PHY-3002 : Step(51): len = 84909, overlap = 251.75
PHY-3002 : Step(52): len = 87077.7, overlap = 244
PHY-3002 : Step(53): len = 88181.4, overlap = 241
PHY-3002 : Step(54): len = 90700.2, overlap = 238.75
PHY-3002 : Step(55): len = 91848, overlap = 238
PHY-3002 : Step(56): len = 92843.7, overlap = 233.25
PHY-3002 : Step(57): len = 94547.5, overlap = 227.5
PHY-3002 : Step(58): len = 96295.5, overlap = 231.75
PHY-3002 : Step(59): len = 97149.1, overlap = 230
PHY-3002 : Step(60): len = 96900.6, overlap = 230.5
PHY-3002 : Step(61): len = 96965.3, overlap = 227.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.48861e-06
PHY-3002 : Step(62): len = 97279.7, overlap = 225.25
PHY-3002 : Step(63): len = 98089.3, overlap = 221.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.535e-05
PHY-3002 : Step(64): len = 99660.1, overlap = 216.25
PHY-3002 : Step(65): len = 105219, overlap = 185
PHY-3002 : Step(66): len = 106155, overlap = 178.25
PHY-3002 : Step(67): len = 106584, overlap = 174.25
PHY-3002 : Step(68): len = 107834, overlap = 170.75
PHY-3002 : Step(69): len = 109421, overlap = 165.25
PHY-3002 : Step(70): len = 112036, overlap = 151.75
PHY-3002 : Step(71): len = 112593, overlap = 150.5
PHY-3002 : Step(72): len = 113465, overlap = 150
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.07e-05
PHY-3002 : Step(73): len = 114618, overlap = 149
PHY-3002 : Step(74): len = 116876, overlap = 143.5
PHY-3002 : Step(75): len = 117956, overlap = 146.75
PHY-3002 : Step(76): len = 119641, overlap = 146
PHY-3002 : Step(77): len = 121833, overlap = 142.5
PHY-3002 : Step(78): len = 123242, overlap = 138.75
PHY-3002 : Step(79): len = 123714, overlap = 139.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.14e-05
PHY-3002 : Step(80): len = 125557, overlap = 135.75
PHY-3002 : Step(81): len = 128015, overlap = 134.75
PHY-3002 : Step(82): len = 128500, overlap = 126.75
PHY-3002 : Step(83): len = 128980, overlap = 127
PHY-3002 : Step(84): len = 129160, overlap = 128.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000120908
PHY-3002 : Step(85): len = 131098, overlap = 121.75
PHY-3002 : Step(86): len = 135499, overlap = 109.5
PHY-3002 : Step(87): len = 135754, overlap = 109.5
PHY-3002 : Step(88): len = 135831, overlap = 103.75
PHY-3002 : Step(89): len = 136065, overlap = 102.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019353s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (161.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.75725e-06
PHY-3002 : Step(90): len = 134980, overlap = 157.25
PHY-3002 : Step(91): len = 128320, overlap = 185.75
PHY-3002 : Step(92): len = 124382, overlap = 192
PHY-3002 : Step(93): len = 120913, overlap = 197.25
PHY-3002 : Step(94): len = 116630, overlap = 210.75
PHY-3002 : Step(95): len = 112552, overlap = 219.5
PHY-3002 : Step(96): len = 108182, overlap = 229
PHY-3002 : Step(97): len = 104716, overlap = 237.5
PHY-3002 : Step(98): len = 101312, overlap = 243.5
PHY-3002 : Step(99): len = 98260.5, overlap = 249.5
PHY-3002 : Step(100): len = 96517.4, overlap = 253
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.51449e-06
PHY-3002 : Step(101): len = 97150.2, overlap = 252.75
PHY-3002 : Step(102): len = 97720.8, overlap = 251.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.11375e-05
PHY-3002 : Step(103): len = 98715, overlap = 248.5
PHY-3002 : Step(104): len = 104092, overlap = 239.5
PHY-3002 : Step(105): len = 110569, overlap = 222.25
PHY-3002 : Step(106): len = 111084, overlap = 220.5
PHY-3002 : Step(107): len = 112429, overlap = 218.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.2275e-05
PHY-3002 : Step(108): len = 115076, overlap = 213.75
PHY-3002 : Step(109): len = 122478, overlap = 200.75
PHY-3002 : Step(110): len = 123284, overlap = 195.25
PHY-3002 : Step(111): len = 124035, overlap = 189.25
PHY-3002 : Step(112): len = 125556, overlap = 178.5
PHY-3002 : Step(113): len = 129540, overlap = 149.25
PHY-3002 : Step(114): len = 130673, overlap = 145.5
PHY-3002 : Step(115): len = 131287, overlap = 142.5
PHY-3002 : Step(116): len = 132085, overlap = 139
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.45501e-05
PHY-3002 : Step(117): len = 135222, overlap = 130
PHY-3002 : Step(118): len = 140165, overlap = 126.25
PHY-3002 : Step(119): len = 140190, overlap = 124
PHY-3002 : Step(120): len = 141157, overlap = 115.25
PHY-3002 : Step(121): len = 142424, overlap = 113.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.91001e-05
PHY-3002 : Step(122): len = 148073, overlap = 106.25
PHY-3002 : Step(123): len = 153322, overlap = 98.75
PHY-3002 : Step(124): len = 152626, overlap = 94.75
PHY-3002 : Step(125): len = 152563, overlap = 91
PHY-3002 : Step(126): len = 152584, overlap = 86.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000167718
PHY-3002 : Step(127): len = 156106, overlap = 81
PHY-3002 : Step(128): len = 158154, overlap = 74.5
PHY-3002 : Step(129): len = 159814, overlap = 73.5
PHY-3002 : Step(130): len = 159145, overlap = 71.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000335436
PHY-3002 : Step(131): len = 161144, overlap = 68.25
PHY-3002 : Step(132): len = 163126, overlap = 64.5
PHY-3002 : Step(133): len = 163197, overlap = 63.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.28498e-05
PHY-3002 : Step(134): len = 162628, overlap = 125.25
PHY-3002 : Step(135): len = 162115, overlap = 114.5
PHY-3002 : Step(136): len = 160775, overlap = 104.75
PHY-3002 : Step(137): len = 158869, overlap = 98.5
PHY-3002 : Step(138): len = 154485, overlap = 99.75
PHY-3002 : Step(139): len = 150619, overlap = 106
PHY-3002 : Step(140): len = 147639, overlap = 116
PHY-3002 : Step(141): len = 145537, overlap = 123.5
PHY-3002 : Step(142): len = 144961, overlap = 124.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0001257
PHY-3002 : Step(143): len = 149499, overlap = 117
PHY-3002 : Step(144): len = 153685, overlap = 102.75
PHY-3002 : Step(145): len = 155320, overlap = 94.25
PHY-3002 : Step(146): len = 156146, overlap = 91.75
PHY-3002 : Step(147): len = 156677, overlap = 91.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000251399
PHY-3002 : Step(148): len = 159845, overlap = 82.75
PHY-3002 : Step(149): len = 162519, overlap = 72
PHY-3002 : Step(150): len = 164239, overlap = 66.25
PHY-3002 : Step(151): len = 164413, overlap = 68.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.510407s wall, 0.578125s user + 0.468750s system = 1.046875s CPU (205.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000175068
PHY-3002 : Step(152): len = 173885, overlap = 17.75
PHY-3002 : Step(153): len = 169659, overlap = 29.5
PHY-3002 : Step(154): len = 165819, overlap = 40.5
PHY-3002 : Step(155): len = 163314, overlap = 50
PHY-3002 : Step(156): len = 162122, overlap = 58.75
PHY-3002 : Step(157): len = 161560, overlap = 63
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000349459
PHY-3002 : Step(158): len = 164015, overlap = 58.25
PHY-3002 : Step(159): len = 166063, overlap = 52.25
PHY-3002 : Step(160): len = 166990, overlap = 51.5
PHY-3002 : Step(161): len = 167241, overlap = 52.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000698919
PHY-3002 : Step(162): len = 169075, overlap = 48.5
PHY-3002 : Step(163): len = 171025, overlap = 47.25
PHY-3002 : Step(164): len = 171252, overlap = 45.75
PHY-3002 : Step(165): len = 171531, overlap = 44.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024031s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (130.0%)

PHY-3001 : Legalized: Len = 178214, Over = 0
PHY-3001 : Final: Len = 178214, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 479256, over cnt = 98(0%), over = 109, worst = 2
PHY-1002 : len = 479824, over cnt = 51(0%), over = 54, worst = 2
PHY-1002 : len = 479696, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 479400, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 479384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.160781s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (126.3%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2178 has valid locations, 58 needs to be replaced
PHY-3001 : design contains 2250 instances, 2224 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 19491, tnet num: 4542, tinst num: 2250, tnode num: 20501, tedge num: 30845.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.030293s wall, 2.015625s user + 0.187500s system = 2.203125s CPU (108.5%)

RUN-1004 : used memory is 547 MB, reserved memory is 540 MB, peak memory is 567 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4542 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 952 clock pins, and constraint 1010 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.361646s wall, 2.390625s user + 0.218750s system = 2.609375s CPU (110.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 187728
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(166): len = 187131, overlap = 0
PHY-3002 : Step(167): len = 187131, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007183s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (435.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.56896e-05
PHY-3002 : Step(168): len = 187168, overlap = 3.25
PHY-3002 : Step(169): len = 187168, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.13793e-05
PHY-3002 : Step(170): len = 186874, overlap = 2.5
PHY-3002 : Step(171): len = 186874, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.27586e-05
PHY-3002 : Step(172): len = 187006, overlap = 3.25
PHY-3002 : Step(173): len = 187006, overlap = 3.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000101381
PHY-3002 : Step(174): len = 186788, overlap = 8
PHY-3002 : Step(175): len = 186806, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000201375
PHY-3002 : Step(176): len = 187030, overlap = 6
PHY-3002 : Step(177): len = 187079, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00040275
PHY-3002 : Step(178): len = 186978, overlap = 5.5
PHY-3002 : Step(179): len = 186978, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.058231s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (161.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0003027
PHY-3002 : Step(180): len = 187205, overlap = 2.25
PHY-3002 : Step(181): len = 187249, overlap = 2.25
PHY-3002 : Step(182): len = 187249, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013030s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (119.9%)

PHY-3001 : Legalized: Len = 187476, Over = 0
PHY-3001 : Final: Len = 187476, Over = 0
RUN-1003 : finish command "place -eco" in  3.394055s wall, 3.703125s user + 0.718750s system = 4.421875s CPU (130.3%)

RUN-1004 : used memory is 571 MB, reserved memory is 564 MB, peak memory is 571 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  17.101246s wall, 29.937500s user + 5.625000s system = 35.562500s CPU (208.0%)

RUN-1004 : used memory is 541 MB, reserved memory is 537 MB, peak memory is 571 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2813 to 1947
PHY-1001 : Pin misalignment score is improved from 1947 to 1918
PHY-1001 : Pin misalignment score is improved from 1918 to 1914
PHY-1001 : Pin misalignment score is improved from 1914 to 1914
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2252 instances
RUN-1001 : 1103 mslices, 1121 lslices, 11 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4544 nets
RUN-1001 : 2994 nets have 2 pins
RUN-1001 : 716 nets have [3 - 5] pins
RUN-1001 : 517 nets have [6 - 10] pins
RUN-1001 : 209 nets have [11 - 20] pins
RUN-1001 : 106 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 463992, over cnt = 106(0%), over = 117, worst = 2
PHY-1002 : len = 464640, over cnt = 56(0%), over = 60, worst = 2
PHY-1002 : len = 464680, over cnt = 28(0%), over = 29, worst = 2
PHY-1002 : len = 464480, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 464192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.159738s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (136.9%)

PHY-1001 : End global routing;  0.445698s wall, 0.468750s user + 0.046875s system = 0.515625s CPU (115.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.135525s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (80.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000100s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 77% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 694488, over cnt = 166(0%), over = 166, worst = 1
PHY-1001 : End Routed; 11.346604s wall, 19.734375s user + 1.093750s system = 20.828125s CPU (183.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 689456, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 0.280843s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (116.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 689408, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 2; 0.064528s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (121.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 689312, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 689312
PHY-1001 : End DR Iter 3; 0.055538s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (140.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  21.268749s wall, 29.265625s user + 2.265625s system = 31.531250s CPU (148.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  22.898837s wall, 30.953125s user + 2.437500s system = 33.390625s CPU (145.8%)

RUN-1004 : used memory is 256 MB, reserved memory is 661 MB, peak memory is 757 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Utilization Statistics
#lut                 4446   out of  19600   22.68%
#reg                  484   out of  19600    2.47%
#le                  4447
  #lut only          3963   out of   4447   89.12%
  #reg only             1   out of   4447    0.02%
  #lut&reg            483   out of   4447   10.86%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   10   out of    188    5.32%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  5.275965s wall, 3.859375s user + 1.859375s system = 5.718750s CPU (108.4%)

RUN-1004 : used memory is 549 MB, reserved memory is 661 MB, peak memory is 757 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2252
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4544, pip num: 47014
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1469 valid insts, and 136635 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000" in  12.149434s wall, 32.828125s user + 1.281250s system = 34.109375s CPU (280.7%)

RUN-1004 : used memory is 570 MB, reserved memory is 671 MB, peak memory is 757 MB
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(74)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=146,DATA_DEPTH_B=146,MODE="SP",INIT_FILE="../../tools/keil/hand9.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(74)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.137726s wall, 1.000000s user + 0.171875s system = 1.171875s CPU (103.0%)

RUN-1004 : used memory is 205 MB, reserved memory is 429 MB, peak memory is 757 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = E7;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment GPIO_5  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "keyled" in MC8051OnBoard.v(18)
SYN-5014 WARNING: the net's pin: pin "keyled" in MC8051OnBoard.v(18)
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(19)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(19)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6256/548 useful/useless nets, 5995/485 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 133 onehot mux instances.
SYN-1020 : Optimized 1588 distributor mux.
SYN-1016 : Merged 3246 instances.
SYN-1015 : Optimize round 1, 6047 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5739/131 useful/useless nets, 5494/2437 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2522 better
SYN-1014 : Optimize round 3
SYN-1032 : 5702/40 useful/useless nets, 5457/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5683/1 useful/useless nets, 5438/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5679/0 useful/useless nets, 5434/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.031399s wall, 3.531250s user + 0.343750s system = 3.875000s CPU (96.1%)

RUN-1004 : used memory is 300 MB, reserved memory is 531 MB, peak memory is 757 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                2
  #output               9
  #inout                0

Gate Statistics
#Basic gates         3879
  #and               1706
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               958
  #FADD                 0
  #DFF                482
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1247

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3397   |482    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  2.791504s wall, 2.125000s user + 0.796875s system = 2.921875s CPU (104.7%)

RUN-1004 : used memory is 379 MB, reserved memory is 554 MB, peak memory is 757 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 11 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand9.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5690/0 useful/useless nets, 5453/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7846/0 useful/useless nets, 7609/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6262/0 useful/useless nets, 6025/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18600/9 useful/useless nets, 18363/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4254 (3.31), #lev = 40 (30.51)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.71 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17443 instances into 4062 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5175/6 useful/useless nets, 4941/6 useful/useless insts
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 5175/0 useful/useless nets, 4941/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 481 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4057 LUT to BLE ...
SYN-4008 : Packed 4057 LUT and 458 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 17 SEQ (21 nodes)...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 3582 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4059/4246 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                2
  #output               9
  #inout                0

Utilization Statistics
#lut                 4375   out of  19600   22.32%
#reg                  481   out of  19600    2.45%
#le                  4377
  #lut only          3896   out of   4377   89.01%
  #reg only             2   out of   4377    0.05%
  #lut&reg            479   out of   4377   10.94%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   11   out of    188    5.85%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4377  |4375  |481   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  19.184983s wall, 18.796875s user + 1.484375s system = 20.281250s CPU (105.7%)

RUN-1004 : used memory is 429 MB, reserved memory is 589 MB, peak memory is 757 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  3.521914s wall, 2.953125s user + 0.656250s system = 3.609375s CPU (102.5%)

RUN-1004 : used memory is 472 MB, reserved memory is 631 MB, peak memory is 757 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2217 instances
RUN-1001 : 1095 mslices, 1094 lslices, 11 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4523 nets
RUN-1001 : 2964 nets have 2 pins
RUN-1001 : 801 nets have [3 - 5] pins
RUN-1001 : 511 nets have [6 - 10] pins
RUN-1001 : 153 nets have [11 - 20] pins
RUN-1001 : 88 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2215 instances, 2189 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 19268, tnet num: 4521, tinst num: 2215, tnode num: 20273, tedge num: 30605.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.685850s wall, 1.609375s user + 0.125000s system = 1.734375s CPU (102.9%)

RUN-1004 : used memory is 493 MB, reserved memory is 653 MB, peak memory is 757 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 946 clock pins, and constraint 1005 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.930278s wall, 1.843750s user + 0.125000s system = 1.968750s CPU (102.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.35091e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.865980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(183): len = 1.04786e+06, overlap = 27
PHY-3002 : Step(184): len = 880661, overlap = 25.25
PHY-3002 : Step(185): len = 797783, overlap = 36
PHY-3002 : Step(186): len = 733766, overlap = 44.25
PHY-3002 : Step(187): len = 676051, overlap = 61.5
PHY-3002 : Step(188): len = 627592, overlap = 81.25
PHY-3002 : Step(189): len = 582817, overlap = 98.75
PHY-3002 : Step(190): len = 539475, overlap = 118.25
PHY-3002 : Step(191): len = 498403, overlap = 130
PHY-3002 : Step(192): len = 462675, overlap = 144.75
PHY-3002 : Step(193): len = 426018, overlap = 160.5
PHY-3002 : Step(194): len = 394137, overlap = 178.5
PHY-3002 : Step(195): len = 361683, overlap = 188.75
PHY-3002 : Step(196): len = 334210, overlap = 201.25
PHY-3002 : Step(197): len = 303455, overlap = 211.25
PHY-3002 : Step(198): len = 276700, overlap = 224
PHY-3002 : Step(199): len = 254234, overlap = 237.25
PHY-3002 : Step(200): len = 226151, overlap = 256
PHY-3002 : Step(201): len = 195335, overlap = 277
PHY-3002 : Step(202): len = 179813, overlap = 290.75
PHY-3002 : Step(203): len = 163670, overlap = 301.25
PHY-3002 : Step(204): len = 128772, overlap = 331.25
PHY-3002 : Step(205): len = 113073, overlap = 345.25
PHY-3002 : Step(206): len = 107117, overlap = 347.75
PHY-3002 : Step(207): len = 71095, overlap = 398
PHY-3002 : Step(208): len = 68206.6, overlap = 403.5
PHY-3002 : Step(209): len = 63328.9, overlap = 407.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.84504e-06
PHY-3002 : Step(210): len = 62340.6, overlap = 407
PHY-3002 : Step(211): len = 61815.2, overlap = 407.25
PHY-3002 : Step(212): len = 64473.4, overlap = 401
PHY-3002 : Step(213): len = 66585.2, overlap = 391.75
PHY-3002 : Step(214): len = 72459, overlap = 379.75
PHY-3002 : Step(215): len = 73671.3, overlap = 366.75
PHY-3002 : Step(216): len = 74619.9, overlap = 362.25
PHY-3002 : Step(217): len = 79360.8, overlap = 352.25
PHY-3002 : Step(218): len = 84799.9, overlap = 334.25
PHY-3002 : Step(219): len = 85062.7, overlap = 328.25
PHY-3002 : Step(220): len = 86235.9, overlap = 320.25
PHY-3002 : Step(221): len = 86620.1, overlap = 312.75
PHY-3002 : Step(222): len = 87420.3, overlap = 304.5
PHY-3002 : Step(223): len = 87039.5, overlap = 297
PHY-3002 : Step(224): len = 87660.4, overlap = 284.25
PHY-3002 : Step(225): len = 86869.5, overlap = 276.25
PHY-3002 : Step(226): len = 86525.4, overlap = 269.5
PHY-3002 : Step(227): len = 86073.8, overlap = 266.75
PHY-3002 : Step(228): len = 86238.9, overlap = 269
PHY-3002 : Step(229): len = 86133.6, overlap = 275.5
PHY-3002 : Step(230): len = 86133.7, overlap = 274.5
PHY-3002 : Step(231): len = 85516.9, overlap = 275.5
PHY-3002 : Step(232): len = 85118.6, overlap = 279
PHY-3002 : Step(233): len = 84914.8, overlap = 279.25
PHY-3002 : Step(234): len = 84661.2, overlap = 277.25
PHY-3002 : Step(235): len = 83650.5, overlap = 278.25
PHY-3002 : Step(236): len = 82846.2, overlap = 283.5
PHY-3002 : Step(237): len = 82301.6, overlap = 289.75
PHY-3002 : Step(238): len = 81155.7, overlap = 287.25
PHY-3002 : Step(239): len = 79960.5, overlap = 290
PHY-3002 : Step(240): len = 78786.2, overlap = 289.5
PHY-3002 : Step(241): len = 78138, overlap = 290.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.69008e-06
PHY-3002 : Step(242): len = 77927.2, overlap = 288.75
PHY-3002 : Step(243): len = 79060.4, overlap = 284.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.14037e-06
PHY-3002 : Step(244): len = 80591.7, overlap = 266.75
PHY-3002 : Step(245): len = 88443.2, overlap = 235.25
PHY-3002 : Step(246): len = 91049.9, overlap = 226.25
PHY-3002 : Step(247): len = 91329.8, overlap = 226
PHY-3002 : Step(248): len = 92714.6, overlap = 222.5
PHY-3002 : Step(249): len = 94425.3, overlap = 221.5
PHY-3002 : Step(250): len = 96107.3, overlap = 220.25
PHY-3002 : Step(251): len = 97768.7, overlap = 222.5
PHY-3002 : Step(252): len = 98691.7, overlap = 215.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.22807e-05
PHY-3002 : Step(253): len = 99995.2, overlap = 204.25
PHY-3002 : Step(254): len = 102067, overlap = 196
PHY-3002 : Step(255): len = 102932, overlap = 191
PHY-3002 : Step(256): len = 104543, overlap = 183
PHY-3002 : Step(257): len = 108327, overlap = 172.25
PHY-3002 : Step(258): len = 109582, overlap = 169
PHY-3002 : Step(259): len = 109667, overlap = 170.25
PHY-3002 : Step(260): len = 109947, overlap = 170.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.45615e-05
PHY-3002 : Step(261): len = 111429, overlap = 165
PHY-3002 : Step(262): len = 116880, overlap = 163.75
PHY-3002 : Step(263): len = 118079, overlap = 154.25
PHY-3002 : Step(264): len = 118483, overlap = 153.75
PHY-3002 : Step(265): len = 119129, overlap = 146.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.75466e-05
PHY-3002 : Step(266): len = 121208, overlap = 142.75
PHY-3002 : Step(267): len = 129029, overlap = 132
PHY-3002 : Step(268): len = 129358, overlap = 120.25
PHY-3002 : Step(269): len = 130260, overlap = 110.75
PHY-3002 : Step(270): len = 130842, overlap = 99.5
PHY-3002 : Step(271): len = 131060, overlap = 99.5
PHY-3002 : Step(272): len = 131457, overlap = 103.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.03314e-05
PHY-3002 : Step(273): len = 134255, overlap = 98.75
PHY-3002 : Step(274): len = 139561, overlap = 99.25
PHY-3002 : Step(275): len = 139050, overlap = 94
PHY-3002 : Step(276): len = 138957, overlap = 97.25
PHY-3002 : Step(277): len = 138955, overlap = 95.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000179276
PHY-3002 : Step(278): len = 140975, overlap = 89.25
PHY-3002 : Step(279): len = 142899, overlap = 87.75
PHY-3002 : Step(280): len = 143070, overlap = 83.25
PHY-3002 : Step(281): len = 144001, overlap = 87.5
PHY-3002 : Step(282): len = 145092, overlap = 83
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014547s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (214.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.96891e-06
PHY-3002 : Step(283): len = 141996, overlap = 135.75
PHY-3002 : Step(284): len = 133526, overlap = 145
PHY-3002 : Step(285): len = 129759, overlap = 150.5
PHY-3002 : Step(286): len = 127358, overlap = 162.75
PHY-3002 : Step(287): len = 124183, overlap = 181.5
PHY-3002 : Step(288): len = 120670, overlap = 194
PHY-3002 : Step(289): len = 116013, overlap = 201
PHY-3002 : Step(290): len = 113249, overlap = 205.5
PHY-3002 : Step(291): len = 110343, overlap = 211.5
PHY-3002 : Step(292): len = 108364, overlap = 216.25
PHY-3002 : Step(293): len = 106641, overlap = 227
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.93782e-06
PHY-3002 : Step(294): len = 106906, overlap = 225.75
PHY-3002 : Step(295): len = 107751, overlap = 225.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.6289e-05
PHY-3002 : Step(296): len = 109829, overlap = 217.25
PHY-3002 : Step(297): len = 118112, overlap = 201
PHY-3002 : Step(298): len = 119375, overlap = 190.5
PHY-3002 : Step(299): len = 119850, overlap = 186
PHY-3002 : Step(300): len = 120861, overlap = 181.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.20238e-05
PHY-3002 : Step(301): len = 124997, overlap = 166.5
PHY-3002 : Step(302): len = 136346, overlap = 130.25
PHY-3002 : Step(303): len = 136344, overlap = 127
PHY-3002 : Step(304): len = 136809, overlap = 124.25
PHY-3002 : Step(305): len = 137775, overlap = 123
PHY-3002 : Step(306): len = 139228, overlap = 122
PHY-3002 : Step(307): len = 140815, overlap = 116.5
PHY-3002 : Step(308): len = 141236, overlap = 114.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.34369e-05
PHY-3002 : Step(309): len = 146359, overlap = 97.75
PHY-3002 : Step(310): len = 152867, overlap = 84.5
PHY-3002 : Step(311): len = 152130, overlap = 86
PHY-3002 : Step(312): len = 152259, overlap = 85.75
PHY-3002 : Step(313): len = 152082, overlap = 84.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000110639
PHY-3002 : Step(314): len = 156881, overlap = 72.5
PHY-3002 : Step(315): len = 160607, overlap = 66.75
PHY-3002 : Step(316): len = 161221, overlap = 62
PHY-3002 : Step(317): len = 161942, overlap = 60.25
PHY-3002 : Step(318): len = 162649, overlap = 57.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.46557e-05
PHY-3002 : Step(319): len = 162016, overlap = 111.25
PHY-3002 : Step(320): len = 160350, overlap = 117
PHY-3002 : Step(321): len = 157499, overlap = 115.5
PHY-3002 : Step(322): len = 154378, overlap = 114.25
PHY-3002 : Step(323): len = 152425, overlap = 119.5
PHY-3002 : Step(324): len = 151082, overlap = 125.75
PHY-3002 : Step(325): len = 148895, overlap = 133
PHY-3002 : Step(326): len = 146319, overlap = 135.5
PHY-3002 : Step(327): len = 144530, overlap = 136
PHY-3002 : Step(328): len = 142979, overlap = 139
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000109311
PHY-3002 : Step(329): len = 146833, overlap = 127.75
PHY-3002 : Step(330): len = 150524, overlap = 111.5
PHY-3002 : Step(331): len = 153528, overlap = 105.5
PHY-3002 : Step(332): len = 153193, overlap = 105.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000218623
PHY-3002 : Step(333): len = 157371, overlap = 93.25
PHY-3002 : Step(334): len = 163017, overlap = 80.25
PHY-3002 : Step(335): len = 164594, overlap = 76.25
PHY-3002 : Step(336): len = 165260, overlap = 71
PHY-3002 : Step(337): len = 165710, overlap = 67
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000437246
PHY-3002 : Step(338): len = 168864, overlap = 62
PHY-3002 : Step(339): len = 170892, overlap = 59.25
PHY-3002 : Step(340): len = 173640, overlap = 55
PHY-3002 : Step(341): len = 174287, overlap = 53.75
PHY-3002 : Step(342): len = 174071, overlap = 56.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000842335
PHY-3002 : Step(343): len = 175668, overlap = 55.25
PHY-3002 : Step(344): len = 176983, overlap = 53.5
PHY-3002 : Step(345): len = 178732, overlap = 53.25
PHY-3002 : Step(346): len = 178923, overlap = 50.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.621947s wall, 0.546875s user + 0.484375s system = 1.031250s CPU (165.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000269529
PHY-3002 : Step(347): len = 185393, overlap = 14
PHY-3002 : Step(348): len = 181032, overlap = 24.75
PHY-3002 : Step(349): len = 177204, overlap = 34
PHY-3002 : Step(350): len = 174201, overlap = 40.5
PHY-3002 : Step(351): len = 172630, overlap = 49.25
PHY-3002 : Step(352): len = 171622, overlap = 58.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000539058
PHY-3002 : Step(353): len = 173410, overlap = 54.25
PHY-3002 : Step(354): len = 174645, overlap = 49.75
PHY-3002 : Step(355): len = 175711, overlap = 46.75
PHY-3002 : Step(356): len = 176140, overlap = 46.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00107812
PHY-3002 : Step(357): len = 177414, overlap = 43.75
PHY-3002 : Step(358): len = 178461, overlap = 42.5
PHY-3002 : Step(359): len = 180124, overlap = 40
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033155s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.3%)

PHY-3001 : Legalized: Len = 185942, Over = 0
PHY-3001 : Final: Len = 185942, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 497896, over cnt = 80(0%), over = 90, worst = 2
PHY-1002 : len = 498248, over cnt = 44(0%), over = 51, worst = 2
PHY-1002 : len = 497928, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 497976, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 497512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.183776s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (110.5%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2193 has valid locations, 61 needs to be replaced
PHY-3001 : design contains 2268 instances, 2242 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 19631, tnet num: 4574, tinst num: 2268, tnode num: 20644, tedge num: 31067.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.963585s wall, 1.843750s user + 0.015625s system = 1.859375s CPU (94.7%)

RUN-1004 : used memory is 542 MB, reserved memory is 699 MB, peak memory is 757 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4574 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 954 clock pins, and constraint 1013 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.181600s wall, 2.062500s user + 0.015625s system = 2.078125s CPU (95.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 194112
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.862735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(360): len = 193671, overlap = 0
PHY-3002 : Step(361): len = 193671, overlap = 0
PHY-3002 : Step(362): len = 193335, overlap = 0
PHY-3002 : Step(363): len = 193335, overlap = 0
PHY-3002 : Step(364): len = 193204, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004488s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (348.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.862735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.61372e-05
PHY-3002 : Step(365): len = 193108, overlap = 2
PHY-3002 : Step(366): len = 193116, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.22744e-05
PHY-3002 : Step(367): len = 193026, overlap = 2
PHY-3002 : Step(368): len = 193026, overlap = 2
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000104549
PHY-3002 : Step(369): len = 192977, overlap = 1.75
PHY-3002 : Step(370): len = 192985, overlap = 1.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.862735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000120637
PHY-3002 : Step(371): len = 192881, overlap = 7.75
PHY-3002 : Step(372): len = 192881, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000208176
PHY-3002 : Step(373): len = 192895, overlap = 5.75
PHY-3002 : Step(374): len = 192895, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000335649
PHY-3002 : Step(375): len = 192848, overlap = 6.5
PHY-3002 : Step(376): len = 192903, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.048374s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (193.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.862735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000331377
PHY-3002 : Step(377): len = 193018, overlap = 0.75
PHY-3002 : Step(378): len = 193018, overlap = 0.75
PHY-3002 : Step(379): len = 192961, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013094s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 193145, Over = 0
PHY-3001 : Final: Len = 193145, Over = 0
RUN-1003 : finish command "place -eco" in  3.236322s wall, 3.578125s user + 0.421875s system = 4.000000s CPU (123.6%)

RUN-1004 : used memory is 547 MB, reserved memory is 704 MB, peak memory is 757 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  16.919002s wall, 30.093750s user + 3.859375s system = 33.953125s CPU (200.7%)

RUN-1004 : used memory is 547 MB, reserved memory is 704 MB, peak memory is 757 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2869 to 1971
PHY-1001 : Pin misalignment score is improved from 1971 to 1921
PHY-1001 : Pin misalignment score is improved from 1921 to 1916
PHY-1001 : Pin misalignment score is improved from 1916 to 1916
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2270 instances
RUN-1001 : 1133 mslices, 1109 lslices, 11 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4576 nets
RUN-1001 : 2945 nets have 2 pins
RUN-1001 : 792 nets have [3 - 5] pins
RUN-1001 : 529 nets have [6 - 10] pins
RUN-1001 : 199 nets have [11 - 20] pins
RUN-1001 : 109 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 482936, over cnt = 108(0%), over = 119, worst = 2
PHY-1002 : len = 483232, over cnt = 69(0%), over = 76, worst = 2
PHY-1002 : len = 483192, over cnt = 27(0%), over = 28, worst = 2
PHY-1002 : len = 482664, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 482744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.176305s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (132.9%)

PHY-1001 : End global routing;  0.426541s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (113.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.163944s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (57.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000090s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 710672, over cnt = 118(0%), over = 118, worst = 1
PHY-1001 : End Routed; 13.325571s wall, 21.046875s user + 0.218750s system = 21.265625s CPU (159.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 707888, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : End DR Iter 1; 0.189958s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (106.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 707504, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.058422s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (160.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 707456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 707456
PHY-1001 : End DR Iter 3; 0.040021s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (156.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  18.421773s wall, 24.062500s user + 1.171875s system = 25.234375s CPU (137.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  19.947399s wall, 25.625000s user + 1.203125s system = 26.828125s CPU (134.5%)

RUN-1004 : used memory is 309 MB, reserved memory is 724 MB, peak memory is 757 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                2
  #output               9
  #inout                0

Utilization Statistics
#lut                 4481   out of  19600   22.86%
#reg                  485   out of  19600    2.47%
#le                  4483
  #lut only          3998   out of   4483   89.18%
  #reg only             2   out of   4483    0.04%
  #lut&reg            483   out of   4483   10.77%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   10   out of    188    5.32%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.588462s wall, 2.843750s user + 1.187500s system = 4.031250s CPU (87.9%)

RUN-1004 : used memory is 571 MB, reserved memory is 724 MB, peak memory is 757 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2270
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4576, pip num: 47507
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1444 valid insts, and 137927 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000001001110000000000000000" in  11.115938s wall, 28.093750s user + 0.109375s system = 28.203125s CPU (253.7%)

RUN-1004 : used memory is 590 MB, reserved memory is 726 MB, peak memory is 757 MB
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(74)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=154,DATA_DEPTH_B=154,MODE="SP",INIT_FILE="../../tools/keil/hand_10.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(74)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.553397s wall, 1.515625s user + 0.171875s system = 1.687500s CPU (108.6%)

RUN-1004 : used memory is 314 MB, reserved memory is 547 MB, peak memory is 757 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = E7;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment GPIO_5  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "keyled" in MC8051OnBoard.v(18)
SYN-5014 WARNING: the net's pin: pin "keyled" in MC8051OnBoard.v(18)
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(19)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(19)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6256/548 useful/useless nets, 5995/485 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 133 onehot mux instances.
SYN-1020 : Optimized 1588 distributor mux.
SYN-1016 : Merged 3246 instances.
SYN-1015 : Optimize round 1, 6047 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5739/131 useful/useless nets, 5494/2437 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2522 better
SYN-1014 : Optimize round 3
SYN-1032 : 5702/40 useful/useless nets, 5457/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5683/1 useful/useless nets, 5438/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5679/0 useful/useless nets, 5434/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.859712s wall, 4.390625s user + 0.406250s system = 4.796875s CPU (98.7%)

RUN-1004 : used memory is 377 MB, reserved memory is 609 MB, peak memory is 757 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                2
  #output               9
  #inout                0

Gate Statistics
#Basic gates         3879
  #and               1706
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               958
  #FADD                 0
  #DFF                482
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1247

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3397   |482    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.439354s wall, 2.687500s user + 0.875000s system = 3.562500s CPU (103.6%)

RUN-1004 : used memory is 431 MB, reserved memory is 630 MB, peak memory is 757 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 11 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand_10.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5690/0 useful/useless nets, 5453/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7846/0 useful/useless nets, 7609/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6262/0 useful/useless nets, 6025/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18600/9 useful/useless nets, 18363/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4254 (3.31), #lev = 40 (30.51)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   5.58 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17443 instances into 4062 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5175/6 useful/useless nets, 4941/6 useful/useless insts
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 5175/0 useful/useless nets, 4941/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 481 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4057 LUT to BLE ...
SYN-4008 : Packed 4057 LUT and 458 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 17 SEQ (21 nodes)...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 3582 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4059/4246 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                2
  #output               9
  #inout                0

Utilization Statistics
#lut                 4375   out of  19600   22.32%
#reg                  481   out of  19600    2.45%
#le                  4377
  #lut only          3896   out of   4377   89.01%
  #reg only             2   out of   4377    0.05%
  #lut&reg            479   out of   4377   10.94%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   11   out of    188    5.85%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4377  |4375  |481   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  27.592812s wall, 25.875000s user + 0.828125s system = 26.703125s CPU (96.8%)

RUN-1004 : used memory is 464 MB, reserved memory is 663 MB, peak memory is 757 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  6.830448s wall, 4.843750s user + 0.906250s system = 5.750000s CPU (84.2%)

RUN-1004 : used memory is 490 MB, reserved memory is 690 MB, peak memory is 757 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2217 instances
RUN-1001 : 1095 mslices, 1094 lslices, 11 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4523 nets
RUN-1001 : 2964 nets have 2 pins
RUN-1001 : 801 nets have [3 - 5] pins
RUN-1001 : 511 nets have [6 - 10] pins
RUN-1001 : 153 nets have [11 - 20] pins
RUN-1001 : 88 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2215 instances, 2189 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 19268, tnet num: 4521, tinst num: 2215, tnode num: 20273, tedge num: 30605.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.042411s wall, 2.000000s user + 0.000000s system = 2.000000s CPU (97.9%)

RUN-1004 : used memory is 506 MB, reserved memory is 701 MB, peak memory is 757 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 946 clock pins, and constraint 1005 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.305819s wall, 2.234375s user + 0.031250s system = 2.265625s CPU (98.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.35091e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.865980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(380): len = 1.04786e+06, overlap = 27
PHY-3002 : Step(381): len = 880661, overlap = 25.25
PHY-3002 : Step(382): len = 797783, overlap = 36
PHY-3002 : Step(383): len = 733766, overlap = 44.25
PHY-3002 : Step(384): len = 676051, overlap = 61.5
PHY-3002 : Step(385): len = 627592, overlap = 81.25
PHY-3002 : Step(386): len = 582817, overlap = 98.75
PHY-3002 : Step(387): len = 539475, overlap = 118.25
PHY-3002 : Step(388): len = 498403, overlap = 130
PHY-3002 : Step(389): len = 462675, overlap = 144.75
PHY-3002 : Step(390): len = 426018, overlap = 160.5
PHY-3002 : Step(391): len = 394137, overlap = 178.5
PHY-3002 : Step(392): len = 361683, overlap = 188.75
PHY-3002 : Step(393): len = 334210, overlap = 201.25
PHY-3002 : Step(394): len = 303455, overlap = 211.25
PHY-3002 : Step(395): len = 276700, overlap = 224
PHY-3002 : Step(396): len = 254234, overlap = 237.25
PHY-3002 : Step(397): len = 226151, overlap = 256
PHY-3002 : Step(398): len = 195335, overlap = 277
PHY-3002 : Step(399): len = 179813, overlap = 290.75
PHY-3002 : Step(400): len = 163670, overlap = 301.25
PHY-3002 : Step(401): len = 128772, overlap = 331.25
PHY-3002 : Step(402): len = 113073, overlap = 345.25
PHY-3002 : Step(403): len = 107117, overlap = 347.75
PHY-3002 : Step(404): len = 71095, overlap = 398
PHY-3002 : Step(405): len = 68206.6, overlap = 403.5
PHY-3002 : Step(406): len = 63328.9, overlap = 407.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.84504e-06
PHY-3002 : Step(407): len = 62340.6, overlap = 407
PHY-3002 : Step(408): len = 61815.2, overlap = 407.25
PHY-3002 : Step(409): len = 64473.4, overlap = 401
PHY-3002 : Step(410): len = 66585.2, overlap = 391.75
PHY-3002 : Step(411): len = 72459, overlap = 379.75
PHY-3002 : Step(412): len = 73671.3, overlap = 366.75
PHY-3002 : Step(413): len = 74619.9, overlap = 362.25
PHY-3002 : Step(414): len = 79360.8, overlap = 352.25
PHY-3002 : Step(415): len = 84799.9, overlap = 334.25
PHY-3002 : Step(416): len = 85062.7, overlap = 328.25
PHY-3002 : Step(417): len = 86235.9, overlap = 320.25
PHY-3002 : Step(418): len = 86620.1, overlap = 312.75
PHY-3002 : Step(419): len = 87420.3, overlap = 304.5
PHY-3002 : Step(420): len = 87039.5, overlap = 297
PHY-3002 : Step(421): len = 87660.4, overlap = 284.25
PHY-3002 : Step(422): len = 86869.5, overlap = 276.25
PHY-3002 : Step(423): len = 86525.4, overlap = 269.5
PHY-3002 : Step(424): len = 86073.8, overlap = 266.75
PHY-3002 : Step(425): len = 86238.9, overlap = 269
PHY-3002 : Step(426): len = 86133.6, overlap = 275.5
PHY-3002 : Step(427): len = 86133.7, overlap = 274.5
PHY-3002 : Step(428): len = 85516.9, overlap = 275.5
PHY-3002 : Step(429): len = 85118.6, overlap = 279
PHY-3002 : Step(430): len = 84914.8, overlap = 279.25
PHY-3002 : Step(431): len = 84661.2, overlap = 277.25
PHY-3002 : Step(432): len = 83650.5, overlap = 278.25
PHY-3002 : Step(433): len = 82846.2, overlap = 283.5
PHY-3002 : Step(434): len = 82301.6, overlap = 289.75
PHY-3002 : Step(435): len = 81155.7, overlap = 287.25
PHY-3002 : Step(436): len = 79960.5, overlap = 290
PHY-3002 : Step(437): len = 78786.2, overlap = 289.5
PHY-3002 : Step(438): len = 78138, overlap = 290.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.69008e-06
PHY-3002 : Step(439): len = 77927.2, overlap = 288.75
PHY-3002 : Step(440): len = 79060.4, overlap = 284.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.14037e-06
PHY-3002 : Step(441): len = 80591.7, overlap = 266.75
PHY-3002 : Step(442): len = 88443.2, overlap = 235.25
PHY-3002 : Step(443): len = 91049.9, overlap = 226.25
PHY-3002 : Step(444): len = 91329.8, overlap = 226
PHY-3002 : Step(445): len = 92714.6, overlap = 222.5
PHY-3002 : Step(446): len = 94425.3, overlap = 221.5
PHY-3002 : Step(447): len = 96107.3, overlap = 220.25
PHY-3002 : Step(448): len = 97768.7, overlap = 222.5
PHY-3002 : Step(449): len = 98691.7, overlap = 215.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.22807e-05
PHY-3002 : Step(450): len = 99995.2, overlap = 204.25
PHY-3002 : Step(451): len = 102067, overlap = 196
PHY-3002 : Step(452): len = 102932, overlap = 191
PHY-3002 : Step(453): len = 104543, overlap = 183
PHY-3002 : Step(454): len = 108327, overlap = 172.25
PHY-3002 : Step(455): len = 109582, overlap = 169
PHY-3002 : Step(456): len = 109667, overlap = 170.25
PHY-3002 : Step(457): len = 109947, overlap = 170.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.45615e-05
PHY-3002 : Step(458): len = 111429, overlap = 165
PHY-3002 : Step(459): len = 116880, overlap = 163.75
PHY-3002 : Step(460): len = 118079, overlap = 154.25
PHY-3002 : Step(461): len = 118483, overlap = 153.75
PHY-3002 : Step(462): len = 119129, overlap = 146.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.75466e-05
PHY-3002 : Step(463): len = 121208, overlap = 142.75
PHY-3002 : Step(464): len = 129029, overlap = 132
PHY-3002 : Step(465): len = 129358, overlap = 120.25
PHY-3002 : Step(466): len = 130260, overlap = 110.75
PHY-3002 : Step(467): len = 130842, overlap = 99.5
PHY-3002 : Step(468): len = 131060, overlap = 99.5
PHY-3002 : Step(469): len = 131457, overlap = 103.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.03314e-05
PHY-3002 : Step(470): len = 134255, overlap = 98.75
PHY-3002 : Step(471): len = 139561, overlap = 99.25
PHY-3002 : Step(472): len = 139050, overlap = 94
PHY-3002 : Step(473): len = 138957, overlap = 97.25
PHY-3002 : Step(474): len = 138955, overlap = 95.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000179276
PHY-3002 : Step(475): len = 140975, overlap = 89.25
PHY-3002 : Step(476): len = 142899, overlap = 87.75
PHY-3002 : Step(477): len = 143070, overlap = 83.25
PHY-3002 : Step(478): len = 144001, overlap = 87.5
PHY-3002 : Step(479): len = 145092, overlap = 83
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014503s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (215.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.96891e-06
PHY-3002 : Step(480): len = 141996, overlap = 135.75
PHY-3002 : Step(481): len = 133526, overlap = 145
PHY-3002 : Step(482): len = 129759, overlap = 150.5
PHY-3002 : Step(483): len = 127358, overlap = 162.75
PHY-3002 : Step(484): len = 124183, overlap = 181.5
PHY-3002 : Step(485): len = 120670, overlap = 194
PHY-3002 : Step(486): len = 116013, overlap = 201
PHY-3002 : Step(487): len = 113249, overlap = 205.5
PHY-3002 : Step(488): len = 110343, overlap = 211.5
PHY-3002 : Step(489): len = 108364, overlap = 216.25
PHY-3002 : Step(490): len = 106641, overlap = 227
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.93782e-06
PHY-3002 : Step(491): len = 106906, overlap = 225.75
PHY-3002 : Step(492): len = 107751, overlap = 225.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.6289e-05
PHY-3002 : Step(493): len = 109829, overlap = 217.25
PHY-3002 : Step(494): len = 118112, overlap = 201
PHY-3002 : Step(495): len = 119375, overlap = 190.5
PHY-3002 : Step(496): len = 119850, overlap = 186
PHY-3002 : Step(497): len = 120861, overlap = 181.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.20238e-05
PHY-3002 : Step(498): len = 124997, overlap = 166.5
PHY-3002 : Step(499): len = 136346, overlap = 130.25
PHY-3002 : Step(500): len = 136344, overlap = 127
PHY-3002 : Step(501): len = 136809, overlap = 124.25
PHY-3002 : Step(502): len = 137775, overlap = 123
PHY-3002 : Step(503): len = 139228, overlap = 122
PHY-3002 : Step(504): len = 140815, overlap = 116.5
PHY-3002 : Step(505): len = 141236, overlap = 114.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.34369e-05
PHY-3002 : Step(506): len = 146359, overlap = 97.75
PHY-3002 : Step(507): len = 152867, overlap = 84.5
PHY-3002 : Step(508): len = 152130, overlap = 86
PHY-3002 : Step(509): len = 152259, overlap = 85.75
PHY-3002 : Step(510): len = 152082, overlap = 84.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000110639
PHY-3002 : Step(511): len = 156881, overlap = 72.5
PHY-3002 : Step(512): len = 160607, overlap = 66.75
PHY-3002 : Step(513): len = 161221, overlap = 62
PHY-3002 : Step(514): len = 161942, overlap = 60.25
PHY-3002 : Step(515): len = 162649, overlap = 57.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.46557e-05
PHY-3002 : Step(516): len = 162016, overlap = 111.25
PHY-3002 : Step(517): len = 160350, overlap = 117
PHY-3002 : Step(518): len = 157499, overlap = 115.5
PHY-3002 : Step(519): len = 154378, overlap = 114.25
PHY-3002 : Step(520): len = 152425, overlap = 119.5
PHY-3002 : Step(521): len = 151082, overlap = 125.75
PHY-3002 : Step(522): len = 148895, overlap = 133
PHY-3002 : Step(523): len = 146319, overlap = 135.5
PHY-3002 : Step(524): len = 144530, overlap = 136
PHY-3002 : Step(525): len = 142979, overlap = 139
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000109311
PHY-3002 : Step(526): len = 146833, overlap = 127.75
PHY-3002 : Step(527): len = 150524, overlap = 111.5
PHY-3002 : Step(528): len = 153528, overlap = 105.5
PHY-3002 : Step(529): len = 153193, overlap = 105.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000218623
PHY-3002 : Step(530): len = 157371, overlap = 93.25
PHY-3002 : Step(531): len = 163017, overlap = 80.25
PHY-3002 : Step(532): len = 164594, overlap = 76.25
PHY-3002 : Step(533): len = 165260, overlap = 71
PHY-3002 : Step(534): len = 165710, overlap = 67
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000437246
PHY-3002 : Step(535): len = 168864, overlap = 62
PHY-3002 : Step(536): len = 170892, overlap = 59.25
PHY-3002 : Step(537): len = 173640, overlap = 55
PHY-3002 : Step(538): len = 174287, overlap = 53.75
PHY-3002 : Step(539): len = 174071, overlap = 56.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000842335
PHY-3002 : Step(540): len = 175668, overlap = 55.25
PHY-3002 : Step(541): len = 176983, overlap = 53.5
PHY-3002 : Step(542): len = 178732, overlap = 53.25
PHY-3002 : Step(543): len = 178923, overlap = 50.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.462047s wall, 0.531250s user + 0.328125s system = 0.859375s CPU (186.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000269529
PHY-3002 : Step(544): len = 185393, overlap = 14
PHY-3002 : Step(545): len = 181032, overlap = 24.75
PHY-3002 : Step(546): len = 177204, overlap = 34
PHY-3002 : Step(547): len = 174201, overlap = 40.5
PHY-3002 : Step(548): len = 172630, overlap = 49.25
PHY-3002 : Step(549): len = 171622, overlap = 58.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000539058
PHY-3002 : Step(550): len = 173410, overlap = 54.25
PHY-3002 : Step(551): len = 174645, overlap = 49.75
PHY-3002 : Step(552): len = 175711, overlap = 46.75
PHY-3002 : Step(553): len = 176140, overlap = 46.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00107812
PHY-3002 : Step(554): len = 177414, overlap = 43.75
PHY-3002 : Step(555): len = 178461, overlap = 42.5
PHY-3002 : Step(556): len = 180124, overlap = 40
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022536s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.3%)

PHY-3001 : Legalized: Len = 185942, Over = 0
PHY-3001 : Final: Len = 185942, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 497896, over cnt = 80(0%), over = 90, worst = 2
PHY-1002 : len = 498248, over cnt = 44(0%), over = 51, worst = 2
PHY-1002 : len = 497928, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 497976, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 497512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.137738s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (147.5%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2193 has valid locations, 61 needs to be replaced
PHY-3001 : design contains 2268 instances, 2242 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 19631, tnet num: 4574, tinst num: 2268, tnode num: 20644, tedge num: 31067.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.502642s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (101.9%)

RUN-1004 : used memory is 556 MB, reserved memory is 745 MB, peak memory is 757 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4574 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 954 clock pins, and constraint 1013 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.706137s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (102.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 194112
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.862735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(557): len = 193671, overlap = 0
PHY-3002 : Step(558): len = 193671, overlap = 0
PHY-3002 : Step(559): len = 193335, overlap = 0
PHY-3002 : Step(560): len = 193335, overlap = 0
PHY-3002 : Step(561): len = 193204, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004801s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.862735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.61372e-05
PHY-3002 : Step(562): len = 193108, overlap = 2
PHY-3002 : Step(563): len = 193116, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.22744e-05
PHY-3002 : Step(564): len = 193026, overlap = 2
PHY-3002 : Step(565): len = 193026, overlap = 2
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000104549
PHY-3002 : Step(566): len = 192977, overlap = 1.75
PHY-3002 : Step(567): len = 192985, overlap = 1.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.862735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000120637
PHY-3002 : Step(568): len = 192881, overlap = 7.75
PHY-3002 : Step(569): len = 192881, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000208176
PHY-3002 : Step(570): len = 192895, overlap = 5.75
PHY-3002 : Step(571): len = 192895, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000335649
PHY-3002 : Step(572): len = 192848, overlap = 6.5
PHY-3002 : Step(573): len = 192903, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047185s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (198.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.862735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000331377
PHY-3002 : Step(574): len = 193018, overlap = 0.75
PHY-3002 : Step(575): len = 193018, overlap = 0.75
PHY-3002 : Step(576): len = 192961, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007435s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (210.1%)

PHY-3001 : Legalized: Len = 193145, Over = 0
PHY-3001 : Final: Len = 193145, Over = 0
RUN-1003 : finish command "place -eco" in  2.595422s wall, 2.906250s user + 0.421875s system = 3.328125s CPU (128.2%)

RUN-1004 : used memory is 554 MB, reserved memory is 749 MB, peak memory is 757 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  16.350890s wall, 31.593750s user + 4.015625s system = 35.609375s CPU (217.8%)

RUN-1004 : used memory is 554 MB, reserved memory is 749 MB, peak memory is 757 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2869 to 1971
PHY-1001 : Pin misalignment score is improved from 1971 to 1921
PHY-1001 : Pin misalignment score is improved from 1921 to 1916
PHY-1001 : Pin misalignment score is improved from 1916 to 1916
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2270 instances
RUN-1001 : 1133 mslices, 1109 lslices, 11 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4576 nets
RUN-1001 : 2945 nets have 2 pins
RUN-1001 : 792 nets have [3 - 5] pins
RUN-1001 : 529 nets have [6 - 10] pins
RUN-1001 : 199 nets have [11 - 20] pins
RUN-1001 : 109 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 482936, over cnt = 108(0%), over = 119, worst = 2
PHY-1002 : len = 483232, over cnt = 69(0%), over = 76, worst = 2
PHY-1002 : len = 483192, over cnt = 27(0%), over = 28, worst = 2
PHY-1002 : len = 482664, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 482744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.120380s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (103.8%)

PHY-1001 : End global routing;  0.387995s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (96.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.155526s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (100.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000102s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 710672, over cnt = 118(0%), over = 118, worst = 1
PHY-1001 : End Routed; 11.246071s wall, 20.000000s user + 1.203125s system = 21.203125s CPU (188.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 707888, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : End DR Iter 1; 0.203314s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (107.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 707504, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.072711s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (107.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 707456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 707456
PHY-1001 : End DR Iter 3; 0.042120s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (111.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  15.954095s wall, 23.406250s user + 2.203125s system = 25.609375s CPU (160.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  17.139268s wall, 24.609375s user + 2.234375s system = 26.843750s CPU (156.6%)

RUN-1004 : used memory is 533 MB, reserved memory is 768 MB, peak memory is 760 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                2
  #output               9
  #inout                0

Utilization Statistics
#lut                 4481   out of  19600   22.86%
#reg                  485   out of  19600    2.47%
#le                  4483
  #lut only          3998   out of   4483   89.18%
  #reg only             2   out of   4483    0.04%
  #lut&reg            483   out of   4483   10.77%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   10   out of    188    5.32%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  5.055565s wall, 3.312500s user + 1.265625s system = 4.578125s CPU (90.6%)

RUN-1004 : used memory is 617 MB, reserved memory is 769 MB, peak memory is 760 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2270
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4576, pip num: 47507
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1444 valid insts, and 137927 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000" in  10.137815s wall, 28.625000s user + 1.062500s system = 29.687500s CPU (292.8%)

RUN-1004 : used memory is 638 MB, reserved memory is 779 MB, peak memory is 760 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.826486s wall, 1.750000s user + 0.234375s system = 1.984375s CPU (108.6%)

RUN-1004 : used memory is 780 MB, reserved memory is 898 MB, peak memory is 781 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.634839s wall, 0.234375s user + 0.578125s system = 0.812500s CPU (12.2%)

RUN-1004 : used memory is 808 MB, reserved memory is 928 MB, peak memory is 809 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.020558s wall, 2.078125s user + 0.875000s system = 2.953125s CPU (32.7%)

RUN-1004 : used memory is 712 MB, reserved memory is 827 MB, peak memory is 809 MB
GUI-1001 : Download success!
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(75)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=154,DATA_DEPTH_B=154,MODE="SP",INIT_FILE="../../tools/keil/hand_10.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(75)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  2.337663s wall, 1.500000s user + 0.250000s system = 1.750000s CPU (74.9%)

RUN-1004 : used memory is 292 MB, reserved memory is 636 MB, peak memory is 809 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = E7;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment GPIO_5  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(19)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(19)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6256/548 useful/useless nets, 5995/485 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 133 onehot mux instances.
SYN-1020 : Optimized 1588 distributor mux.
SYN-1016 : Merged 3246 instances.
SYN-1015 : Optimize round 1, 6047 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5739/131 useful/useless nets, 5494/2437 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2522 better
SYN-1014 : Optimize round 3
SYN-1032 : 5702/40 useful/useless nets, 5457/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5683/1 useful/useless nets, 5438/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5679/0 useful/useless nets, 5434/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.329745s wall, 3.531250s user + 0.500000s system = 4.031250s CPU (93.1%)

RUN-1004 : used memory is 364 MB, reserved memory is 648 MB, peak memory is 809 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                2
  #output               9
  #inout                0

Gate Statistics
#Basic gates         3879
  #and               1706
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               958
  #FADD                 0
  #DFF                482
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1247

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3397   |482    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  2.964435s wall, 2.156250s user + 0.843750s system = 3.000000s CPU (101.2%)

RUN-1004 : used memory is 447 MB, reserved memory is 670 MB, peak memory is 809 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 11 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand_10.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5690/0 useful/useless nets, 5453/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7846/0 useful/useless nets, 7609/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6262/0 useful/useless nets, 6025/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18600/9 useful/useless nets, 18363/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4254 (3.31), #lev = 40 (30.51)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.76 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17443 instances into 4062 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5175/6 useful/useless nets, 4941/6 useful/useless insts
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 5175/0 useful/useless nets, 4941/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 481 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4057 LUT to BLE ...
SYN-4008 : Packed 4057 LUT and 458 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 17 SEQ (21 nodes)...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 3582 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4059/4246 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                2
  #output               9
  #inout                0

Utilization Statistics
#lut                 4375   out of  19600   22.32%
#reg                  481   out of  19600    2.45%
#le                  4377
  #lut only          3896   out of   4377   89.01%
  #reg only             2   out of   4377    0.05%
  #lut&reg            479   out of   4377   10.94%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   11   out of    188    5.85%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4377  |4375  |481   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  19.737880s wall, 19.375000s user + 2.000000s system = 21.375000s CPU (108.3%)

RUN-1004 : used memory is 513 MB, reserved memory is 719 MB, peak memory is 809 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  3.926966s wall, 2.781250s user + 0.953125s system = 3.734375s CPU (95.1%)

RUN-1004 : used memory is 552 MB, reserved memory is 760 MB, peak memory is 809 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2217 instances
RUN-1001 : 1095 mslices, 1094 lslices, 11 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4523 nets
RUN-1001 : 2963 nets have 2 pins
RUN-1001 : 802 nets have [3 - 5] pins
RUN-1001 : 511 nets have [6 - 10] pins
RUN-1001 : 153 nets have [11 - 20] pins
RUN-1001 : 88 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2215 instances, 2189 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 19269, tnet num: 4521, tinst num: 2215, tnode num: 20274, tedge num: 30607.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.469359s wall, 1.468750s user + 0.125000s system = 1.593750s CPU (108.5%)

RUN-1004 : used memory is 567 MB, reserved memory is 775 MB, peak memory is 809 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 946 clock pins, and constraint 1005 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.697721s wall, 1.687500s user + 0.203125s system = 1.890625s CPU (111.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.351e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.865980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(577): len = 1.04792e+06, overlap = 27
PHY-3002 : Step(578): len = 880705, overlap = 25.25
PHY-3002 : Step(579): len = 797819, overlap = 36
PHY-3002 : Step(580): len = 733798, overlap = 44.25
PHY-3002 : Step(581): len = 676081, overlap = 61.5
PHY-3002 : Step(582): len = 627624, overlap = 81.25
PHY-3002 : Step(583): len = 582852, overlap = 98.75
PHY-3002 : Step(584): len = 539510, overlap = 118
PHY-3002 : Step(585): len = 498443, overlap = 130
PHY-3002 : Step(586): len = 465406, overlap = 145.5
PHY-3002 : Step(587): len = 430008, overlap = 159.5
PHY-3002 : Step(588): len = 393139, overlap = 179
PHY-3002 : Step(589): len = 365260, overlap = 187.75
PHY-3002 : Step(590): len = 333878, overlap = 201.5
PHY-3002 : Step(591): len = 303369, overlap = 211.25
PHY-3002 : Step(592): len = 276633, overlap = 224.75
PHY-3002 : Step(593): len = 254254, overlap = 235
PHY-3002 : Step(594): len = 225867, overlap = 256
PHY-3002 : Step(595): len = 198520, overlap = 275.5
PHY-3002 : Step(596): len = 179841, overlap = 290.75
PHY-3002 : Step(597): len = 163554, overlap = 301.5
PHY-3002 : Step(598): len = 138994, overlap = 322.25
PHY-3002 : Step(599): len = 119574, overlap = 335.75
PHY-3002 : Step(600): len = 108358, overlap = 347.25
PHY-3002 : Step(601): len = 95127.2, overlap = 357.5
PHY-3002 : Step(602): len = 69368.4, overlap = 397.75
PHY-3002 : Step(603): len = 66757.4, overlap = 403
PHY-3002 : Step(604): len = 54730.3, overlap = 414
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.84386e-06
PHY-3002 : Step(605): len = 53511.5, overlap = 414.5
PHY-3002 : Step(606): len = 54879.2, overlap = 410.5
PHY-3002 : Step(607): len = 58392.2, overlap = 407.5
PHY-3002 : Step(608): len = 56548.8, overlap = 406.5
PHY-3002 : Step(609): len = 57007.2, overlap = 406.5
PHY-3002 : Step(610): len = 59403.4, overlap = 403
PHY-3002 : Step(611): len = 71307.1, overlap = 374.5
PHY-3002 : Step(612): len = 74401.2, overlap = 363
PHY-3002 : Step(613): len = 74399, overlap = 357.25
PHY-3002 : Step(614): len = 75923.3, overlap = 351
PHY-3002 : Step(615): len = 78787.5, overlap = 342
PHY-3002 : Step(616): len = 82184.8, overlap = 327
PHY-3002 : Step(617): len = 85207.2, overlap = 309
PHY-3002 : Step(618): len = 86083.8, overlap = 299.25
PHY-3002 : Step(619): len = 86690.3, overlap = 290.25
PHY-3002 : Step(620): len = 87358.5, overlap = 281.75
PHY-3002 : Step(621): len = 89122.1, overlap = 272.75
PHY-3002 : Step(622): len = 89831.8, overlap = 265.5
PHY-3002 : Step(623): len = 89947.9, overlap = 258.25
PHY-3002 : Step(624): len = 89445.4, overlap = 259
PHY-3002 : Step(625): len = 89608.1, overlap = 257.25
PHY-3002 : Step(626): len = 89069.5, overlap = 260.5
PHY-3002 : Step(627): len = 88526.7, overlap = 265.75
PHY-3002 : Step(628): len = 87314.7, overlap = 272.5
PHY-3002 : Step(629): len = 86357.2, overlap = 272.25
PHY-3002 : Step(630): len = 85416.5, overlap = 271.25
PHY-3002 : Step(631): len = 84084.1, overlap = 270
PHY-3002 : Step(632): len = 82456, overlap = 278
PHY-3002 : Step(633): len = 80834.4, overlap = 281.25
PHY-3002 : Step(634): len = 79673, overlap = 287
PHY-3002 : Step(635): len = 78646.9, overlap = 289.25
PHY-3002 : Step(636): len = 77792, overlap = 292.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.68772e-06
PHY-3002 : Step(637): len = 77980.6, overlap = 294.25
PHY-3002 : Step(638): len = 78780.9, overlap = 290.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.87652e-06
PHY-3002 : Step(639): len = 79461.3, overlap = 282.25
PHY-3002 : Step(640): len = 86522.1, overlap = 254
PHY-3002 : Step(641): len = 91236.4, overlap = 230.75
PHY-3002 : Step(642): len = 91451.3, overlap = 233.25
PHY-3002 : Step(643): len = 92936, overlap = 226.25
PHY-3002 : Step(644): len = 93994, overlap = 224.25
PHY-3002 : Step(645): len = 94747.8, overlap = 222
PHY-3002 : Step(646): len = 95906, overlap = 217.5
PHY-3002 : Step(647): len = 96594.5, overlap = 215.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.1753e-05
PHY-3002 : Step(648): len = 97641, overlap = 209.75
PHY-3002 : Step(649): len = 99859.1, overlap = 201.75
PHY-3002 : Step(650): len = 102007, overlap = 192
PHY-3002 : Step(651): len = 104967, overlap = 180.5
PHY-3002 : Step(652): len = 109281, overlap = 164.75
PHY-3002 : Step(653): len = 109517, overlap = 163.5
PHY-3002 : Step(654): len = 109921, overlap = 162
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.35061e-05
PHY-3002 : Step(655): len = 111760, overlap = 158.5
PHY-3002 : Step(656): len = 116821, overlap = 150.5
PHY-3002 : Step(657): len = 117660, overlap = 153.5
PHY-3002 : Step(658): len = 118691, overlap = 146.75
PHY-3002 : Step(659): len = 119853, overlap = 144.5
PHY-3002 : Step(660): len = 119792, overlap = 144.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.525e-05
PHY-3002 : Step(661): len = 121716, overlap = 133.75
PHY-3002 : Step(662): len = 129472, overlap = 119
PHY-3002 : Step(663): len = 129797, overlap = 117.25
PHY-3002 : Step(664): len = 130971, overlap = 109.5
PHY-3002 : Step(665): len = 131785, overlap = 112.75
PHY-3002 : Step(666): len = 132357, overlap = 114.5
PHY-3002 : Step(667): len = 132314, overlap = 111.75
PHY-3002 : Step(668): len = 132580, overlap = 108.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.05e-05
PHY-3002 : Step(669): len = 135969, overlap = 108.5
PHY-3002 : Step(670): len = 139956, overlap = 100.75
PHY-3002 : Step(671): len = 139354, overlap = 92
PHY-3002 : Step(672): len = 139149, overlap = 90.75
PHY-3002 : Step(673): len = 139023, overlap = 91
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000175995
PHY-3002 : Step(674): len = 142364, overlap = 86.25
PHY-3002 : Step(675): len = 145520, overlap = 73
PHY-3002 : Step(676): len = 145835, overlap = 72.25
PHY-3002 : Step(677): len = 145897, overlap = 68
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016747s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (373.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.81932e-06
PHY-3002 : Step(678): len = 140223, overlap = 135.25
PHY-3002 : Step(679): len = 132564, overlap = 160.75
PHY-3002 : Step(680): len = 129969, overlap = 159.75
PHY-3002 : Step(681): len = 128057, overlap = 163
PHY-3002 : Step(682): len = 126338, overlap = 165.5
PHY-3002 : Step(683): len = 124016, overlap = 174.25
PHY-3002 : Step(684): len = 120152, overlap = 182.5
PHY-3002 : Step(685): len = 115852, overlap = 188
PHY-3002 : Step(686): len = 112679, overlap = 195.75
PHY-3002 : Step(687): len = 108752, overlap = 205
PHY-3002 : Step(688): len = 105855, overlap = 211.25
PHY-3002 : Step(689): len = 103771, overlap = 222.75
PHY-3002 : Step(690): len = 101968, overlap = 230.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.63863e-06
PHY-3002 : Step(691): len = 102891, overlap = 226.75
PHY-3002 : Step(692): len = 105401, overlap = 217.75
PHY-3002 : Step(693): len = 109233, overlap = 206.25
PHY-3002 : Step(694): len = 109676, overlap = 204
PHY-3002 : Step(695): len = 110519, overlap = 200.25
PHY-3002 : Step(696): len = 111251, overlap = 197
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.92773e-05
PHY-3002 : Step(697): len = 115032, overlap = 192
PHY-3002 : Step(698): len = 120774, overlap = 183.5
PHY-3002 : Step(699): len = 120818, overlap = 180.75
PHY-3002 : Step(700): len = 121601, overlap = 177.5
PHY-3002 : Step(701): len = 122815, overlap = 173.25
PHY-3002 : Step(702): len = 124894, overlap = 166.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.85545e-05
PHY-3002 : Step(703): len = 128082, overlap = 155
PHY-3002 : Step(704): len = 137376, overlap = 121
PHY-3002 : Step(705): len = 138618, overlap = 121.5
PHY-3002 : Step(706): len = 139305, overlap = 119.5
PHY-3002 : Step(707): len = 140952, overlap = 112.75
PHY-3002 : Step(708): len = 141735, overlap = 111.25
PHY-3002 : Step(709): len = 142621, overlap = 109.75
PHY-3002 : Step(710): len = 143359, overlap = 108.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.7109e-05
PHY-3002 : Step(711): len = 147339, overlap = 101
PHY-3002 : Step(712): len = 153704, overlap = 80.75
PHY-3002 : Step(713): len = 153226, overlap = 78.5
PHY-3002 : Step(714): len = 153398, overlap = 77.75
PHY-3002 : Step(715): len = 153325, overlap = 77
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00014301
PHY-3002 : Step(716): len = 158870, overlap = 68.25
PHY-3002 : Step(717): len = 162382, overlap = 55.25
PHY-3002 : Step(718): len = 162925, overlap = 53.75
PHY-3002 : Step(719): len = 163230, overlap = 53.75
PHY-3002 : Step(720): len = 163240, overlap = 56.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000278496
PHY-3002 : Step(721): len = 166761, overlap = 46.5
PHY-3002 : Step(722): len = 168221, overlap = 44.25
PHY-3002 : Step(723): len = 168986, overlap = 40.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000556992
PHY-3002 : Step(724): len = 170692, overlap = 39.25
PHY-3002 : Step(725): len = 172149, overlap = 37.75
PHY-3002 : Step(726): len = 171963, overlap = 38
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.14333e-05
PHY-3002 : Step(727): len = 169881, overlap = 99.25
PHY-3002 : Step(728): len = 167835, overlap = 89.75
PHY-3002 : Step(729): len = 165175, overlap = 89.25
PHY-3002 : Step(730): len = 161911, overlap = 86
PHY-3002 : Step(731): len = 159199, overlap = 92
PHY-3002 : Step(732): len = 156066, overlap = 102.25
PHY-3002 : Step(733): len = 154020, overlap = 104.25
PHY-3002 : Step(734): len = 152616, overlap = 103
PHY-3002 : Step(735): len = 151602, overlap = 107
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000182867
PHY-3002 : Step(736): len = 155334, overlap = 99
PHY-3002 : Step(737): len = 157962, overlap = 91.5
PHY-3002 : Step(738): len = 160180, overlap = 92.5
PHY-3002 : Step(739): len = 160141, overlap = 91.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000359843
PHY-3002 : Step(740): len = 163483, overlap = 83.25
PHY-3002 : Step(741): len = 168124, overlap = 68.5
PHY-3002 : Step(742): len = 169840, overlap = 63
PHY-3002 : Step(743): len = 169942, overlap = 63.5
PHY-3002 : Step(744): len = 169887, overlap = 61.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.423776s wall, 0.453125s user + 0.375000s system = 0.828125s CPU (195.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000199595
PHY-3002 : Step(745): len = 178636, overlap = 17
PHY-3002 : Step(746): len = 174699, overlap = 28.5
PHY-3002 : Step(747): len = 171118, overlap = 41.75
PHY-3002 : Step(748): len = 168662, overlap = 52.75
PHY-3002 : Step(749): len = 166997, overlap = 64.5
PHY-3002 : Step(750): len = 166101, overlap = 69.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00039919
PHY-3002 : Step(751): len = 168251, overlap = 60.5
PHY-3002 : Step(752): len = 169693, overlap = 55.5
PHY-3002 : Step(753): len = 170832, overlap = 49.25
PHY-3002 : Step(754): len = 171711, overlap = 50.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000759544
PHY-3002 : Step(755): len = 173297, overlap = 46.5
PHY-3002 : Step(756): len = 174996, overlap = 42.25
PHY-3002 : Step(757): len = 176693, overlap = 42.25
PHY-3002 : Step(758): len = 176662, overlap = 43.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028599s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.3%)

PHY-3001 : Legalized: Len = 183305, Over = 0
PHY-3001 : Final: Len = 183305, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 487744, over cnt = 86(0%), over = 94, worst = 2
PHY-1002 : len = 488264, over cnt = 44(0%), over = 47, worst = 2
PHY-1002 : len = 488496, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 488072, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 485448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.133716s wall, 0.156250s user + 0.062500s system = 0.218750s CPU (163.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2193 has valid locations, 61 needs to be replaced
PHY-3001 : design contains 2268 instances, 2242 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 19632, tnet num: 4574, tinst num: 2268, tnode num: 20645, tedge num: 31069.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.530112s wall, 1.515625s user + 0.140625s system = 1.656250s CPU (108.2%)

RUN-1004 : used memory is 606 MB, reserved memory is 808 MB, peak memory is 809 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4574 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 954 clock pins, and constraint 1013 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.780130s wall, 1.765625s user + 0.187500s system = 1.953125s CPU (109.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 191684
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.862735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(759): len = 191143, overlap = 0
PHY-3002 : Step(760): len = 191143, overlap = 0
PHY-3002 : Step(761): len = 190861, overlap = 0
PHY-3002 : Step(762): len = 190861, overlap = 0
PHY-3002 : Step(763): len = 190741, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005484s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.862735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.5995e-05
PHY-3002 : Step(764): len = 190536, overlap = 2
PHY-3002 : Step(765): len = 190536, overlap = 2
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.199e-05
PHY-3002 : Step(766): len = 190446, overlap = 2.75
PHY-3002 : Step(767): len = 190446, overlap = 2.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00010398
PHY-3002 : Step(768): len = 190364, overlap = 2.5
PHY-3002 : Step(769): len = 190364, overlap = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.862735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.59992e-05
PHY-3002 : Step(770): len = 190322, overlap = 7.25
PHY-3002 : Step(771): len = 190338, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000171998
PHY-3002 : Step(772): len = 190285, overlap = 6.5
PHY-3002 : Step(773): len = 190285, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029241s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (267.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.862735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000317821
PHY-3002 : Step(774): len = 190612, overlap = 0.75
PHY-3002 : Step(775): len = 190621, overlap = 1
PHY-3002 : Step(776): len = 190638, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008640s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 190736, Over = 0
PHY-3001 : Final: Len = 190736, Over = 0
RUN-1003 : finish command "place -eco" in  2.538215s wall, 2.906250s user + 0.593750s system = 3.500000s CPU (137.9%)

RUN-1004 : used memory is 609 MB, reserved memory is 812 MB, peak memory is 809 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  15.411732s wall, 30.343750s user + 5.578125s system = 35.921875s CPU (233.1%)

RUN-1004 : used memory is 609 MB, reserved memory is 812 MB, peak memory is 809 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2847 to 1996
PHY-1001 : Pin misalignment score is improved from 1996 to 1953
PHY-1001 : Pin misalignment score is improved from 1953 to 1950
PHY-1001 : Pin misalignment score is improved from 1950 to 1950
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2270 instances
RUN-1001 : 1133 mslices, 1109 lslices, 11 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4576 nets
RUN-1001 : 2944 nets have 2 pins
RUN-1001 : 793 nets have [3 - 5] pins
RUN-1001 : 528 nets have [6 - 10] pins
RUN-1001 : 198 nets have [11 - 20] pins
RUN-1001 : 111 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 471880, over cnt = 106(0%), over = 115, worst = 2
PHY-1002 : len = 472184, over cnt = 64(0%), over = 69, worst = 2
PHY-1002 : len = 471304, over cnt = 26(0%), over = 27, worst = 2
PHY-1002 : len = 471184, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 471176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.125319s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (124.7%)

PHY-1001 : End global routing;  0.405080s wall, 0.406250s user + 0.062500s system = 0.468750s CPU (115.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.093450s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (133.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000105s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 77% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 698864, over cnt = 152(0%), over = 152, worst = 1
PHY-1001 : End Routed; 10.452012s wall, 18.890625s user + 1.250000s system = 20.140625s CPU (192.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 693920, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 1; 0.260396s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (108.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 693448, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 693448
PHY-1001 : End DR Iter 2; 0.060610s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (103.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.481690s wall, 22.031250s user + 2.109375s system = 24.140625s CPU (166.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.659586s wall, 23.218750s user + 2.281250s system = 25.500000s CPU (162.8%)

RUN-1004 : used memory is 732 MB, reserved memory is 857 MB, peak memory is 946 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                2
  #output               9
  #inout                0

Utilization Statistics
#lut                 4481   out of  19600   22.86%
#reg                  485   out of  19600    2.47%
#le                  4483
  #lut only          3998   out of   4483   89.18%
  #reg only             2   out of   4483    0.04%
  #lut&reg            483   out of   4483   10.77%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   10   out of    188    5.32%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.159850s wall, 3.109375s user + 0.781250s system = 3.890625s CPU (93.5%)

RUN-1004 : used memory is 733 MB, reserved memory is 857 MB, peak memory is 946 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2270
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4576, pip num: 47216
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1435 valid insts, and 137385 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000" in  9.765383s wall, 27.546875s user + 1.171875s system = 28.718750s CPU (294.1%)

RUN-1004 : used memory is 743 MB, reserved memory is 858 MB, peak memory is 946 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.934884s wall, 1.843750s user + 0.250000s system = 2.093750s CPU (108.2%)

RUN-1004 : used memory is 843 MB, reserved memory is 954 MB, peak memory is 946 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.626442s wall, 0.265625s user + 0.593750s system = 0.859375s CPU (13.0%)

RUN-1004 : used memory is 872 MB, reserved memory is 984 MB, peak memory is 946 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.118965s wall, 2.265625s user + 0.890625s system = 3.156250s CPU (34.6%)

RUN-1004 : used memory is 811 MB, reserved memory is 921 MB, peak memory is 946 MB
GUI-1001 : Download success!
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(75)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=154,DATA_DEPTH_B=154,MODE="SP",INIT_FILE="../../tools/keil/hand_10.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(75)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.322577s wall, 1.328125s user + 0.109375s system = 1.437500s CPU (108.7%)

RUN-1004 : used memory is 601 MB, reserved memory is 697 MB, peak memory is 946 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = E7;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment GPIO_5  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(19)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(19)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6256/548 useful/useless nets, 5995/485 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 133 onehot mux instances.
SYN-1020 : Optimized 1588 distributor mux.
SYN-1016 : Merged 3246 instances.
SYN-1015 : Optimize round 1, 6047 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5739/131 useful/useless nets, 5494/2437 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2522 better
SYN-1014 : Optimize round 3
SYN-1032 : 5702/40 useful/useless nets, 5457/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5683/1 useful/useless nets, 5438/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5679/0 useful/useless nets, 5434/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.051700s wall, 3.546875s user + 0.390625s system = 3.937500s CPU (97.2%)

RUN-1004 : used memory is 605 MB, reserved memory is 700 MB, peak memory is 946 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                2
  #output               9
  #inout                0

Gate Statistics
#Basic gates         3879
  #and               1706
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               958
  #FADD                 0
  #DFF                482
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1247

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3397   |482    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.002583s wall, 2.250000s user + 0.562500s system = 2.812500s CPU (93.7%)

RUN-1004 : used memory is 607 MB, reserved memory is 702 MB, peak memory is 946 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 11 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand_10.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5690/0 useful/useless nets, 5453/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7846/0 useful/useless nets, 7609/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6262/0 useful/useless nets, 6025/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18600/9 useful/useless nets, 18363/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4254 (3.31), #lev = 40 (30.51)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.77 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17443 instances into 4062 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5175/6 useful/useless nets, 4941/6 useful/useless insts
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 5175/0 useful/useless nets, 4941/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 481 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4057 LUT to BLE ...
SYN-4008 : Packed 4057 LUT and 458 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 17 SEQ (21 nodes)...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 3582 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4059/4246 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                2
  #output               9
  #inout                0

Utilization Statistics
#lut                 4375   out of  19600   22.32%
#reg                  481   out of  19600    2.45%
#le                  4377
  #lut only          3896   out of   4377   89.01%
  #reg only             2   out of   4377    0.05%
  #lut&reg            479   out of   4377   10.94%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   11   out of    188    5.85%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4377  |4375  |481   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  19.321075s wall, 19.265625s user + 1.484375s system = 20.750000s CPU (107.4%)

RUN-1004 : used memory is 663 MB, reserved memory is 753 MB, peak memory is 946 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.222218s wall, 3.515625s user + 1.109375s system = 4.625000s CPU (109.5%)

RUN-1004 : used memory is 649 MB, reserved memory is 787 MB, peak memory is 946 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2217 instances
RUN-1001 : 1095 mslices, 1094 lslices, 11 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4523 nets
RUN-1001 : 2963 nets have 2 pins
RUN-1001 : 802 nets have [3 - 5] pins
RUN-1001 : 511 nets have [6 - 10] pins
RUN-1001 : 153 nets have [11 - 20] pins
RUN-1001 : 88 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2215 instances, 2189 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 19269, tnet num: 4521, tinst num: 2215, tnode num: 20274, tedge num: 30607.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.669474s wall, 1.687500s user + 0.171875s system = 1.859375s CPU (111.4%)

RUN-1004 : used memory is 658 MB, reserved memory is 797 MB, peak memory is 946 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 946 clock pins, and constraint 1005 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.957334s wall, 1.984375s user + 0.203125s system = 2.187500s CPU (111.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.35121e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.865980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(777): len = 1.04813e+06, overlap = 27
PHY-3002 : Step(778): len = 880917, overlap = 25.25
PHY-3002 : Step(779): len = 798030, overlap = 36
PHY-3002 : Step(780): len = 734002, overlap = 44.25
PHY-3002 : Step(781): len = 676285, overlap = 61.5
PHY-3002 : Step(782): len = 627826, overlap = 81.25
PHY-3002 : Step(783): len = 583052, overlap = 98.75
PHY-3002 : Step(784): len = 539705, overlap = 118
PHY-3002 : Step(785): len = 498644, overlap = 130
PHY-3002 : Step(786): len = 465607, overlap = 145.5
PHY-3002 : Step(787): len = 430206, overlap = 159.5
PHY-3002 : Step(788): len = 393341, overlap = 179
PHY-3002 : Step(789): len = 365459, overlap = 187.75
PHY-3002 : Step(790): len = 334080, overlap = 201.5
PHY-3002 : Step(791): len = 303561, overlap = 211.25
PHY-3002 : Step(792): len = 276854, overlap = 224.75
PHY-3002 : Step(793): len = 254430, overlap = 235
PHY-3002 : Step(794): len = 226152, overlap = 255.75
PHY-3002 : Step(795): len = 198461, overlap = 275.5
PHY-3002 : Step(796): len = 182866, overlap = 288.5
PHY-3002 : Step(797): len = 163793, overlap = 301.5
PHY-3002 : Step(798): len = 126935, overlap = 332.75
PHY-3002 : Step(799): len = 116121, overlap = 342
PHY-3002 : Step(800): len = 107523, overlap = 347.5
PHY-3002 : Step(801): len = 74064.6, overlap = 400.75
PHY-3002 : Step(802): len = 70248.3, overlap = 402.25
PHY-3002 : Step(803): len = 60500.6, overlap = 408.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.48224e-06
PHY-3002 : Step(804): len = 58451.4, overlap = 407.75
PHY-3002 : Step(805): len = 64161.1, overlap = 404.25
PHY-3002 : Step(806): len = 76724.5, overlap = 385.25
PHY-3002 : Step(807): len = 74072.7, overlap = 374.25
PHY-3002 : Step(808): len = 74300.7, overlap = 369.75
PHY-3002 : Step(809): len = 77448.6, overlap = 362.25
PHY-3002 : Step(810): len = 87005.6, overlap = 344.5
PHY-3002 : Step(811): len = 90234, overlap = 326.75
PHY-3002 : Step(812): len = 91098.9, overlap = 320
PHY-3002 : Step(813): len = 92621.3, overlap = 314.25
PHY-3002 : Step(814): len = 97244.5, overlap = 300.75
PHY-3002 : Step(815): len = 98919.4, overlap = 287
PHY-3002 : Step(816): len = 99949.8, overlap = 277.75
PHY-3002 : Step(817): len = 100750, overlap = 271.5
PHY-3002 : Step(818): len = 100942, overlap = 266.75
PHY-3002 : Step(819): len = 101858, overlap = 257.25
PHY-3002 : Step(820): len = 101620, overlap = 255.5
PHY-3002 : Step(821): len = 101712, overlap = 253
PHY-3002 : Step(822): len = 101241, overlap = 252
PHY-3002 : Step(823): len = 100757, overlap = 251.5
PHY-3002 : Step(824): len = 100095, overlap = 248.25
PHY-3002 : Step(825): len = 99195.1, overlap = 238.75
PHY-3002 : Step(826): len = 98622.2, overlap = 233
PHY-3002 : Step(827): len = 97529, overlap = 227.75
PHY-3002 : Step(828): len = 96294.5, overlap = 228
PHY-3002 : Step(829): len = 94636.4, overlap = 234.75
PHY-3002 : Step(830): len = 92964.1, overlap = 239.25
PHY-3002 : Step(831): len = 91534.4, overlap = 242.5
PHY-3002 : Step(832): len = 90314.5, overlap = 252.5
PHY-3002 : Step(833): len = 89164.7, overlap = 254.5
PHY-3002 : Step(834): len = 88007.4, overlap = 262.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.96447e-06
PHY-3002 : Step(835): len = 87633.2, overlap = 258.75
PHY-3002 : Step(836): len = 88497.4, overlap = 257.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.23942e-06
PHY-3002 : Step(837): len = 90548, overlap = 249.25
PHY-3002 : Step(838): len = 97654.3, overlap = 221
PHY-3002 : Step(839): len = 97693.6, overlap = 214.75
PHY-3002 : Step(840): len = 98215.7, overlap = 204.75
PHY-3002 : Step(841): len = 99670, overlap = 201
PHY-3002 : Step(842): len = 100019, overlap = 196.75
PHY-3002 : Step(843): len = 101731, overlap = 185.25
PHY-3002 : Step(844): len = 103137, overlap = 182
PHY-3002 : Step(845): len = 105478, overlap = 182.5
PHY-3002 : Step(846): len = 105407, overlap = 183
PHY-3002 : Step(847): len = 105820, overlap = 184
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.64788e-05
PHY-3002 : Step(848): len = 106906, overlap = 177.5
PHY-3002 : Step(849): len = 110409, overlap = 174
PHY-3002 : Step(850): len = 115439, overlap = 150
PHY-3002 : Step(851): len = 116323, overlap = 145.25
PHY-3002 : Step(852): len = 117286, overlap = 145
PHY-3002 : Step(853): len = 118231, overlap = 144
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.29577e-05
PHY-3002 : Step(854): len = 119892, overlap = 138.25
PHY-3002 : Step(855): len = 126229, overlap = 117.25
PHY-3002 : Step(856): len = 128430, overlap = 109.5
PHY-3002 : Step(857): len = 129315, overlap = 105.5
PHY-3002 : Step(858): len = 130355, overlap = 100.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012450s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (125.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.68622e-06
PHY-3002 : Step(859): len = 129678, overlap = 160
PHY-3002 : Step(860): len = 125336, overlap = 175.75
PHY-3002 : Step(861): len = 119548, overlap = 189.75
PHY-3002 : Step(862): len = 115588, overlap = 196.5
PHY-3002 : Step(863): len = 112564, overlap = 215.25
PHY-3002 : Step(864): len = 107689, overlap = 237.75
PHY-3002 : Step(865): len = 103356, overlap = 242.75
PHY-3002 : Step(866): len = 101354, overlap = 246.5
PHY-3002 : Step(867): len = 99045.7, overlap = 252.75
PHY-3002 : Step(868): len = 97357.4, overlap = 256.5
PHY-3002 : Step(869): len = 95035.6, overlap = 261.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.37244e-06
PHY-3002 : Step(870): len = 94754.5, overlap = 261.25
PHY-3002 : Step(871): len = 95283.8, overlap = 261.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.31491e-06
PHY-3002 : Step(872): len = 96615.4, overlap = 259
PHY-3002 : Step(873): len = 101632, overlap = 254.25
PHY-3002 : Step(874): len = 105080, overlap = 251.75
PHY-3002 : Step(875): len = 105538, overlap = 250.75
PHY-3002 : Step(876): len = 107301, overlap = 249.25
PHY-3002 : Step(877): len = 110202, overlap = 242.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.86298e-05
PHY-3002 : Step(878): len = 110772, overlap = 238.25
PHY-3002 : Step(879): len = 116409, overlap = 221
PHY-3002 : Step(880): len = 120404, overlap = 200.75
PHY-3002 : Step(881): len = 121002, overlap = 193
PHY-3002 : Step(882): len = 122748, overlap = 183
PHY-3002 : Step(883): len = 124206, overlap = 169.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.71667e-05
PHY-3002 : Step(884): len = 126621, overlap = 157.75
PHY-3002 : Step(885): len = 139012, overlap = 125
PHY-3002 : Step(886): len = 139657, overlap = 119.75
PHY-3002 : Step(887): len = 139868, overlap = 115.25
PHY-3002 : Step(888): len = 141485, overlap = 113.75
PHY-3002 : Step(889): len = 143746, overlap = 110.5
PHY-3002 : Step(890): len = 144622, overlap = 106.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.43334e-05
PHY-3002 : Step(891): len = 148269, overlap = 100.5
PHY-3002 : Step(892): len = 154798, overlap = 86.75
PHY-3002 : Step(893): len = 154435, overlap = 87
PHY-3002 : Step(894): len = 154858, overlap = 83
PHY-3002 : Step(895): len = 155107, overlap = 73
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000132255
PHY-3002 : Step(896): len = 159840, overlap = 65.25
PHY-3002 : Step(897): len = 162818, overlap = 58
PHY-3002 : Step(898): len = 164747, overlap = 54.5
PHY-3002 : Step(899): len = 165799, overlap = 51.25
PHY-3002 : Step(900): len = 166388, overlap = 48.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.16292e-05
PHY-3002 : Step(901): len = 165280, overlap = 112.75
PHY-3002 : Step(902): len = 163544, overlap = 108.75
PHY-3002 : Step(903): len = 161218, overlap = 104
PHY-3002 : Step(904): len = 157473, overlap = 111
PHY-3002 : Step(905): len = 155112, overlap = 114.75
PHY-3002 : Step(906): len = 153001, overlap = 117
PHY-3002 : Step(907): len = 151292, overlap = 116.75
PHY-3002 : Step(908): len = 150185, overlap = 117.5
PHY-3002 : Step(909): len = 148528, overlap = 123.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000123258
PHY-3002 : Step(910): len = 151188, overlap = 111.75
PHY-3002 : Step(911): len = 153664, overlap = 104.75
PHY-3002 : Step(912): len = 155232, overlap = 96.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000246517
PHY-3002 : Step(913): len = 159799, overlap = 90.75
PHY-3002 : Step(914): len = 165198, overlap = 83.25
PHY-3002 : Step(915): len = 165420, overlap = 82.75
PHY-3002 : Step(916): len = 165817, overlap = 76.25
PHY-3002 : Step(917): len = 166741, overlap = 69.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000481716
PHY-3002 : Step(918): len = 169936, overlap = 63.25
PHY-3002 : Step(919): len = 171866, overlap = 57.25
PHY-3002 : Step(920): len = 174732, overlap = 55.25
PHY-3002 : Step(921): len = 175366, overlap = 53
PHY-3002 : Step(922): len = 175397, overlap = 50.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000963432
PHY-3002 : Step(923): len = 177224, overlap = 48
PHY-3002 : Step(924): len = 178100, overlap = 47.75
PHY-3002 : Step(925): len = 179631, overlap = 45.5
PHY-3002 : Step(926): len = 180718, overlap = 46.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.468622s wall, 0.468750s user + 0.468750s system = 0.937500s CPU (200.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000312461
PHY-3002 : Step(927): len = 187206, overlap = 9.75
PHY-3002 : Step(928): len = 182706, overlap = 18.25
PHY-3002 : Step(929): len = 179272, overlap = 25.5
PHY-3002 : Step(930): len = 176271, overlap = 34.75
PHY-3002 : Step(931): len = 174480, overlap = 45.75
PHY-3002 : Step(932): len = 173403, overlap = 54
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000624923
PHY-3002 : Step(933): len = 175408, overlap = 49.5
PHY-3002 : Step(934): len = 176498, overlap = 46
PHY-3002 : Step(935): len = 176821, overlap = 41.25
PHY-3002 : Step(936): len = 177320, overlap = 43
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00112147
PHY-3002 : Step(937): len = 178577, overlap = 40.5
PHY-3002 : Step(938): len = 179207, overlap = 39
PHY-3002 : Step(939): len = 180090, overlap = 40
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018924s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (165.1%)

PHY-3001 : Legalized: Len = 185830, Over = 0
PHY-3001 : Final: Len = 185830, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 496952, over cnt = 91(0%), over = 96, worst = 2
PHY-1002 : len = 497296, over cnt = 46(0%), over = 47, worst = 2
PHY-1002 : len = 496960, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 496920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.117325s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (173.1%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2193 has valid locations, 61 needs to be replaced
PHY-3001 : design contains 2268 instances, 2242 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 19632, tnet num: 4574, tinst num: 2268, tnode num: 20645, tedge num: 31069.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  3.302796s wall, 3.187500s user + 0.468750s system = 3.656250s CPU (110.7%)

RUN-1004 : used memory is 691 MB, reserved memory is 821 MB, peak memory is 946 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4574 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 954 clock pins, and constraint 1013 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  3.558659s wall, 3.468750s user + 0.500000s system = 3.968750s CPU (111.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 194187
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.862735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(940): len = 193673, overlap = 0.5
PHY-3002 : Step(941): len = 193673, overlap = 0.5
PHY-3002 : Step(942): len = 193358, overlap = 0.5
PHY-3002 : Step(943): len = 193358, overlap = 0.5
PHY-3002 : Step(944): len = 193253, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004510s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.862735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.02783e-05
PHY-3002 : Step(945): len = 193032, overlap = 3.5
PHY-3002 : Step(946): len = 193032, overlap = 3.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.05566e-05
PHY-3002 : Step(947): len = 192961, overlap = 2.75
PHY-3002 : Step(948): len = 192966, overlap = 2.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000121113
PHY-3002 : Step(949): len = 192897, overlap = 2.25
PHY-3002 : Step(950): len = 192897, overlap = 2.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.862735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.84823e-05
PHY-3002 : Step(951): len = 192875, overlap = 5.25
PHY-3002 : Step(952): len = 192875, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000176965
PHY-3002 : Step(953): len = 192799, overlap = 5
PHY-3002 : Step(954): len = 192799, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041073s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (190.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.862735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000305066
PHY-3002 : Step(955): len = 193073, overlap = 1.5
PHY-3002 : Step(956): len = 193073, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009036s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 193377, Over = 0
PHY-3001 : Final: Len = 193377, Over = 0
RUN-1003 : finish command "place -eco" in  4.495476s wall, 4.593750s user + 0.984375s system = 5.578125s CPU (124.1%)

RUN-1004 : used memory is 696 MB, reserved memory is 823 MB, peak memory is 946 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  16.732974s wall, 29.828125s user + 5.375000s system = 35.203125s CPU (210.4%)

RUN-1004 : used memory is 696 MB, reserved memory is 823 MB, peak memory is 946 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2845 to 2007
PHY-1001 : Pin misalignment score is improved from 2007 to 1957
PHY-1001 : Pin misalignment score is improved from 1957 to 1946
PHY-1001 : Pin misalignment score is improved from 1946 to 1946
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2270 instances
RUN-1001 : 1133 mslices, 1109 lslices, 11 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4576 nets
RUN-1001 : 2944 nets have 2 pins
RUN-1001 : 794 nets have [3 - 5] pins
RUN-1001 : 529 nets have [6 - 10] pins
RUN-1001 : 195 nets have [11 - 20] pins
RUN-1001 : 112 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 481624, over cnt = 117(0%), over = 123, worst = 2
PHY-1002 : len = 482032, over cnt = 75(0%), over = 77, worst = 2
PHY-1002 : len = 481824, over cnt = 30(0%), over = 31, worst = 2
PHY-1002 : len = 481240, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 481280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.123079s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (127.0%)

PHY-1001 : End global routing;  0.323344s wall, 0.312500s user + 0.062500s system = 0.375000s CPU (116.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.350895s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (62.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000122s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 77% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 716792, over cnt = 146(0%), over = 146, worst = 1
PHY-1001 : End Routed; 11.548385s wall, 19.671875s user + 0.328125s system = 20.000000s CPU (173.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 711904, over cnt = 26(0%), over = 26, worst = 1
PHY-1001 : End DR Iter 1; 0.180800s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (103.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 711744, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 711744
PHY-1001 : End DR Iter 2; 0.070820s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (110.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  15.938992s wall, 23.484375s user + 0.687500s system = 24.171875s CPU (151.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  17.339272s wall, 24.796875s user + 0.843750s system = 25.640625s CPU (147.9%)

RUN-1004 : used memory is 668 MB, reserved memory is 886 MB, peak memory is 946 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                2
  #output               9
  #inout                0

Utilization Statistics
#lut                 4481   out of  19600   22.86%
#reg                  485   out of  19600    2.47%
#le                  4483
  #lut only          3998   out of   4483   89.18%
  #reg only             2   out of   4483    0.04%
  #lut&reg            483   out of   4483   10.77%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   10   out of    188    5.32%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  5.233624s wall, 3.671875s user + 1.062500s system = 4.734375s CPU (90.5%)

RUN-1004 : used memory is 717 MB, reserved memory is 886 MB, peak memory is 946 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2270
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4576, pip num: 47591
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1468 valid insts, and 138122 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000" in  11.517483s wall, 31.078125s user + 0.515625s system = 31.593750s CPU (274.3%)

RUN-1004 : used memory is 727 MB, reserved memory is 885 MB, peak memory is 946 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  2.076520s wall, 2.015625s user + 0.375000s system = 2.390625s CPU (115.1%)

RUN-1004 : used memory is 822 MB, reserved memory is 988 MB, peak memory is 946 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.727108s wall, 0.343750s user + 0.312500s system = 0.656250s CPU (9.8%)

RUN-1004 : used memory is 851 MB, reserved memory is 1018 MB, peak memory is 946 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.353829s wall, 2.484375s user + 0.703125s system = 3.187500s CPU (34.1%)

RUN-1004 : used memory is 789 MB, reserved memory is 955 MB, peak memory is 946 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.773289s wall, 1.765625s user + 0.187500s system = 1.953125s CPU (110.1%)

RUN-1004 : used memory is 401 MB, reserved memory is 989 MB, peak memory is 946 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.686832s wall, 0.250000s user + 0.562500s system = 0.812500s CPU (12.2%)

RUN-1004 : used memory is 429 MB, reserved memory is 1019 MB, peak memory is 946 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.012535s wall, 2.156250s user + 0.796875s system = 2.953125s CPU (32.8%)

RUN-1004 : used memory is 363 MB, reserved memory is 950 MB, peak memory is 946 MB
GUI-1001 : Download success!
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-8007 ERROR: 'p1' is not declared in MC8051OnBoard.v(32)
HDL-8007 ERROR: ignore module module due to previous errors in MC8051OnBoard.v(78)
HDL-1007 : Verilog file 'MC8051OnBoard.v' ignored due to errors
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-8007 ERROR: syntax error near '=' in MC8051OnBoard.v(32)
HDL-8007 ERROR: ignore module module due to previous errors in MC8051OnBoard.v(78)
HDL-1007 : Verilog file 'MC8051OnBoard.v' ignored due to errors
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-8007 ERROR: syntax error near '=' in MC8051OnBoard.v(32)
HDL-8007 ERROR: ignore module module due to previous errors in MC8051OnBoard.v(78)
HDL-1007 : Verilog file 'MC8051OnBoard.v' ignored due to errors
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-8007 ERROR: syntax error near '=' in MC8051OnBoard.v(32)
HDL-8007 ERROR: ignore module module due to previous errors in MC8051OnBoard.v(78)
HDL-1007 : Verilog file 'MC8051OnBoard.v' ignored due to errors
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-5007 WARNING: data object 'P1_o' is already declared in MC8051OnBoard.v(32)
HDL-1007 : previous declaration of 'P1_o' is from here in MC8051OnBoard.v(23)
HDL-5007 WARNING: second declaration of 'P1_o' ignored in MC8051OnBoard.v(32)
HDL-8007 ERROR: inconsistent dimension in declaration in MC8051OnBoard.v(32)
HDL-8007 ERROR: syntax error near '=' in MC8051OnBoard.v(32)
HDL-8007 ERROR: ignore module module due to previous errors in MC8051OnBoard.v(78)
HDL-1007 : Verilog file 'MC8051OnBoard.v' ignored due to errors
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-5007 WARNING: data object 'P1_o' is already declared in MC8051OnBoard.v(33)
HDL-1007 : previous declaration of 'P1_o' is from here in MC8051OnBoard.v(23)
HDL-5007 WARNING: second declaration of 'P1_o' ignored in MC8051OnBoard.v(33)
HDL-8007 ERROR: inconsistent dimension in declaration in MC8051OnBoard.v(33)
HDL-8007 ERROR: syntax error near '=' in MC8051OnBoard.v(33)
HDL-8007 ERROR: ignore module module due to previous errors in MC8051OnBoard.v(79)
HDL-1007 : Verilog file 'MC8051OnBoard.v' ignored due to errors
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-5007 WARNING: data object 'P1_o' is already declared in MC8051OnBoard.v(33)
HDL-1007 : previous declaration of 'P1_o' is from here in MC8051OnBoard.v(23)
HDL-5007 WARNING: second declaration of 'P1_o' ignored in MC8051OnBoard.v(33)
HDL-8007 ERROR: inconsistent dimension in declaration in MC8051OnBoard.v(33)
HDL-8007 ERROR: syntax error near '=' in MC8051OnBoard.v(33)
HDL-8007 ERROR: ignore module module due to previous errors in MC8051OnBoard.v(79)
HDL-1007 : Verilog file 'MC8051OnBoard.v' ignored due to errors
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(75)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=154,DATA_DEPTH_B=154,MODE="SP",INIT_FILE="../../tools/keil/hand_10.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'p1_o' in MC8051OnBoard.v(66)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(75)
HDL-5007 WARNING: net 'P1_o[4]' does not have a driver in MC8051OnBoard.v(23)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  2.037937s wall, 1.515625s user + 0.500000s system = 2.015625s CPU (98.9%)

RUN-1004 : used memory is 268 MB, reserved memory is 781 MB, peak memory is 946 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = E7;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment key_2  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "GPIO_0" in MC8051OnBoard.v(6)
SYN-5014 WARNING: the net's pin: pin "GPIO_0" in MC8051OnBoard.v(6)
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "GPIO_1" in MC8051OnBoard.v(7)
SYN-5014 WARNING: the net's pin: pin "GPIO_1" in MC8051OnBoard.v(7)
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "GPIO_2" in MC8051OnBoard.v(8)
SYN-5014 WARNING: the net's pin: pin "GPIO_2" in MC8051OnBoard.v(8)
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "GPIO_3" in MC8051OnBoard.v(9)
SYN-5014 WARNING: the net's pin: pin "GPIO_3" in MC8051OnBoard.v(9)
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "GPIO_4" in MC8051OnBoard.v(10)
SYN-5014 WARNING: the net's pin: pin "GPIO_4" in MC8051OnBoard.v(10)
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(18)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(18)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 42 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 26/6782 useful/useless nets, 6/6476 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 13169 better
SYN-1014 : Optimize round 2
SYN-1032 : 8/1 useful/useless nets, 4/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.263542s wall, 1.953125s user + 0.484375s system = 2.437500s CPU (107.7%)

RUN-1004 : used memory is 340 MB, reserved memory is 782 MB, peak memory is 946 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Gate Statistics
#Basic gates            1
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  1
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                  0
  #LATCH                0

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |1      |0      |1      |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  2.523856s wall, 1.484375s user + 0.750000s system = 2.234375s CPU (88.5%)

RUN-1004 : used memory is 401 MB, reserved memory is 782 MB, peak memory is 946 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 10 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 18/1 useful/useless nets, 15/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 18/1 useful/useless nets, 15/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 18/1 useful/useless nets, 15/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 18/0 useful/useless nets, 15/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1 LUT to BLE ...
SYN-4008 : Packed 1 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 1 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 1/15 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Utilization Statistics
#lut                    1   out of  19600    0.01%
#reg                    0   out of  19600    0.00%
#le                     1
  #lut only             1   out of      1  100.00%
  #reg only             0   out of      1    0.00%
  #lut&reg              0   out of      1    0.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   10   out of    188    5.32%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |1     |1     |0     |
+---------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  1.999096s wall, 1.671875s user + 0.453125s system = 2.125000s CPU (106.3%)

RUN-1004 : used memory is 414 MB, reserved memory is 786 MB, peak memory is 946 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 15 instances
RUN-1001 : 0 mslices, 1 lslices, 10 pads, 0 brams, 0 dsps
RUN-1001 : There are total 17 nets
RUN-1001 : 15 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14 instances, 1 slices, 0 macros(0 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 33, tnet num: 16, tinst num: 14, tnode num: 33, tedge num: 23.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 9 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 16 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 0 clock pins, and constraint 0 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006956s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (449.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1603.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(957): len = 1010.8, overlap = 0
PHY-3002 : Step(958): len = 1011.6, overlap = 0
PHY-3002 : Step(959): len = 909.2, overlap = 0
PHY-3002 : Step(960): len = 909.2, overlap = 0
PHY-3002 : Step(961): len = 905.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007857s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(962): len = 906.7, overlap = 0
PHY-3002 : Step(963): len = 904.7, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(964): len = 906.3, overlap = 0
PHY-3002 : Step(965): len = 906.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007879s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.999939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(966): len = 905.4, overlap = 0
PHY-3002 : Step(967): len = 905.4, overlap = 0
PHY-3002 : Step(968): len = 907.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006799s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 909.6, Over = 0
PHY-3001 : Final: Len = 909.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016694s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.6%)

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 0 to 0
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 15 instances
RUN-1001 : 0 mslices, 1 lslices, 10 pads, 0 brams, 0 dsps
RUN-1001 : There are total 17 nets
RUN-1001 : 15 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017093s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.4%)

PHY-1001 : End global routing;  0.127945s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (122.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 17% nets.
PHY-1002 : len = 1904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.037132s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (126.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 17% nets.
PHY-1002 : len = 1904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000081s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 29% nets.
PHY-1002 : len = 2832, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 2832
PHY-1001 : End Routed; 0.367324s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (102.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.032422s wall, 1.765625s user + 0.781250s system = 2.546875s CPU (84.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.255837s wall, 1.984375s user + 0.843750s system = 2.828125s CPU (86.9%)

RUN-1004 : used memory is 602 MB, reserved memory is 838 MB, peak memory is 946 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Utilization Statistics
#lut                    1   out of  19600    0.01%
#reg                    0   out of  19600    0.00%
#le                     1
  #lut only             1   out of      1  100.00%
  #reg only             0   out of      1    0.00%
  #lut&reg              0   out of      1    0.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    9   out of    188    4.79%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  2.106663s wall, 1.703125s user + 0.531250s system = 2.234375s CPU (106.1%)

RUN-1004 : used memory is 603 MB, reserved memory is 838 MB, peak memory is 946 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 15
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 17, pip num: 114
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 88 valid insts, and 304 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(75)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=154,DATA_DEPTH_B=154,MODE="SP",INIT_FILE="../../tools/keil/hand_10.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(75)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.159920s wall, 1.140625s user + 0.140625s system = 1.281250s CPU (110.5%)

RUN-1004 : used memory is 612 MB, reserved memory is 834 MB, peak memory is 946 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = E7;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment key_2  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(18)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(18)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 42 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6251/557 useful/useless nets, 5989/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1585 distributor mux.
SYN-1016 : Merged 3241 instances.
SYN-1015 : Optimize round 1, 6054 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5740/131 useful/useless nets, 5494/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2518 better
SYN-1014 : Optimize round 3
SYN-1032 : 5703/40 useful/useless nets, 5457/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5684/1 useful/useless nets, 5438/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5680/0 useful/useless nets, 5434/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.120746s wall, 3.515625s user + 0.421875s system = 3.937500s CPU (95.6%)

RUN-1004 : used memory is 616 MB, reserved memory is 834 MB, peak memory is 946 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3880
  #and               1705
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                363
  #bufif1               0
  #MX21               957
  #FADD                 0
  #DFF                482
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1246

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3398   |482    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  2.899655s wall, 2.250000s user + 0.703125s system = 2.953125s CPU (101.8%)

RUN-1004 : used memory is 640 MB, reserved memory is 835 MB, peak memory is 946 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 11 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand_10.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5690/0 useful/useless nets, 5452/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7846/0 useful/useless nets, 7608/0 useful/useless insts
SYN-1016 : Merged 1587 instances.
SYN-2501 : Optimize round 1, 3307 better
SYN-2501 : Optimize round 2
SYN-1032 : 6259/0 useful/useless nets, 6021/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18591/9 useful/useless nets, 18353/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4293 (3.30), #lev = 40 (30.65)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   5.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17434 instances into 4080 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5193/6 useful/useless nets, 4958/6 useful/useless insts
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 5193/0 useful/useless nets, 4958/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4075 LUT to BLE ...
SYN-4008 : Packed 4075 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3600 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4076/4263 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Utilization Statistics
#lut                 4393   out of  19600   22.41%
#reg                  480   out of  19600    2.45%
#le                  4394
  #lut only          3914   out of   4394   89.08%
  #reg only             1   out of   4394    0.02%
  #lut&reg            479   out of   4394   10.90%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   11   out of    188    5.85%
  #ireg                 1
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4394  |4393  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  20.696142s wall, 20.187500s user + 1.625000s system = 21.812500s CPU (105.4%)

RUN-1004 : used memory is 694 MB, reserved memory is 851 MB, peak memory is 946 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  3.804471s wall, 2.968750s user + 0.843750s system = 3.812500s CPU (100.2%)

RUN-1004 : used memory is 734 MB, reserved memory is 871 MB, peak memory is 946 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2226 instances
RUN-1001 : 1099 mslices, 1099 lslices, 11 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4544 nets
RUN-1001 : 2979 nets have 2 pins
RUN-1001 : 804 nets have [3 - 5] pins
RUN-1001 : 505 nets have [6 - 10] pins
RUN-1001 : 166 nets have [11 - 20] pins
RUN-1001 : 84 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2224 instances, 2198 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 19279, tnet num: 4542, tinst num: 2224, tnode num: 20284, tedge num: 30584.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.538373s wall, 1.531250s user + 0.125000s system = 1.656250s CPU (107.7%)

RUN-1004 : used memory is 738 MB, reserved memory is 875 MB, peak memory is 946 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4542 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 946 clock pins, and constraint 1005 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.772871s wall, 1.765625s user + 0.140625s system = 1.906250s CPU (107.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.35492e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.865429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(969): len = 1.08752e+06, overlap = 27
PHY-3002 : Step(970): len = 926773, overlap = 24.75
PHY-3002 : Step(971): len = 839932, overlap = 28.75
PHY-3002 : Step(972): len = 773241, overlap = 36.5
PHY-3002 : Step(973): len = 711727, overlap = 44.5
PHY-3002 : Step(974): len = 659020, overlap = 59.75
PHY-3002 : Step(975): len = 613836, overlap = 77
PHY-3002 : Step(976): len = 570910, overlap = 99.25
PHY-3002 : Step(977): len = 529888, overlap = 114.5
PHY-3002 : Step(978): len = 494543, overlap = 132.5
PHY-3002 : Step(979): len = 455202, overlap = 149.75
PHY-3002 : Step(980): len = 422488, overlap = 164
PHY-3002 : Step(981): len = 392516, overlap = 173.75
PHY-3002 : Step(982): len = 357318, overlap = 189.75
PHY-3002 : Step(983): len = 334008, overlap = 194.5
PHY-3002 : Step(984): len = 305461, overlap = 213.25
PHY-3002 : Step(985): len = 269191, overlap = 234
PHY-3002 : Step(986): len = 251987, overlap = 247
PHY-3002 : Step(987): len = 231274, overlap = 258.5
PHY-3002 : Step(988): len = 179174, overlap = 304
PHY-3002 : Step(989): len = 162761, overlap = 318.75
PHY-3002 : Step(990): len = 152874, overlap = 326.5
PHY-3002 : Step(991): len = 106926, overlap = 357.5
PHY-3002 : Step(992): len = 95836.1, overlap = 375.5
PHY-3002 : Step(993): len = 89668.1, overlap = 379.75
PHY-3002 : Step(994): len = 74032, overlap = 389.5
PHY-3002 : Step(995): len = 68765.8, overlap = 390.75
PHY-3002 : Step(996): len = 62146.7, overlap = 395.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.0032e-06
PHY-3002 : Step(997): len = 60859, overlap = 394.5
PHY-3002 : Step(998): len = 63227, overlap = 391.25
PHY-3002 : Step(999): len = 73883.4, overlap = 388.25
PHY-3002 : Step(1000): len = 76302.6, overlap = 381.5
PHY-3002 : Step(1001): len = 76167.2, overlap = 379.25
PHY-3002 : Step(1002): len = 80887.9, overlap = 380.5
PHY-3002 : Step(1003): len = 86165.5, overlap = 377.25
PHY-3002 : Step(1004): len = 87229, overlap = 371.5
PHY-3002 : Step(1005): len = 89180.1, overlap = 362.25
PHY-3002 : Step(1006): len = 91586.2, overlap = 346.5
PHY-3002 : Step(1007): len = 92106.9, overlap = 341
PHY-3002 : Step(1008): len = 94723.6, overlap = 321
PHY-3002 : Step(1009): len = 94746.1, overlap = 309
PHY-3002 : Step(1010): len = 95702.3, overlap = 303.25
PHY-3002 : Step(1011): len = 95143.6, overlap = 298.75
PHY-3002 : Step(1012): len = 95158.8, overlap = 295.25
PHY-3002 : Step(1013): len = 95054.3, overlap = 290.25
PHY-3002 : Step(1014): len = 93584.2, overlap = 290.5
PHY-3002 : Step(1015): len = 92927.1, overlap = 292
PHY-3002 : Step(1016): len = 91512.7, overlap = 291
PHY-3002 : Step(1017): len = 90498.5, overlap = 292.25
PHY-3002 : Step(1018): len = 88677.6, overlap = 287
PHY-3002 : Step(1019): len = 85956.7, overlap = 288.25
PHY-3002 : Step(1020): len = 83637.4, overlap = 297
PHY-3002 : Step(1021): len = 81716.8, overlap = 299.5
PHY-3002 : Step(1022): len = 80596.8, overlap = 301
PHY-3002 : Step(1023): len = 78881.1, overlap = 298.75
PHY-3002 : Step(1024): len = 76687.1, overlap = 304.75
PHY-3002 : Step(1025): len = 75032.9, overlap = 308.75
PHY-3002 : Step(1026): len = 74070.5, overlap = 309
PHY-3002 : Step(1027): len = 73334.8, overlap = 309.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.00639e-06
PHY-3002 : Step(1028): len = 73108, overlap = 308.75
PHY-3002 : Step(1029): len = 74248.9, overlap = 308
PHY-3002 : Step(1030): len = 75289.5, overlap = 306.25
PHY-3002 : Step(1031): len = 79571.5, overlap = 299.5
PHY-3002 : Step(1032): len = 81770.7, overlap = 293.25
PHY-3002 : Step(1033): len = 82187.8, overlap = 286
PHY-3002 : Step(1034): len = 82815.2, overlap = 280.5
PHY-3002 : Step(1035): len = 84152.2, overlap = 274.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.01279e-06
PHY-3002 : Step(1036): len = 85034.3, overlap = 268.25
PHY-3002 : Step(1037): len = 89292.2, overlap = 261
PHY-3002 : Step(1038): len = 90914.4, overlap = 248.25
PHY-3002 : Step(1039): len = 91831, overlap = 234.25
PHY-3002 : Step(1040): len = 93635.3, overlap = 225.75
PHY-3002 : Step(1041): len = 97753.4, overlap = 218.75
PHY-3002 : Step(1042): len = 99933.3, overlap = 209.25
PHY-3002 : Step(1043): len = 99867.7, overlap = 210
PHY-3002 : Step(1044): len = 100201, overlap = 211.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.60256e-05
PHY-3002 : Step(1045): len = 101635, overlap = 206.75
PHY-3002 : Step(1046): len = 106834, overlap = 195
PHY-3002 : Step(1047): len = 111029, overlap = 185
PHY-3002 : Step(1048): len = 111378, overlap = 186.25
PHY-3002 : Step(1049): len = 111908, overlap = 182.25
PHY-3002 : Step(1050): len = 111945, overlap = 182
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.20512e-05
PHY-3002 : Step(1051): len = 115320, overlap = 177.75
PHY-3002 : Step(1052): len = 121340, overlap = 171
PHY-3002 : Step(1053): len = 121099, overlap = 165.5
PHY-3002 : Step(1054): len = 121283, overlap = 160
PHY-3002 : Step(1055): len = 121505, overlap = 159.5
PHY-3002 : Step(1056): len = 122178, overlap = 154.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.7829e-05
PHY-3002 : Step(1057): len = 125176, overlap = 147.5
PHY-3002 : Step(1058): len = 128891, overlap = 133.5
PHY-3002 : Step(1059): len = 133743, overlap = 121.75
PHY-3002 : Step(1060): len = 135285, overlap = 112.75
PHY-3002 : Step(1061): len = 136900, overlap = 97.5
PHY-3002 : Step(1062): len = 137086, overlap = 87.5
PHY-3002 : Step(1063): len = 137108, overlap = 85.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000115658
PHY-3002 : Step(1064): len = 138101, overlap = 79.75
PHY-3002 : Step(1065): len = 140852, overlap = 57.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000231316
PHY-3002 : Step(1066): len = 144225, overlap = 61.5
PHY-3002 : Step(1067): len = 146512, overlap = 61.75
PHY-3002 : Step(1068): len = 147636, overlap = 62.5
PHY-3002 : Step(1069): len = 147488, overlap = 67.5
PHY-3002 : Step(1070): len = 147421, overlap = 67.25
PHY-3002 : Step(1071): len = 147283, overlap = 68.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000462632
PHY-3002 : Step(1072): len = 148423, overlap = 70.5
PHY-3002 : Step(1073): len = 149087, overlap = 70.25
PHY-3002 : Step(1074): len = 149162, overlap = 69.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000851867
PHY-3002 : Step(1075): len = 150867, overlap = 69
PHY-3002 : Step(1076): len = 151751, overlap = 69.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018643s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (251.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.99243e-06
PHY-3002 : Step(1077): len = 138316, overlap = 140.5
PHY-3002 : Step(1078): len = 132448, overlap = 155.75
PHY-3002 : Step(1079): len = 129685, overlap = 161
PHY-3002 : Step(1080): len = 126795, overlap = 176.75
PHY-3002 : Step(1081): len = 124690, overlap = 185.5
PHY-3002 : Step(1082): len = 122663, overlap = 195.5
PHY-3002 : Step(1083): len = 120870, overlap = 205
PHY-3002 : Step(1084): len = 118887, overlap = 212
PHY-3002 : Step(1085): len = 116904, overlap = 218.5
PHY-3002 : Step(1086): len = 113803, overlap = 227.75
PHY-3002 : Step(1087): len = 111458, overlap = 234.25
PHY-3002 : Step(1088): len = 109289, overlap = 238.75
PHY-3002 : Step(1089): len = 107383, overlap = 241
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.19849e-05
PHY-3002 : Step(1090): len = 107851, overlap = 239.75
PHY-3002 : Step(1091): len = 109638, overlap = 237.5
PHY-3002 : Step(1092): len = 111344, overlap = 234.75
PHY-3002 : Step(1093): len = 113461, overlap = 230.25
PHY-3002 : Step(1094): len = 113681, overlap = 228.5
PHY-3002 : Step(1095): len = 114149, overlap = 227
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.34297e-05
PHY-3002 : Step(1096): len = 118599, overlap = 206.5
PHY-3002 : Step(1097): len = 126563, overlap = 178
PHY-3002 : Step(1098): len = 125991, overlap = 176
PHY-3002 : Step(1099): len = 126216, overlap = 175
PHY-3002 : Step(1100): len = 127173, overlap = 174.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.6184e-05
PHY-3002 : Step(1101): len = 131172, overlap = 165.75
PHY-3002 : Step(1102): len = 139682, overlap = 140
PHY-3002 : Step(1103): len = 139390, overlap = 140.25
PHY-3002 : Step(1104): len = 139905, overlap = 137.25
PHY-3002 : Step(1105): len = 140719, overlap = 134.75
PHY-3002 : Step(1106): len = 141188, overlap = 132.75
PHY-3002 : Step(1107): len = 142249, overlap = 129.75
PHY-3002 : Step(1108): len = 143752, overlap = 124.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.23679e-05
PHY-3002 : Step(1109): len = 146209, overlap = 119.75
PHY-3002 : Step(1110): len = 150126, overlap = 105.5
PHY-3002 : Step(1111): len = 151697, overlap = 102
PHY-3002 : Step(1112): len = 153382, overlap = 100.5
PHY-3002 : Step(1113): len = 154379, overlap = 102.5
PHY-3002 : Step(1114): len = 154856, overlap = 104.75
PHY-3002 : Step(1115): len = 155050, overlap = 103.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000184736
PHY-3002 : Step(1116): len = 158445, overlap = 102.25
PHY-3002 : Step(1117): len = 160181, overlap = 98.25
PHY-3002 : Step(1118): len = 161622, overlap = 97.25
PHY-3002 : Step(1119): len = 162563, overlap = 95
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.06634e-05
PHY-3002 : Step(1120): len = 160444, overlap = 141.75
PHY-3002 : Step(1121): len = 158730, overlap = 130.5
PHY-3002 : Step(1122): len = 157400, overlap = 128
PHY-3002 : Step(1123): len = 155185, overlap = 120.5
PHY-3002 : Step(1124): len = 152822, overlap = 115.75
PHY-3002 : Step(1125): len = 150139, overlap = 121
PHY-3002 : Step(1126): len = 147621, overlap = 122.5
PHY-3002 : Step(1127): len = 145919, overlap = 126.25
PHY-3002 : Step(1128): len = 144288, overlap = 129.25
PHY-3002 : Step(1129): len = 142704, overlap = 133
PHY-3002 : Step(1130): len = 141296, overlap = 137.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000101327
PHY-3002 : Step(1131): len = 145597, overlap = 128.75
PHY-3002 : Step(1132): len = 148576, overlap = 116
PHY-3002 : Step(1133): len = 151214, overlap = 108.5
PHY-3002 : Step(1134): len = 151479, overlap = 108.25
PHY-3002 : Step(1135): len = 151687, overlap = 107.25
PHY-3002 : Step(1136): len = 151985, overlap = 104.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000197593
PHY-3002 : Step(1137): len = 155927, overlap = 96.5
PHY-3002 : Step(1138): len = 158726, overlap = 92
PHY-3002 : Step(1139): len = 160939, overlap = 84.5
PHY-3002 : Step(1140): len = 161997, overlap = 80.75
PHY-3002 : Step(1141): len = 162325, overlap = 77.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.272609s wall, 0.296875s user + 0.281250s system = 0.578125s CPU (212.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000153949
PHY-3002 : Step(1142): len = 174165, overlap = 19.5
PHY-3002 : Step(1143): len = 170577, overlap = 31.75
PHY-3002 : Step(1144): len = 166198, overlap = 48.75
PHY-3002 : Step(1145): len = 163574, overlap = 60
PHY-3002 : Step(1146): len = 162019, overlap = 68.75
PHY-3002 : Step(1147): len = 161369, overlap = 69.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000307897
PHY-3002 : Step(1148): len = 164241, overlap = 65.5
PHY-3002 : Step(1149): len = 166616, overlap = 61
PHY-3002 : Step(1150): len = 167684, overlap = 58
PHY-3002 : Step(1151): len = 168162, overlap = 59.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000615794
PHY-3002 : Step(1152): len = 170006, overlap = 58.75
PHY-3002 : Step(1153): len = 172189, overlap = 53.75
PHY-3002 : Step(1154): len = 174464, overlap = 54.5
PHY-3002 : Step(1155): len = 174331, overlap = 55.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023286s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.1%)

PHY-3001 : Legalized: Len = 181856, Over = 0
PHY-3001 : Final: Len = 181856, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 492616, over cnt = 119(0%), over = 135, worst = 2
PHY-1002 : len = 493368, over cnt = 56(0%), over = 61, worst = 2
PHY-1002 : len = 493256, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 493288, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 493256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.121869s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (192.3%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2203 has valid locations, 57 needs to be replaced
PHY-3001 : design contains 2274 instances, 2248 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 19609, tnet num: 4592, tinst num: 2274, tnode num: 20622, tedge num: 30993.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.619289s wall, 1.593750s user + 0.140625s system = 1.734375s CPU (107.1%)

RUN-1004 : used memory is 746 MB, reserved memory is 880 MB, peak memory is 946 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4592 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 954 clock pins, and constraint 1013 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.833832s wall, 1.828125s user + 0.156250s system = 1.984375s CPU (108.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 189366
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.862367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1156): len = 189157, overlap = 1.25
PHY-3002 : Step(1157): len = 189157, overlap = 1.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000943999
PHY-3002 : Step(1158): len = 188948, overlap = 1.25
PHY-3002 : Step(1159): len = 188948, overlap = 1.25
PHY-3002 : Step(1160): len = 188785, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004682s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.862367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.61204e-05
PHY-3002 : Step(1161): len = 188734, overlap = 5
PHY-3002 : Step(1162): len = 188765, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.22408e-05
PHY-3002 : Step(1163): len = 188672, overlap = 4
PHY-3002 : Step(1164): len = 188672, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.44816e-05
PHY-3002 : Step(1165): len = 188673, overlap = 3.75
PHY-3002 : Step(1166): len = 188673, overlap = 3.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.862367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84356e-05
PHY-3002 : Step(1167): len = 188595, overlap = 6.25
PHY-3002 : Step(1168): len = 188595, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00016794
PHY-3002 : Step(1169): len = 188629, overlap = 6.25
PHY-3002 : Step(1170): len = 188646, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000335879
PHY-3002 : Step(1171): len = 188566, overlap = 5.5
PHY-3002 : Step(1172): len = 188566, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035339s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (132.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.862367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000225371
PHY-3002 : Step(1173): len = 188835, overlap = 0.75
PHY-3002 : Step(1174): len = 188835, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009088s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 189030, Over = 0
PHY-3001 : Final: Len = 189030, Over = 0
RUN-1003 : finish command "place -eco" in  2.713270s wall, 2.968750s user + 0.687500s system = 3.656250s CPU (134.8%)

RUN-1004 : used memory is 747 MB, reserved memory is 881 MB, peak memory is 946 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  15.281540s wall, 29.656250s user + 5.375000s system = 35.031250s CPU (229.2%)

RUN-1004 : used memory is 747 MB, reserved memory is 881 MB, peak memory is 946 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2860 to 1989
PHY-1001 : Pin misalignment score is improved from 1989 to 1939
PHY-1001 : Pin misalignment score is improved from 1939 to 1938
PHY-1001 : Pin misalignment score is improved from 1938 to 1937
PHY-1001 : Pin misalignment score is improved from 1937 to 1937
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2276 instances
RUN-1001 : 1108 mslices, 1140 lslices, 11 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4594 nets
RUN-1001 : 2964 nets have 2 pins
RUN-1001 : 806 nets have [3 - 5] pins
RUN-1001 : 512 nets have [6 - 10] pins
RUN-1001 : 204 nets have [11 - 20] pins
RUN-1001 : 106 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 472768, over cnt = 136(0%), over = 153, worst = 2
PHY-1002 : len = 473576, over cnt = 60(0%), over = 65, worst = 2
PHY-1002 : len = 473592, over cnt = 17(0%), over = 17, worst = 1
PHY-1002 : len = 473616, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 473624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.123045s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (177.8%)

PHY-1001 : End global routing;  0.327335s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (128.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.076584s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (122.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000084s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 77% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 697392, over cnt = 200(0%), over = 201, worst = 2
PHY-1001 : End Routed; 10.632429s wall, 19.375000s user + 1.125000s system = 20.500000s CPU (192.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 691512, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 1; 0.348741s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (121.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 691152, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 2; 0.086985s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (143.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 691096, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 691096
PHY-1001 : End DR Iter 3; 0.063770s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (122.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.045850s wall, 22.640625s user + 1.625000s system = 24.265625s CPU (172.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.271075s wall, 23.921875s user + 1.750000s system = 25.671875s CPU (168.1%)

RUN-1004 : used memory is 783 MB, reserved memory is 912 MB, peak memory is 994 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Utilization Statistics
#lut                 4493   out of  19600   22.92%
#reg                  484   out of  19600    2.47%
#le                  4494
  #lut only          4010   out of   4494   89.23%
  #reg only             1   out of   4494    0.02%
  #lut&reg            483   out of   4494   10.75%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   10   out of    188    5.32%
  #ireg                 1
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.951112s wall, 3.515625s user + 1.281250s system = 4.796875s CPU (96.9%)

RUN-1004 : used memory is 783 MB, reserved memory is 912 MB, peak memory is 994 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2276
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4594, pip num: 46935
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1403 valid insts, and 136820 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000" in  10.883259s wall, 28.421875s user + 1.484375s system = 29.906250s CPU (274.8%)

RUN-1004 : used memory is 789 MB, reserved memory is 914 MB, peak memory is 994 MB
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(83)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=154,DATA_DEPTH_B=154,MODE="SP",INIT_FILE="../../tools/keil/hand_10.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(83)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.209930s wall, 1.187500s user + 0.140625s system = 1.328125s CPU (109.8%)

RUN-1004 : used memory is 431 MB, reserved memory is 808 MB, peak memory is 994 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = E7;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment key_2  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin key_0 has no constraint.
USR-6010 WARNING: ADC constraints: pin key_1 has no constraint.
USR-6010 WARNING: ADC constraints: pin key_3 has no constraint.
USR-6010 WARNING: ADC constraints: pin key_4 has no constraint.
USR-6010 WARNING: ADC constraints: pin key_5 has no constraint.
USR-6010 WARNING: ADC constraints: pin key_6 has no constraint.
USR-6010 WARNING: ADC constraints: pin key_7 has no constraint.
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(26)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(26)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 35 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6265/557 useful/useless nets, 5996/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3235 instances.
SYN-1015 : Optimize round 1, 6047 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5757/131 useful/useless nets, 5504/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2517 better
SYN-1014 : Optimize round 3
SYN-1032 : 5720/40 useful/useless nets, 5467/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5701/1 useful/useless nets, 5448/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5697/0 useful/useless nets, 5444/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.540349s wall, 3.875000s user + 0.406250s system = 4.281250s CPU (94.3%)

RUN-1004 : used memory is 465 MB, reserved memory is 812 MB, peak memory is 994 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3889
  #and               1711
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                489
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1247

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3400   |489    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.223461s wall, 2.375000s user + 0.906250s system = 3.281250s CPU (101.8%)

RUN-1004 : used memory is 537 MB, reserved memory is 815 MB, peak memory is 994 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 18 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand_10.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5707/0 useful/useless nets, 5462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7863/0 useful/useless nets, 7618/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6279/0 useful/useless nets, 6034/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18617/9 useful/useless nets, 18372/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4220 (3.32), #lev = 41 (30.70)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.70 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17446 instances into 4047 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5175/5 useful/useless nets, 4933/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5175/0 useful/useless nets, 4933/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4043 LUT to BLE ...
SYN-4008 : Packed 4043 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3568 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4044/4238 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4361   out of  19600   22.25%
#reg                  480   out of  19600    2.45%
#le                  4362
  #lut only          3882   out of   4362   89.00%
  #reg only             1   out of   4362    0.02%
  #lut&reg            479   out of   4362   10.98%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   18   out of    188    9.57%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4362  |4361  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  19.632800s wall, 19.187500s user + 1.640625s system = 20.828125s CPU (106.1%)

RUN-1004 : used memory is 589 MB, reserved memory is 848 MB, peak memory is 994 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.058109s wall, 3.250000s user + 0.906250s system = 4.156250s CPU (102.4%)

RUN-1004 : used memory is 605 MB, reserved memory is 856 MB, peak memory is 994 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2217 instances
RUN-1001 : 1091 mslices, 1091 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4524 nets
RUN-1001 : 2990 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 512 nets have [6 - 10] pins
RUN-1001 : 141 nets have [11 - 20] pins
RUN-1001 : 99 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2215 instances, 2182 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19248, tnet num: 4522, tinst num: 2215, tnode num: 20260, tedge num: 30560.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.774535s wall, 1.781250s user + 0.125000s system = 1.906250s CPU (107.4%)

RUN-1004 : used memory is 612 MB, reserved memory is 867 MB, peak memory is 994 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4522 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 954 clock pins, and constraint 1012 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.013645s wall, 2.062500s user + 0.156250s system = 2.218750s CPU (110.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.36521e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1175): len = 1.07168e+06, overlap = 27
PHY-3002 : Step(1176): len = 895349, overlap = 27
PHY-3002 : Step(1177): len = 798313, overlap = 27.5
PHY-3002 : Step(1178): len = 731746, overlap = 40
PHY-3002 : Step(1179): len = 671377, overlap = 55.75
PHY-3002 : Step(1180): len = 618333, overlap = 73.25
PHY-3002 : Step(1181): len = 567370, overlap = 92.25
PHY-3002 : Step(1182): len = 525797, overlap = 110.75
PHY-3002 : Step(1183): len = 484286, overlap = 129.75
PHY-3002 : Step(1184): len = 447074, overlap = 144
PHY-3002 : Step(1185): len = 410563, overlap = 160
PHY-3002 : Step(1186): len = 377106, overlap = 173
PHY-3002 : Step(1187): len = 349279, overlap = 185.25
PHY-3002 : Step(1188): len = 313598, overlap = 210.5
PHY-3002 : Step(1189): len = 286352, overlap = 227.75
PHY-3002 : Step(1190): len = 263787, overlap = 245.75
PHY-3002 : Step(1191): len = 235147, overlap = 263.5
PHY-3002 : Step(1192): len = 206509, overlap = 291.25
PHY-3002 : Step(1193): len = 192044, overlap = 302.75
PHY-3002 : Step(1194): len = 165636, overlap = 328
PHY-3002 : Step(1195): len = 121918, overlap = 361
PHY-3002 : Step(1196): len = 114621, overlap = 365.5
PHY-3002 : Step(1197): len = 103043, overlap = 375.25
PHY-3002 : Step(1198): len = 75709.5, overlap = 407.75
PHY-3002 : Step(1199): len = 71680.8, overlap = 409.5
PHY-3002 : Step(1200): len = 67064.4, overlap = 414.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.92642e-06
PHY-3002 : Step(1201): len = 65356.2, overlap = 413.25
PHY-3002 : Step(1202): len = 67974.7, overlap = 409
PHY-3002 : Step(1203): len = 76231.7, overlap = 398.5
PHY-3002 : Step(1204): len = 74468.5, overlap = 397.25
PHY-3002 : Step(1205): len = 74370, overlap = 393.75
PHY-3002 : Step(1206): len = 75432.6, overlap = 393.5
PHY-3002 : Step(1207): len = 79322.6, overlap = 382.25
PHY-3002 : Step(1208): len = 82839.5, overlap = 381.25
PHY-3002 : Step(1209): len = 87250.5, overlap = 379.25
PHY-3002 : Step(1210): len = 89468.7, overlap = 375.75
PHY-3002 : Step(1211): len = 91327.9, overlap = 367.5
PHY-3002 : Step(1212): len = 94341.1, overlap = 357
PHY-3002 : Step(1213): len = 98280.9, overlap = 335.75
PHY-3002 : Step(1214): len = 99343, overlap = 328.5
PHY-3002 : Step(1215): len = 99977, overlap = 320.5
PHY-3002 : Step(1216): len = 102151, overlap = 301.5
PHY-3002 : Step(1217): len = 101904, overlap = 295.5
PHY-3002 : Step(1218): len = 101573, overlap = 294.75
PHY-3002 : Step(1219): len = 100963, overlap = 287.5
PHY-3002 : Step(1220): len = 100794, overlap = 289.75
PHY-3002 : Step(1221): len = 99442.8, overlap = 283
PHY-3002 : Step(1222): len = 98434.1, overlap = 280
PHY-3002 : Step(1223): len = 97826.8, overlap = 279.5
PHY-3002 : Step(1224): len = 96870.1, overlap = 279.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.85283e-06
PHY-3002 : Step(1225): len = 97298.3, overlap = 277.5
PHY-3002 : Step(1226): len = 99373.4, overlap = 275.75
PHY-3002 : Step(1227): len = 101847, overlap = 272
PHY-3002 : Step(1228): len = 104315, overlap = 270.5
PHY-3002 : Step(1229): len = 108480, overlap = 264.5
PHY-3002 : Step(1230): len = 108917, overlap = 263.75
PHY-3002 : Step(1231): len = 110152, overlap = 257.75
PHY-3002 : Step(1232): len = 110359, overlap = 255
PHY-3002 : Step(1233): len = 110993, overlap = 251
PHY-3002 : Step(1234): len = 110493, overlap = 247
PHY-3002 : Step(1235): len = 110324, overlap = 244.75
PHY-3002 : Step(1236): len = 109514, overlap = 246
PHY-3002 : Step(1237): len = 108861, overlap = 245.5
PHY-3002 : Step(1238): len = 107229, overlap = 239
PHY-3002 : Step(1239): len = 106211, overlap = 237.25
PHY-3002 : Step(1240): len = 105357, overlap = 237.25
PHY-3002 : Step(1241): len = 104775, overlap = 238.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.70567e-06
PHY-3002 : Step(1242): len = 105627, overlap = 237
PHY-3002 : Step(1243): len = 107618, overlap = 233.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.22644e-05
PHY-3002 : Step(1244): len = 108418, overlap = 229.5
PHY-3002 : Step(1245): len = 117330, overlap = 201.25
PHY-3002 : Step(1246): len = 119648, overlap = 189.75
PHY-3002 : Step(1247): len = 120162, overlap = 187.5
PHY-3002 : Step(1248): len = 122594, overlap = 183.25
PHY-3002 : Step(1249): len = 127181, overlap = 168.75
PHY-3002 : Step(1250): len = 128453, overlap = 163.25
PHY-3002 : Step(1251): len = 129670, overlap = 156.5
PHY-3002 : Step(1252): len = 129648, overlap = 157.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.45289e-05
PHY-3002 : Step(1253): len = 131767, overlap = 146.5
PHY-3002 : Step(1254): len = 135994, overlap = 132.5
PHY-3002 : Step(1255): len = 136592, overlap = 134.5
PHY-3002 : Step(1256): len = 137253, overlap = 133
PHY-3002 : Step(1257): len = 137908, overlap = 135.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.7782e-05
PHY-3002 : Step(1258): len = 139598, overlap = 135.25
PHY-3002 : Step(1259): len = 146349, overlap = 133.5
PHY-3002 : Step(1260): len = 147800, overlap = 134
PHY-3002 : Step(1261): len = 148632, overlap = 130.25
PHY-3002 : Step(1262): len = 149122, overlap = 127.5
PHY-3002 : Step(1263): len = 148885, overlap = 126.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.55639e-05
PHY-3002 : Step(1264): len = 152637, overlap = 123.75
PHY-3002 : Step(1265): len = 156106, overlap = 118
PHY-3002 : Step(1266): len = 156229, overlap = 116.75
PHY-3002 : Step(1267): len = 156998, overlap = 113.25
PHY-3002 : Step(1268): len = 156735, overlap = 111.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000191128
PHY-3002 : Step(1269): len = 158639, overlap = 108.75
PHY-3002 : Step(1270): len = 160656, overlap = 106
PHY-3002 : Step(1271): len = 160413, overlap = 105.25
PHY-3002 : Step(1272): len = 160283, overlap = 106.25
PHY-3002 : Step(1273): len = 159731, overlap = 104.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020218s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (154.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.82097e-06
PHY-3002 : Step(1274): len = 158538, overlap = 149
PHY-3002 : Step(1275): len = 148834, overlap = 166.25
PHY-3002 : Step(1276): len = 144107, overlap = 171.5
PHY-3002 : Step(1277): len = 141804, overlap = 169
PHY-3002 : Step(1278): len = 136999, overlap = 179
PHY-3002 : Step(1279): len = 134497, overlap = 180.25
PHY-3002 : Step(1280): len = 131108, overlap = 181.5
PHY-3002 : Step(1281): len = 126546, overlap = 181.5
PHY-3002 : Step(1282): len = 123187, overlap = 183
PHY-3002 : Step(1283): len = 120105, overlap = 192.25
PHY-3002 : Step(1284): len = 117869, overlap = 201
PHY-3002 : Step(1285): len = 115156, overlap = 208.75
PHY-3002 : Step(1286): len = 112667, overlap = 215
PHY-3002 : Step(1287): len = 110842, overlap = 217
PHY-3002 : Step(1288): len = 109858, overlap = 222
PHY-3002 : Step(1289): len = 109153, overlap = 224
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.64193e-06
PHY-3002 : Step(1290): len = 110479, overlap = 222.25
PHY-3002 : Step(1291): len = 112679, overlap = 217.75
PHY-3002 : Step(1292): len = 113696, overlap = 217
PHY-3002 : Step(1293): len = 116171, overlap = 210.25
PHY-3002 : Step(1294): len = 120615, overlap = 202.5
PHY-3002 : Step(1295): len = 121560, overlap = 204
PHY-3002 : Step(1296): len = 122352, overlap = 199.75
PHY-3002 : Step(1297): len = 123427, overlap = 195
PHY-3002 : Step(1298): len = 124531, overlap = 186.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.92839e-05
PHY-3002 : Step(1299): len = 125258, overlap = 181
PHY-3002 : Step(1300): len = 127448, overlap = 175.75
PHY-3002 : Step(1301): len = 129148, overlap = 170.75
PHY-3002 : Step(1302): len = 132985, overlap = 161
PHY-3002 : Step(1303): len = 134508, overlap = 155.25
PHY-3002 : Step(1304): len = 134843, overlap = 153.75
PHY-3002 : Step(1305): len = 135154, overlap = 149.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.85677e-05
PHY-3002 : Step(1306): len = 136726, overlap = 143.25
PHY-3002 : Step(1307): len = 142988, overlap = 123.5
PHY-3002 : Step(1308): len = 144671, overlap = 117
PHY-3002 : Step(1309): len = 145276, overlap = 115.5
PHY-3002 : Step(1310): len = 146937, overlap = 114
PHY-3002 : Step(1311): len = 149248, overlap = 113.75
PHY-3002 : Step(1312): len = 149740, overlap = 114
PHY-3002 : Step(1313): len = 150070, overlap = 112.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.71355e-05
PHY-3002 : Step(1314): len = 152736, overlap = 106.25
PHY-3002 : Step(1315): len = 156090, overlap = 101.25
PHY-3002 : Step(1316): len = 156449, overlap = 101.75
PHY-3002 : Step(1317): len = 157225, overlap = 99.5
PHY-3002 : Step(1318): len = 157679, overlap = 97
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000154271
PHY-3002 : Step(1319): len = 161648, overlap = 93.25
PHY-3002 : Step(1320): len = 166434, overlap = 89.75
PHY-3002 : Step(1321): len = 166254, overlap = 87.25
PHY-3002 : Step(1322): len = 166166, overlap = 81.75
PHY-3002 : Step(1323): len = 166278, overlap = 74
PHY-3002 : Step(1324): len = 166788, overlap = 74.25
PHY-3002 : Step(1325): len = 167301, overlap = 72
PHY-3002 : Step(1326): len = 167021, overlap = 72.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000308542
PHY-3002 : Step(1327): len = 169294, overlap = 67
PHY-3002 : Step(1328): len = 170393, overlap = 61.5
PHY-3002 : Step(1329): len = 170252, overlap = 61.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000617084
PHY-3002 : Step(1330): len = 171616, overlap = 61.25
PHY-3002 : Step(1331): len = 173006, overlap = 57
PHY-3002 : Step(1332): len = 173566, overlap = 55.5
PHY-3002 : Step(1333): len = 173054, overlap = 56.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.74837e-05
PHY-3002 : Step(1334): len = 171716, overlap = 102.5
PHY-3002 : Step(1335): len = 170207, overlap = 102.75
PHY-3002 : Step(1336): len = 168584, overlap = 101.25
PHY-3002 : Step(1337): len = 166106, overlap = 94.5
PHY-3002 : Step(1338): len = 163058, overlap = 96.5
PHY-3002 : Step(1339): len = 160149, overlap = 95.5
PHY-3002 : Step(1340): len = 157889, overlap = 99.5
PHY-3002 : Step(1341): len = 156288, overlap = 103
PHY-3002 : Step(1342): len = 154819, overlap = 106.25
PHY-3002 : Step(1343): len = 153568, overlap = 108
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000134967
PHY-3002 : Step(1344): len = 156839, overlap = 101.25
PHY-3002 : Step(1345): len = 160561, overlap = 93.25
PHY-3002 : Step(1346): len = 162720, overlap = 93
PHY-3002 : Step(1347): len = 162714, overlap = 89.75
PHY-3002 : Step(1348): len = 162709, overlap = 89.25
PHY-3002 : Step(1349): len = 162967, overlap = 87.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000266191
PHY-3002 : Step(1350): len = 166400, overlap = 81.75
PHY-3002 : Step(1351): len = 169704, overlap = 69.5
PHY-3002 : Step(1352): len = 171793, overlap = 70.75
PHY-3002 : Step(1353): len = 171532, overlap = 71.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.390158s wall, 0.437500s user + 0.453125s system = 0.890625s CPU (228.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000179823
PHY-3002 : Step(1354): len = 181257, overlap = 15.75
PHY-3002 : Step(1355): len = 177031, overlap = 27.25
PHY-3002 : Step(1356): len = 173259, overlap = 41.75
PHY-3002 : Step(1357): len = 170534, overlap = 53.5
PHY-3002 : Step(1358): len = 169025, overlap = 59.75
PHY-3002 : Step(1359): len = 168338, overlap = 61.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000359647
PHY-3002 : Step(1360): len = 170663, overlap = 58
PHY-3002 : Step(1361): len = 173009, overlap = 50.5
PHY-3002 : Step(1362): len = 174101, overlap = 49.75
PHY-3002 : Step(1363): len = 174042, overlap = 49.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000719294
PHY-3002 : Step(1364): len = 175861, overlap = 47.25
PHY-3002 : Step(1365): len = 178187, overlap = 45.25
PHY-3002 : Step(1366): len = 179131, overlap = 46
PHY-3002 : Step(1367): len = 179120, overlap = 47
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031844s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.1%)

PHY-3001 : Legalized: Len = 185656, Over = 0
PHY-3001 : Final: Len = 185656, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 477320, over cnt = 91(0%), over = 99, worst = 2
PHY-1002 : len = 477784, over cnt = 42(0%), over = 46, worst = 2
PHY-1002 : len = 477696, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 477712, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 476832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.162309s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (125.1%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 18 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2187 has valid locations, 58 needs to be replaced
PHY-3001 : design contains 2266 instances, 2233 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19616, tnet num: 4573, tinst num: 2266, tnode num: 20628, tedge num: 31033.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.581609s wall, 1.578125s user + 0.125000s system = 1.703125s CPU (107.7%)

RUN-1004 : used memory is 647 MB, reserved memory is 894 MB, peak memory is 994 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 954 clock pins, and constraint 1012 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.803025s wall, 1.828125s user + 0.156250s system = 1.984375s CPU (110.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 194219
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1368): len = 193625, overlap = 0.25
PHY-3002 : Step(1369): len = 193625, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004956s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.55873e-05
PHY-3002 : Step(1370): len = 193529, overlap = 4.25
PHY-3002 : Step(1371): len = 193529, overlap = 4.25
PHY-3002 : Step(1372): len = 193362, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.11747e-05
PHY-3002 : Step(1373): len = 193370, overlap = 4.25
PHY-3002 : Step(1374): len = 193370, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.23493e-05
PHY-3002 : Step(1375): len = 193271, overlap = 4.25
PHY-3002 : Step(1376): len = 193271, overlap = 4.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.41364e-05
PHY-3002 : Step(1377): len = 193238, overlap = 8
PHY-3002 : Step(1378): len = 193238, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000128273
PHY-3002 : Step(1379): len = 193155, overlap = 6.25
PHY-3002 : Step(1380): len = 193155, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000210339
PHY-3002 : Step(1381): len = 193119, overlap = 5.5
PHY-3002 : Step(1382): len = 193119, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034295s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (182.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000327591
PHY-3002 : Step(1383): len = 193258, overlap = 2.5
PHY-3002 : Step(1384): len = 193258, overlap = 2.5
PHY-3002 : Step(1385): len = 193103, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007789s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 193416, Over = 0
PHY-3001 : Final: Len = 193416, Over = 0
RUN-1003 : finish command "place -eco" in  2.682032s wall, 2.953125s user + 0.703125s system = 3.656250s CPU (136.3%)

RUN-1004 : used memory is 650 MB, reserved memory is 897 MB, peak memory is 994 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  16.354157s wall, 31.812500s user + 5.656250s system = 37.468750s CPU (229.1%)

RUN-1004 : used memory is 650 MB, reserved memory is 897 MB, peak memory is 994 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2850 to 1961
PHY-1001 : Pin misalignment score is improved from 1961 to 1930
PHY-1001 : Pin misalignment score is improved from 1930 to 1929
PHY-1001 : Pin misalignment score is improved from 1929 to 1929
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2268 instances
RUN-1001 : 1094 mslices, 1139 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4575 nets
RUN-1001 : 2968 nets have 2 pins
RUN-1001 : 780 nets have [3 - 5] pins
RUN-1001 : 519 nets have [6 - 10] pins
RUN-1001 : 183 nets have [11 - 20] pins
RUN-1001 : 123 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 467336, over cnt = 108(0%), over = 118, worst = 2
PHY-1002 : len = 467784, over cnt = 49(0%), over = 51, worst = 2
PHY-1002 : len = 467680, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 467664, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 467120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.121613s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (115.6%)

PHY-1001 : End global routing;  0.333182s wall, 0.343750s user + 0.078125s system = 0.421875s CPU (126.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.126643s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (74.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000061s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 722368, over cnt = 123(0%), over = 123, worst = 1
PHY-1001 : End Routed; 12.196193s wall, 18.343750s user + 1.375000s system = 19.718750s CPU (161.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 719168, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End DR Iter 1; 0.130302s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (119.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 719024, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.056389s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (138.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 719056, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 719056
PHY-1001 : End DR Iter 3; 0.041099s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (152.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  16.950869s wall, 21.468750s user + 3.218750s system = 24.687500s CPU (145.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  18.077177s wall, 22.640625s user + 3.375000s system = 26.015625s CPU (143.9%)

RUN-1004 : used memory is 594 MB, reserved memory is 944 MB, peak memory is 994 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4463   out of  19600   22.77%
#reg                  480   out of  19600    2.45%
#le                  4464
  #lut only          3984   out of   4464   89.25%
  #reg only             1   out of   4464    0.02%
  #lut&reg            479   out of   4464   10.73%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    188    7.45%
  #ireg                 5
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.665753s wall, 3.156250s user + 1.171875s system = 4.328125s CPU (92.8%)

RUN-1004 : used memory is 698 MB, reserved memory is 944 MB, peak memory is 994 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2268
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4575, pip num: 47478
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1526 valid insts, and 137650 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000" in  11.822352s wall, 32.000000s user + 1.640625s system = 33.640625s CPU (284.6%)

RUN-1004 : used memory is 721 MB, reserved memory is 946 MB, peak memory is 994 MB
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(83)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=154,DATA_DEPTH_B=154,MODE="SP",INIT_FILE="../../tools/keil/hand_10.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(83)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  1.280920s wall, 1.156250s user + 0.218750s system = 1.375000s CPU (107.3%)

RUN-1004 : used memory is 451 MB, reserved memory is 878 MB, peak memory is 994 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment GPIO_0  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment GPIO_1  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment GPIO_2  LOCATION = E7;  "
RUN-1002 : start command "set_pin_assignment GPIO_3  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment GPIO_4  LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment key_0  LOCATION = N8;  "
RUN-1002 : start command "set_pin_assignment key_1  LOCATION = R9;  "
RUN-1002 : start command "set_pin_assignment key_2  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment key_3  LOCATION = N9;  "
RUN-1002 : start command "set_pin_assignment key_4  LOCATION = T14;  "
RUN-1002 : start command "set_pin_assignment key_5  LOCATION = R14;  "
RUN-1002 : start command "set_pin_assignment key_6  LOCATION = T15;  "
RUN-1002 : start command "set_pin_assignment key_7  LOCATION = R15;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(26)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(26)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 35 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6265/557 useful/useless nets, 5996/493 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 132 onehot mux instances.
SYN-1020 : Optimized 1584 distributor mux.
SYN-1016 : Merged 3235 instances.
SYN-1015 : Optimize round 1, 6047 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5757/131 useful/useless nets, 5504/2433 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2517 better
SYN-1014 : Optimize round 3
SYN-1032 : 5720/40 useful/useless nets, 5467/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5701/1 useful/useless nets, 5448/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5697/0 useful/useless nets, 5444/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.160543s wall, 3.593750s user + 0.453125s system = 4.046875s CPU (97.3%)

RUN-1004 : used memory is 474 MB, reserved memory is 879 MB, peak memory is 994 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Gate Statistics
#Basic gates         3889
  #and               1711
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               956
  #FADD                 0
  #DFF                489
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1247

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3400   |489    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  2.831056s wall, 2.265625s user + 0.875000s system = 3.140625s CPU (110.9%)

RUN-1004 : used memory is 544 MB, reserved memory is 881 MB, peak memory is 994 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 18 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand_10.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5707/0 useful/useless nets, 5462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7863/0 useful/useless nets, 7618/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6279/0 useful/useless nets, 6034/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18617/9 useful/useless nets, 18372/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4220 (3.32), #lev = 41 (30.70)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.79 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17446 instances into 4047 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5175/5 useful/useless nets, 4933/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5175/0 useful/useless nets, 4933/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4043 LUT to BLE ...
SYN-4008 : Packed 4043 LUT and 457 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3568 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4044/4238 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4361   out of  19600   22.25%
#reg                  480   out of  19600    2.45%
#le                  4362
  #lut only          3882   out of   4362   89.00%
  #reg only             1   out of   4362    0.02%
  #lut&reg            479   out of   4362   10.98%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   18   out of    188    9.57%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4362  |4361  |480   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  20.565308s wall, 20.437500s user + 1.796875s system = 22.234375s CPU (108.1%)

RUN-1004 : used memory is 598 MB, reserved memory is 901 MB, peak memory is 994 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  3.658385s wall, 2.875000s user + 0.906250s system = 3.781250s CPU (103.4%)

RUN-1004 : used memory is 607 MB, reserved memory is 902 MB, peak memory is 994 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2217 instances
RUN-1001 : 1091 mslices, 1091 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4524 nets
RUN-1001 : 2990 nets have 2 pins
RUN-1001 : 775 nets have [3 - 5] pins
RUN-1001 : 512 nets have [6 - 10] pins
RUN-1001 : 141 nets have [11 - 20] pins
RUN-1001 : 99 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2215 instances, 2182 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19248, tnet num: 4522, tinst num: 2215, tnode num: 20266, tedge num: 30566.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.568162s wall, 1.484375s user + 0.156250s system = 1.640625s CPU (104.6%)

RUN-1004 : used memory is 616 MB, reserved memory is 902 MB, peak memory is 994 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4522 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 960 clock pins, and constraint 1018 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.797530s wall, 1.718750s user + 0.171875s system = 1.890625s CPU (105.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.36605e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1386): len = 1.07255e+06, overlap = 27
PHY-3002 : Step(1387): len = 896237, overlap = 27
PHY-3002 : Step(1388): len = 799197, overlap = 27.5
PHY-3002 : Step(1389): len = 732612, overlap = 40
PHY-3002 : Step(1390): len = 672234, overlap = 55.75
PHY-3002 : Step(1391): len = 619174, overlap = 73
PHY-3002 : Step(1392): len = 568191, overlap = 92
PHY-3002 : Step(1393): len = 526603, overlap = 110.5
PHY-3002 : Step(1394): len = 485083, overlap = 129.5
PHY-3002 : Step(1395): len = 447859, overlap = 143.75
PHY-3002 : Step(1396): len = 411327, overlap = 159.75
PHY-3002 : Step(1397): len = 377842, overlap = 173.25
PHY-3002 : Step(1398): len = 350010, overlap = 185.5
PHY-3002 : Step(1399): len = 314297, overlap = 210.75
PHY-3002 : Step(1400): len = 287068, overlap = 228
PHY-3002 : Step(1401): len = 264432, overlap = 245.5
PHY-3002 : Step(1402): len = 238774, overlap = 261.75
PHY-3002 : Step(1403): len = 213492, overlap = 284
PHY-3002 : Step(1404): len = 192649, overlap = 301.75
PHY-3002 : Step(1405): len = 166134, overlap = 327.75
PHY-3002 : Step(1406): len = 146327, overlap = 339.75
PHY-3002 : Step(1407): len = 136677, overlap = 347
PHY-3002 : Step(1408): len = 99435.8, overlap = 375.5
PHY-3002 : Step(1409): len = 85612.6, overlap = 390.5
PHY-3002 : Step(1410): len = 82552.5, overlap = 393
PHY-3002 : Step(1411): len = 63983.9, overlap = 418
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.83538e-06
PHY-3002 : Step(1412): len = 62233.1, overlap = 418
PHY-3002 : Step(1413): len = 62610.5, overlap = 416
PHY-3002 : Step(1414): len = 65762.4, overlap = 411.75
PHY-3002 : Step(1415): len = 69872.9, overlap = 404.75
PHY-3002 : Step(1416): len = 75036.9, overlap = 393.5
PHY-3002 : Step(1417): len = 77982.6, overlap = 387.75
PHY-3002 : Step(1418): len = 79889.4, overlap = 382
PHY-3002 : Step(1419): len = 86336.4, overlap = 381.5
PHY-3002 : Step(1420): len = 92746.9, overlap = 374
PHY-3002 : Step(1421): len = 94699.1, overlap = 362.75
PHY-3002 : Step(1422): len = 95450.4, overlap = 358
PHY-3002 : Step(1423): len = 98707.3, overlap = 344.75
PHY-3002 : Step(1424): len = 99093.9, overlap = 337.25
PHY-3002 : Step(1425): len = 99703.1, overlap = 331.5
PHY-3002 : Step(1426): len = 100569, overlap = 321.5
PHY-3002 : Step(1427): len = 101739, overlap = 306.5
PHY-3002 : Step(1428): len = 101139, overlap = 296.25
PHY-3002 : Step(1429): len = 100884, overlap = 290
PHY-3002 : Step(1430): len = 100592, overlap = 291.5
PHY-3002 : Step(1431): len = 99375.6, overlap = 283.5
PHY-3002 : Step(1432): len = 98477.6, overlap = 278.75
PHY-3002 : Step(1433): len = 97317.2, overlap = 280.5
PHY-3002 : Step(1434): len = 95940.4, overlap = 280.25
PHY-3002 : Step(1435): len = 94794.1, overlap = 278
PHY-3002 : Step(1436): len = 93253.1, overlap = 278
PHY-3002 : Step(1437): len = 91707.5, overlap = 277.5
PHY-3002 : Step(1438): len = 90132.3, overlap = 282
PHY-3002 : Step(1439): len = 88754.5, overlap = 287.5
PHY-3002 : Step(1440): len = 87389.3, overlap = 289
PHY-3002 : Step(1441): len = 85982.9, overlap = 288.5
PHY-3002 : Step(1442): len = 84545.8, overlap = 294.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.67077e-06
PHY-3002 : Step(1443): len = 84664.3, overlap = 292.5
PHY-3002 : Step(1444): len = 85765.6, overlap = 291.5
PHY-3002 : Step(1445): len = 87174, overlap = 288
PHY-3002 : Step(1446): len = 89244.4, overlap = 282.5
PHY-3002 : Step(1447): len = 91290, overlap = 276
PHY-3002 : Step(1448): len = 93145.3, overlap = 273
PHY-3002 : Step(1449): len = 94107.5, overlap = 267.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.34153e-06
PHY-3002 : Step(1450): len = 95912.2, overlap = 260.75
PHY-3002 : Step(1451): len = 98748.3, overlap = 251.75
PHY-3002 : Step(1452): len = 99013.3, overlap = 246.5
PHY-3002 : Step(1453): len = 100814, overlap = 240.75
PHY-3002 : Step(1454): len = 105989, overlap = 217.25
PHY-3002 : Step(1455): len = 108007, overlap = 202.75
PHY-3002 : Step(1456): len = 108724, overlap = 194.5
PHY-3002 : Step(1457): len = 110084, overlap = 184.75
PHY-3002 : Step(1458): len = 111144, overlap = 173.75
PHY-3002 : Step(1459): len = 112993, overlap = 168.75
PHY-3002 : Step(1460): len = 113450, overlap = 168.25
PHY-3002 : Step(1461): len = 113408, overlap = 168.75
PHY-3002 : Step(1462): len = 113475, overlap = 168.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.46831e-05
PHY-3002 : Step(1463): len = 114146, overlap = 167.25
PHY-3002 : Step(1464): len = 115569, overlap = 165
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015642s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (99.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.06156e-06
PHY-3002 : Step(1465): len = 118751, overlap = 218.25
PHY-3002 : Step(1466): len = 116501, overlap = 221.5
PHY-3002 : Step(1467): len = 112333, overlap = 227.5
PHY-3002 : Step(1468): len = 107317, overlap = 232.75
PHY-3002 : Step(1469): len = 104375, overlap = 243.25
PHY-3002 : Step(1470): len = 97380.4, overlap = 275.25
PHY-3002 : Step(1471): len = 91230.2, overlap = 308.25
PHY-3002 : Step(1472): len = 88117.4, overlap = 318
PHY-3002 : Step(1473): len = 85219.5, overlap = 327.5
PHY-3002 : Step(1474): len = 81701.7, overlap = 340.75
PHY-3002 : Step(1475): len = 79480.6, overlap = 348.25
PHY-3002 : Step(1476): len = 76916.1, overlap = 350.75
PHY-3002 : Step(1477): len = 74998.4, overlap = 351
PHY-3002 : Step(1478): len = 73664.1, overlap = 350.75
PHY-3002 : Step(1479): len = 72522, overlap = 352.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.12312e-06
PHY-3002 : Step(1480): len = 72632.9, overlap = 352
PHY-3002 : Step(1481): len = 73091, overlap = 352
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.97598e-06
PHY-3002 : Step(1482): len = 73004.5, overlap = 352
PHY-3002 : Step(1483): len = 75179.9, overlap = 349.75
PHY-3002 : Step(1484): len = 79579.9, overlap = 346
PHY-3002 : Step(1485): len = 78806.7, overlap = 342
PHY-3002 : Step(1486): len = 78852, overlap = 340.5
PHY-3002 : Step(1487): len = 79239, overlap = 337.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.26509e-06
PHY-3002 : Step(1488): len = 79725.7, overlap = 335
PHY-3002 : Step(1489): len = 80309.8, overlap = 332
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.82066e-06
PHY-3002 : Step(1490): len = 80301, overlap = 329.75
PHY-3002 : Step(1491): len = 83045.6, overlap = 316.25
PHY-3002 : Step(1492): len = 88182.4, overlap = 295
PHY-3002 : Step(1493): len = 87541.3, overlap = 289
PHY-3002 : Step(1494): len = 87687.3, overlap = 284
PHY-3002 : Step(1495): len = 88261.9, overlap = 280.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.31733e-06
PHY-3002 : Step(1496): len = 88925.3, overlap = 275.75
PHY-3002 : Step(1497): len = 90538.5, overlap = 269.75
PHY-3002 : Step(1498): len = 94678.5, overlap = 255.25
PHY-3002 : Step(1499): len = 99609.6, overlap = 249
PHY-3002 : Step(1500): len = 101949, overlap = 235
PHY-3002 : Step(1501): len = 106592, overlap = 228
PHY-3002 : Step(1502): len = 111300, overlap = 213.5
PHY-3002 : Step(1503): len = 111340, overlap = 212.5
PHY-3002 : Step(1504): len = 111470, overlap = 213
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.46347e-05
PHY-3002 : Step(1505): len = 112774, overlap = 211.25
PHY-3002 : Step(1506): len = 114033, overlap = 210
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.21276e-05
PHY-3002 : Step(1507): len = 114956, overlap = 205.5
PHY-3002 : Step(1508): len = 121760, overlap = 185
PHY-3002 : Step(1509): len = 130522, overlap = 143.25
PHY-3002 : Step(1510): len = 131369, overlap = 143.25
PHY-3002 : Step(1511): len = 133665, overlap = 143.5
PHY-3002 : Step(1512): len = 137750, overlap = 137.5
PHY-3002 : Step(1513): len = 137069, overlap = 138.75
PHY-3002 : Step(1514): len = 136949, overlap = 137.75
PHY-3002 : Step(1515): len = 136742, overlap = 138.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 4.42553e-05
PHY-3002 : Step(1516): len = 139299, overlap = 138.5
PHY-3002 : Step(1517): len = 142973, overlap = 133.5
PHY-3002 : Step(1518): len = 143817, overlap = 135.75
PHY-3002 : Step(1519): len = 144429, overlap = 136.25
PHY-3002 : Step(1520): len = 145450, overlap = 136.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 8.85105e-05
PHY-3002 : Step(1521): len = 148677, overlap = 133
PHY-3002 : Step(1522): len = 153923, overlap = 117.25
PHY-3002 : Step(1523): len = 153879, overlap = 116.5
PHY-3002 : Step(1524): len = 154357, overlap = 112.75
PHY-3002 : Step(1525): len = 154964, overlap = 108.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.55741e-05
PHY-3002 : Step(1526): len = 155561, overlap = 165
PHY-3002 : Step(1527): len = 156704, overlap = 136
PHY-3002 : Step(1528): len = 154648, overlap = 136.25
PHY-3002 : Step(1529): len = 153209, overlap = 134.5
PHY-3002 : Step(1530): len = 150511, overlap = 138
PHY-3002 : Step(1531): len = 149211, overlap = 142
PHY-3002 : Step(1532): len = 148134, overlap = 143.25
PHY-3002 : Step(1533): len = 147545, overlap = 139.5
PHY-3002 : Step(1534): len = 146843, overlap = 139
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.11482e-05
PHY-3002 : Step(1535): len = 148854, overlap = 132.75
PHY-3002 : Step(1536): len = 150685, overlap = 130
PHY-3002 : Step(1537): len = 150501, overlap = 129.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000141684
PHY-3002 : Step(1538): len = 156826, overlap = 119.5
PHY-3002 : Step(1539): len = 159701, overlap = 105.5
PHY-3002 : Step(1540): len = 160470, overlap = 95.75
PHY-3002 : Step(1541): len = 160949, overlap = 93.5
PHY-3002 : Step(1542): len = 161578, overlap = 94.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000270792
PHY-3002 : Step(1543): len = 165037, overlap = 88
PHY-3002 : Step(1544): len = 167901, overlap = 82.5
PHY-3002 : Step(1545): len = 170450, overlap = 84
PHY-3002 : Step(1546): len = 170169, overlap = 78.75
PHY-3002 : Step(1547): len = 169649, overlap = 76.75
PHY-3002 : Step(1548): len = 169429, overlap = 76.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000482517
PHY-3002 : Step(1549): len = 171899, overlap = 72.75
PHY-3002 : Step(1550): len = 173464, overlap = 69.75
PHY-3002 : Step(1551): len = 174937, overlap = 66.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.444465s wall, 0.375000s user + 0.390625s system = 0.765625s CPU (172.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000214986
PHY-3002 : Step(1552): len = 184258, overlap = 15
PHY-3002 : Step(1553): len = 179328, overlap = 27.75
PHY-3002 : Step(1554): len = 175442, overlap = 42.5
PHY-3002 : Step(1555): len = 172722, overlap = 56.5
PHY-3002 : Step(1556): len = 170915, overlap = 66.25
PHY-3002 : Step(1557): len = 170218, overlap = 75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000429972
PHY-3002 : Step(1558): len = 171951, overlap = 67
PHY-3002 : Step(1559): len = 173408, overlap = 63
PHY-3002 : Step(1560): len = 174239, overlap = 65.25
PHY-3002 : Step(1561): len = 174069, overlap = 63.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000859945
PHY-3002 : Step(1562): len = 175748, overlap = 58.75
PHY-3002 : Step(1563): len = 177587, overlap = 53.5
PHY-3002 : Step(1564): len = 177903, overlap = 56
PHY-3002 : Step(1565): len = 178124, overlap = 55.5
PHY-3002 : Step(1566): len = 178388, overlap = 54.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024016s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.1%)

PHY-3001 : Legalized: Len = 186569, Over = 0
PHY-3001 : Final: Len = 186569, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 493128, over cnt = 108(0%), over = 116, worst = 2
PHY-1002 : len = 493768, over cnt = 64(0%), over = 69, worst = 2
PHY-1002 : len = 493536, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 493184, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 493120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.157045s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (159.2%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 18 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2186 has valid locations, 63 needs to be replaced
PHY-3001 : design contains 2270 instances, 2237 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 19656, tnet num: 4577, tinst num: 2270, tnode num: 20682, tedge num: 31095.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.629013s wall, 1.593750s user + 0.156250s system = 1.750000s CPU (107.4%)

RUN-1004 : used memory is 637 MB, reserved memory is 907 MB, peak memory is 994 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4577 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 968 clock pins, and constraint 1026 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.841655s wall, 1.828125s user + 0.156250s system = 1.984375s CPU (107.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 195373
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1567): len = 194696, overlap = 0
PHY-3002 : Step(1568): len = 194779, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004963s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.53501e-05
PHY-3002 : Step(1569): len = 194499, overlap = 2.5
PHY-3002 : Step(1570): len = 194499, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.07002e-05
PHY-3002 : Step(1571): len = 194393, overlap = 2
PHY-3002 : Step(1572): len = 194393, overlap = 2
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.14004e-05
PHY-3002 : Step(1573): len = 194372, overlap = 1.25
PHY-3002 : Step(1574): len = 194372, overlap = 1.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.71938e-05
PHY-3002 : Step(1575): len = 194287, overlap = 5.25
PHY-3002 : Step(1576): len = 194287, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000127522
PHY-3002 : Step(1577): len = 194248, overlap = 5.75
PHY-3002 : Step(1578): len = 194268, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000250753
PHY-3002 : Step(1579): len = 194208, overlap = 5.75
PHY-3002 : Step(1580): len = 194240, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040367s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (232.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000297081
PHY-3002 : Step(1581): len = 194484, overlap = 2
PHY-3002 : Step(1582): len = 194484, overlap = 2
PHY-3002 : Step(1583): len = 194436, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007952s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 194858, Over = 0
PHY-3001 : Final: Len = 194858, Over = 0
RUN-1003 : finish command "place -eco" in  2.643687s wall, 2.906250s user + 0.609375s system = 3.515625s CPU (133.0%)

RUN-1004 : used memory is 640 MB, reserved memory is 910 MB, peak memory is 994 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  15.692905s wall, 30.687500s user + 5.656250s system = 36.343750s CPU (231.6%)

RUN-1004 : used memory is 640 MB, reserved memory is 910 MB, peak memory is 994 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2810 to 1982
PHY-1001 : Pin misalignment score is improved from 1982 to 1960
PHY-1001 : Pin misalignment score is improved from 1960 to 1956
PHY-1001 : Pin misalignment score is improved from 1956 to 1956
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2272 instances
RUN-1001 : 1094 mslices, 1143 lslices, 18 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4579 nets
RUN-1001 : 2963 nets have 2 pins
RUN-1001 : 779 nets have [3 - 5] pins
RUN-1001 : 521 nets have [6 - 10] pins
RUN-1001 : 185 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 480776, over cnt = 129(0%), over = 143, worst = 3
PHY-1002 : len = 481592, over cnt = 78(0%), over = 85, worst = 3
PHY-1002 : len = 481528, over cnt = 29(0%), over = 32, worst = 3
PHY-1002 : len = 481144, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 480944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.124866s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (162.7%)

PHY-1001 : End global routing;  0.338496s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (129.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.115017s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (81.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000104s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 720872, over cnt = 148(0%), over = 148, worst = 1
PHY-1001 : End Routed; 10.950009s wall, 18.859375s user + 1.250000s system = 20.109375s CPU (183.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 716792, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : End DR Iter 1; 0.157948s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (118.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 716256, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.071694s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (109.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 716232, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 716232
PHY-1001 : End DR Iter 3; 0.054779s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (142.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.863001s wall, 21.796875s user + 2.000000s system = 23.796875s CPU (160.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.997889s wall, 23.015625s user + 2.093750s system = 25.109375s CPU (157.0%)

RUN-1004 : used memory is 768 MB, reserved memory is 958 MB, peak memory is 994 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    18
  #input               10
  #output               8
  #inout                0

Utilization Statistics
#lut                 4471   out of  19600   22.81%
#reg                  484   out of  19600    2.47%
#le                  4472
  #lut only          3988   out of   4472   89.18%
  #reg only             1   out of   4472    0.02%
  #lut&reg            483   out of   4472   10.80%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   17   out of    188    9.04%
  #ireg                 8
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.244550s wall, 3.031250s user + 0.875000s system = 3.906250s CPU (92.0%)

RUN-1004 : used memory is 768 MB, reserved memory is 958 MB, peak memory is 994 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2272
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4579, pip num: 47800
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1525 valid insts, and 138469 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011001000000000000000000" in  10.022979s wall, 29.250000s user + 1.187500s system = 30.437500s CPU (303.7%)

RUN-1004 : used memory is 779 MB, reserved memory is 958 MB, peak memory is 994 MB
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.858457s wall, 1.796875s user + 0.203125s system = 2.000000s CPU (107.6%)

RUN-1004 : used memory is 909 MB, reserved memory is 1071 MB, peak memory is 994 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.677726s wall, 0.281250s user + 0.531250s system = 0.812500s CPU (12.2%)

RUN-1004 : used memory is 939 MB, reserved memory is 1101 MB, peak memory is 994 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.091207s wall, 2.203125s user + 0.843750s system = 3.046875s CPU (33.5%)

RUN-1004 : used memory is 877 MB, reserved memory is 1039 MB, peak memory is 994 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit mc8051_top.bit" in  1.762802s wall, 1.734375s user + 0.171875s system = 1.906250s CPU (108.1%)

RUN-1004 : used memory is 909 MB, reserved memory is 1071 MB, peak memory is 994 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.682415s wall, 0.281250s user + 0.593750s system = 0.875000s CPU (13.1%)

RUN-1004 : used memory is 939 MB, reserved memory is 1102 MB, peak memory is 994 MB
RUN-1003 : finish command "download -bit mc8051_top.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.023534s wall, 2.203125s user + 0.812500s system = 3.015625s CPU (33.4%)

RUN-1004 : used memory is 878 MB, reserved memory is 1040 MB, peak memory is 994 MB
GUI-1001 : Download success!
