|top_module
clk => clk.IN1
reset => Decoder1.IN0
in[0] => Decoder1.IN2
in[1] => Decoder1.IN1
out[0] <= vDFF:v1.port2
out[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|vDFF:v1
present_value[0] => out[0]~reg0.DATAIN
present_value[1] => out[1]~reg0.DATAIN
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


