wait for test AM_4days_subdiv_allPreproc_restDest_tightCxn_D93 to start preprocessing
wait for test DuplicateRuleset to start preprocessing
receive signal SIGINT
