ARM GAS  /tmp/cchMv31S.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"tx_thread_terminate.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Middlewares/ST/threadx/common/src/tx_thread_terminate.c"
  19              		.section	.text._tx_thread_terminate,"ax",%progbits
  20              		.align	1
  21              		.global	_tx_thread_terminate
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	_tx_thread_terminate:
  27              	.LVL0:
  28              	.LFB8:
   1:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /**************************************************************************/
   2:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
   3:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*       Copyright (c) Microsoft Corporation. All rights reserved.        */
   4:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
   5:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*       This software is licensed under the Microsoft Software License   */
   6:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*       Terms for Microsoft Azure RTOS. Full text of the license can be  */
   7:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*       found in the LICENSE file at https://aka.ms/AzureRTOS_EULA       */
   8:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*       and in the root directory of this software.                      */
   9:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  10:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /**************************************************************************/
  11:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  12:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  13:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /**************************************************************************/
  14:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /**************************************************************************/
  15:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /**                                                                       */
  16:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /** ThreadX Component                                                     */
  17:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /**                                                                       */
  18:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /**   Thread                                                              */
  19:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /**                                                                       */
  20:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /**************************************************************************/
  21:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /**************************************************************************/
  22:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  23:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #define TX_SOURCE_CODE
  24:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  25:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  26:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /* Include necessary system files.  */
  27:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  28:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #include "tx_api.h"
  29:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #include "tx_trace.h"
  30:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #include "tx_thread.h"
ARM GAS  /tmp/cchMv31S.s 			page 2


  31:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #include "tx_timer.h"
  32:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  33:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  34:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /**************************************************************************/
  35:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  36:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*  FUNCTION                                               RELEASE        */
  37:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  38:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    _tx_thread_terminate                                PORTABLE C      */
  39:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                           6.1          */
  40:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*  AUTHOR                                                                */
  41:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  42:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    William E. Lamie, Microsoft Corporation                             */
  43:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  44:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*  DESCRIPTION                                                           */
  45:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  46:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    This function handles application thread terminate requests.  Once  */
  47:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    a thread is terminated, it cannot be executed again unless it is    */
  48:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    deleted and recreated.                                              */
  49:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  50:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*  INPUT                                                                 */
  51:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  52:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    thread_ptr                            Pointer to thread to suspend  */
  53:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  54:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*  OUTPUT                                                                */
  55:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  56:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    status                                Return completion status      */
  57:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  58:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*  CALLS                                                                 */
  59:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  60:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    _tx_timer_system_deactivate           Timer deactivate function     */
  61:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    _tx_thread_system_suspend             Actual thread suspension      */
  62:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    _tx_thread_system_ni_suspend          Non-interruptable suspend     */
  63:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                            thread                      */
  64:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    _tx_thread_system_preempt_check       Check for preemption          */
  65:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    Suspend Cleanup Routine               Suspension cleanup function   */
  66:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  67:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*  CALLED BY                                                             */
  68:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  69:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    Application code                                                    */
  70:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  71:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*  RELEASE HISTORY                                                       */
  72:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  73:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    DATE              NAME                      DESCRIPTION             */
  74:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  75:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*  05-19-2020     William E. Lamie         Initial Version 6.0           */
  76:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
  77:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                            resulting in version 6.1    */
  78:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  79:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /**************************************************************************/
  80:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** UINT  _tx_thread_terminate(TX_THREAD *thread_ptr)
  81:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** {
  29              		.loc 1 81 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 81 1 is_stmt 0 view .LVU1
  34 0000 38B5     		push	{r3, r4, r5, lr}
ARM GAS  /tmp/cchMv31S.s 			page 3


  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 16
  37              		.cfi_offset 3, -16
  38              		.cfi_offset 4, -12
  39              		.cfi_offset 5, -8
  40              		.cfi_offset 14, -4
  41 0002 0446     		mov	r4, r0
  82:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  83:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** TX_INTERRUPT_SAVE_AREA
  42              		.loc 1 83 1 is_stmt 1 view .LVU2
  84:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  85:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** VOID        (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequen
  43              		.loc 1 85 1 view .LVU3
  86:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #ifndef TX_DISABLE_NOTIFY_CALLBACKS
  87:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** VOID        (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT id);
  88:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
  89:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** UINT        status;
  44              		.loc 1 89 1 view .LVU4
  90:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** ULONG       suspension_sequence;
  45              		.loc 1 90 1 view .LVU5
  91:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  92:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  93:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     /* Default to successful completion.  */
  94:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     status =  TX_SUCCESS;
  46              		.loc 1 94 5 view .LVU6
  47              	.LVL1:
  95:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  96:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     /* Lockout interrupts while the thread is being terminated.  */
  97:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     TX_DISABLE
  48              		.loc 1 97 5 view .LVU7
  49              	.LBB70:
  50              	.LBI70:
  51              		.file 2 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h"
   1:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
   2:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
   3:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*       Copyright (c) Microsoft Corporation. All rights reserved.        */
   4:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
   5:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*       This software is licensed under the Microsoft Software License   */
   6:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*       Terms for Microsoft Azure RTOS. Full text of the license can be  */
   7:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*       found in the LICENSE file at https://aka.ms/AzureRTOS_EULA       */
   8:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*       and in the root directory of this software.                      */
   9:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  10:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
  11:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  12:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  13:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
  14:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
  15:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**                                                                       */
  16:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /** ThreadX Component                                                     */
  17:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**                                                                       */
  18:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**   Port Specific                                                       */
  19:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**                                                                       */
  20:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
  21:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
  22:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  23:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  24:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
ARM GAS  /tmp/cchMv31S.s 			page 4


  25:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  26:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  PORT SPECIFIC C INFORMATION                            RELEASE        */
  27:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  28:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    tx_port.h                                         Cortex-M7/GNU     */
  29:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                           6.1.12       */
  30:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  31:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  AUTHOR                                                                */
  32:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  33:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    Scott Larson, Microsoft Corporation                                 */
  34:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  35:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  DESCRIPTION                                                           */
  36:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  37:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    This file contains data type definitions that make the ThreadX      */
  38:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    real-time kernel function identically on a variety of different     */
  39:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    processor architectures.  For example, the size or number of bits   */
  40:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    in an "int" data type vary between microprocessor architectures and */
  41:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    even C compilers for the same microprocessor.  ThreadX does not     */
  42:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    directly use native C data types.  Instead, ThreadX creates its     */
  43:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    own special types that can be mapped to actual data types by this   */
  44:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    file to guarantee consistency in the interface and functionality.   */
  45:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  46:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    This file replaces the previous Cortex-M3/M4/M7 files. It unifies   */
  47:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    the ARMv7-M architecture and compilers into one common file.        */
  48:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  49:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  RELEASE HISTORY                                                       */
  50:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  51:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    DATE              NAME                      DESCRIPTION             */
  52:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  53:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  06-02-2021      Scott Larson            Initial Version 6.1.7         */
  54:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  01-31-2022      Scott Larson            Modified comments, updated    */
  55:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            typedef to fix misra        */
  56:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            violation,                  */
  57:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            fixed predefined macro,     */
  58:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            resulting in version 6.1.10 */
  59:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  04-25-2022      Scott Larson            Modified comments and added   */
  60:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            volatile to registers,      */
  61:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            resulting in version 6.1.11 */
  62:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  07-29-2022      Scott Larson            Modified comments and         */
  63:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            described BASEPRI usage,    */
  64:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            resulting in version 6.1.12 */
  65:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  66:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
  67:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  68:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_PORT_H
  69:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_PORT_H
  70:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  71:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  72:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Determine if the optional ThreadX user define file should be used.  */
  73:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  74:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_INCLUDE_USER_DEFINE_FILE
  75:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  76:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Yes, include the user defines in tx_user.h. The defines in this file may
  77:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    alternately be defined on the command line.  */
  78:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  79:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include "tx_user.h"
  80:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
  81:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
ARM GAS  /tmp/cchMv31S.s 			page 5


  82:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  83:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define compiler library include files.  */
  84:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  85:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include <stdlib.h>
  86:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include <string.h>
  87:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  88:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef __ICCARM__
  89:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include <intrinsics.h>                     /* IAR Intrinsics */
  90:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define __asm__ __asm                       /* Define to make all inline asm look similar */
  91:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
  92:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include <yvals.h>
  93:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
  94:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif /* __ICCARM__ */
  95:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  96:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef __ghs__
  97:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include <arm_ghs.h>
  98:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include "tx_ghs.h"
  99:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* __ghs__ */
 100:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 101:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 102:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #if !defined(__GNUC__) && !defined(__CC_ARM)
 103:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define __get_control_value __get_CONTROL
 104:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define __set_control_value __set_CONTROL
 105:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 106:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 107:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef __GNUC__
 108:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define __get_ipsr_value __get_IPSR
 109:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 110:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 111:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define ThreadX basic types for this port.  */
 112:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 113:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define VOID                                    void
 114:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef char                                    CHAR;
 115:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef unsigned char                           UCHAR;
 116:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef int                                     INT;
 117:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef unsigned int                            UINT;
 118:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef long                                    LONG;
 119:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef unsigned long                           ULONG;
 120:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef unsigned long long                      ULONG64;
 121:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef short                                   SHORT;
 122:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef unsigned short                          USHORT;
 123:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define ULONG64_DEFINED
 124:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 125:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the priority levels for ThreadX.  Legal values range
 126:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    from 32 to 1024 and MUST be evenly divisible by 32.  */
 127:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 128:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MAX_PRIORITIES
 129:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_MAX_PRIORITIES                       32
 130:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 131:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 132:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 133:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the minimum stack for a ThreadX thread on this processor. If the size supplied during
 134:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    thread creation is less than this value, the thread create call will return an error.  */
 135:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 136:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MINIMUM_STACK
 137:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_MINIMUM_STACK                        200         /* Minimum stack size for this port  */
 138:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
ARM GAS  /tmp/cchMv31S.s 			page 6


 139:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 140:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 141:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the system timer thread's default stack size and priority.  These are only applicable
 142:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    if TX_TIMER_PROCESS_IN_ISR is not defined.  */
 143:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 144:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_TIMER_THREAD_STACK_SIZE
 145:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TIMER_THREAD_STACK_SIZE              1024        /* Default timer thread stack size  */
 146:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 147:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 148:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_TIMER_THREAD_PRIORITY
 149:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TIMER_THREAD_PRIORITY                0           /* Default timer thread priority    */
 150:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 151:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 152:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* By default, ThreadX for Cortex-M uses the PRIMASK register to enable/disable interrupts.
 153:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** If using BASEPRI is desired, define the following two symbols for both c and assembly files:
 154:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** TX_PORT_USE_BASEPRI - This tells ThreadX to use BASEPRI instead of PRIMASK.
 155:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** TX_PORT_BASEPRI = (priority_mask << (8 - number_priority_bits)) - this defines the maximum priority
 156:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** Any interrupt with a higher priority than priority_mask will not be masked, thus the interrupt will
 157:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** */
 158:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 159:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define various constants for the ThreadX Cortex-M port.  */
 160:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 161:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_INT_DISABLE                          1           /* Disable interrupts               */
 162:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_INT_ENABLE                           0           /* Enable interrupts                */
 163:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 164:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 165:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the clock source for trace event entry time stamp. The following two item are port specif
 166:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    For example, if the time source is at the address 0x0a800024 and is 16-bits in size, the clock
 167:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    source constants would be:
 168:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 169:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    *((volatile ULONG *) 0x0a800024)
 170:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_MASK                      0x0000FFFFUL
 171:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 172:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** */
 173:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 174:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 175:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_TRACE_TIME_SOURCE
 176:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    *((volatile ULONG *) 0xE0001004)
 177:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 178:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 179:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** ULONG   _tx_misra_time_stamp_get(VOID);
 180:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    _tx_misra_time_stamp_get()
 181:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 182:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 183:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_TRACE_TIME_MASK
 184:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_MASK                      0xFFFFFFFFUL
 185:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 186:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 187:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef __ghs__
 188:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define constants for Green Hills EventAnalyzer.  */
 189:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 190:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the number of ticks per second. This informs the EventAnalyzer what the timestamps
 191:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    represent.  By default, this is set to 1,000,000 i.e., one tick every microsecond. */
 192:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 193:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_EL_TICKS_PER_SECOND                  1000000
 194:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 195:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the method of how to get the upper and lower 32-bits of the time stamp. By default, simpl
ARM GAS  /tmp/cchMv31S.s 			page 7


 196:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    simulate the time-stamp source with a counter.  */
 197:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 198:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define read_tbu()                              _tx_el_time_base_upper
 199:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define read_tbl()                              ++_tx_el_time_base_lower
 200:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* __ghs__ */
 201:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 202:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the port specific options for the _tx_build_options variable. This variable indicates
 203:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    how the ThreadX library was built.  */
 204:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 205:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_BUILD_OPTIONS          (0)
 206:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 207:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 208:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the in-line initialization constant so that modules with in-line
 209:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    initialization capabilities can prevent their initialization from being
 210:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    a function call.  */
 211:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 212:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_MISRA_ENABLE
 213:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_DISABLE_INLINE
 214:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 215:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_INLINE_INITIALIZATION
 216:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 217:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 218:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 219:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Determine whether or not stack checking is enabled. By default, ThreadX stack checking is
 220:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    disabled. When the following is defined, ThreadX thread stack checking is enabled.  If stack
 221:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    checking is enabled (TX_ENABLE_STACK_CHECKING is defined), the TX_DISABLE_STACK_FILLING
 222:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    define is negated, thereby forcing the stack fill which is necessary for the stack checking
 223:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    logic.  */
 224:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 225:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 226:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_ENABLE_STACK_CHECKING
 227:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #undef TX_DISABLE_STACK_FILLING
 228:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 229:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 230:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 231:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 232:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the TX_THREAD control block extensions for this port. The main reason
 233:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    for the multiple macros is so that backward compatibility can be maintained with
 234:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    existing ThreadX kernel awareness modules.  */
 235:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 236:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_0
 237:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_1
 238:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
 239:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2           VOID    *tx_thread_iar_tls_pointer;
 240:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__ghs__)
 241:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2           VOID *  tx_thread_eh_globals;                           \
 242:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                         int     Errno;             /* errno.  */                \
 243:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                         char *  strtok_saved_pos;  /* strtok() position.  */
 244:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 245:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2
 246:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 247:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 248:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 249:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_3
 250:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 251:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 252:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
ARM GAS  /tmp/cchMv31S.s 			page 8


 253:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the port extensions of the remaining ThreadX objects.  */
 254:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 255:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_EXTENSION
 256:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_EXTENSION
 257:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_EXTENSION
 258:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_MUTEX_EXTENSION
 259:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_QUEUE_EXTENSION
 260:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_EXTENSION
 261:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TIMER_EXTENSION
 262:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 263:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 264:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the user extension field of the thread control block.  Nothing
 265:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    additional is needed for this port so it is defined as white space.  */
 266:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 267:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_THREAD_USER_EXTENSION
 268:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_USER_EXTENSION
 269:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 270:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 271:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 272:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the macros for processing extensions in tx_thread_create, tx_thread_delete,
 273:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    tx_thread_shell_entry, and tx_thread_terminate.  */
 274:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 275:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 276:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
 277:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #if (__VER__ < 8000000)
 278:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)                      thread_ptr -> tx_thread_iar_tls
 279:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)                      __iar_dlib_perthread_deallocate
 280:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     thread_ptr -> tx_thread_iar_tls
 281:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION               __iar_dlib_perthread_access(0);
 282:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 283:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** void    *_tx_iar_create_per_thread_tls_area(void);
 284:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** void    _tx_iar_destroy_per_thread_tls_area(void *tls_ptr);
 285:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** void    __iar_Initlocks(void);
 286:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 287:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)                      thread_ptr -> tx_thread_iar_tls
 288:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)                      do {_tx_iar_destroy_per_thread_
 289:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                         thread_ptr -> tx_thread_iar
 290:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION               do {__iar_Initlocks();} while(0
 291:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 292:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 293:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)
 294:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)
 295:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 296:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 297:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #if defined(__ARMVFP__) || defined(__ARM_PCS_VFP) || defined(__ARM_FP) || defined(__TARGET_FPU_VFP)
 298:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 299:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_MISRA_ENABLE
 300:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 301:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** ULONG  _tx_misra_control_get(void);
 302:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** void   _tx_misra_control_set(ULONG value);
 303:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** ULONG  _tx_misra_fpccr_get(void);
 304:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** void   _tx_misra_vfp_touch(void);
 305:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 306:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else   /* TX_MISRA_ENABLE not defined */
 307:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 308:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define some helper functions (these are intrinsics in some compilers). */
 309:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef __GNUC__ /* GCC and ARM Compiler 6 */
ARM GAS  /tmp/cchMv31S.s 			page 9


 310:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 311:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline ULONG __get_control_value(void)
 312:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 313:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** ULONG  control_value;
 314:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 315:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 316:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(control_value);
 317:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 318:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 319:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __set_control_value(ULONG control_value)
 320:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 321:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 322:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 323:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 324:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  __asm__ volatile ("VMOV.F32 s0, s0");
 325:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 326:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__CC_ARM) /* ARM Compiler 5 */
 327:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 328:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) ULONG __get_control_value(void)
 329:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 330:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** ULONG  control_value;
 331:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 332:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm volatile ("MRS control_value,CONTROL");
 333:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(control_value);
 334:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 335:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 336:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) void __set_control_value(ULONG control_value)
 337:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 338:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR CONTROL,control_value");
 339:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 340:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Can't access VFP registers with inline asm, so define this in tx_thread_schedule.  */
 341:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** void _tx_vfp_access(void);
 342:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  _tx_vfp_access();
 343:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 344:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__ICCARM__)  /* IAR */
 345:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  __asm__ volatile ("VMOV.F32 s0, s0");
 346:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* Helper functions for different compilers */
 347:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 348:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* TX_MISRA_ENABLE */
 349:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 350:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 351:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* A completed thread falls into _thread_shell_entry and we can simply deactivate the FPU via CONTR
 352:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    in order to ensure no lazy stacking will occur. */
 353:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 354:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 355:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 356:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)   {                                              
 357:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     ULONG  _tx_vfp_state;                          
 358:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  __get_control_value();    
 359:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_vfp_state & ~((ULONG) 
 360:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         __set_control_value(_tx_vfp_state);        
 361:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     }
 362:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 363:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 364:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)   {                                              
 365:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     ULONG  _tx_vfp_state;                          
 366:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_misra_control_get();  
ARM GAS  /tmp/cchMv31S.s 			page 10


 367:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_vfp_state & ~((ULONG) 
 368:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_misra_control_set(_tx_vfp_state);      
 369:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     }
 370:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 371:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 372:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 373:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* A thread can be terminated by another thread, so we first check if it's self-terminating and not
 374:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    If so, deactivate the FPU via CONTROL.FPCA. Otherwise we are in an interrupt or another thread i
 375:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    this one, so if the FPCCR.LSPACT bit is set, we need to save the CONTROL.FPCA state, touch the F
 376:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    the lazy FPU save, then restore the CONTROL.FPCA state. */
 377:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 378:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 379:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 380:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)  {                                              
 381:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     ULONG  _tx_system_state;                       
 382:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_system_state =  TX_THREAD_GET_SYSTEM_ST
 383:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         if ((_tx_system_state == ((ULONG) 0)) && ((
 384:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         {                                          
 385:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         ULONG  _tx_vfp_state;                      
 386:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  __get_control_value();
 387:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_vfp_state & ~((ULO
 388:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             __set_control_value(_tx_vfp_state);    
 389:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         }                                          
 390:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         else                                       
 391:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         {                                          
 392:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         ULONG  _tx_fpccr;                          
 393:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  *((volatile ULONG *) 0xE00
 394:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_fpccr & ((ULONG) 0x01)
 395:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             if (_tx_fpccr == ((ULONG) 0x01))       
 396:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             {                                      
 397:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             ULONG _tx_vfp_state;                   
 398:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state = __get_control_value
 399:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state =  _tx_vfp_state & ((
 400:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 TX_VFP_TOUCH();                    
 401:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 if (_tx_vfp_state == ((ULONG) 0))  
 402:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 {                                  
 403:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  __get_control_
 404:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_vfp_state 
 405:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     __set_control_value(_tx_vfp_sta
 406:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 }                                  
 407:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             }                                      
 408:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         }                                          
 409:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     }
 410:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 411:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 412:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)  {                                              
 413:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     ULONG  _tx_system_state;                       
 414:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_system_state =  TX_THREAD_GET_SYSTEM_ST
 415:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         if ((_tx_system_state == ((ULONG) 0)) && ((
 416:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         {                                          
 417:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         ULONG  _tx_vfp_state;                      
 418:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_misra_control_get(
 419:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_vfp_state & ~((ULO
 420:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_misra_control_set(_tx_vfp_state);  
 421:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         }                                          
 422:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         else                                       
 423:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         {                                          
ARM GAS  /tmp/cchMv31S.s 			page 11


 424:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         ULONG  _tx_fpccr;                          
 425:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_misra_fpccr_get();    
 426:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_fpccr & ((ULONG) 0x01)
 427:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             if (_tx_fpccr == ((ULONG) 0x01))       
 428:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             {                                      
 429:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             ULONG _tx_vfp_state;                   
 430:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state = _tx_misra_control_g
 431:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state =  _tx_vfp_state & ((
 432:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 _tx_misra_vfp_touch();             
 433:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 if (_tx_vfp_state == ((ULONG) 0))  
 434:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 {                                  
 435:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_misra_cont
 436:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_vfp_state 
 437:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     _tx_misra_control_set(_tx_vfp_s
 438:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 }                                  
 439:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             }                                      
 440:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         }                                          
 441:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     }
 442:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 443:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 444:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else   /* No VFP in use */
 445:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 446:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 447:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)
 448:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 449:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* defined(__ARMVFP__) || defined(__ARM_PCS_VFP) || defined(__ARM_FP) || defined(__TARGET_F
 450:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 451:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 452:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the ThreadX object creation extensions for the remaining objects.  */
 453:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 454:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_CREATE_EXTENSION(pool_ptr)
 455:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_CREATE_EXTENSION(pool_ptr)
 456:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_CREATE_EXTENSION(group_ptr)
 457:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_MUTEX_CREATE_EXTENSION(mutex_ptr)
 458:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_QUEUE_CREATE_EXTENSION(queue_ptr)
 459:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_CREATE_EXTENSION(semaphore_ptr)
 460:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TIMER_CREATE_EXTENSION(timer_ptr)
 461:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 462:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 463:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the ThreadX object deletion extensions for the remaining objects.  */
 464:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 465:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_DELETE_EXTENSION(pool_ptr)
 466:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_DELETE_EXTENSION(pool_ptr)
 467:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_DELETE_EXTENSION(group_ptr)
 468:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_MUTEX_DELETE_EXTENSION(mutex_ptr)
 469:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_QUEUE_DELETE_EXTENSION(queue_ptr)
 470:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_DELETE_EXTENSION(semaphore_ptr)
 471:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TIMER_DELETE_EXTENSION(timer_ptr)
 472:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 473:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 474:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the get system state macro.  */
 475:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 476:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_THREAD_GET_SYSTEM_STATE
 477:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 478:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 479:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef __CC_ARM /* ARM Compiler 5 */
 480:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
ARM GAS  /tmp/cchMv31S.s 			page 12


 481:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** register unsigned int _ipsr __asm("ipsr");
 482:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | _ipsr)
 483:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 484:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__GNUC__) /* GCC and ARM Compiler 6 */
 485:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 486:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __get_ipsr_value(void)
 487:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 488:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** unsigned int  ipsr_value;
 489:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 490:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(ipsr_value);
 491:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 492:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 493:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | __get_ipsr_value())
 494:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 495:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__ICCARM__)   /* IAR */
 496:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 497:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | __get_IPSR())
 498:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 499:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* TX_THREAD_GET_SYSTEM_STATE for different compilers */
 500:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 501:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else   /* TX_MISRA_ENABLE is defined, use MISRA function. */
 502:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** ULONG   _tx_misra_ipsr_get(VOID);
 503:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | _tx_misra_ipsr_get())
 504:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* TX_MISRA_ENABLE */
 505:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* TX_THREAD_GET_SYSTEM_STATE */
 506:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 507:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 508:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the check for whether or not to call the _tx_thread_system_return function.  A non-zero v
 509:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    indicates that _tx_thread_system_return should not be called. This overrides the definition in t
 510:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    for Cortex-M since so we don't waste time checking the _tx_thread_system_state variable that is 
 511:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    zero after initialization for Cortex-M ports. */
 512:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 513:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_THREAD_SYSTEM_RETURN_CHECK
 514:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_SYSTEM_RETURN_CHECK(c)    (c) = ((ULONG) _tx_thread_preempt_disable);
 515:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 516:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 517:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the macro to ensure _tx_thread_preempt_disable is set early in initialization in order to
 518:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    prevent early scheduling on Cortex-M parts.  */
 519:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 520:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_POST_INITIALIZATION    _tx_thread_preempt_disable++;
 521:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 522:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 523:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 524:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 525:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_DISABLE_INLINE
 526:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 527:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the TX_LOWEST_SET_BIT_CALCULATE macro for each compiler. */
 528:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef __ICCARM__       /* IAR Compiler */
 529:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       (b) = (UINT) __CLZ(__RBIT((m)));
 530:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__CC_ARM) /* AC5 Compiler */
 531:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       (b) = (UINT) __clz(__rbit((m)));
 532:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__GNUC__) /* GCC and AC6 Compiler */
 533:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m
 534:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                 __asm__ volatile (" CLZ  %0,%1 ": "=r" (b) : "r" (m
 535:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 536:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 537:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
ARM GAS  /tmp/cchMv31S.s 			page 13


 538:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 539:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the interrupt disable/restore macros for each compiler. */
 540:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 541:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #if defined(__GNUC__) || defined(__ICCARM__)
 542:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 543:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*** GCC/AC6 and IAR ***/
 544:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 545:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __get_interrupt_posture(void)
 546:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 547:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** unsigned int posture;
 548:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 549:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
 550:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 551:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 552:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(posture);
 554:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 555:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 556:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 557:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __set_basepri_value(unsigned int basepri_valu
 558:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 559:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR  BASEPRI,%0 ": : "r" (basepri_value));
 560:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 561:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 562:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __enable_interrupts(void)
 563:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 564:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("CPSIE  i": : : "memory");
 565:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 566:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 567:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __restore_interrupt(unsigned int int_posture)
 569:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 570:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 571:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __set_basepri_value(int_posture);
 572:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     //__asm__ volatile ("MSR  BASEPRI,%0": : "r" (int_posture): "memory");
 573:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 575:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 576:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 577:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 578:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
  52              		.loc 2 578 63 view .LVU8
  53              	.LBB71:
 579:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 580:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** unsigned int int_posture;
  54              		.loc 2 580 1 view .LVU9
 581:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 582:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     int_posture = __get_interrupt_posture();
  55              		.loc 2 582 5 view .LVU10
  56              	.LBB72:
  57              	.LBI72:
 545:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
  58              		.loc 2 545 63 view .LVU11
  59              	.LBB73:
 547:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
  60              		.loc 2 547 1 view .LVU12
 551:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
ARM GAS  /tmp/cchMv31S.s 			page 14


  61              		.loc 2 551 5 view .LVU13
  62              		.syntax unified
  63              	@ 551 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
  64 0004 EFF31085 		MRS  r5, PRIMASK 
  65              	@ 0 "" 2
  66              	.LVL2:
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
  67              		.loc 2 553 5 view .LVU14
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
  68              		.loc 2 553 5 is_stmt 0 view .LVU15
  69              		.thumb
  70              		.syntax unified
  71              	.LBE73:
  72              	.LBE72:
 583:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 584:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 585:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __set_basepri_value(TX_PORT_BASEPRI);
 586:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 587:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("CPSID i" : : : "memory");
  73              		.loc 2 587 5 is_stmt 1 view .LVU16
  74              		.syntax unified
  75              	@ 587 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
  76 0008 72B6     		CPSID i
  77              	@ 0 "" 2
 588:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 589:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(int_posture);
  78              		.loc 2 589 5 view .LVU17
  79              	.LVL3:
  80              		.loc 2 589 5 is_stmt 0 view .LVU18
  81              		.thumb
  82              		.syntax unified
  83              	.LBE71:
  84              	.LBE70:
  98:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  99:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     /* Deactivate thread timer, if active.  */
 100:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     _tx_timer_system_deactivate(&thread_ptr -> tx_thread_timer);
  85              		.loc 1 100 5 is_stmt 1 view .LVU19
  86 000a 4C30     		adds	r0, r0, #76
  87              	.LVL4:
  88              		.loc 1 100 5 is_stmt 0 view .LVU20
  89 000c FFF7FEFF 		bl	_tx_timer_system_deactivate
  90              	.LVL5:
 101:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 102:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     /* If trace is enabled, insert this event into the trace buffer.  */
 103:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_TERMINATE, thread_ptr, thread_ptr -> tx_thread_state, T
 104:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 105:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     /* Log this kernel call.  */
 106:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     TX_EL_THREAD_TERMINATE_INSERT
 107:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 108:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     /* Is the thread already terminated?  */
 109:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     if (thread_ptr -> tx_thread_state == TX_TERMINATED)
  91              		.loc 1 109 5 is_stmt 1 view .LVU21
  92              		.loc 1 109 20 is_stmt 0 view .LVU22
  93 0010 236B     		ldr	r3, [r4, #48]
  94              		.loc 1 109 8 view .LVU23
  95 0012 022B     		cmp	r3, #2
  96 0014 4BD0     		beq	.L14
ARM GAS  /tmp/cchMv31S.s 			page 15


 110:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     {
 111:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 112:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         /* Restore interrupts.  */
 113:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         TX_RESTORE
 114:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 115:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         /* Return success since thread is already terminated.  */
 116:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         status =  TX_SUCCESS;
 117:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     }
 118:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 119:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     /* Check the specified thread's current status.  */
 120:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     else if (thread_ptr -> tx_thread_state != TX_COMPLETED)
  97              		.loc 1 120 10 is_stmt 1 view .LVU24
  98              		.loc 1 120 13 is_stmt 0 view .LVU25
  99 0016 012B     		cmp	r3, #1
 100 0018 00F08F80 		beq	.L4
 121:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     {
 122:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 123:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         /* Disable preemption.  */
 124:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         _tx_thread_preempt_disable++;
 101              		.loc 1 124 9 is_stmt 1 view .LVU26
 102              		.loc 1 124 35 is_stmt 0 view .LVU27
 103 001c 4849     		ldr	r1, .L17
 104 001e 0A68     		ldr	r2, [r1]
 105 0020 0132     		adds	r2, r2, #1
 106 0022 0A60     		str	r2, [r1]
 125:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 126:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #ifndef TX_DISABLE_NOTIFY_CALLBACKS
 127:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 128:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         /* Pickup the entry/exit application callback routine.  */
 129:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
 130:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 131:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 132:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         /* Check to see if the thread is currently ready.  */
 133:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         if (thread_ptr -> tx_thread_state == TX_READY)
 107              		.loc 1 133 9 is_stmt 1 view .LVU28
 108              		.loc 1 133 12 is_stmt 0 view .LVU29
 109 0024 002B     		cmp	r3, #0
 110 0026 4CD1     		bne	.L5
 134:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         {
 135:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 136:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Set the state to terminated.  */
 137:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             thread_ptr -> tx_thread_state =  TX_TERMINATED;
 111              		.loc 1 137 13 is_stmt 1 view .LVU30
 112              		.loc 1 137 43 is_stmt 0 view .LVU31
 113 0028 0223     		movs	r3, #2
 114 002a 2363     		str	r3, [r4, #48]
 138:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 139:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Thread state change.  */
 140:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             TX_THREAD_STATE_CHANGE(thread_ptr, TX_TERMINATED)
 141:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 142:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #ifdef TX_NOT_INTERRUPTABLE
 143:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 144:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #ifndef TX_DISABLE_NOTIFY_CALLBACKS
 145:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 146:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Determine if an application callback routine is specified.  */
 147:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             if (entry_exit_notify != TX_NULL)
 148:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             {
ARM GAS  /tmp/cchMv31S.s 			page 16


 149:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 150:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****                 /* Yes, notify application that this thread has exited!  */
 151:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****                 (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
 152:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             }
 153:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 154:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 155:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Call actual non-interruptable thread suspension routine.  */
 156:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             _tx_thread_system_ni_suspend(thread_ptr, ((ULONG) 0));
 157:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #else
 158:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 159:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Set the suspending flag.  */
 160:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             thread_ptr -> tx_thread_suspending =  TX_TRUE;
 115              		.loc 1 160 13 is_stmt 1 view .LVU32
 116              		.loc 1 160 48 is_stmt 0 view .LVU33
 117 002c 0123     		movs	r3, #1
 118 002e A363     		str	r3, [r4, #56]
 161:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 162:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Setup for no timeout period.  */
 163:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 119              		.loc 1 163 13 is_stmt 1 view .LVU34
 120              		.loc 1 163 77 is_stmt 0 view .LVU35
 121 0030 0023     		movs	r3, #0
 122 0032 E364     		str	r3, [r4, #76]
 164:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 165:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Disable preemption.  */
 166:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             _tx_thread_preempt_disable++;
 123              		.loc 1 166 13 is_stmt 1 view .LVU36
 124              		.loc 1 166 39 is_stmt 0 view .LVU37
 125 0034 0B68     		ldr	r3, [r1]
 126 0036 0133     		adds	r3, r3, #1
 127 0038 0B60     		str	r3, [r1]
 167:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 168:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Since the thread is currently ready, we don't need to
 169:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****                worry about calling the suspend cleanup routine!  */
 170:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 171:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Restore interrupts.  */
 172:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             TX_RESTORE
 128              		.loc 1 172 13 is_stmt 1 view .LVU38
 129              	.LVL6:
 130              	.LBB74:
 131              	.LBI74:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 132              		.loc 2 568 55 view .LVU39
 133              	.LBB75:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 134              		.loc 2 574 5 view .LVU40
 135              		.syntax unified
 136              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 137 003a 85F31088 		MSR  PRIMASK,r5
 138              	@ 0 "" 2
 139              	.LVL7:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 140              		.loc 2 574 5 is_stmt 0 view .LVU41
 141              		.thumb
 142              		.syntax unified
 143              	.LBE75:
 144              	.LBE74:
ARM GAS  /tmp/cchMv31S.s 			page 17


 145              	.LBB76:
 173:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 174:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Perform any additional activities for tool or user purpose.  */
 175:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             TX_THREAD_TERMINATED_EXTENSION(thread_ptr)
 146              		.loc 1 175 13 is_stmt 1 view .LVU42
 147              		.loc 1 175 13 view .LVU43
 148              	.LBB77:
 149              	.LBI77:
 486:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 150              		.loc 2 486 63 view .LVU44
 151              	.LBB78:
 488:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 152              		.loc 2 488 1 view .LVU45
 489:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(ipsr_value);
 153              		.loc 2 489 5 view .LVU46
 154              		.syntax unified
 155              	@ 489 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 156 003e EFF30582 		 MRS  r2,IPSR 
 157              	@ 0 "" 2
 158              	.LVL8:
 490:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 159              		.loc 2 490 5 view .LVU47
 490:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 160              		.loc 2 490 5 is_stmt 0 view .LVU48
 161              		.thumb
 162              		.syntax unified
 163              	.LBE78:
 164              	.LBE77:
 165              		.loc 1 175 13 discriminator 1 view .LVU49
 166 0042 404B     		ldr	r3, .L17+4
 167 0044 1B68     		ldr	r3, [r3]
 168              	.LVL9:
 169              		.loc 1 175 13 is_stmt 1 discriminator 1 view .LVU50
 170 0046 1343     		orrs	r3, r3, r2
 171              	.LVL10:
 172              		.loc 1 175 13 is_stmt 0 discriminator 1 view .LVU51
 173 0048 03D1     		bne	.L6
 174 004a 3F4B     		ldr	r3, .L17+8
 175 004c 1B68     		ldr	r3, [r3]
 176 004e A342     		cmp	r3, r4
 177 0050 30D0     		beq	.L15
 178              	.L6:
 179              	.LBB79:
 180              		.loc 1 175 13 is_stmt 1 discriminator 4 view .LVU52
 181              		.loc 1 175 13 discriminator 4 view .LVU53
 182 0052 4FF0E023 		mov	r3, #-536813568
 183 0056 D3F8343F 		ldr	r3, [r3, #3892]
 184              	.LVL11:
 185              		.loc 1 175 13 discriminator 4 view .LVU54
 186              		.loc 1 175 13 discriminator 4 view .LVU55
 187 005a 13F0010F 		tst	r3, #1
 188 005e 0CD0     		beq	.L7
 189              	.LBB80:
 190              		.loc 1 175 13 discriminator 5 view .LVU56
 191              		.loc 1 175 13 discriminator 5 view .LVU57
 192              	.LBB81:
 193              	.LBI81:
ARM GAS  /tmp/cchMv31S.s 			page 18


 311:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 194              		.loc 2 311 56 view .LVU58
 195              	.LBB82:
 313:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 196              		.loc 2 313 1 view .LVU59
 315:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(control_value);
 197              		.loc 2 315 5 view .LVU60
 198              		.syntax unified
 199              	@ 315 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 200 0060 EFF31483 		 MRS  r3,CONTROL 
 201              	@ 0 "" 2
 202              	.LVL12:
 316:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 203              		.loc 2 316 5 view .LVU61
 316:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 204              		.loc 2 316 5 is_stmt 0 view .LVU62
 205              		.thumb
 206              		.syntax unified
 207              	.LBE82:
 208              	.LBE81:
 209              		.loc 1 175 13 is_stmt 1 discriminator 1 view .LVU63
 210 0064 03F00403 		and	r3, r3, #4
 211              	.LVL13:
 212              		.loc 1 175 13 discriminator 1 view .LVU64
 213              		.syntax unified
 214              	@ 175 "Middlewares/ST/threadx/common/src/tx_thread_terminate.c" 1
 215 0068 B0EE400A 		VMOV.F32 s0, s0
 216              	@ 0 "" 2
 217              		.loc 1 175 13 discriminator 1 view .LVU65
 218              		.loc 1 175 13 discriminator 1 view .LVU66
 219              		.thumb
 220              		.syntax unified
 221 006c 2BB9     		cbnz	r3, .L7
 222              		.loc 1 175 13 discriminator 6 view .LVU67
 223              	.LBB83:
 224              	.LBI83:
 311:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 225              		.loc 2 311 56 view .LVU68
 226              	.LBB84:
 313:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 227              		.loc 2 313 1 view .LVU69
 315:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(control_value);
 228              		.loc 2 315 5 view .LVU70
 229              		.syntax unified
 230              	@ 315 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 231 006e EFF31483 		 MRS  r3,CONTROL 
 232              	@ 0 "" 2
 233              	.LVL14:
 316:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 234              		.loc 2 316 5 view .LVU71
 316:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 235              		.loc 2 316 5 is_stmt 0 view .LVU72
 236              		.thumb
 237              		.syntax unified
 238              	.LBE84:
 239              	.LBE83:
 240              		.loc 1 175 13 is_stmt 1 discriminator 1 view .LVU73
ARM GAS  /tmp/cchMv31S.s 			page 19


 241 0072 23F00403 		bic	r3, r3, #4
 242              	.LVL15:
 243              		.loc 1 175 13 discriminator 1 view .LVU74
 244              	.LBB85:
 245              	.LBI85:
 319:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 246              		.loc 2 319 55 view .LVU75
 247              	.LBB86:
 321:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 248              		.loc 2 321 5 view .LVU76
 249              		.syntax unified
 250              	@ 321 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 251 0076 83F31488 		 MSR  CONTROL,r3
 252              	@ 0 "" 2
 253              	.LVL16:
 254              		.thumb
 255              		.syntax unified
 256              	.L7:
 321:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 257              		.loc 2 321 5 is_stmt 0 view .LVU77
 258              	.LBE86:
 259              	.LBE85:
 260              	.LBE80:
 261              	.LBE79:
 262              	.LBE76:
 176:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 177:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #ifndef TX_DISABLE_NOTIFY_CALLBACKS
 178:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 179:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Determine if an application callback routine is specified.  */
 180:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             if (entry_exit_notify != TX_NULL)
 181:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             {
 182:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 183:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****                 /* Yes, notify application that this thread has exited!  */
 184:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****                 (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
 185:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             }
 186:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 187:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 188:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Call actual thread suspension routine.  */
 189:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             _tx_thread_system_suspend(thread_ptr);
 263              		.loc 1 189 13 is_stmt 1 view .LVU78
 264 007a 2046     		mov	r0, r4
 265 007c FFF7FEFF 		bl	_tx_thread_system_suspend
 266              	.LVL17:
 190:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 191:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Disable interrupts.  */
 192:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             TX_DISABLE
 267              		.loc 1 192 13 view .LVU79
 268              	.LBB92:
 269              	.LBI92:
 578:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 270              		.loc 2 578 63 view .LVU80
 271              	.LBB93:
 580:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 272              		.loc 2 580 1 view .LVU81
 582:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 273              		.loc 2 582 5 view .LVU82
 274              	.LBB94:
ARM GAS  /tmp/cchMv31S.s 			page 20


 275              	.LBI94:
 545:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 276              		.loc 2 545 63 view .LVU83
 277              	.LBB95:
 547:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 278              		.loc 2 547 1 view .LVU84
 551:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 279              		.loc 2 551 5 view .LVU85
 280              		.syntax unified
 281              	@ 551 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 282 0080 EFF31083 		MRS  r3, PRIMASK 
 283              	@ 0 "" 2
 284              	.LVL18:
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 285              		.loc 2 553 5 view .LVU86
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 286              		.loc 2 553 5 is_stmt 0 view .LVU87
 287              		.thumb
 288              		.syntax unified
 289              	.LBE95:
 290              	.LBE94:
 587:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 291              		.loc 2 587 5 is_stmt 1 view .LVU88
 292              		.syntax unified
 293              	@ 587 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 294 0084 72B6     		CPSID i
 295              	@ 0 "" 2
 296              		.loc 2 589 5 view .LVU89
 297              	.LVL19:
 298              		.thumb
 299              		.syntax unified
 300              	.L8:
 301              		.loc 2 589 5 is_stmt 0 view .LVU90
 302              	.LBE93:
 303              	.LBE92:
 193:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 194:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         }
 195:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         else
 196:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         {
 197:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 198:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Change the state to terminated.  */
 199:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             thread_ptr -> tx_thread_state =    TX_TERMINATED;
 200:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 201:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Thread state change.  */
 202:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             TX_THREAD_STATE_CHANGE(thread_ptr, TX_TERMINATED)
 203:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 204:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Set the suspending flag.  This prevents the thread from being
 205:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****                resumed before the cleanup routine is executed.  */
 206:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             thread_ptr -> tx_thread_suspending =  TX_TRUE;
 207:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 208:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Pickup the cleanup routine address.  */
 209:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 210:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 211:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #ifndef TX_NOT_INTERRUPTABLE
 212:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 213:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Pickup the suspension sequence number that is used later to verify that the
 214:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****                cleanup is still necessary.  */
ARM GAS  /tmp/cchMv31S.s 			page 21


 215:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 216:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #else
 217:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 218:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* When not interruptable is selected, the suspension sequence is not used - just set t
 219:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             suspension_sequence =  ((ULONG) 0);
 220:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 221:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 222:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #ifndef TX_NOT_INTERRUPTABLE
 223:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 224:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Restore interrupts.  */
 225:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             TX_RESTORE
 226:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 227:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 228:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Call any cleanup routines.  */
 229:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             if (suspend_cleanup != TX_NULL)
 230:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             {
 231:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 232:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****                 /* Yes, there is a function to call.  */
 233:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****                 (suspend_cleanup)(thread_ptr, suspension_sequence);
 234:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             }
 235:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 236:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #ifndef TX_NOT_INTERRUPTABLE
 237:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 238:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Disable interrupts.  */
 239:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             TX_DISABLE
 240:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 241:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 242:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Clear the suspending flag.  */
 243:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             thread_ptr -> tx_thread_suspending =  TX_FALSE;
 244:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 245:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #ifndef TX_NOT_INTERRUPTABLE
 246:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 247:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Restore interrupts.  */
 248:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             TX_RESTORE
 249:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 250:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 251:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Perform any additional activities for tool or user purpose.  */
 252:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             TX_THREAD_TERMINATED_EXTENSION(thread_ptr)
 253:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 254:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #ifndef TX_DISABLE_NOTIFY_CALLBACKS
 255:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 256:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Determine if an application callback routine is specified.  */
 257:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             if (entry_exit_notify != TX_NULL)
 258:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             {
 259:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 260:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****                 /* Yes, notify application that this thread has exited!  */
 261:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****                 (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
 262:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             }
 263:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 264:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 265:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #ifndef TX_NOT_INTERRUPTABLE
 266:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 267:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Disable interrupts.  */
 268:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             TX_DISABLE
 269:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 270:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         }
 271:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
ARM GAS  /tmp/cchMv31S.s 			page 22


 272:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #ifndef TX_NOT_INTERRUPTABLE
 273:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 274:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         /* Restore interrupts.  */
 275:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         TX_RESTORE
 304              		.loc 1 275 9 is_stmt 1 view .LVU91
 305              	.LBB96:
 306              	.LBI96:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 307              		.loc 2 568 55 view .LVU92
 308              	.LBB97:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 309              		.loc 2 574 5 view .LVU93
 310              		.syntax unified
 311              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 312 0086 83F31088 		MSR  PRIMASK,r3
 313              	@ 0 "" 2
 314              	.LVL20:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 315              		.loc 2 574 5 is_stmt 0 view .LVU94
 316              		.thumb
 317              		.syntax unified
 318              	.LBE97:
 319              	.LBE96:
 276:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 277:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 278:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         /* Determine if the application is using mutexes.  */
 279:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         if (_tx_thread_mutex_release != TX_NULL)
 320              		.loc 1 279 9 is_stmt 1 view .LVU95
 321              		.loc 1 279 38 is_stmt 0 view .LVU96
 322 008a 304B     		ldr	r3, .L17+12
 323              	.LVL21:
 324              		.loc 1 279 38 view .LVU97
 325 008c 1B68     		ldr	r3, [r3]
 326              		.loc 1 279 12 view .LVU98
 327 008e 0BB1     		cbz	r3, .L12
 280:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         {
 281:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 282:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Yes, call the mutex release function via a function pointer that
 283:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****                is setup during initialization.  */
 284:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             (_tx_thread_mutex_release)(thread_ptr);
 328              		.loc 1 284 13 is_stmt 1 view .LVU99
 329 0090 2046     		mov	r0, r4
 330 0092 9847     		blx	r3
 331              	.LVL22:
 332              	.L12:
 285:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         }
 286:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 287:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #ifndef TX_NOT_INTERRUPTABLE
 288:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 289:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         /* Disable interrupts.  */
 290:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         TX_DISABLE
 333              		.loc 1 290 9 view .LVU100
 334              	.LBB98:
 335              	.LBI98:
 578:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 336              		.loc 2 578 63 view .LVU101
 337              	.LBB99:
ARM GAS  /tmp/cchMv31S.s 			page 23


 580:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 338              		.loc 2 580 1 view .LVU102
 582:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 339              		.loc 2 582 5 view .LVU103
 340              	.LBB100:
 341              	.LBI100:
 545:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 342              		.loc 2 545 63 view .LVU104
 343              	.LBB101:
 547:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 344              		.loc 2 547 1 view .LVU105
 551:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 345              		.loc 2 551 5 view .LVU106
 346              		.syntax unified
 347              	@ 551 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 348 0094 EFF31081 		MRS  r1, PRIMASK 
 349              	@ 0 "" 2
 350              	.LVL23:
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 351              		.loc 2 553 5 view .LVU107
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 352              		.loc 2 553 5 is_stmt 0 view .LVU108
 353              		.thumb
 354              		.syntax unified
 355              	.LBE101:
 356              	.LBE100:
 587:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 357              		.loc 2 587 5 is_stmt 1 view .LVU109
 358              		.syntax unified
 359              	@ 587 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 360 0098 72B6     		CPSID i
 361              	@ 0 "" 2
 362              		.loc 2 589 5 view .LVU110
 363              	.LVL24:
 364              		.loc 2 589 5 is_stmt 0 view .LVU111
 365              		.thumb
 366              		.syntax unified
 367              	.LBE99:
 368              	.LBE98:
 291:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 292:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 293:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         /* Enable preemption.  */
 294:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         _tx_thread_preempt_disable--;
 369              		.loc 1 294 9 is_stmt 1 view .LVU112
 370              		.loc 1 294 35 is_stmt 0 view .LVU113
 371 009a 294A     		ldr	r2, .L17
 372 009c 1368     		ldr	r3, [r2]
 373 009e 013B     		subs	r3, r3, #1
 374 00a0 1360     		str	r3, [r2]
 295:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 296:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         /* Restore interrupts.  */
 297:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         TX_RESTORE
 375              		.loc 1 297 9 is_stmt 1 view .LVU114
 376              	.LVL25:
 377              	.LBB102:
 378              	.LBI102:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
ARM GAS  /tmp/cchMv31S.s 			page 24


 379              		.loc 2 568 55 view .LVU115
 380              	.LBB103:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 381              		.loc 2 574 5 view .LVU116
 382              		.syntax unified
 383              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 384 00a2 81F31088 		MSR  PRIMASK,r1
 385              	@ 0 "" 2
 386              	.LVL26:
 387              		.thumb
 388              		.syntax unified
 389              	.L3:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 390              		.loc 2 574 5 is_stmt 0 view .LVU117
 391              	.LBE103:
 392              	.LBE102:
 298:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     }
 299:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     else
 300:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     {
 301:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 302:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         /* Restore interrupts.  */
 303:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         TX_RESTORE
 304:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     }
 305:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 306:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     /* Check for preemption.  */
 307:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     _tx_thread_system_preempt_check();
 393              		.loc 1 307 5 is_stmt 1 view .LVU118
 394 00a6 FFF7FEFF 		bl	_tx_thread_system_preempt_check
 395              	.LVL27:
 308:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 309:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     /* Return completion status.  */
 310:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     return(status);
 396              		.loc 1 310 5 view .LVU119
 311:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** }
 397              		.loc 1 311 1 is_stmt 0 view .LVU120
 398 00aa 0020     		movs	r0, #0
 399 00ac 38BD     		pop	{r3, r4, r5, pc}
 400              	.LVL28:
 401              	.L14:
 113:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 402              		.loc 1 113 9 is_stmt 1 view .LVU121
 403              	.LBB104:
 404              	.LBI104:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 405              		.loc 2 568 55 view .LVU122
 406              	.LBB105:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 407              		.loc 2 574 5 view .LVU123
 408              		.syntax unified
 409              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 410 00ae 85F31088 		MSR  PRIMASK,r5
 411              	@ 0 "" 2
 412              	.LVL29:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 413              		.loc 2 574 5 is_stmt 0 view .LVU124
 414              		.thumb
 415              		.syntax unified
ARM GAS  /tmp/cchMv31S.s 			page 25


 416              	.LBE105:
 417              	.LBE104:
 116:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     }
 418              		.loc 1 116 9 is_stmt 1 view .LVU125
 116:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     }
 419              		.loc 1 116 9 is_stmt 0 view .LVU126
 420 00b2 F8E7     		b	.L3
 421              	.LVL30:
 422              	.L15:
 423              	.LBB106:
 424              	.LBB87:
 175:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 425              		.loc 1 175 13 is_stmt 1 discriminator 3 view .LVU127
 175:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 426              		.loc 1 175 13 discriminator 3 view .LVU128
 427              	.LBB88:
 428              	.LBI88:
 311:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 429              		.loc 2 311 56 view .LVU129
 430              	.LBB89:
 313:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 431              		.loc 2 313 1 view .LVU130
 315:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(control_value);
 432              		.loc 2 315 5 view .LVU131
 433              		.syntax unified
 434              	@ 315 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 435 00b4 EFF31483 		 MRS  r3,CONTROL 
 436              	@ 0 "" 2
 437              	.LVL31:
 316:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 438              		.loc 2 316 5 view .LVU132
 316:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 439              		.loc 2 316 5 is_stmt 0 view .LVU133
 440              		.thumb
 441              		.syntax unified
 442              	.LBE89:
 443              	.LBE88:
 175:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 444              		.loc 1 175 13 is_stmt 1 discriminator 1 view .LVU134
 445 00b8 23F00403 		bic	r3, r3, #4
 446              	.LVL32:
 175:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 447              		.loc 1 175 13 discriminator 1 view .LVU135
 448              	.LBB90:
 449              	.LBI90:
 319:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 450              		.loc 2 319 55 view .LVU136
 451              	.LBB91:
 321:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 452              		.loc 2 321 5 view .LVU137
 453              		.syntax unified
 454              	@ 321 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 455 00bc 83F31488 		 MSR  CONTROL,r3
 456              	@ 0 "" 2
 457              	.LVL33:
 322:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 458              		.loc 2 322 1 is_stmt 0 view .LVU138
ARM GAS  /tmp/cchMv31S.s 			page 26


 459              		.thumb
 460              		.syntax unified
 461 00c0 DBE7     		b	.L7
 462              	.LVL34:
 463              	.L5:
 322:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 464              		.loc 2 322 1 view .LVU139
 465              	.LBE91:
 466              	.LBE90:
 467              	.LBE87:
 468              	.LBE106:
 199:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 469              		.loc 1 199 13 is_stmt 1 view .LVU140
 199:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 470              		.loc 1 199 43 is_stmt 0 view .LVU141
 471 00c2 0223     		movs	r3, #2
 472 00c4 2363     		str	r3, [r4, #48]
 206:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 473              		.loc 1 206 13 is_stmt 1 view .LVU142
 206:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 474              		.loc 1 206 48 is_stmt 0 view .LVU143
 475 00c6 0123     		movs	r3, #1
 476 00c8 A363     		str	r3, [r4, #56]
 209:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 477              		.loc 1 209 13 is_stmt 1 view .LVU144
 209:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 478              		.loc 1 209 29 is_stmt 0 view .LVU145
 479 00ca A36E     		ldr	r3, [r4, #104]
 480              	.LVL35:
 215:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #else
 481              		.loc 1 215 13 is_stmt 1 view .LVU146
 215:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #else
 482              		.loc 1 215 33 is_stmt 0 view .LVU147
 483 00cc D4F8AC10 		ldr	r1, [r4, #172]
 484              	.LVL36:
 225:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 485              		.loc 1 225 13 is_stmt 1 view .LVU148
 486              	.LBB107:
 487              	.LBI107:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 488              		.loc 2 568 55 view .LVU149
 489              	.LBB108:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 490              		.loc 2 574 5 view .LVU150
 491              		.syntax unified
 492              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 493 00d0 85F31088 		MSR  PRIMASK,r5
 494              	@ 0 "" 2
 495              	.LVL37:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 496              		.loc 2 574 5 is_stmt 0 view .LVU151
 497              		.thumb
 498              		.syntax unified
 499              	.LBE108:
 500              	.LBE107:
 229:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             {
 501              		.loc 1 229 13 is_stmt 1 view .LVU152
ARM GAS  /tmp/cchMv31S.s 			page 27


 229:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             {
 502              		.loc 1 229 16 is_stmt 0 view .LVU153
 503 00d4 0BB1     		cbz	r3, .L9
 233:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             }
 504              		.loc 1 233 17 is_stmt 1 view .LVU154
 505 00d6 2046     		mov	r0, r4
 506 00d8 9847     		blx	r3
 507              	.LVL38:
 508              	.L9:
 239:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 509              		.loc 1 239 13 view .LVU155
 510              	.LBB109:
 511              	.LBI109:
 578:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 512              		.loc 2 578 63 view .LVU156
 513              	.LBB110:
 580:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 514              		.loc 2 580 1 view .LVU157
 582:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 515              		.loc 2 582 5 view .LVU158
 516              	.LBB111:
 517              	.LBI111:
 545:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 518              		.loc 2 545 63 view .LVU159
 519              	.LBB112:
 547:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 520              		.loc 2 547 1 view .LVU160
 551:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 521              		.loc 2 551 5 view .LVU161
 522              		.syntax unified
 523              	@ 551 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 524 00da EFF31083 		MRS  r3, PRIMASK 
 525              	@ 0 "" 2
 526              	.LVL39:
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 527              		.loc 2 553 5 view .LVU162
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 528              		.loc 2 553 5 is_stmt 0 view .LVU163
 529              		.thumb
 530              		.syntax unified
 531              	.LBE112:
 532              	.LBE111:
 587:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 533              		.loc 2 587 5 is_stmt 1 view .LVU164
 534              		.syntax unified
 535              	@ 587 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 536 00de 72B6     		CPSID i
 537              	@ 0 "" 2
 538              		.loc 2 589 5 view .LVU165
 539              	.LVL40:
 540              		.loc 2 589 5 is_stmt 0 view .LVU166
 541              		.thumb
 542              		.syntax unified
 543              	.LBE110:
 544              	.LBE109:
 243:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 545              		.loc 1 243 13 is_stmt 1 view .LVU167
ARM GAS  /tmp/cchMv31S.s 			page 28


 243:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 546              		.loc 1 243 48 is_stmt 0 view .LVU168
 547 00e0 0022     		movs	r2, #0
 548 00e2 A263     		str	r2, [r4, #56]
 248:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 549              		.loc 1 248 13 is_stmt 1 view .LVU169
 550              	.LVL41:
 551              	.LBB113:
 552              	.LBI113:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 553              		.loc 2 568 55 view .LVU170
 554              	.LBB114:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 555              		.loc 2 574 5 view .LVU171
 556              		.syntax unified
 557              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 558 00e4 83F31088 		MSR  PRIMASK,r3
 559              	@ 0 "" 2
 560              	.LVL42:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 561              		.loc 2 574 5 is_stmt 0 view .LVU172
 562              		.thumb
 563              		.syntax unified
 564              	.LBE114:
 565              	.LBE113:
 566              	.LBB115:
 252:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 567              		.loc 1 252 13 is_stmt 1 view .LVU173
 252:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 568              		.loc 1 252 13 view .LVU174
 569              	.LBB116:
 570              	.LBI116:
 486:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 571              		.loc 2 486 63 view .LVU175
 572              	.LBB117:
 488:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 573              		.loc 2 488 1 view .LVU176
 489:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(ipsr_value);
 574              		.loc 2 489 5 view .LVU177
 575              		.syntax unified
 576              	@ 489 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 577 00e8 EFF30582 		 MRS  r2,IPSR 
 578              	@ 0 "" 2
 579              	.LVL43:
 490:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 580              		.loc 2 490 5 view .LVU178
 490:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 581              		.loc 2 490 5 is_stmt 0 view .LVU179
 582              		.thumb
 583              		.syntax unified
 584              	.LBE117:
 585              	.LBE116:
 252:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 586              		.loc 1 252 13 discriminator 1 view .LVU180
 587 00ec 154B     		ldr	r3, .L17+4
 588              	.LVL44:
 252:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
ARM GAS  /tmp/cchMv31S.s 			page 29


 589              		.loc 1 252 13 discriminator 1 view .LVU181
 590 00ee 1B68     		ldr	r3, [r3]
 591              	.LVL45:
 252:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 592              		.loc 1 252 13 is_stmt 1 discriminator 1 view .LVU182
 593 00f0 1343     		orrs	r3, r3, r2
 594              	.LVL46:
 252:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 595              		.loc 1 252 13 is_stmt 0 discriminator 1 view .LVU183
 596 00f2 03D1     		bne	.L10
 597 00f4 144B     		ldr	r3, .L17+8
 598 00f6 1B68     		ldr	r3, [r3]
 599 00f8 A342     		cmp	r3, r4
 600 00fa 17D0     		beq	.L16
 601              	.L10:
 602              	.LBB118:
 252:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 603              		.loc 1 252 13 is_stmt 1 discriminator 4 view .LVU184
 252:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 604              		.loc 1 252 13 discriminator 4 view .LVU185
 605 00fc 4FF0E023 		mov	r3, #-536813568
 606 0100 D3F8343F 		ldr	r3, [r3, #3892]
 607              	.LVL47:
 252:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 608              		.loc 1 252 13 discriminator 4 view .LVU186
 252:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 609              		.loc 1 252 13 discriminator 4 view .LVU187
 610 0104 13F0010F 		tst	r3, #1
 611 0108 0CD0     		beq	.L11
 612              	.LBB119:
 252:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 613              		.loc 1 252 13 discriminator 5 view .LVU188
 252:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 614              		.loc 1 252 13 discriminator 5 view .LVU189
 615              	.LBB120:
 616              	.LBI120:
 311:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 617              		.loc 2 311 56 view .LVU190
 618              	.LBB121:
 313:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 619              		.loc 2 313 1 view .LVU191
 315:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(control_value);
 620              		.loc 2 315 5 view .LVU192
 621              		.syntax unified
 622              	@ 315 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 623 010a EFF31483 		 MRS  r3,CONTROL 
 624              	@ 0 "" 2
 625              	.LVL48:
 316:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 626              		.loc 2 316 5 view .LVU193
 316:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 627              		.loc 2 316 5 is_stmt 0 view .LVU194
 628              		.thumb
 629              		.syntax unified
 630              	.LBE121:
 631              	.LBE120:
 252:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
ARM GAS  /tmp/cchMv31S.s 			page 30


 632              		.loc 1 252 13 is_stmt 1 discriminator 1 view .LVU195
 633 010e 03F00403 		and	r3, r3, #4
 634              	.LVL49:
 252:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 635              		.loc 1 252 13 discriminator 1 view .LVU196
 636              		.syntax unified
 637              	@ 252 "Middlewares/ST/threadx/common/src/tx_thread_terminate.c" 1
 638 0112 B0EE400A 		VMOV.F32 s0, s0
 639              	@ 0 "" 2
 252:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 640              		.loc 1 252 13 discriminator 1 view .LVU197
 252:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 641              		.loc 1 252 13 discriminator 1 view .LVU198
 642              		.thumb
 643              		.syntax unified
 644 0116 2BB9     		cbnz	r3, .L11
 252:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 645              		.loc 1 252 13 discriminator 6 view .LVU199
 646              	.LBB122:
 647              	.LBI122:
 311:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 648              		.loc 2 311 56 view .LVU200
 649              	.LBB123:
 313:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 650              		.loc 2 313 1 view .LVU201
 315:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(control_value);
 651              		.loc 2 315 5 view .LVU202
 652              		.syntax unified
 653              	@ 315 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 654 0118 EFF31483 		 MRS  r3,CONTROL 
 655              	@ 0 "" 2
 656              	.LVL50:
 316:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 657              		.loc 2 316 5 view .LVU203
 316:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 658              		.loc 2 316 5 is_stmt 0 view .LVU204
 659              		.thumb
 660              		.syntax unified
 661              	.LBE123:
 662              	.LBE122:
 252:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 663              		.loc 1 252 13 is_stmt 1 discriminator 1 view .LVU205
 664 011c 23F00403 		bic	r3, r3, #4
 665              	.LVL51:
 252:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 666              		.loc 1 252 13 discriminator 1 view .LVU206
 667              	.LBB124:
 668              	.LBI124:
 319:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 669              		.loc 2 319 55 view .LVU207
 670              	.LBB125:
 321:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 671              		.loc 2 321 5 view .LVU208
 672              		.syntax unified
 673              	@ 321 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 674 0120 83F31488 		 MSR  CONTROL,r3
 675              	@ 0 "" 2
ARM GAS  /tmp/cchMv31S.s 			page 31


 676              	.LVL52:
 677              		.thumb
 678              		.syntax unified
 679              	.L11:
 321:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 680              		.loc 2 321 5 is_stmt 0 view .LVU209
 681              	.LBE125:
 682              	.LBE124:
 683              	.LBE119:
 684              	.LBE118:
 685              	.LBE115:
 268:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 686              		.loc 1 268 13 is_stmt 1 view .LVU210
 687              	.LBB131:
 688              	.LBI131:
 578:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 689              		.loc 2 578 63 view .LVU211
 690              	.LBB132:
 580:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 691              		.loc 2 580 1 view .LVU212
 582:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 692              		.loc 2 582 5 view .LVU213
 693              	.LBB133:
 694              	.LBI133:
 545:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 695              		.loc 2 545 63 view .LVU214
 696              	.LBB134:
 547:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 697              		.loc 2 547 1 view .LVU215
 551:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 698              		.loc 2 551 5 view .LVU216
 699              		.syntax unified
 700              	@ 551 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 701 0124 EFF31083 		MRS  r3, PRIMASK 
 702              	@ 0 "" 2
 703              	.LVL53:
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 704              		.loc 2 553 5 view .LVU217
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 705              		.loc 2 553 5 is_stmt 0 view .LVU218
 706              		.thumb
 707              		.syntax unified
 708              	.LBE134:
 709              	.LBE133:
 587:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 710              		.loc 2 587 5 is_stmt 1 view .LVU219
 711              		.syntax unified
 712              	@ 587 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 713 0128 72B6     		CPSID i
 714              	@ 0 "" 2
 715              		.loc 2 589 5 view .LVU220
 716              	.LVL54:
 717              		.loc 2 589 5 is_stmt 0 view .LVU221
 718              		.thumb
 719              		.syntax unified
 720 012a ACE7     		b	.L8
 721              	.LVL55:
ARM GAS  /tmp/cchMv31S.s 			page 32


 722              	.L16:
 723              		.loc 2 589 5 view .LVU222
 724              	.LBE132:
 725              	.LBE131:
 726              	.LBB135:
 727              	.LBB126:
 252:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 728              		.loc 1 252 13 is_stmt 1 discriminator 3 view .LVU223
 252:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 729              		.loc 1 252 13 discriminator 3 view .LVU224
 730              	.LBB127:
 731              	.LBI127:
 311:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 732              		.loc 2 311 56 view .LVU225
 733              	.LBB128:
 313:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 734              		.loc 2 313 1 view .LVU226
 315:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(control_value);
 735              		.loc 2 315 5 view .LVU227
 736              		.syntax unified
 737              	@ 315 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 738 012c EFF31483 		 MRS  r3,CONTROL 
 739              	@ 0 "" 2
 740              	.LVL56:
 316:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 741              		.loc 2 316 5 view .LVU228
 316:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 742              		.loc 2 316 5 is_stmt 0 view .LVU229
 743              		.thumb
 744              		.syntax unified
 745              	.LBE128:
 746              	.LBE127:
 252:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 747              		.loc 1 252 13 is_stmt 1 discriminator 1 view .LVU230
 748 0130 23F00403 		bic	r3, r3, #4
 749              	.LVL57:
 252:Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 750              		.loc 1 252 13 discriminator 1 view .LVU231
 751              	.LBB129:
 752              	.LBI129:
 319:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 753              		.loc 2 319 55 view .LVU232
 754              	.LBB130:
 321:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 755              		.loc 2 321 5 view .LVU233
 756              		.syntax unified
 757              	@ 321 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 758 0134 83F31488 		 MSR  CONTROL,r3
 759              	@ 0 "" 2
 760              	.LVL58:
 322:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 761              		.loc 2 322 1 is_stmt 0 view .LVU234
 762              		.thumb
 763              		.syntax unified
 764 0138 F4E7     		b	.L11
 765              	.LVL59:
 766              	.L4:
ARM GAS  /tmp/cchMv31S.s 			page 33


 322:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 767              		.loc 2 322 1 view .LVU235
 768              	.LBE130:
 769              	.LBE129:
 770              	.LBE126:
 771              	.LBE135:
 303:Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     }
 772              		.loc 1 303 9 is_stmt 1 view .LVU236
 773              	.LBB136:
 774              	.LBI136:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 775              		.loc 2 568 55 view .LVU237
 776              	.LBB137:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 777              		.loc 2 574 5 view .LVU238
 778              		.syntax unified
 779              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 780 013a 85F31088 		MSR  PRIMASK,r5
 781              	@ 0 "" 2
 782              	.LVL60:
 576:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 783              		.loc 2 576 1 is_stmt 0 view .LVU239
 784              		.thumb
 785              		.syntax unified
 786 013e B2E7     		b	.L3
 787              	.L18:
 788              		.align	2
 789              	.L17:
 790 0140 00000000 		.word	_tx_thread_preempt_disable
 791 0144 00000000 		.word	_tx_thread_system_state
 792 0148 00000000 		.word	_tx_thread_current_ptr
 793 014c 00000000 		.word	_tx_thread_mutex_release
 794              	.LBE137:
 795              	.LBE136:
 796              		.cfi_endproc
 797              	.LFE8:
 799              		.text
 800              	.Letext0:
 801              		.file 3 "Middlewares/ST/threadx/common/inc/tx_api.h"
 802              		.file 4 "Middlewares/ST/threadx/common/inc/tx_thread.h"
 803              		.file 5 "Middlewares/ST/threadx/common/inc/tx_timer.h"
ARM GAS  /tmp/cchMv31S.s 			page 34


DEFINED SYMBOLS
                            *ABS*:00000000 tx_thread_terminate.c
     /tmp/cchMv31S.s:20     .text._tx_thread_terminate:00000000 $t
     /tmp/cchMv31S.s:26     .text._tx_thread_terminate:00000000 _tx_thread_terminate
     /tmp/cchMv31S.s:790    .text._tx_thread_terminate:00000140 $d

UNDEFINED SYMBOLS
_tx_timer_system_deactivate
_tx_thread_system_suspend
_tx_thread_system_preempt_check
_tx_thread_preempt_disable
_tx_thread_system_state
_tx_thread_current_ptr
_tx_thread_mutex_release
