#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Jun  5 17:38:00 2024
# Process ID: 38868
# Current directory: E:/VivadoProject/CSON/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent41552 E:\VivadoProject\CSON\project_1\project_1.xpr
# Log file: E:/VivadoProject/CSON/project_1/vivado.log
# Journal file: E:/VivadoProject/CSON/project_1\vivado.jou
# Running On: LAPTOP-8VTJ1KHT, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16962 MB
#-----------------------------------------------------------
start_gui
open_project E:/VivadoProject/CSON/project_1/project_1.xpr
update_compile_order -fileset sources_1
add_files -norecurse E:/VivadoProject/CSON/src/Memory.v
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_1
set_property -dict [list \
  CONFIG.Coe_File {E:/VivadoProject/CSON/project_1/project_1.srcs/sources_1/Test_Men.coe} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Write_Depth_A {32} \
  CONFIG.Write_Width_A {32} \
] [get_ips blk_mem_gen_1]
generate_target {instantiation_template} [get_files e:/VivadoProject/CSON/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/VivadoProject/CSON/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
export_ip_user_files -of_objects [get_files e:/VivadoProject/CSON/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/VivadoProject/CSON/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory E:/VivadoProject/CSON/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoProject/CSON/project_1/project_1.ip_user_files -ipstatic_source_dir E:/VivadoProject/CSON/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/VivadoProject/CSON/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/VivadoProject/CSON/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/VivadoProject/CSON/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/VivadoProject/CSON/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.Coe_File {E:/VivadoProject/CSON/project_1/project_1.srcs/sources_1/Test_Men.coe} [get_ips blk_mem_gen_0]
delete_ip_run [get_files -of_objects [get_fileset blk_mem_gen_0] E:/VivadoProject/CSON/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
set_property generate_synth_checkpoint false [get_files  E:/VivadoProject/CSON/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  E:/VivadoProject/CSON/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files E:/VivadoProject/CSON/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/VivadoProject/CSON/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory E:/VivadoProject/CSON/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/VivadoProject/CSON/project_1/project_1.ip_user_files -ipstatic_source_dir E:/VivadoProject/CSON/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/VivadoProject/CSON/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/VivadoProject/CSON/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/VivadoProject/CSON/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/VivadoProject/CSON/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
source cpu_sim.tcl
current_wave_config {Untitled 1}
add_wave {{/cpu_sim/cpu_inst/memory_inst/mem}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/cpu_sim/cpu_inst/controller_inst/FSM_inst/ST}} 
current_wave_config {Untitled 1}
add_wave {{/cpu_sim/cpu_inst/controller_inst/FSM_inst/Next_ST}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/cpu_sim/rst}} 
add_force {/cpu_sim/rst} -radix hex {1 0ns}
run 10 us
add_force {/cpu_sim/rst} -radix hex {0 0ns}
run 10 us
add_force {/cpu_sim/clk_reg} -radix hex {1 0ns} {0 5000000ps} -repeat_every 10000000ps
add_force {/cpu_sim/rst} -radix hex {1 0ns}
run 10 us
add_force {/cpu_sim/rst} -radix hex {0 0ns}
run 10 us
add_force {/cpu_sim/cpu_inst/fetch_instruction_inst/ROM1/ena} -radix hex {1 0ns}
run 10 us
add_force {/cpu_sim/cpu_inst/fetch_instruction_inst/ROM1/ena} -radix hex {0 0ns}
run 10 us
run 10 us
add_force {/cpu_sim/cpu_inst/fetch_instruction_inst/ROM1/ena} -radix hex {1 0ns}
run 10 us
run 10 us
run 10 us
close_sim
launch_simulation
source cpu_sim.tcl
current_wave_config {Untitled 2}
add_wave {{/cpu_sim/cpu_inst/memory_inst/mem_write}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/cpu_sim/cpu_inst/registers_inst/r_base[0]}} 
current_wave_config {Untitled 2}
add_wave {{/cpu_sim/cpu_inst/registers_inst/r_base[1]}} 
current_wave_config {Untitled 2}
add_wave {{/cpu_sim/cpu_inst/registers_inst/r_base[2]}} 
current_wave_config {Untitled 2}
add_wave {{/cpu_sim/cpu_inst/registers_inst/r_base[3]}} 
current_wave_config {Untitled 2}
add_wave {{/cpu_sim/cpu_inst/registers_inst/r_base[5]}} 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_run impl_1
current_wave_config {Untitled 2}
add_wave {{/cpu_sim/cpu_inst/memory_inst/m_addr}} 
current_wave_config {Untitled 2}
add_wave {{/cpu_sim/cpu_inst/memory_inst/m_w_data}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/cpu_sim/cpu_inst/controller_inst/FSM_inst/ST}} 
current_wave_config {Untitled 2}
add_wave {{/cpu_sim/cpu_inst/controller_inst/FSM_inst/Next_ST}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/cpu_sim/cpu_inst/write_ir}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/cpu_sim/cpu_inst/ALU_A_s}} 
current_wave_config {Untitled 2}
add_wave {{/cpu_sim/cpu_inst/ALU_B_s}} 
current_wave_config {Untitled 2}
add_wave {{/cpu_sim/cpu_inst/Ainput}} 
current_wave_config {Untitled 2}
add_wave {{/cpu_sim/cpu_inst/Binput}} 
relaunch_sim
close_sim
