--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Temp_lcd.twx Temp_lcd.ncd -o Temp_lcd.twr Temp_lcd.pcf -ucf
GenIO.ucf -ucf LCD.ucf -ucf 1-Wire.ucf

Design file:              Temp_lcd.ncd
Physical constraint file: Temp_lcd.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5627 paths analyzed, 830 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.068ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_24/Byte_0 (SLICE_X25Y26.G2), 191 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Data_out_4 (FF)
  Destination:          XLXI_24/Byte_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.534ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Data_out_4 to XLXI_24/Byte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.YQ      Tcko                  0.567   XLXI_5/Data_out<5>
                                                       XLXI_5/Data_out_4
    SLICE_X20Y41.G4      net (fanout=6)        0.454   XLXI_5/Data_out<4>
    SLICE_X20Y41.Y       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2_SW0
    SLICE_X20Y41.F1      net (fanout=1)        0.344   XLXI_23/VALUE<6>2_SW0/O
    SLICE_X20Y41.X       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2
    SLICE_X20Y38.F2      net (fanout=1)        0.534   XLXI_23/VALUE<6>_bdd0
    SLICE_X20Y38.X       Tilo                  0.660   XLXN_194<6>
                                                       XLXI_23/VALUE<6>1
    SLICE_X22Y32.G1      net (fanout=16)       1.171   XLXN_194<6>
    SLICE_X22Y32.Y       Tilo                  0.660   XLXI_24/Byte_mux0004<5>353
                                                       XLXI_21/D<0>11
    SLICE_X23Y33.F1      net (fanout=2)        0.155   XLXI_21/D<0>_bdd0
    SLICE_X23Y33.X       Tif5x                 0.890   XLXN_218<0>
                                                       XLXI_21/D<0>_G
                                                       XLXI_21/D<0>
    SLICE_X25Y26.G2      net (fanout=2)        1.051   XLXN_218<0>
    SLICE_X25Y26.CLK     Tgck                  0.728   XLXI_24/Byte<0>
                                                       XLXI_24/Byte_mux0004<7>811
                                                       XLXI_24/Byte_0
    -------------------------------------------------  ---------------------------
    Total                                      8.534ns (4.825ns logic, 3.709ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Data_out_4 (FF)
  Destination:          XLXI_24/Byte_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.496ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Data_out_4 to XLXI_24/Byte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.YQ      Tcko                  0.567   XLXI_5/Data_out<5>
                                                       XLXI_5/Data_out_4
    SLICE_X20Y41.G4      net (fanout=6)        0.454   XLXI_5/Data_out<4>
    SLICE_X20Y41.Y       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2_SW0
    SLICE_X20Y41.F1      net (fanout=1)        0.344   XLXI_23/VALUE<6>2_SW0/O
    SLICE_X20Y41.X       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2
    SLICE_X20Y38.F2      net (fanout=1)        0.534   XLXI_23/VALUE<6>_bdd0
    SLICE_X20Y38.X       Tilo                  0.660   XLXN_194<6>
                                                       XLXI_23/VALUE<6>1
    SLICE_X22Y34.F3      net (fanout=16)       0.844   XLXN_194<6>
    SLICE_X22Y34.X       Tilo                  0.660   XLXI_21/D<0>_bdd1
                                                       XLXI_21/D<0>41
    SLICE_X23Y33.G1      net (fanout=2)        0.444   XLXI_21/D<0>_bdd1
    SLICE_X23Y33.X       Tif5x                 0.890   XLXN_218<0>
                                                       XLXI_21/D<0>_F
                                                       XLXI_21/D<0>
    SLICE_X25Y26.G2      net (fanout=2)        1.051   XLXN_218<0>
    SLICE_X25Y26.CLK     Tgck                  0.728   XLXI_24/Byte<0>
                                                       XLXI_24/Byte_mux0004<7>811
                                                       XLXI_24/Byte_0
    -------------------------------------------------  ---------------------------
    Total                                      8.496ns (4.825ns logic, 3.671ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Data_out_2 (FF)
  Destination:          XLXI_24/Byte_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.475ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Data_out_2 to XLXI_24/Byte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.YQ      Tcko                  0.511   XLXI_5/Data_out<3>
                                                       XLXI_5/Data_out_2
    SLICE_X20Y41.G2      net (fanout=8)        0.451   XLXI_5/Data_out<2>
    SLICE_X20Y41.Y       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2_SW0
    SLICE_X20Y41.F1      net (fanout=1)        0.344   XLXI_23/VALUE<6>2_SW0/O
    SLICE_X20Y41.X       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2
    SLICE_X20Y38.F2      net (fanout=1)        0.534   XLXI_23/VALUE<6>_bdd0
    SLICE_X20Y38.X       Tilo                  0.660   XLXN_194<6>
                                                       XLXI_23/VALUE<6>1
    SLICE_X22Y32.G1      net (fanout=16)       1.171   XLXN_194<6>
    SLICE_X22Y32.Y       Tilo                  0.660   XLXI_24/Byte_mux0004<5>353
                                                       XLXI_21/D<0>11
    SLICE_X23Y33.F1      net (fanout=2)        0.155   XLXI_21/D<0>_bdd0
    SLICE_X23Y33.X       Tif5x                 0.890   XLXN_218<0>
                                                       XLXI_21/D<0>_G
                                                       XLXI_21/D<0>
    SLICE_X25Y26.G2      net (fanout=2)        1.051   XLXN_218<0>
    SLICE_X25Y26.CLK     Tgck                  0.728   XLXI_24/Byte<0>
                                                       XLXI_24/Byte_mux0004<7>811
                                                       XLXI_24/Byte_0
    -------------------------------------------------  ---------------------------
    Total                                      8.475ns (4.769ns logic, 3.706ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_24/Byte_4 (SLICE_X24Y28.SR), 64 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Data_out_2 (FF)
  Destination:          XLXI_24/Byte_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.349ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.023 - 0.025)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Data_out_2 to XLXI_24/Byte_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.YQ      Tcko                  0.511   XLXI_5/Data_out<3>
                                                       XLXI_5/Data_out_2
    SLICE_X20Y37.F1      net (fanout=8)        1.217   XLXI_5/Data_out<2>
    SLICE_X20Y37.X       Tif5x                 1.000   XLXI_23/VALUE<4>_bdd0
                                                       XLXI_23/VALUE<4>21
                                                       XLXI_23/VALUE<4>2_f5
    SLICE_X22Y34.G4      net (fanout=2)        0.588   XLXI_23/VALUE<4>_bdd0
    SLICE_X22Y34.Y       Tilo                  0.660   XLXI_21/D<0>_bdd1
                                                       XLXI_23/VALUE<4>1
    SLICE_X26Y30.F2      net (fanout=17)       1.073   XLXN_194<4>
    SLICE_X26Y30.X       Tilo                  0.660   XLXN_217<0>
                                                       XLXI_21/jds_7_mux0000
    SLICE_X25Y26.F4      net (fanout=2)        0.517   XLXN_217<0>
    SLICE_X25Y26.X       Tilo                  0.612   XLXI_24/Byte<0>
                                                       XLXI_24/Byte_mux0004<3>14
    SLICE_X24Y28.SR      net (fanout=1)        0.717   XLXI_24/Byte_mux0004<3>14
    SLICE_X24Y28.CLK     Tsrck                 0.794   XLXI_24/Byte<4>
                                                       XLXI_24/Byte_4
    -------------------------------------------------  ---------------------------
    Total                                      8.349ns (4.237ns logic, 4.112ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Data_out_1 (FF)
  Destination:          XLXI_24/Byte_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.337ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.023 - 0.026)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Data_out_1 to XLXI_24/Byte_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y42.XQ      Tcko                  0.515   XLXI_5/Data_out<1>
                                                       XLXI_5/Data_out_1
    SLICE_X20Y37.G1      net (fanout=9)        1.201   XLXI_5/Data_out<1>
    SLICE_X20Y37.X       Tif5x                 1.000   XLXI_23/VALUE<4>_bdd0
                                                       XLXI_23/VALUE<4>22
                                                       XLXI_23/VALUE<4>2_f5
    SLICE_X22Y34.G4      net (fanout=2)        0.588   XLXI_23/VALUE<4>_bdd0
    SLICE_X22Y34.Y       Tilo                  0.660   XLXI_21/D<0>_bdd1
                                                       XLXI_23/VALUE<4>1
    SLICE_X26Y30.F2      net (fanout=17)       1.073   XLXN_194<4>
    SLICE_X26Y30.X       Tilo                  0.660   XLXN_217<0>
                                                       XLXI_21/jds_7_mux0000
    SLICE_X25Y26.F4      net (fanout=2)        0.517   XLXN_217<0>
    SLICE_X25Y26.X       Tilo                  0.612   XLXI_24/Byte<0>
                                                       XLXI_24/Byte_mux0004<3>14
    SLICE_X24Y28.SR      net (fanout=1)        0.717   XLXI_24/Byte_mux0004<3>14
    SLICE_X24Y28.CLK     Tsrck                 0.794   XLXI_24/Byte<4>
                                                       XLXI_24/Byte_4
    -------------------------------------------------  ---------------------------
    Total                                      8.337ns (4.241ns logic, 4.096ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Data_out_5 (FF)
  Destination:          XLXI_24/Byte_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.321ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.023 - 0.025)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Data_out_5 to XLXI_24/Byte_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.XQ      Tcko                  0.515   XLXI_5/Data_out<5>
                                                       XLXI_5/Data_out_5
    SLICE_X20Y37.BX      net (fanout=6)        1.486   XLXI_5/Data_out<5>
    SLICE_X20Y37.X       Tbxx                  0.699   XLXI_23/VALUE<4>_bdd0
                                                       XLXI_23/VALUE<4>2_f5
    SLICE_X22Y34.G4      net (fanout=2)        0.588   XLXI_23/VALUE<4>_bdd0
    SLICE_X22Y34.Y       Tilo                  0.660   XLXI_21/D<0>_bdd1
                                                       XLXI_23/VALUE<4>1
    SLICE_X26Y30.F2      net (fanout=17)       1.073   XLXN_194<4>
    SLICE_X26Y30.X       Tilo                  0.660   XLXN_217<0>
                                                       XLXI_21/jds_7_mux0000
    SLICE_X25Y26.F4      net (fanout=2)        0.517   XLXN_217<0>
    SLICE_X25Y26.X       Tilo                  0.612   XLXI_24/Byte<0>
                                                       XLXI_24/Byte_mux0004<3>14
    SLICE_X24Y28.SR      net (fanout=1)        0.717   XLXI_24/Byte_mux0004<3>14
    SLICE_X24Y28.CLK     Tsrck                 0.794   XLXI_24/Byte<4>
                                                       XLXI_24/Byte_4
    -------------------------------------------------  ---------------------------
    Total                                      8.321ns (3.940ns logic, 4.381ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_24/Byte_4 (SLICE_X24Y28.F3), 191 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Data_out_4 (FF)
  Destination:          XLXI_24/Byte_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.296ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.023 - 0.025)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Data_out_4 to XLXI_24/Byte_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.YQ      Tcko                  0.567   XLXI_5/Data_out<5>
                                                       XLXI_5/Data_out_4
    SLICE_X20Y41.G4      net (fanout=6)        0.454   XLXI_5/Data_out<4>
    SLICE_X20Y41.Y       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2_SW0
    SLICE_X20Y41.F1      net (fanout=1)        0.344   XLXI_23/VALUE<6>2_SW0/O
    SLICE_X20Y41.X       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2
    SLICE_X20Y38.F2      net (fanout=1)        0.534   XLXI_23/VALUE<6>_bdd0
    SLICE_X20Y38.X       Tilo                  0.660   XLXN_194<6>
                                                       XLXI_23/VALUE<6>1
    SLICE_X22Y32.G1      net (fanout=16)       1.171   XLXN_194<6>
    SLICE_X22Y32.Y       Tilo                  0.660   XLXI_24/Byte_mux0004<5>353
                                                       XLXI_21/D<0>11
    SLICE_X23Y33.F1      net (fanout=2)        0.155   XLXI_21/D<0>_bdd0
    SLICE_X23Y33.X       Tif5x                 0.890   XLXN_218<0>
                                                       XLXI_21/D<0>_G
                                                       XLXI_21/D<0>
    SLICE_X24Y28.F3      net (fanout=2)        0.765   XLXN_218<0>
    SLICE_X24Y28.CLK     Tfck                  0.776   XLXI_24/Byte<4>
                                                       XLXI_24/Byte_mux0004<3>301
                                                       XLXI_24/Byte_4
    -------------------------------------------------  ---------------------------
    Total                                      8.296ns (4.873ns logic, 3.423ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Data_out_4 (FF)
  Destination:          XLXI_24/Byte_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.258ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.023 - 0.025)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Data_out_4 to XLXI_24/Byte_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.YQ      Tcko                  0.567   XLXI_5/Data_out<5>
                                                       XLXI_5/Data_out_4
    SLICE_X20Y41.G4      net (fanout=6)        0.454   XLXI_5/Data_out<4>
    SLICE_X20Y41.Y       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2_SW0
    SLICE_X20Y41.F1      net (fanout=1)        0.344   XLXI_23/VALUE<6>2_SW0/O
    SLICE_X20Y41.X       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2
    SLICE_X20Y38.F2      net (fanout=1)        0.534   XLXI_23/VALUE<6>_bdd0
    SLICE_X20Y38.X       Tilo                  0.660   XLXN_194<6>
                                                       XLXI_23/VALUE<6>1
    SLICE_X22Y34.F3      net (fanout=16)       0.844   XLXN_194<6>
    SLICE_X22Y34.X       Tilo                  0.660   XLXI_21/D<0>_bdd1
                                                       XLXI_21/D<0>41
    SLICE_X23Y33.G1      net (fanout=2)        0.444   XLXI_21/D<0>_bdd1
    SLICE_X23Y33.X       Tif5x                 0.890   XLXN_218<0>
                                                       XLXI_21/D<0>_F
                                                       XLXI_21/D<0>
    SLICE_X24Y28.F3      net (fanout=2)        0.765   XLXN_218<0>
    SLICE_X24Y28.CLK     Tfck                  0.776   XLXI_24/Byte<4>
                                                       XLXI_24/Byte_mux0004<3>301
                                                       XLXI_24/Byte_4
    -------------------------------------------------  ---------------------------
    Total                                      8.258ns (4.873ns logic, 3.385ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Data_out_2 (FF)
  Destination:          XLXI_24/Byte_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.237ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.023 - 0.025)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Data_out_2 to XLXI_24/Byte_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.YQ      Tcko                  0.511   XLXI_5/Data_out<3>
                                                       XLXI_5/Data_out_2
    SLICE_X20Y41.G2      net (fanout=8)        0.451   XLXI_5/Data_out<2>
    SLICE_X20Y41.Y       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2_SW0
    SLICE_X20Y41.F1      net (fanout=1)        0.344   XLXI_23/VALUE<6>2_SW0/O
    SLICE_X20Y41.X       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2
    SLICE_X20Y38.F2      net (fanout=1)        0.534   XLXI_23/VALUE<6>_bdd0
    SLICE_X20Y38.X       Tilo                  0.660   XLXN_194<6>
                                                       XLXI_23/VALUE<6>1
    SLICE_X22Y32.G1      net (fanout=16)       1.171   XLXN_194<6>
    SLICE_X22Y32.Y       Tilo                  0.660   XLXI_24/Byte_mux0004<5>353
                                                       XLXI_21/D<0>11
    SLICE_X23Y33.F1      net (fanout=2)        0.155   XLXI_21/D<0>_bdd0
    SLICE_X23Y33.X       Tif5x                 0.890   XLXN_218<0>
                                                       XLXI_21/D<0>_G
                                                       XLXI_21/D<0>
    SLICE_X24Y28.F3      net (fanout=2)        0.765   XLXN_218<0>
    SLICE_X24Y28.CLK     Tfck                  0.776   XLXI_24/Byte<4>
                                                       XLXI_24/Byte_mux0004<3>301
                                                       XLXI_24/Byte_4
    -------------------------------------------------  ---------------------------
    Total                                      8.237ns (4.817ns logic, 3.420ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_5/first_byte_3 (SLICE_X20Y44.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.842ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/tmp_byte_3 (FF)
  Destination:          XLXI_5/first_byte_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.843ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.085 - 0.084)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/tmp_byte_3 to XLXI_5/first_byte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y47.XQ      Tcko                  0.412   XLXI_1/tmp_byte<3>
                                                       XLXI_1/tmp_byte_3
    SLICE_X20Y44.BX      net (fanout=2)        0.315   XLXI_1/tmp_byte<3>
    SLICE_X20Y44.CLK     Tckdi       (-Th)    -0.116   XLXI_5/first_byte<3>
                                                       XLXI_5/first_byte_3
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.528ns logic, 0.315ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/Data_out_1 (SLICE_X20Y42.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/first_byte_1 (FF)
  Destination:          XLXI_5/Data_out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_5/first_byte_1 to XLXI_5/Data_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.XQ      Tcko                  0.411   XLXI_5/first_byte<1>
                                                       XLXI_5/first_byte_1
    SLICE_X20Y42.BX      net (fanout=1)        0.317   XLXI_5/first_byte<1>
    SLICE_X20Y42.CLK     Tckdi       (-Th)    -0.116   XLXI_5/Data_out<1>
                                                       XLXI_5/Data_out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.527ns logic, 0.317ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_22/qBusySys (SLICE_X37Y32.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.853ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_22/qBusy50 (FF)
  Destination:          XLXI_22/qBusySys (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.037 - 0.034)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_22/qBusy50 to XLXI_22/qBusySys
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y33.YQ      Tcko                  0.409   XLXI_22/qBusy50
                                                       XLXI_22/qBusy50
    SLICE_X37Y32.BY      net (fanout=1)        0.330   XLXI_22/qBusy50
    SLICE_X37Y32.CLK     Tckdi       (-Th)    -0.117   XLXI_22/qBusySys
                                                       XLXI_22/qBusySys
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.526ns logic, 0.330ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_5/Byte_out<3>/CLK
  Logical resource: XLXI_5/Byte_out_3/CK
  Location pin: SLICE_X14Y60.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: XLXI_5/Byte_out<3>/CLK
  Logical resource: XLXI_5/Byte_out_3/CK
  Location pin: SLICE_X14Y60.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_22/RET<11>/CLK
  Logical resource: XLXI_22/RET_11/CK
  Location pin: SLICE_X50Y35.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.936|    2.638|    8.534|    4.223|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5627 paths, 0 nets, and 1565 connections

Design statistics:
   Minimum period:  17.068ns{1}   (Maximum frequency:  58.589MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 24 08:26:32 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 120 MB



