// Seed: 108893248
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input tri id_2,
    output tri0 id_3,
    input tri0 id_4,
    input wand id_5,
    input uwire id_6,
    output supply1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri0 id_10,
    input wor id_11,
    output tri1 id_12,
    input supply0 id_13,
    output tri0 id_14
);
  wire id_16;
  module_0(
      id_16, id_16, id_16
  );
endmodule
