

================================================================
== Vitis HLS Report for 'ConvertInputToArray'
================================================================
* Date:           Mon Mar 10 15:36:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.348 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2308|     2308|  23.080 us|  23.080 us|  2308|  2308|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                          |                                               |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104  |ConvertInputToArray_Pipeline_VITIS_LOOP_201_1  |     2306|     2306|  23.060 us|  23.060 us|  2306|  2306|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|       2|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|       36|     300|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     218|    -|
|Register             |        -|     -|        6|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       42|     520|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+----+----+-----+-----+
    |                         Instance                         |                     Module                    | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+----+-----+-----+
    |grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104  |ConvertInputToArray_Pipeline_VITIS_LOOP_201_1  |        0|   0|  36|  300|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+----+-----+-----+
    |Total                                                     |                                               |        0|   0|  36|  300|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  20|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |conv3_sild_read           |   9|          2|    1|          2|
    |fifo_SA_A_10_write        |   9|          2|    1|          2|
    |fifo_SA_A_11_write        |   9|          2|    1|          2|
    |fifo_SA_A_12_write        |   9|          2|    1|          2|
    |fifo_SA_A_13_write        |   9|          2|    1|          2|
    |fifo_SA_A_14_write        |   9|          2|    1|          2|
    |fifo_SA_A_15_write        |   9|          2|    1|          2|
    |fifo_SA_A_1_write         |   9|          2|    1|          2|
    |fifo_SA_A_2_write         |   9|          2|    1|          2|
    |fifo_SA_A_3_write         |   9|          2|    1|          2|
    |fifo_SA_A_4_write         |   9|          2|    1|          2|
    |fifo_SA_A_5_write         |   9|          2|    1|          2|
    |fifo_SA_A_6_write         |   9|          2|    1|          2|
    |fifo_SA_A_7_write         |   9|          2|    1|          2|
    |fifo_SA_A_8_write         |   9|          2|    1|          2|
    |fifo_SA_A_9_write         |   9|          2|    1|          2|
    |fifo_SA_A_write           |   9|          2|    1|          2|
    |mm_a_read                 |   9|          2|    1|          2|
    |mode_blk_n                |   9|          2|    1|          2|
    |mode_c66_blk_n            |   9|          2|    1|          2|
    |num_a_sa_2_loc_c42_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 218|         48|   23|         48|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |                                  Name                                 | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                              |  3|   0|    3|          0|
    |ap_done_reg                                                            |  1|   0|    1|          0|
    |grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_start_reg  |  1|   0|    1|          0|
    |mode_7_reg_151                                                         |  1|   0|    1|          0|
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                  |  6|   0|    6|          0|
    +-----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+---------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  ConvertInputToArray|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  ConvertInputToArray|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  ConvertInputToArray|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  ConvertInputToArray|  return value|
|ap_continue                        |   in|    1|  ap_ctrl_hs|  ConvertInputToArray|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  ConvertInputToArray|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  ConvertInputToArray|  return value|
|conv3_sild_dout                    |   in|  512|     ap_fifo|           conv3_sild|       pointer|
|conv3_sild_num_data_valid          |   in|    3|     ap_fifo|           conv3_sild|       pointer|
|conv3_sild_fifo_cap                |   in|    3|     ap_fifo|           conv3_sild|       pointer|
|conv3_sild_empty_n                 |   in|    1|     ap_fifo|           conv3_sild|       pointer|
|conv3_sild_read                    |  out|    1|     ap_fifo|           conv3_sild|       pointer|
|mm_a_dout                          |   in|  512|     ap_fifo|                 mm_a|       pointer|
|mm_a_num_data_valid                |   in|    8|     ap_fifo|                 mm_a|       pointer|
|mm_a_fifo_cap                      |   in|    8|     ap_fifo|                 mm_a|       pointer|
|mm_a_empty_n                       |   in|    1|     ap_fifo|                 mm_a|       pointer|
|mm_a_read                          |  out|    1|     ap_fifo|                 mm_a|       pointer|
|fifo_SA_A_din                      |  out|  128|     ap_fifo|            fifo_SA_A|       pointer|
|fifo_SA_A_num_data_valid           |   in|    3|     ap_fifo|            fifo_SA_A|       pointer|
|fifo_SA_A_fifo_cap                 |   in|    3|     ap_fifo|            fifo_SA_A|       pointer|
|fifo_SA_A_full_n                   |   in|    1|     ap_fifo|            fifo_SA_A|       pointer|
|fifo_SA_A_write                    |  out|    1|     ap_fifo|            fifo_SA_A|       pointer|
|fifo_SA_A_1_din                    |  out|  128|     ap_fifo|          fifo_SA_A_1|       pointer|
|fifo_SA_A_1_num_data_valid         |   in|    3|     ap_fifo|          fifo_SA_A_1|       pointer|
|fifo_SA_A_1_fifo_cap               |   in|    3|     ap_fifo|          fifo_SA_A_1|       pointer|
|fifo_SA_A_1_full_n                 |   in|    1|     ap_fifo|          fifo_SA_A_1|       pointer|
|fifo_SA_A_1_write                  |  out|    1|     ap_fifo|          fifo_SA_A_1|       pointer|
|fifo_SA_A_2_din                    |  out|  128|     ap_fifo|          fifo_SA_A_2|       pointer|
|fifo_SA_A_2_num_data_valid         |   in|    3|     ap_fifo|          fifo_SA_A_2|       pointer|
|fifo_SA_A_2_fifo_cap               |   in|    3|     ap_fifo|          fifo_SA_A_2|       pointer|
|fifo_SA_A_2_full_n                 |   in|    1|     ap_fifo|          fifo_SA_A_2|       pointer|
|fifo_SA_A_2_write                  |  out|    1|     ap_fifo|          fifo_SA_A_2|       pointer|
|fifo_SA_A_3_din                    |  out|  128|     ap_fifo|          fifo_SA_A_3|       pointer|
|fifo_SA_A_3_num_data_valid         |   in|    3|     ap_fifo|          fifo_SA_A_3|       pointer|
|fifo_SA_A_3_fifo_cap               |   in|    3|     ap_fifo|          fifo_SA_A_3|       pointer|
|fifo_SA_A_3_full_n                 |   in|    1|     ap_fifo|          fifo_SA_A_3|       pointer|
|fifo_SA_A_3_write                  |  out|    1|     ap_fifo|          fifo_SA_A_3|       pointer|
|fifo_SA_A_4_din                    |  out|  128|     ap_fifo|          fifo_SA_A_4|       pointer|
|fifo_SA_A_4_num_data_valid         |   in|    3|     ap_fifo|          fifo_SA_A_4|       pointer|
|fifo_SA_A_4_fifo_cap               |   in|    3|     ap_fifo|          fifo_SA_A_4|       pointer|
|fifo_SA_A_4_full_n                 |   in|    1|     ap_fifo|          fifo_SA_A_4|       pointer|
|fifo_SA_A_4_write                  |  out|    1|     ap_fifo|          fifo_SA_A_4|       pointer|
|fifo_SA_A_5_din                    |  out|  128|     ap_fifo|          fifo_SA_A_5|       pointer|
|fifo_SA_A_5_num_data_valid         |   in|    3|     ap_fifo|          fifo_SA_A_5|       pointer|
|fifo_SA_A_5_fifo_cap               |   in|    3|     ap_fifo|          fifo_SA_A_5|       pointer|
|fifo_SA_A_5_full_n                 |   in|    1|     ap_fifo|          fifo_SA_A_5|       pointer|
|fifo_SA_A_5_write                  |  out|    1|     ap_fifo|          fifo_SA_A_5|       pointer|
|fifo_SA_A_6_din                    |  out|  128|     ap_fifo|          fifo_SA_A_6|       pointer|
|fifo_SA_A_6_num_data_valid         |   in|    3|     ap_fifo|          fifo_SA_A_6|       pointer|
|fifo_SA_A_6_fifo_cap               |   in|    3|     ap_fifo|          fifo_SA_A_6|       pointer|
|fifo_SA_A_6_full_n                 |   in|    1|     ap_fifo|          fifo_SA_A_6|       pointer|
|fifo_SA_A_6_write                  |  out|    1|     ap_fifo|          fifo_SA_A_6|       pointer|
|fifo_SA_A_7_din                    |  out|  128|     ap_fifo|          fifo_SA_A_7|       pointer|
|fifo_SA_A_7_num_data_valid         |   in|    3|     ap_fifo|          fifo_SA_A_7|       pointer|
|fifo_SA_A_7_fifo_cap               |   in|    3|     ap_fifo|          fifo_SA_A_7|       pointer|
|fifo_SA_A_7_full_n                 |   in|    1|     ap_fifo|          fifo_SA_A_7|       pointer|
|fifo_SA_A_7_write                  |  out|    1|     ap_fifo|          fifo_SA_A_7|       pointer|
|fifo_SA_A_8_din                    |  out|  128|     ap_fifo|          fifo_SA_A_8|       pointer|
|fifo_SA_A_8_num_data_valid         |   in|    3|     ap_fifo|          fifo_SA_A_8|       pointer|
|fifo_SA_A_8_fifo_cap               |   in|    3|     ap_fifo|          fifo_SA_A_8|       pointer|
|fifo_SA_A_8_full_n                 |   in|    1|     ap_fifo|          fifo_SA_A_8|       pointer|
|fifo_SA_A_8_write                  |  out|    1|     ap_fifo|          fifo_SA_A_8|       pointer|
|fifo_SA_A_9_din                    |  out|  128|     ap_fifo|          fifo_SA_A_9|       pointer|
|fifo_SA_A_9_num_data_valid         |   in|    3|     ap_fifo|          fifo_SA_A_9|       pointer|
|fifo_SA_A_9_fifo_cap               |   in|    3|     ap_fifo|          fifo_SA_A_9|       pointer|
|fifo_SA_A_9_full_n                 |   in|    1|     ap_fifo|          fifo_SA_A_9|       pointer|
|fifo_SA_A_9_write                  |  out|    1|     ap_fifo|          fifo_SA_A_9|       pointer|
|fifo_SA_A_10_din                   |  out|  128|     ap_fifo|         fifo_SA_A_10|       pointer|
|fifo_SA_A_10_num_data_valid        |   in|    3|     ap_fifo|         fifo_SA_A_10|       pointer|
|fifo_SA_A_10_fifo_cap              |   in|    3|     ap_fifo|         fifo_SA_A_10|       pointer|
|fifo_SA_A_10_full_n                |   in|    1|     ap_fifo|         fifo_SA_A_10|       pointer|
|fifo_SA_A_10_write                 |  out|    1|     ap_fifo|         fifo_SA_A_10|       pointer|
|fifo_SA_A_11_din                   |  out|  128|     ap_fifo|         fifo_SA_A_11|       pointer|
|fifo_SA_A_11_num_data_valid        |   in|    3|     ap_fifo|         fifo_SA_A_11|       pointer|
|fifo_SA_A_11_fifo_cap              |   in|    3|     ap_fifo|         fifo_SA_A_11|       pointer|
|fifo_SA_A_11_full_n                |   in|    1|     ap_fifo|         fifo_SA_A_11|       pointer|
|fifo_SA_A_11_write                 |  out|    1|     ap_fifo|         fifo_SA_A_11|       pointer|
|fifo_SA_A_12_din                   |  out|  128|     ap_fifo|         fifo_SA_A_12|       pointer|
|fifo_SA_A_12_num_data_valid        |   in|    3|     ap_fifo|         fifo_SA_A_12|       pointer|
|fifo_SA_A_12_fifo_cap              |   in|    3|     ap_fifo|         fifo_SA_A_12|       pointer|
|fifo_SA_A_12_full_n                |   in|    1|     ap_fifo|         fifo_SA_A_12|       pointer|
|fifo_SA_A_12_write                 |  out|    1|     ap_fifo|         fifo_SA_A_12|       pointer|
|fifo_SA_A_13_din                   |  out|  128|     ap_fifo|         fifo_SA_A_13|       pointer|
|fifo_SA_A_13_num_data_valid        |   in|    3|     ap_fifo|         fifo_SA_A_13|       pointer|
|fifo_SA_A_13_fifo_cap              |   in|    3|     ap_fifo|         fifo_SA_A_13|       pointer|
|fifo_SA_A_13_full_n                |   in|    1|     ap_fifo|         fifo_SA_A_13|       pointer|
|fifo_SA_A_13_write                 |  out|    1|     ap_fifo|         fifo_SA_A_13|       pointer|
|fifo_SA_A_14_din                   |  out|  128|     ap_fifo|         fifo_SA_A_14|       pointer|
|fifo_SA_A_14_num_data_valid        |   in|    3|     ap_fifo|         fifo_SA_A_14|       pointer|
|fifo_SA_A_14_fifo_cap              |   in|    3|     ap_fifo|         fifo_SA_A_14|       pointer|
|fifo_SA_A_14_full_n                |   in|    1|     ap_fifo|         fifo_SA_A_14|       pointer|
|fifo_SA_A_14_write                 |  out|    1|     ap_fifo|         fifo_SA_A_14|       pointer|
|fifo_SA_A_15_din                   |  out|  128|     ap_fifo|         fifo_SA_A_15|       pointer|
|fifo_SA_A_15_num_data_valid        |   in|    3|     ap_fifo|         fifo_SA_A_15|       pointer|
|fifo_SA_A_15_fifo_cap              |   in|    3|     ap_fifo|         fifo_SA_A_15|       pointer|
|fifo_SA_A_15_full_n                |   in|    1|     ap_fifo|         fifo_SA_A_15|       pointer|
|fifo_SA_A_15_write                 |  out|    1|     ap_fifo|         fifo_SA_A_15|       pointer|
|p_read                             |   in|   32|     ap_none|               p_read|        scalar|
|mode_dout                          |   in|    1|     ap_fifo|                 mode|       pointer|
|mode_num_data_valid                |   in|    3|     ap_fifo|                 mode|       pointer|
|mode_fifo_cap                      |   in|    3|     ap_fifo|                 mode|       pointer|
|mode_empty_n                       |   in|    1|     ap_fifo|                 mode|       pointer|
|mode_read                          |  out|    1|     ap_fifo|                 mode|       pointer|
|num_a_sa_2_loc_c42_din             |  out|   32|     ap_fifo|   num_a_sa_2_loc_c42|       pointer|
|num_a_sa_2_loc_c42_num_data_valid  |   in|    3|     ap_fifo|   num_a_sa_2_loc_c42|       pointer|
|num_a_sa_2_loc_c42_fifo_cap        |   in|    3|     ap_fifo|   num_a_sa_2_loc_c42|       pointer|
|num_a_sa_2_loc_c42_full_n          |   in|    1|     ap_fifo|   num_a_sa_2_loc_c42|       pointer|
|num_a_sa_2_loc_c42_write           |  out|    1|     ap_fifo|   num_a_sa_2_loc_c42|       pointer|
|mode_c66_din                       |  out|    1|     ap_fifo|             mode_c66|       pointer|
|mode_c66_num_data_valid            |   in|    3|     ap_fifo|             mode_c66|       pointer|
|mode_c66_fifo_cap                  |   in|    3|     ap_fifo|             mode_c66|       pointer|
|mode_c66_full_n                    |   in|    1|     ap_fifo|             mode_c66|       pointer|
|mode_c66_write                     |  out|    1|     ap_fifo|             mode_c66|       pointer|
+-----------------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.04>
ST_1 : Operation 4 [1/1] (1.52ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 4 'read' 'p_read_4' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.52ns)   --->   "%mode_7 = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %mode"   --->   Operation 5 'read' 'mode_7' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (1.52ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %mode_c66, i1 %mode_7"   --->   Operation 6 'write' 'write_ln0' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (1.52ns)   --->   "%write_ln198 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %num_a_sa_2_loc_c42, i32 %p_read_4" [tools.cpp:198->top.cpp:67]   --->   Operation 7 'write' 'write_ln198' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 8 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [2/2] (1.15ns)   --->   "%call_ln0 = call void @ConvertInputToArray_Pipeline_VITIS_LOOP_201_1, i32 %p_read_4, i128 %fifo_SA_A, i128 %fifo_SA_A_1, i128 %fifo_SA_A_2, i128 %fifo_SA_A_3, i128 %fifo_SA_A_4, i128 %fifo_SA_A_5, i128 %fifo_SA_A_6, i128 %fifo_SA_A_7, i128 %fifo_SA_A_8, i128 %fifo_SA_A_9, i128 %fifo_SA_A_10, i128 %fifo_SA_A_11, i128 %fifo_SA_A_12, i128 %fifo_SA_A_13, i128 %fifo_SA_A_14, i128 %fifo_SA_A_15, i512 %conv3_sild, i1 %mode_7, i512 %mm_a"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mode, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mode_c66, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_a_sa_2_loc_c42, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_15, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_14, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_13, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_12, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_11, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_10, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_9, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_8, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_7, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_6, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_5, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_4, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_3, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_2, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_1, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %conv3_sild, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %mm_a, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ConvertInputToArray_Pipeline_VITIS_LOOP_201_1, i32 %p_read_4, i128 %fifo_SA_A, i128 %fifo_SA_A_1, i128 %fifo_SA_A_2, i128 %fifo_SA_A_3, i128 %fifo_SA_A_4, i128 %fifo_SA_A_5, i128 %fifo_SA_A_6, i128 %fifo_SA_A_7, i128 %fifo_SA_A_8, i128 %fifo_SA_A_9, i128 %fifo_SA_A_10, i128 %fifo_SA_A_11, i128 %fifo_SA_A_12, i128 %fifo_SA_A_13, i128 %fifo_SA_A_14, i128 %fifo_SA_A_15, i512 %conv3_sild, i1 %mode_7, i512 %mm_a"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln67 = ret" [top.cpp:67]   --->   Operation 32 'ret' 'ret_ln67' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv3_sild]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mm_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mode]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ num_a_sa_2_loc_c42]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mode_c66]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_4          (read         ) [ 0011]
mode_7            (read         ) [ 0011]
write_ln0         (write        ) [ 0000]
write_ln198       (write        ) [ 0000]
empty             (wait         ) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
call_ln0          (call         ) [ 0000]
ret_ln67          (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv3_sild">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_sild"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mm_a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm_a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_SA_A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo_SA_A_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fifo_SA_A_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fifo_SA_A_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fifo_SA_A_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fifo_SA_A_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fifo_SA_A_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fifo_SA_A_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fifo_SA_A_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fifo_SA_A_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fifo_SA_A_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="fifo_SA_A_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="fifo_SA_A_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="fifo_SA_A_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="fifo_SA_A_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="fifo_SA_A_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_read">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="mode">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="num_a_sa_2_loc_c42">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_a_sa_2_loc_c42"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="mode_c66">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode_c66"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ConvertInputToArray_Pipeline_VITIS_LOOP_201_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="p_read_4_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="mode_7_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_7/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln0_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln198_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln198/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="1"/>
<pin id="107" dir="0" index="2" bw="128" slack="0"/>
<pin id="108" dir="0" index="3" bw="128" slack="0"/>
<pin id="109" dir="0" index="4" bw="128" slack="0"/>
<pin id="110" dir="0" index="5" bw="128" slack="0"/>
<pin id="111" dir="0" index="6" bw="128" slack="0"/>
<pin id="112" dir="0" index="7" bw="128" slack="0"/>
<pin id="113" dir="0" index="8" bw="128" slack="0"/>
<pin id="114" dir="0" index="9" bw="128" slack="0"/>
<pin id="115" dir="0" index="10" bw="128" slack="0"/>
<pin id="116" dir="0" index="11" bw="128" slack="0"/>
<pin id="117" dir="0" index="12" bw="128" slack="0"/>
<pin id="118" dir="0" index="13" bw="128" slack="0"/>
<pin id="119" dir="0" index="14" bw="128" slack="0"/>
<pin id="120" dir="0" index="15" bw="128" slack="0"/>
<pin id="121" dir="0" index="16" bw="128" slack="0"/>
<pin id="122" dir="0" index="17" bw="128" slack="0"/>
<pin id="123" dir="0" index="18" bw="512" slack="0"/>
<pin id="124" dir="0" index="19" bw="1" slack="1"/>
<pin id="125" dir="0" index="20" bw="512" slack="0"/>
<pin id="126" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="p_read_4_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="151" class="1005" name="mode_7_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="mode_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="44" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="36" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="46" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="38" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="48" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="42" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="82" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="50" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="40" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="76" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="127"><net_src comp="54" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="104" pin=4"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="104" pin=5"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="104" pin=6"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="104" pin=7"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="104" pin=8"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="104" pin=9"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="104" pin=10"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="104" pin=11"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="104" pin=12"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="104" pin=13"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="104" pin=14"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="104" pin=15"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="104" pin=16"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="104" pin=17"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="104" pin=18"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="104" pin=20"/></net>

<net id="149"><net_src comp="76" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="154"><net_src comp="82" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="104" pin=19"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_SA_A | {2 3 }
	Port: fifo_SA_A_1 | {2 3 }
	Port: fifo_SA_A_2 | {2 3 }
	Port: fifo_SA_A_3 | {2 3 }
	Port: fifo_SA_A_4 | {2 3 }
	Port: fifo_SA_A_5 | {2 3 }
	Port: fifo_SA_A_6 | {2 3 }
	Port: fifo_SA_A_7 | {2 3 }
	Port: fifo_SA_A_8 | {2 3 }
	Port: fifo_SA_A_9 | {2 3 }
	Port: fifo_SA_A_10 | {2 3 }
	Port: fifo_SA_A_11 | {2 3 }
	Port: fifo_SA_A_12 | {2 3 }
	Port: fifo_SA_A_13 | {2 3 }
	Port: fifo_SA_A_14 | {2 3 }
	Port: fifo_SA_A_15 | {2 3 }
	Port: num_a_sa_2_loc_c42 | {1 }
	Port: mode_c66 | {1 }
 - Input state : 
	Port: ConvertInputToArray : conv3_sild | {2 3 }
	Port: ConvertInputToArray : mm_a | {2 3 }
	Port: ConvertInputToArray : p_read | {1 }
	Port: ConvertInputToArray : mode | {1 }
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|
| Operation|                      Functional Unit                     |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|
|   call   | grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104 |   546   |    78   |
|----------|----------------------------------------------------------|---------|---------|
|   read   |                    p_read_4_read_fu_76                   |    0    |    0    |
|          |                     mode_7_read_fu_82                    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|
|   write  |                   write_ln0_write_fu_88                  |    0    |    0    |
|          |                  write_ln198_write_fu_96                 |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|
|   Total  |                                                          |   546   |    78   |
|----------|----------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| mode_7_reg_151 |    1   |
|p_read_4_reg_146|   32   |
+----------------+--------+
|      Total     |   33   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   546  |   78   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   33   |    -   |
+-----------+--------+--------+
|   Total   |   579  |   78   |
+-----------+--------+--------+
