ARM GAS  /tmp/ccOof51X.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"bsp_sdram.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.SDRAM_delay,"ax",%progbits
  17              		.align	1
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu fpv5-d16
  23              	SDRAM_delay:
  24              	.LFB142:
  25              		.file 1 "User/sdram/bsp_sdram.c"
   1:User/sdram/bsp_sdram.c **** /**
   2:User/sdram/bsp_sdram.c ****  ******************************************************************************
   3:User/sdram/bsp_sdram.c ****  * @file    bsp_sdram.c
   4:User/sdram/bsp_sdram.c ****  * @author  fire
   5:User/sdram/bsp_sdram.c ****  * @version V1.0
   6:User/sdram/bsp_sdram.c ****  * @date    2015-xx-xx
   7:User/sdram/bsp_sdram.c ****  * @brief   sdram应用函数接口
   8:User/sdram/bsp_sdram.c ****  ******************************************************************************
   9:User/sdram/bsp_sdram.c ****  * @attention
  10:User/sdram/bsp_sdram.c ****  *
  11:User/sdram/bsp_sdram.c ****  * 实验平台:野火  STM32 H743 开发板
  12:User/sdram/bsp_sdram.c ****  * 论坛    :http://www.chuxue123.com
  13:User/sdram/bsp_sdram.c ****  * 淘宝    :http://firestm32.taobao.com
  14:User/sdram/bsp_sdram.c ****  *
  15:User/sdram/bsp_sdram.c ****  ******************************************************************************
  16:User/sdram/bsp_sdram.c ****  */
  17:User/sdram/bsp_sdram.c **** 
  18:User/sdram/bsp_sdram.c **** #include "./sdram/bsp_sdram.h"
  19:User/sdram/bsp_sdram.c **** static FMC_SDRAM_CommandTypeDef Command;
  20:User/sdram/bsp_sdram.c **** SDRAM_HandleTypeDef hsdram1;
  21:User/sdram/bsp_sdram.c **** #define sdramHandle hsdram1
  22:User/sdram/bsp_sdram.c **** /**
  23:User/sdram/bsp_sdram.c ****  * @brief  延迟一段时间
  24:User/sdram/bsp_sdram.c ****  * @param  延迟的时间长度
  25:User/sdram/bsp_sdram.c ****  * @retval None
  26:User/sdram/bsp_sdram.c ****  */
  27:User/sdram/bsp_sdram.c **** static void SDRAM_delay(__IO uint32_t nCount)
  28:User/sdram/bsp_sdram.c **** {
  26              		.loc 1 28 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 16
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
ARM GAS  /tmp/ccOof51X.s 			page 2


  31              	.LVL0:
  32 0000 84B0     		sub	sp, sp, #16
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 16
  35 0002 0190     		str	r0, [sp, #4]
  29:User/sdram/bsp_sdram.c ****   __IO uint32_t index = 0;
  36              		.loc 1 29 0
  37 0004 0023     		movs	r3, #0
  38 0006 0393     		str	r3, [sp, #12]
  30:User/sdram/bsp_sdram.c ****   for (index = (100000 * nCount); index != 0; index--)
  39              		.loc 1 30 0
  40 0008 019A     		ldr	r2, [sp, #4]
  41 000a 064B     		ldr	r3, .L5
  42 000c 03FB02F3 		mul	r3, r3, r2
  43 0010 0393     		str	r3, [sp, #12]
  44              	.L2:
  45              		.loc 1 30 0 is_stmt 0 discriminator 1
  46 0012 039B     		ldr	r3, [sp, #12]
  47 0014 0BB9     		cbnz	r3, .L3
  31:User/sdram/bsp_sdram.c ****   {
  32:User/sdram/bsp_sdram.c ****   }
  33:User/sdram/bsp_sdram.c **** }
  48              		.loc 1 33 0 is_stmt 1
  49 0016 04B0     		add	sp, sp, #16
  50              	.LCFI1:
  51              		.cfi_remember_state
  52              		.cfi_def_cfa_offset 0
  53              		@ sp needed
  54 0018 7047     		bx	lr
  55              	.L3:
  56              	.LCFI2:
  57              		.cfi_restore_state
  30:User/sdram/bsp_sdram.c ****   for (index = (100000 * nCount); index != 0; index--)
  58              		.loc 1 30 0 discriminator 3
  59 001a 039B     		ldr	r3, [sp, #12]
  60 001c 013B     		subs	r3, r3, #1
  61 001e 0393     		str	r3, [sp, #12]
  62 0020 F7E7     		b	.L2
  63              	.L6:
  64 0022 00BF     		.align	2
  65              	.L5:
  66 0024 A0860100 		.word	100000
  67              		.cfi_endproc
  68              	.LFE142:
  70              		.section	.text.SDRAM_GPIO_Config,"ax",%progbits
  71              		.align	1
  72              		.syntax unified
  73              		.thumb
  74              		.thumb_func
  75              		.fpu fpv5-d16
  77              	SDRAM_GPIO_Config:
  78              	.LFB143:
  34:User/sdram/bsp_sdram.c **** 
  35:User/sdram/bsp_sdram.c **** /**
  36:User/sdram/bsp_sdram.c ****  * @brief  初始化控制SDRAM的IO
  37:User/sdram/bsp_sdram.c ****  * @param  无
  38:User/sdram/bsp_sdram.c ****  * @retval 无
ARM GAS  /tmp/ccOof51X.s 			page 3


  39:User/sdram/bsp_sdram.c ****  */
  40:User/sdram/bsp_sdram.c **** static void SDRAM_GPIO_Config(void)
  41:User/sdram/bsp_sdram.c **** {
  79              		.loc 1 41 0
  80              		.cfi_startproc
  81              		@ args = 0, pretend = 0, frame = 248
  82              		@ frame_needed = 0, uses_anonymous_args = 0
  83 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  84              	.LCFI3:
  85              		.cfi_def_cfa_offset 36
  86              		.cfi_offset 4, -36
  87              		.cfi_offset 5, -32
  88              		.cfi_offset 6, -28
  89              		.cfi_offset 7, -24
  90              		.cfi_offset 8, -20
  91              		.cfi_offset 9, -16
  92              		.cfi_offset 10, -12
  93              		.cfi_offset 11, -8
  94              		.cfi_offset 14, -4
  95 0004 BFB0     		sub	sp, sp, #252
  96              	.LCFI4:
  97              		.cfi_def_cfa_offset 288
  98              	.LBB2:
  42:User/sdram/bsp_sdram.c ****   GPIO_InitTypeDef GPIO_InitStructure;
  43:User/sdram/bsp_sdram.c **** 
  44:User/sdram/bsp_sdram.c ****   /* 使能SDRAM相关的IO时钟 */
  45:User/sdram/bsp_sdram.c ****   /*地址信号线*/
  46:User/sdram/bsp_sdram.c ****   FMC_A0_GPIO_CLK();
  99              		.loc 1 46 0
 100 0006 DA4B     		ldr	r3, .L9
 101 0008 D3F8E020 		ldr	r2, [r3, #224]
 102 000c 42F02002 		orr	r2, r2, #32
 103 0010 C3F8E020 		str	r2, [r3, #224]
 104 0014 D3F8E020 		ldr	r2, [r3, #224]
 105 0018 02F02002 		and	r2, r2, #32
 106 001c 0092     		str	r2, [sp]
 107 001e 009A     		ldr	r2, [sp]
 108              	.LBE2:
 109              	.LBB3:
  47:User/sdram/bsp_sdram.c ****   FMC_A1_GPIO_CLK();
 110              		.loc 1 47 0
 111 0020 D3F8E020 		ldr	r2, [r3, #224]
 112 0024 42F02002 		orr	r2, r2, #32
 113 0028 C3F8E020 		str	r2, [r3, #224]
 114 002c D3F8E020 		ldr	r2, [r3, #224]
 115 0030 02F02002 		and	r2, r2, #32
 116 0034 0192     		str	r2, [sp, #4]
 117 0036 019A     		ldr	r2, [sp, #4]
 118              	.LBE3:
 119              	.LBB4:
  48:User/sdram/bsp_sdram.c ****   FMC_A2_GPIO_CLK();
 120              		.loc 1 48 0
 121 0038 D3F8E020 		ldr	r2, [r3, #224]
 122 003c 42F02002 		orr	r2, r2, #32
 123 0040 C3F8E020 		str	r2, [r3, #224]
 124 0044 D3F8E020 		ldr	r2, [r3, #224]
 125 0048 02F02002 		and	r2, r2, #32
ARM GAS  /tmp/ccOof51X.s 			page 4


 126 004c 0292     		str	r2, [sp, #8]
 127 004e 029A     		ldr	r2, [sp, #8]
 128              	.LBE4:
 129              	.LBB5:
  49:User/sdram/bsp_sdram.c ****   FMC_A3_GPIO_CLK();
 130              		.loc 1 49 0
 131 0050 D3F8E020 		ldr	r2, [r3, #224]
 132 0054 42F02002 		orr	r2, r2, #32
 133 0058 C3F8E020 		str	r2, [r3, #224]
 134 005c D3F8E020 		ldr	r2, [r3, #224]
 135 0060 02F02002 		and	r2, r2, #32
 136 0064 0392     		str	r2, [sp, #12]
 137 0066 039A     		ldr	r2, [sp, #12]
 138              	.LBE5:
 139              	.LBB6:
  50:User/sdram/bsp_sdram.c ****   FMC_A4_GPIO_CLK();
 140              		.loc 1 50 0
 141 0068 D3F8E020 		ldr	r2, [r3, #224]
 142 006c 42F02002 		orr	r2, r2, #32
 143 0070 C3F8E020 		str	r2, [r3, #224]
 144 0074 D3F8E020 		ldr	r2, [r3, #224]
 145 0078 02F02002 		and	r2, r2, #32
 146 007c 0492     		str	r2, [sp, #16]
 147 007e 049A     		ldr	r2, [sp, #16]
 148              	.LBE6:
 149              	.LBB7:
  51:User/sdram/bsp_sdram.c ****   FMC_A5_GPIO_CLK();
 150              		.loc 1 51 0
 151 0080 D3F8E020 		ldr	r2, [r3, #224]
 152 0084 42F02002 		orr	r2, r2, #32
 153 0088 C3F8E020 		str	r2, [r3, #224]
 154 008c D3F8E020 		ldr	r2, [r3, #224]
 155 0090 02F02002 		and	r2, r2, #32
 156 0094 0592     		str	r2, [sp, #20]
 157 0096 059A     		ldr	r2, [sp, #20]
 158              	.LBE7:
 159              	.LBB8:
  52:User/sdram/bsp_sdram.c ****   FMC_A6_GPIO_CLK();
 160              		.loc 1 52 0
 161 0098 D3F8E020 		ldr	r2, [r3, #224]
 162 009c 42F02002 		orr	r2, r2, #32
 163 00a0 C3F8E020 		str	r2, [r3, #224]
 164 00a4 D3F8E020 		ldr	r2, [r3, #224]
 165 00a8 02F02002 		and	r2, r2, #32
 166 00ac 0692     		str	r2, [sp, #24]
 167 00ae 069A     		ldr	r2, [sp, #24]
 168              	.LBE8:
 169              	.LBB9:
  53:User/sdram/bsp_sdram.c ****   FMC_A7_GPIO_CLK();
 170              		.loc 1 53 0
 171 00b0 D3F8E020 		ldr	r2, [r3, #224]
 172 00b4 42F02002 		orr	r2, r2, #32
 173 00b8 C3F8E020 		str	r2, [r3, #224]
 174 00bc D3F8E020 		ldr	r2, [r3, #224]
 175 00c0 02F02002 		and	r2, r2, #32
 176 00c4 0792     		str	r2, [sp, #28]
 177 00c6 079A     		ldr	r2, [sp, #28]
ARM GAS  /tmp/ccOof51X.s 			page 5


 178              	.LBE9:
 179              	.LBB10:
  54:User/sdram/bsp_sdram.c ****   FMC_A8_GPIO_CLK();
 180              		.loc 1 54 0
 181 00c8 D3F8E020 		ldr	r2, [r3, #224]
 182 00cc 42F02002 		orr	r2, r2, #32
 183 00d0 C3F8E020 		str	r2, [r3, #224]
 184 00d4 D3F8E020 		ldr	r2, [r3, #224]
 185 00d8 02F02002 		and	r2, r2, #32
 186 00dc 0892     		str	r2, [sp, #32]
 187 00de 089A     		ldr	r2, [sp, #32]
 188              	.LBE10:
 189              	.LBB11:
  55:User/sdram/bsp_sdram.c ****   FMC_A9_GPIO_CLK();
 190              		.loc 1 55 0
 191 00e0 D3F8E020 		ldr	r2, [r3, #224]
 192 00e4 42F02002 		orr	r2, r2, #32
 193 00e8 C3F8E020 		str	r2, [r3, #224]
 194 00ec D3F8E020 		ldr	r2, [r3, #224]
 195 00f0 02F02002 		and	r2, r2, #32
 196 00f4 0992     		str	r2, [sp, #36]
 197 00f6 099A     		ldr	r2, [sp, #36]
 198              	.LBE11:
 199              	.LBB12:
  56:User/sdram/bsp_sdram.c ****   FMC_A10_GPIO_CLK();
 200              		.loc 1 56 0
 201 00f8 D3F8E020 		ldr	r2, [r3, #224]
 202 00fc 42F04002 		orr	r2, r2, #64
 203 0100 C3F8E020 		str	r2, [r3, #224]
 204 0104 D3F8E020 		ldr	r2, [r3, #224]
 205 0108 02F04002 		and	r2, r2, #64
 206 010c 0A92     		str	r2, [sp, #40]
 207 010e 0A9A     		ldr	r2, [sp, #40]
 208              	.LBE12:
 209              	.LBB13:
  57:User/sdram/bsp_sdram.c ****   FMC_A11_GPIO_CLK();
 210              		.loc 1 57 0
 211 0110 D3F8E020 		ldr	r2, [r3, #224]
 212 0114 42F04002 		orr	r2, r2, #64
 213 0118 C3F8E020 		str	r2, [r3, #224]
 214 011c D3F8E020 		ldr	r2, [r3, #224]
 215 0120 02F04002 		and	r2, r2, #64
 216 0124 0B92     		str	r2, [sp, #44]
 217 0126 0B9A     		ldr	r2, [sp, #44]
 218              	.LBE13:
 219              	.LBB14:
  58:User/sdram/bsp_sdram.c ****   FMC_A12_GPIO_CLK();
 220              		.loc 1 58 0
 221 0128 D3F8E020 		ldr	r2, [r3, #224]
 222 012c 42F04002 		orr	r2, r2, #64
 223 0130 C3F8E020 		str	r2, [r3, #224]
 224 0134 D3F8E020 		ldr	r2, [r3, #224]
 225 0138 02F04002 		and	r2, r2, #64
 226 013c 0C92     		str	r2, [sp, #48]
 227 013e 0C9A     		ldr	r2, [sp, #48]
 228              	.LBE14:
 229              	.LBB15:
ARM GAS  /tmp/ccOof51X.s 			page 6


  59:User/sdram/bsp_sdram.c ****   /*数据信号线*/
  60:User/sdram/bsp_sdram.c ****   FMC_D0_GPIO_CLK();
 230              		.loc 1 60 0
 231 0140 D3F8E020 		ldr	r2, [r3, #224]
 232 0144 42F00802 		orr	r2, r2, #8
 233 0148 C3F8E020 		str	r2, [r3, #224]
 234 014c D3F8E020 		ldr	r2, [r3, #224]
 235 0150 02F00802 		and	r2, r2, #8
 236 0154 0D92     		str	r2, [sp, #52]
 237 0156 0D9A     		ldr	r2, [sp, #52]
 238              	.LBE15:
 239              	.LBB16:
  61:User/sdram/bsp_sdram.c ****   FMC_D1_GPIO_CLK();
 240              		.loc 1 61 0
 241 0158 D3F8E020 		ldr	r2, [r3, #224]
 242 015c 42F00802 		orr	r2, r2, #8
 243 0160 C3F8E020 		str	r2, [r3, #224]
 244 0164 D3F8E020 		ldr	r2, [r3, #224]
 245 0168 02F00802 		and	r2, r2, #8
 246 016c 0E92     		str	r2, [sp, #56]
 247 016e 0E9A     		ldr	r2, [sp, #56]
 248              	.LBE16:
 249              	.LBB17:
  62:User/sdram/bsp_sdram.c ****   FMC_D2_GPIO_CLK();
 250              		.loc 1 62 0
 251 0170 D3F8E020 		ldr	r2, [r3, #224]
 252 0174 42F00802 		orr	r2, r2, #8
 253 0178 C3F8E020 		str	r2, [r3, #224]
 254 017c D3F8E020 		ldr	r2, [r3, #224]
 255 0180 02F00802 		and	r2, r2, #8
 256 0184 0F92     		str	r2, [sp, #60]
 257 0186 0F9A     		ldr	r2, [sp, #60]
 258              	.LBE17:
 259              	.LBB18:
  63:User/sdram/bsp_sdram.c ****   FMC_D3_GPIO_CLK();
 260              		.loc 1 63 0
 261 0188 D3F8E020 		ldr	r2, [r3, #224]
 262 018c 42F00802 		orr	r2, r2, #8
 263 0190 C3F8E020 		str	r2, [r3, #224]
 264 0194 D3F8E020 		ldr	r2, [r3, #224]
 265 0198 02F00802 		and	r2, r2, #8
 266 019c 1092     		str	r2, [sp, #64]
 267 019e 109A     		ldr	r2, [sp, #64]
 268              	.LBE18:
 269              	.LBB19:
  64:User/sdram/bsp_sdram.c ****   FMC_D4_GPIO_CLK();
 270              		.loc 1 64 0
 271 01a0 D3F8E020 		ldr	r2, [r3, #224]
 272 01a4 42F01002 		orr	r2, r2, #16
 273 01a8 C3F8E020 		str	r2, [r3, #224]
 274 01ac D3F8E020 		ldr	r2, [r3, #224]
 275 01b0 02F01002 		and	r2, r2, #16
 276 01b4 1192     		str	r2, [sp, #68]
 277 01b6 119A     		ldr	r2, [sp, #68]
 278              	.LBE19:
 279              	.LBB20:
  65:User/sdram/bsp_sdram.c ****   FMC_D5_GPIO_CLK();
ARM GAS  /tmp/ccOof51X.s 			page 7


 280              		.loc 1 65 0
 281 01b8 D3F8E020 		ldr	r2, [r3, #224]
 282 01bc 42F01002 		orr	r2, r2, #16
 283 01c0 C3F8E020 		str	r2, [r3, #224]
 284 01c4 D3F8E020 		ldr	r2, [r3, #224]
 285 01c8 02F01002 		and	r2, r2, #16
 286 01cc 1292     		str	r2, [sp, #72]
 287 01ce 129A     		ldr	r2, [sp, #72]
 288              	.LBE20:
 289              	.LBB21:
  66:User/sdram/bsp_sdram.c ****   FMC_D6_GPIO_CLK();
 290              		.loc 1 66 0
 291 01d0 D3F8E020 		ldr	r2, [r3, #224]
 292 01d4 42F01002 		orr	r2, r2, #16
 293 01d8 C3F8E020 		str	r2, [r3, #224]
 294 01dc D3F8E020 		ldr	r2, [r3, #224]
 295 01e0 02F01002 		and	r2, r2, #16
 296 01e4 1392     		str	r2, [sp, #76]
 297 01e6 139A     		ldr	r2, [sp, #76]
 298              	.LBE21:
 299              	.LBB22:
  67:User/sdram/bsp_sdram.c ****   FMC_D7_GPIO_CLK();
 300              		.loc 1 67 0
 301 01e8 D3F8E020 		ldr	r2, [r3, #224]
 302 01ec 42F01002 		orr	r2, r2, #16
 303 01f0 C3F8E020 		str	r2, [r3, #224]
 304 01f4 D3F8E020 		ldr	r2, [r3, #224]
 305 01f8 02F01002 		and	r2, r2, #16
 306 01fc 1492     		str	r2, [sp, #80]
 307 01fe 149A     		ldr	r2, [sp, #80]
 308              	.LBE22:
 309              	.LBB23:
  68:User/sdram/bsp_sdram.c ****   FMC_D8_GPIO_CLK();
 310              		.loc 1 68 0
 311 0200 D3F8E020 		ldr	r2, [r3, #224]
 312 0204 42F01002 		orr	r2, r2, #16
 313 0208 C3F8E020 		str	r2, [r3, #224]
 314 020c D3F8E020 		ldr	r2, [r3, #224]
 315 0210 02F01002 		and	r2, r2, #16
 316 0214 1592     		str	r2, [sp, #84]
 317 0216 159A     		ldr	r2, [sp, #84]
 318              	.LBE23:
 319              	.LBB24:
  69:User/sdram/bsp_sdram.c ****   FMC_D9_GPIO_CLK();
 320              		.loc 1 69 0
 321 0218 D3F8E020 		ldr	r2, [r3, #224]
 322 021c 42F01002 		orr	r2, r2, #16
 323 0220 C3F8E020 		str	r2, [r3, #224]
 324 0224 D3F8E020 		ldr	r2, [r3, #224]
 325 0228 02F01002 		and	r2, r2, #16
 326 022c 1692     		str	r2, [sp, #88]
 327 022e 169A     		ldr	r2, [sp, #88]
 328              	.LBE24:
 329              	.LBB25:
  70:User/sdram/bsp_sdram.c ****   FMC_D10_GPIO_CLK();
 330              		.loc 1 70 0
 331 0230 D3F8E020 		ldr	r2, [r3, #224]
ARM GAS  /tmp/ccOof51X.s 			page 8


 332 0234 42F01002 		orr	r2, r2, #16
 333 0238 C3F8E020 		str	r2, [r3, #224]
 334 023c D3F8E020 		ldr	r2, [r3, #224]
 335 0240 02F01002 		and	r2, r2, #16
 336 0244 1792     		str	r2, [sp, #92]
 337 0246 179A     		ldr	r2, [sp, #92]
 338              	.LBE25:
 339              	.LBB26:
  71:User/sdram/bsp_sdram.c ****   FMC_D11_GPIO_CLK();
 340              		.loc 1 71 0
 341 0248 D3F8E020 		ldr	r2, [r3, #224]
 342 024c 42F01002 		orr	r2, r2, #16
 343 0250 C3F8E020 		str	r2, [r3, #224]
 344 0254 D3F8E020 		ldr	r2, [r3, #224]
 345 0258 02F01002 		and	r2, r2, #16
 346 025c 1892     		str	r2, [sp, #96]
 347 025e 189A     		ldr	r2, [sp, #96]
 348              	.LBE26:
 349              	.LBB27:
  72:User/sdram/bsp_sdram.c ****   FMC_D12_GPIO_CLK();
 350              		.loc 1 72 0
 351 0260 D3F8E020 		ldr	r2, [r3, #224]
 352 0264 42F01002 		orr	r2, r2, #16
 353 0268 C3F8E020 		str	r2, [r3, #224]
 354 026c D3F8E020 		ldr	r2, [r3, #224]
 355 0270 02F01002 		and	r2, r2, #16
 356 0274 1992     		str	r2, [sp, #100]
 357 0276 199A     		ldr	r2, [sp, #100]
 358              	.LBE27:
 359              	.LBB28:
  73:User/sdram/bsp_sdram.c ****   FMC_D13_GPIO_CLK();
 360              		.loc 1 73 0
 361 0278 D3F8E020 		ldr	r2, [r3, #224]
 362 027c 42F00802 		orr	r2, r2, #8
 363 0280 C3F8E020 		str	r2, [r3, #224]
 364 0284 D3F8E020 		ldr	r2, [r3, #224]
 365 0288 02F00802 		and	r2, r2, #8
 366 028c 1A92     		str	r2, [sp, #104]
 367 028e 1A9A     		ldr	r2, [sp, #104]
 368              	.LBE28:
 369              	.LBB29:
  74:User/sdram/bsp_sdram.c ****   FMC_D14_GPIO_CLK();
 370              		.loc 1 74 0
 371 0290 D3F8E020 		ldr	r2, [r3, #224]
 372 0294 42F00802 		orr	r2, r2, #8
 373 0298 C3F8E020 		str	r2, [r3, #224]
 374 029c D3F8E020 		ldr	r2, [r3, #224]
 375 02a0 02F00802 		and	r2, r2, #8
 376 02a4 1B92     		str	r2, [sp, #108]
 377 02a6 1B9A     		ldr	r2, [sp, #108]
 378              	.LBE29:
 379              	.LBB30:
  75:User/sdram/bsp_sdram.c ****   FMC_D15_GPIO_CLK();
 380              		.loc 1 75 0
 381 02a8 D3F8E020 		ldr	r2, [r3, #224]
 382 02ac 42F00802 		orr	r2, r2, #8
 383 02b0 C3F8E020 		str	r2, [r3, #224]
ARM GAS  /tmp/ccOof51X.s 			page 9


 384 02b4 D3F8E020 		ldr	r2, [r3, #224]
 385 02b8 02F00802 		and	r2, r2, #8
 386 02bc 1C92     		str	r2, [sp, #112]
 387 02be 1C9A     		ldr	r2, [sp, #112]
 388              	.LBE30:
 389              	.LBB31:
  76:User/sdram/bsp_sdram.c ****   FMC_D16_GPIO_CLK();
 390              		.loc 1 76 0
 391 02c0 D3F8E020 		ldr	r2, [r3, #224]
 392 02c4 42F08002 		orr	r2, r2, #128
 393 02c8 C3F8E020 		str	r2, [r3, #224]
 394 02cc D3F8E020 		ldr	r2, [r3, #224]
 395 02d0 02F08002 		and	r2, r2, #128
 396 02d4 1D92     		str	r2, [sp, #116]
 397 02d6 1D9A     		ldr	r2, [sp, #116]
 398              	.LBE31:
 399              	.LBB32:
  77:User/sdram/bsp_sdram.c ****   FMC_D17_GPIO_CLK();
 400              		.loc 1 77 0
 401 02d8 D3F8E020 		ldr	r2, [r3, #224]
 402 02dc 42F08002 		orr	r2, r2, #128
 403 02e0 C3F8E020 		str	r2, [r3, #224]
 404 02e4 D3F8E020 		ldr	r2, [r3, #224]
 405 02e8 02F08002 		and	r2, r2, #128
 406 02ec 1E92     		str	r2, [sp, #120]
 407 02ee 1E9A     		ldr	r2, [sp, #120]
 408              	.LBE32:
 409              	.LBB33:
  78:User/sdram/bsp_sdram.c ****   FMC_D18_GPIO_CLK();
 410              		.loc 1 78 0
 411 02f0 D3F8E020 		ldr	r2, [r3, #224]
 412 02f4 42F08002 		orr	r2, r2, #128
 413 02f8 C3F8E020 		str	r2, [r3, #224]
 414 02fc D3F8E020 		ldr	r2, [r3, #224]
 415 0300 02F08002 		and	r2, r2, #128
 416 0304 1F92     		str	r2, [sp, #124]
 417 0306 1F9A     		ldr	r2, [sp, #124]
 418              	.LBE33:
 419              	.LBB34:
  79:User/sdram/bsp_sdram.c ****   FMC_D19_GPIO_CLK();
 420              		.loc 1 79 0
 421 0308 D3F8E020 		ldr	r2, [r3, #224]
 422 030c 42F08002 		orr	r2, r2, #128
 423 0310 C3F8E020 		str	r2, [r3, #224]
 424 0314 D3F8E020 		ldr	r2, [r3, #224]
 425 0318 02F08002 		and	r2, r2, #128
 426 031c 2092     		str	r2, [sp, #128]
 427 031e 209A     		ldr	r2, [sp, #128]
 428              	.LBE34:
 429              	.LBB35:
  80:User/sdram/bsp_sdram.c ****   FMC_D20_GPIO_CLK();
 430              		.loc 1 80 0
 431 0320 D3F8E020 		ldr	r2, [r3, #224]
 432 0324 42F08002 		orr	r2, r2, #128
 433 0328 C3F8E020 		str	r2, [r3, #224]
 434 032c D3F8E020 		ldr	r2, [r3, #224]
 435 0330 02F08002 		and	r2, r2, #128
ARM GAS  /tmp/ccOof51X.s 			page 10


 436 0334 2192     		str	r2, [sp, #132]
 437 0336 219A     		ldr	r2, [sp, #132]
 438              	.LBE35:
 439              	.LBB36:
  81:User/sdram/bsp_sdram.c ****   FMC_D21_GPIO_CLK();
 440              		.loc 1 81 0
 441 0338 D3F8E020 		ldr	r2, [r3, #224]
 442 033c 42F08002 		orr	r2, r2, #128
 443 0340 C3F8E020 		str	r2, [r3, #224]
 444 0344 D3F8E020 		ldr	r2, [r3, #224]
 445 0348 02F08002 		and	r2, r2, #128
 446 034c 2292     		str	r2, [sp, #136]
 447 034e 229A     		ldr	r2, [sp, #136]
 448              	.LBE36:
 449              	.LBB37:
  82:User/sdram/bsp_sdram.c ****   FMC_D22_GPIO_CLK();
 450              		.loc 1 82 0
 451 0350 D3F8E020 		ldr	r2, [r3, #224]
 452 0354 42F08002 		orr	r2, r2, #128
 453 0358 C3F8E020 		str	r2, [r3, #224]
 454 035c D3F8E020 		ldr	r2, [r3, #224]
 455 0360 02F08002 		and	r2, r2, #128
 456 0364 2392     		str	r2, [sp, #140]
 457 0366 239A     		ldr	r2, [sp, #140]
 458              	.LBE37:
 459              	.LBB38:
  83:User/sdram/bsp_sdram.c ****   FMC_D23_GPIO_CLK();
 460              		.loc 1 83 0
 461 0368 D3F8E020 		ldr	r2, [r3, #224]
 462 036c 02E0     		b	.L10
 463              	.L11:
 464 036e 00BF     		.align	2
 465              	.L9:
 466 0370 00440258 		.word	1476543488
 467              	.L10:
 468 0374 42F08002 		orr	r2, r2, #128
 469 0378 C3F8E020 		str	r2, [r3, #224]
 470 037c D3F8E020 		ldr	r2, [r3, #224]
 471 0380 02F08002 		and	r2, r2, #128
 472 0384 2492     		str	r2, [sp, #144]
 473 0386 249A     		ldr	r2, [sp, #144]
 474              	.LBE38:
 475              	.LBB39:
  84:User/sdram/bsp_sdram.c ****   FMC_D24_GPIO_CLK();
 476              		.loc 1 84 0
 477 0388 D3F8E020 		ldr	r2, [r3, #224]
 478 038c 42F48072 		orr	r2, r2, #256
 479 0390 C3F8E020 		str	r2, [r3, #224]
 480 0394 D3F8E020 		ldr	r2, [r3, #224]
 481 0398 02F48072 		and	r2, r2, #256
 482 039c 2592     		str	r2, [sp, #148]
 483 039e 259A     		ldr	r2, [sp, #148]
 484              	.LBE39:
 485              	.LBB40:
  85:User/sdram/bsp_sdram.c ****   FMC_D25_GPIO_CLK();
 486              		.loc 1 85 0
 487 03a0 D3F8E020 		ldr	r2, [r3, #224]
ARM GAS  /tmp/ccOof51X.s 			page 11


 488 03a4 42F48072 		orr	r2, r2, #256
 489 03a8 C3F8E020 		str	r2, [r3, #224]
 490 03ac D3F8E020 		ldr	r2, [r3, #224]
 491 03b0 02F48072 		and	r2, r2, #256
 492 03b4 2692     		str	r2, [sp, #152]
 493 03b6 269A     		ldr	r2, [sp, #152]
 494              	.LBE40:
 495              	.LBB41:
  86:User/sdram/bsp_sdram.c ****   FMC_D26_GPIO_CLK();
 496              		.loc 1 86 0
 497 03b8 D3F8E020 		ldr	r2, [r3, #224]
 498 03bc 42F48072 		orr	r2, r2, #256
 499 03c0 C3F8E020 		str	r2, [r3, #224]
 500 03c4 D3F8E020 		ldr	r2, [r3, #224]
 501 03c8 02F48072 		and	r2, r2, #256
 502 03cc 2792     		str	r2, [sp, #156]
 503 03ce 279A     		ldr	r2, [sp, #156]
 504              	.LBE41:
 505              	.LBB42:
  87:User/sdram/bsp_sdram.c ****   FMC_D27_GPIO_CLK();
 506              		.loc 1 87 0
 507 03d0 D3F8E020 		ldr	r2, [r3, #224]
 508 03d4 42F48072 		orr	r2, r2, #256
 509 03d8 C3F8E020 		str	r2, [r3, #224]
 510 03dc D3F8E020 		ldr	r2, [r3, #224]
 511 03e0 02F48072 		and	r2, r2, #256
 512 03e4 2892     		str	r2, [sp, #160]
 513 03e6 289A     		ldr	r2, [sp, #160]
 514              	.LBE42:
 515              	.LBB43:
  88:User/sdram/bsp_sdram.c ****   FMC_D28_GPIO_CLK();
 516              		.loc 1 88 0
 517 03e8 D3F8E020 		ldr	r2, [r3, #224]
 518 03ec 42F48072 		orr	r2, r2, #256
 519 03f0 C3F8E020 		str	r2, [r3, #224]
 520 03f4 D3F8E020 		ldr	r2, [r3, #224]
 521 03f8 02F48072 		and	r2, r2, #256
 522 03fc 2992     		str	r2, [sp, #164]
 523 03fe 299A     		ldr	r2, [sp, #164]
 524              	.LBE43:
 525              	.LBB44:
  89:User/sdram/bsp_sdram.c ****   FMC_D29_GPIO_CLK();
 526              		.loc 1 89 0
 527 0400 D3F8E020 		ldr	r2, [r3, #224]
 528 0404 42F48072 		orr	r2, r2, #256
 529 0408 C3F8E020 		str	r2, [r3, #224]
 530 040c D3F8E020 		ldr	r2, [r3, #224]
 531 0410 02F48072 		and	r2, r2, #256
 532 0414 2A92     		str	r2, [sp, #168]
 533 0416 2A9A     		ldr	r2, [sp, #168]
 534              	.LBE44:
 535              	.LBB45:
  90:User/sdram/bsp_sdram.c ****   FMC_D30_GPIO_CLK();
 536              		.loc 1 90 0
 537 0418 D3F8E020 		ldr	r2, [r3, #224]
 538 041c 42F48072 		orr	r2, r2, #256
 539 0420 C3F8E020 		str	r2, [r3, #224]
ARM GAS  /tmp/ccOof51X.s 			page 12


 540 0424 D3F8E020 		ldr	r2, [r3, #224]
 541 0428 02F48072 		and	r2, r2, #256
 542 042c 2B92     		str	r2, [sp, #172]
 543 042e 2B9A     		ldr	r2, [sp, #172]
 544              	.LBE45:
 545              	.LBB46:
  91:User/sdram/bsp_sdram.c ****   FMC_D31_GPIO_CLK();
 546              		.loc 1 91 0
 547 0430 D3F8E020 		ldr	r2, [r3, #224]
 548 0434 42F48072 		orr	r2, r2, #256
 549 0438 C3F8E020 		str	r2, [r3, #224]
 550 043c D3F8E020 		ldr	r2, [r3, #224]
 551 0440 02F48072 		and	r2, r2, #256
 552 0444 2C92     		str	r2, [sp, #176]
 553 0446 2C9A     		ldr	r2, [sp, #176]
 554              	.LBE46:
 555              	.LBB47:
  92:User/sdram/bsp_sdram.c ****   /*控制信号线*/
  93:User/sdram/bsp_sdram.c ****   FMC_CS_GPIO_CLK();
 556              		.loc 1 93 0
 557 0448 D3F8E020 		ldr	r2, [r3, #224]
 558 044c 42F08002 		orr	r2, r2, #128
 559 0450 C3F8E020 		str	r2, [r3, #224]
 560 0454 D3F8E020 		ldr	r2, [r3, #224]
 561 0458 02F08002 		and	r2, r2, #128
 562 045c 2D92     		str	r2, [sp, #180]
 563 045e 2D9A     		ldr	r2, [sp, #180]
 564              	.LBE47:
 565              	.LBB48:
  94:User/sdram/bsp_sdram.c ****   FMC_BA0_GPIO_CLK();
 566              		.loc 1 94 0
 567 0460 D3F8E020 		ldr	r2, [r3, #224]
 568 0464 42F04002 		orr	r2, r2, #64
 569 0468 C3F8E020 		str	r2, [r3, #224]
 570 046c D3F8E020 		ldr	r2, [r3, #224]
 571 0470 02F04002 		and	r2, r2, #64
 572 0474 2E92     		str	r2, [sp, #184]
 573 0476 2E9A     		ldr	r2, [sp, #184]
 574              	.LBE48:
 575              	.LBB49:
  95:User/sdram/bsp_sdram.c ****   FMC_BA1_GPIO_CLK();
 576              		.loc 1 95 0
 577 0478 D3F8E020 		ldr	r2, [r3, #224]
 578 047c 42F04002 		orr	r2, r2, #64
 579 0480 C3F8E020 		str	r2, [r3, #224]
 580 0484 D3F8E020 		ldr	r2, [r3, #224]
 581 0488 02F04002 		and	r2, r2, #64
 582 048c 2F92     		str	r2, [sp, #188]
 583 048e 2F9A     		ldr	r2, [sp, #188]
 584              	.LBE49:
 585              	.LBB50:
  96:User/sdram/bsp_sdram.c ****   FMC_WE_GPIO_CLK();
 586              		.loc 1 96 0
 587 0490 D3F8E020 		ldr	r2, [r3, #224]
 588 0494 42F00402 		orr	r2, r2, #4
 589 0498 C3F8E020 		str	r2, [r3, #224]
 590 049c D3F8E020 		ldr	r2, [r3, #224]
ARM GAS  /tmp/ccOof51X.s 			page 13


 591 04a0 02F00402 		and	r2, r2, #4
 592 04a4 3092     		str	r2, [sp, #192]
 593 04a6 309A     		ldr	r2, [sp, #192]
 594              	.LBE50:
 595              	.LBB51:
  97:User/sdram/bsp_sdram.c ****   FMC_RAS_GPIO_CLK();
 596              		.loc 1 97 0
 597 04a8 D3F8E020 		ldr	r2, [r3, #224]
 598 04ac 42F02002 		orr	r2, r2, #32
 599 04b0 C3F8E020 		str	r2, [r3, #224]
 600 04b4 D3F8E020 		ldr	r2, [r3, #224]
 601 04b8 02F02002 		and	r2, r2, #32
 602 04bc 3192     		str	r2, [sp, #196]
 603 04be 319A     		ldr	r2, [sp, #196]
 604              	.LBE51:
 605              	.LBB52:
  98:User/sdram/bsp_sdram.c ****   FMC_CAS_GPIO_CLK();
 606              		.loc 1 98 0
 607 04c0 D3F8E020 		ldr	r2, [r3, #224]
 608 04c4 42F04002 		orr	r2, r2, #64
 609 04c8 C3F8E020 		str	r2, [r3, #224]
 610 04cc D3F8E020 		ldr	r2, [r3, #224]
 611 04d0 02F04002 		and	r2, r2, #64
 612 04d4 3292     		str	r2, [sp, #200]
 613 04d6 329A     		ldr	r2, [sp, #200]
 614              	.LBE52:
 615              	.LBB53:
  99:User/sdram/bsp_sdram.c ****   FMC_CLK_GPIO_CLK();
 616              		.loc 1 99 0
 617 04d8 D3F8E020 		ldr	r2, [r3, #224]
 618 04dc 42F04002 		orr	r2, r2, #64
 619 04e0 C3F8E020 		str	r2, [r3, #224]
 620 04e4 D3F8E020 		ldr	r2, [r3, #224]
 621 04e8 02F04002 		and	r2, r2, #64
 622 04ec 3392     		str	r2, [sp, #204]
 623 04ee 339A     		ldr	r2, [sp, #204]
 624              	.LBE53:
 625              	.LBB54:
 100:User/sdram/bsp_sdram.c ****   FMC_CKE_GPIO_CLK();
 626              		.loc 1 100 0
 627 04f0 D3F8E020 		ldr	r2, [r3, #224]
 628 04f4 42F08002 		orr	r2, r2, #128
 629 04f8 C3F8E020 		str	r2, [r3, #224]
 630 04fc D3F8E020 		ldr	r2, [r3, #224]
 631 0500 02F08002 		and	r2, r2, #128
 632 0504 3492     		str	r2, [sp, #208]
 633 0506 349A     		ldr	r2, [sp, #208]
 634              	.LBE54:
 635              	.LBB55:
 101:User/sdram/bsp_sdram.c ****   FMC_UDQM_GPIO_CLK();
 636              		.loc 1 101 0
 637 0508 D3F8E020 		ldr	r2, [r3, #224]
 638 050c 42F01002 		orr	r2, r2, #16
 639 0510 C3F8E020 		str	r2, [r3, #224]
 640 0514 D3F8E020 		ldr	r2, [r3, #224]
 641 0518 02F01002 		and	r2, r2, #16
 642 051c 3592     		str	r2, [sp, #212]
ARM GAS  /tmp/ccOof51X.s 			page 14


 643 051e 359A     		ldr	r2, [sp, #212]
 644              	.LBE55:
 645              	.LBB56:
 102:User/sdram/bsp_sdram.c ****   FMC_LDQM_GPIO_CLK();
 646              		.loc 1 102 0
 647 0520 D3F8E020 		ldr	r2, [r3, #224]
 648 0524 42F01002 		orr	r2, r2, #16
 649 0528 C3F8E020 		str	r2, [r3, #224]
 650 052c D3F8E020 		ldr	r2, [r3, #224]
 651 0530 02F01002 		and	r2, r2, #16
 652 0534 3692     		str	r2, [sp, #216]
 653 0536 369A     		ldr	r2, [sp, #216]
 654              	.LBE56:
 655              	.LBB57:
 103:User/sdram/bsp_sdram.c ****   FMC_UDQM2_GPIO_CLK();
 656              		.loc 1 103 0
 657 0538 D3F8E020 		ldr	r2, [r3, #224]
 658 053c 42F48072 		orr	r2, r2, #256
 659 0540 C3F8E020 		str	r2, [r3, #224]
 660 0544 D3F8E020 		ldr	r2, [r3, #224]
 661 0548 02F48072 		and	r2, r2, #256
 662 054c 3792     		str	r2, [sp, #220]
 663 054e 379A     		ldr	r2, [sp, #220]
 664              	.LBE57:
 665              	.LBB58:
 104:User/sdram/bsp_sdram.c ****   FMC_LDQM2_GPIO_CLK();
 666              		.loc 1 104 0
 667 0550 D3F8E020 		ldr	r2, [r3, #224]
 668 0554 42F48072 		orr	r2, r2, #256
 669 0558 C3F8E020 		str	r2, [r3, #224]
 670 055c D3F8E030 		ldr	r3, [r3, #224]
 671 0560 03F48073 		and	r3, r3, #256
 672 0564 3893     		str	r3, [sp, #224]
 673 0566 389B     		ldr	r3, [sp, #224]
 674              	.LBE58:
 105:User/sdram/bsp_sdram.c **** 
 106:User/sdram/bsp_sdram.c ****   /*-- SDRAM IO 配置 -----------------------------------------------------*/
 107:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Mode = GPIO_MODE_AF_PP; //配置为复用功能
 675              		.loc 1 107 0
 676 0568 0227     		movs	r7, #2
 677 056a 3A97     		str	r7, [sp, #232]
 108:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pull = GPIO_PULLUP;
 678              		.loc 1 108 0
 679 056c 0126     		movs	r6, #1
 680 056e 3B96     		str	r6, [sp, #236]
 109:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 681              		.loc 1 109 0
 682 0570 0323     		movs	r3, #3
 683 0572 3C93     		str	r3, [sp, #240]
 110:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 684              		.loc 1 110 0
 685 0574 0C23     		movs	r3, #12
 686 0576 3D93     		str	r3, [sp, #244]
 111:User/sdram/bsp_sdram.c **** 
 112:User/sdram/bsp_sdram.c ****   /*地址信号线 针对引脚配置*/
 113:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_A0_GPIO_PIN;
 687              		.loc 1 113 0
ARM GAS  /tmp/ccOof51X.s 			page 15


 688 0578 3EAC     		add	r4, sp, #248
 689 057a 44F8146D 		str	r6, [r4, #-20]!
 114:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_A0_GPIO_PORT, &GPIO_InitStructure);
 690              		.loc 1 114 0
 691 057e 2146     		mov	r1, r4
 692 0580 AF48     		ldr	r0, .L12
 693 0582 FFF7FEFF 		bl	HAL_GPIO_Init
 694              	.LVL1:
 115:User/sdram/bsp_sdram.c **** 
 116:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_A1_GPIO_PIN;
 695              		.loc 1 116 0
 696 0586 3997     		str	r7, [sp, #228]
 117:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_A1_GPIO_PORT, &GPIO_InitStructure);
 697              		.loc 1 117 0
 698 0588 2146     		mov	r1, r4
 699 058a AD48     		ldr	r0, .L12
 700 058c FFF7FEFF 		bl	HAL_GPIO_Init
 701              	.LVL2:
 118:User/sdram/bsp_sdram.c **** 
 119:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_A2_GPIO_PIN;
 702              		.loc 1 119 0
 703 0590 0423     		movs	r3, #4
 704 0592 3993     		str	r3, [sp, #228]
 120:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_A2_GPIO_PORT, &GPIO_InitStructure);
 705              		.loc 1 120 0
 706 0594 2146     		mov	r1, r4
 707 0596 AA48     		ldr	r0, .L12
 708 0598 FFF7FEFF 		bl	HAL_GPIO_Init
 709              	.LVL3:
 121:User/sdram/bsp_sdram.c **** 
 122:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_A3_GPIO_PIN;
 710              		.loc 1 122 0
 711 059c 0823     		movs	r3, #8
 712 059e 3993     		str	r3, [sp, #228]
 123:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_A3_GPIO_PORT, &GPIO_InitStructure);
 713              		.loc 1 123 0
 714 05a0 2146     		mov	r1, r4
 715 05a2 A748     		ldr	r0, .L12
 716 05a4 FFF7FEFF 		bl	HAL_GPIO_Init
 717              	.LVL4:
 124:User/sdram/bsp_sdram.c **** 
 125:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_A4_GPIO_PIN;
 718              		.loc 1 125 0
 719 05a8 1023     		movs	r3, #16
 720 05aa 3993     		str	r3, [sp, #228]
 126:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_A4_GPIO_PORT, &GPIO_InitStructure);
 721              		.loc 1 126 0
 722 05ac 2146     		mov	r1, r4
 723 05ae A448     		ldr	r0, .L12
 724 05b0 FFF7FEFF 		bl	HAL_GPIO_Init
 725              	.LVL5:
 127:User/sdram/bsp_sdram.c **** 
 128:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_A5_GPIO_PIN;
 726              		.loc 1 128 0
 727 05b4 2023     		movs	r3, #32
 728 05b6 3993     		str	r3, [sp, #228]
 129:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_A5_GPIO_PORT, &GPIO_InitStructure);
ARM GAS  /tmp/ccOof51X.s 			page 16


 729              		.loc 1 129 0
 730 05b8 2146     		mov	r1, r4
 731 05ba A148     		ldr	r0, .L12
 732 05bc FFF7FEFF 		bl	HAL_GPIO_Init
 733              	.LVL6:
 130:User/sdram/bsp_sdram.c **** 
 131:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_A6_GPIO_PIN;
 734              		.loc 1 131 0
 735 05c0 4FF4805B 		mov	fp, #4096
 736 05c4 CDF8E4B0 		str	fp, [sp, #228]
 132:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_A6_GPIO_PORT, &GPIO_InitStructure);
 737              		.loc 1 132 0
 738 05c8 2146     		mov	r1, r4
 739 05ca 9D48     		ldr	r0, .L12
 740 05cc FFF7FEFF 		bl	HAL_GPIO_Init
 741              	.LVL7:
 133:User/sdram/bsp_sdram.c **** 
 134:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_A7_GPIO_PIN;
 742              		.loc 1 134 0
 743 05d0 4FF40053 		mov	r3, #8192
 744 05d4 3993     		str	r3, [sp, #228]
 135:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_A7_GPIO_PORT, &GPIO_InitStructure);
 745              		.loc 1 135 0
 746 05d6 2146     		mov	r1, r4
 747 05d8 9948     		ldr	r0, .L12
 748 05da FFF7FEFF 		bl	HAL_GPIO_Init
 749              	.LVL8:
 136:User/sdram/bsp_sdram.c **** 
 137:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_A8_GPIO_PIN;
 750              		.loc 1 137 0
 751 05de 4FF4804A 		mov	r10, #16384
 752 05e2 CDF8E4A0 		str	r10, [sp, #228]
 138:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_A8_GPIO_PORT, &GPIO_InitStructure);
 753              		.loc 1 138 0
 754 05e6 2146     		mov	r1, r4
 755 05e8 9548     		ldr	r0, .L12
 756 05ea FFF7FEFF 		bl	HAL_GPIO_Init
 757              	.LVL9:
 139:User/sdram/bsp_sdram.c **** 
 140:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_A9_GPIO_PIN;
 758              		.loc 1 140 0
 759 05ee 4FF40045 		mov	r5, #32768
 760 05f2 3995     		str	r5, [sp, #228]
 141:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_A9_GPIO_PORT, &GPIO_InitStructure);
 761              		.loc 1 141 0
 762 05f4 2146     		mov	r1, r4
 763 05f6 9248     		ldr	r0, .L12
 764 05f8 FFF7FEFF 		bl	HAL_GPIO_Init
 765              	.LVL10:
 142:User/sdram/bsp_sdram.c **** 
 143:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_A10_GPIO_PIN;
 766              		.loc 1 143 0
 767 05fc 3996     		str	r6, [sp, #228]
 144:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_A10_GPIO_PORT, &GPIO_InitStructure);
 768              		.loc 1 144 0
 769 05fe 2146     		mov	r1, r4
 770 0600 9048     		ldr	r0, .L12+4
ARM GAS  /tmp/ccOof51X.s 			page 17


 771 0602 FFF7FEFF 		bl	HAL_GPIO_Init
 772              	.LVL11:
 145:User/sdram/bsp_sdram.c **** 
 146:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_A11_GPIO_PIN;
 773              		.loc 1 146 0
 774 0606 3997     		str	r7, [sp, #228]
 147:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_A11_GPIO_PORT, &GPIO_InitStructure);
 775              		.loc 1 147 0
 776 0608 2146     		mov	r1, r4
 777 060a 8E48     		ldr	r0, .L12+4
 778 060c FFF7FEFF 		bl	HAL_GPIO_Init
 779              	.LVL12:
 148:User/sdram/bsp_sdram.c **** 
 149:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_A12_GPIO_PIN;
 780              		.loc 1 149 0
 781 0610 0423     		movs	r3, #4
 782 0612 3993     		str	r3, [sp, #228]
 150:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_A12_GPIO_PORT, &GPIO_InitStructure);
 783              		.loc 1 150 0
 784 0614 2146     		mov	r1, r4
 785 0616 8B48     		ldr	r0, .L12+4
 786 0618 FFF7FEFF 		bl	HAL_GPIO_Init
 787              	.LVL13:
 151:User/sdram/bsp_sdram.c **** 
 152:User/sdram/bsp_sdram.c ****   /*数据信号线 针对引脚配置*/
 153:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D0_GPIO_PIN;
 788              		.loc 1 153 0
 789 061c CDF8E4A0 		str	r10, [sp, #228]
 154:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D0_GPIO_PORT, &GPIO_InitStructure);
 790              		.loc 1 154 0
 791 0620 2146     		mov	r1, r4
 792 0622 8948     		ldr	r0, .L12+8
 793 0624 FFF7FEFF 		bl	HAL_GPIO_Init
 794              	.LVL14:
 155:User/sdram/bsp_sdram.c **** 
 156:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D1_GPIO_PIN;
 795              		.loc 1 156 0
 796 0628 3995     		str	r5, [sp, #228]
 157:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D1_GPIO_PORT, &GPIO_InitStructure);
 797              		.loc 1 157 0
 798 062a 2146     		mov	r1, r4
 799 062c 8648     		ldr	r0, .L12+8
 800 062e FFF7FEFF 		bl	HAL_GPIO_Init
 801              	.LVL15:
 158:User/sdram/bsp_sdram.c **** 
 159:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D2_GPIO_PIN;
 802              		.loc 1 159 0
 803 0632 3996     		str	r6, [sp, #228]
 160:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D2_GPIO_PORT, &GPIO_InitStructure);
 804              		.loc 1 160 0
 805 0634 2146     		mov	r1, r4
 806 0636 8448     		ldr	r0, .L12+8
 807 0638 FFF7FEFF 		bl	HAL_GPIO_Init
 808              	.LVL16:
 161:User/sdram/bsp_sdram.c **** 
 162:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D3_GPIO_PIN;
 809              		.loc 1 162 0
ARM GAS  /tmp/ccOof51X.s 			page 18


 810 063c 3997     		str	r7, [sp, #228]
 163:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D3_GPIO_PORT, &GPIO_InitStructure);
 811              		.loc 1 163 0
 812 063e 2146     		mov	r1, r4
 813 0640 8148     		ldr	r0, .L12+8
 814 0642 FFF7FEFF 		bl	HAL_GPIO_Init
 815              	.LVL17:
 164:User/sdram/bsp_sdram.c **** 
 165:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D4_GPIO_PIN;
 816              		.loc 1 165 0
 817 0646 8023     		movs	r3, #128
 818 0648 3993     		str	r3, [sp, #228]
 166:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D4_GPIO_PORT, &GPIO_InitStructure);
 819              		.loc 1 166 0
 820 064a 2146     		mov	r1, r4
 821 064c 7F48     		ldr	r0, .L12+12
 822 064e FFF7FEFF 		bl	HAL_GPIO_Init
 823              	.LVL18:
 167:User/sdram/bsp_sdram.c **** 
 168:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D5_GPIO_PIN;
 824              		.loc 1 168 0
 825 0652 4FF48073 		mov	r3, #256
 826 0656 3993     		str	r3, [sp, #228]
 169:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D5_GPIO_PORT, &GPIO_InitStructure);
 827              		.loc 1 169 0
 828 0658 2146     		mov	r1, r4
 829 065a 7C48     		ldr	r0, .L12+12
 830 065c FFF7FEFF 		bl	HAL_GPIO_Init
 831              	.LVL19:
 170:User/sdram/bsp_sdram.c **** 
 171:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D6_GPIO_PIN;
 832              		.loc 1 171 0
 833 0660 4FF40079 		mov	r9, #512
 834 0664 CDF8E490 		str	r9, [sp, #228]
 172:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D6_GPIO_PORT, &GPIO_InitStructure);
 835              		.loc 1 172 0
 836 0668 2146     		mov	r1, r4
 837 066a 7848     		ldr	r0, .L12+12
 838 066c FFF7FEFF 		bl	HAL_GPIO_Init
 839              	.LVL20:
 173:User/sdram/bsp_sdram.c **** 
 174:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D7_GPIO_PIN;
 840              		.loc 1 174 0
 841 0670 4FF48068 		mov	r8, #1024
 842 0674 CDF8E480 		str	r8, [sp, #228]
 175:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D7_GPIO_PORT, &GPIO_InitStructure);
 843              		.loc 1 175 0
 844 0678 2146     		mov	r1, r4
 845 067a 7448     		ldr	r0, .L12+12
 846 067c FFF7FEFF 		bl	HAL_GPIO_Init
 847              	.LVL21:
 176:User/sdram/bsp_sdram.c **** 
 177:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D8_GPIO_PIN;
 848              		.loc 1 177 0
 849 0680 4FF40063 		mov	r3, #2048
 850 0684 3993     		str	r3, [sp, #228]
 178:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D8_GPIO_PORT, &GPIO_InitStructure);
ARM GAS  /tmp/ccOof51X.s 			page 19


 851              		.loc 1 178 0
 852 0686 2146     		mov	r1, r4
 853 0688 7048     		ldr	r0, .L12+12
 854 068a FFF7FEFF 		bl	HAL_GPIO_Init
 855              	.LVL22:
 179:User/sdram/bsp_sdram.c **** 
 180:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D9_GPIO_PIN;
 856              		.loc 1 180 0
 857 068e CDF8E4B0 		str	fp, [sp, #228]
 181:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D9_GPIO_PORT, &GPIO_InitStructure);
 858              		.loc 1 181 0
 859 0692 2146     		mov	r1, r4
 860 0694 6D48     		ldr	r0, .L12+12
 861 0696 FFF7FEFF 		bl	HAL_GPIO_Init
 862              	.LVL23:
 182:User/sdram/bsp_sdram.c **** 
 183:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D10_GPIO_PIN;
 863              		.loc 1 183 0
 864 069a 4FF40053 		mov	r3, #8192
 865 069e 3993     		str	r3, [sp, #228]
 184:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D10_GPIO_PORT, &GPIO_InitStructure);
 866              		.loc 1 184 0
 867 06a0 2146     		mov	r1, r4
 868 06a2 6A48     		ldr	r0, .L12+12
 869 06a4 FFF7FEFF 		bl	HAL_GPIO_Init
 870              	.LVL24:
 185:User/sdram/bsp_sdram.c **** 
 186:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D11_GPIO_PIN;
 871              		.loc 1 186 0
 872 06a8 CDF8E4A0 		str	r10, [sp, #228]
 187:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D11_GPIO_PORT, &GPIO_InitStructure);
 873              		.loc 1 187 0
 874 06ac 2146     		mov	r1, r4
 875 06ae 6748     		ldr	r0, .L12+12
 876 06b0 FFF7FEFF 		bl	HAL_GPIO_Init
 877              	.LVL25:
 188:User/sdram/bsp_sdram.c **** 
 189:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D12_GPIO_PIN;
 878              		.loc 1 189 0
 879 06b4 3995     		str	r5, [sp, #228]
 190:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D12_GPIO_PORT, &GPIO_InitStructure);
 880              		.loc 1 190 0
 881 06b6 2146     		mov	r1, r4
 882 06b8 6448     		ldr	r0, .L12+12
 883 06ba FFF7FEFF 		bl	HAL_GPIO_Init
 884              	.LVL26:
 191:User/sdram/bsp_sdram.c **** 
 192:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D13_GPIO_PIN;
 885              		.loc 1 192 0
 886 06be 4FF48073 		mov	r3, #256
 887 06c2 3993     		str	r3, [sp, #228]
 193:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D13_GPIO_PORT, &GPIO_InitStructure);
 888              		.loc 1 193 0
 889 06c4 2146     		mov	r1, r4
 890 06c6 6048     		ldr	r0, .L12+8
 891 06c8 FFF7FEFF 		bl	HAL_GPIO_Init
 892              	.LVL27:
ARM GAS  /tmp/ccOof51X.s 			page 20


 194:User/sdram/bsp_sdram.c **** 
 195:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D14_GPIO_PIN;
 893              		.loc 1 195 0
 894 06cc CDF8E490 		str	r9, [sp, #228]
 196:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D14_GPIO_PORT, &GPIO_InitStructure);
 895              		.loc 1 196 0
 896 06d0 2146     		mov	r1, r4
 897 06d2 5D48     		ldr	r0, .L12+8
 898 06d4 FFF7FEFF 		bl	HAL_GPIO_Init
 899              	.LVL28:
 197:User/sdram/bsp_sdram.c **** 
 198:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D15_GPIO_PIN;
 900              		.loc 1 198 0
 901 06d8 CDF8E480 		str	r8, [sp, #228]
 199:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D15_GPIO_PORT, &GPIO_InitStructure);
 902              		.loc 1 199 0
 903 06dc 2146     		mov	r1, r4
 904 06de 5A48     		ldr	r0, .L12+8
 905 06e0 FFF7FEFF 		bl	HAL_GPIO_Init
 906              	.LVL29:
 200:User/sdram/bsp_sdram.c **** 
 201:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D16_GPIO_PIN;
 907              		.loc 1 201 0
 908 06e4 4FF48073 		mov	r3, #256
 909 06e8 3993     		str	r3, [sp, #228]
 202:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D16_GPIO_PORT, &GPIO_InitStructure);
 910              		.loc 1 202 0
 911 06ea 2146     		mov	r1, r4
 912 06ec 5848     		ldr	r0, .L12+16
 913 06ee FFF7FEFF 		bl	HAL_GPIO_Init
 914              	.LVL30:
 203:User/sdram/bsp_sdram.c **** 
 204:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D17_GPIO_PIN;
 915              		.loc 1 204 0
 916 06f2 CDF8E490 		str	r9, [sp, #228]
 205:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D17_GPIO_PORT, &GPIO_InitStructure);
 917              		.loc 1 205 0
 918 06f6 2146     		mov	r1, r4
 919 06f8 5548     		ldr	r0, .L12+16
 920 06fa FFF7FEFF 		bl	HAL_GPIO_Init
 921              	.LVL31:
 206:User/sdram/bsp_sdram.c **** 
 207:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D18_GPIO_PIN;
 922              		.loc 1 207 0
 923 06fe CDF8E480 		str	r8, [sp, #228]
 208:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D18_GPIO_PORT, &GPIO_InitStructure);
 924              		.loc 1 208 0
 925 0702 2146     		mov	r1, r4
 926 0704 5248     		ldr	r0, .L12+16
 927 0706 FFF7FEFF 		bl	HAL_GPIO_Init
 928              	.LVL32:
 209:User/sdram/bsp_sdram.c **** 
 210:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D19_GPIO_PIN;
 929              		.loc 1 210 0
 930 070a 4FF40063 		mov	r3, #2048
 931 070e 3993     		str	r3, [sp, #228]
 211:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D19_GPIO_PORT, &GPIO_InitStructure);
ARM GAS  /tmp/ccOof51X.s 			page 21


 932              		.loc 1 211 0
 933 0710 2146     		mov	r1, r4
 934 0712 4F48     		ldr	r0, .L12+16
 935 0714 FFF7FEFF 		bl	HAL_GPIO_Init
 936              	.LVL33:
 212:User/sdram/bsp_sdram.c **** 
 213:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D20_GPIO_PIN;
 937              		.loc 1 213 0
 938 0718 CDF8E4B0 		str	fp, [sp, #228]
 214:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D20_GPIO_PORT, &GPIO_InitStructure);
 939              		.loc 1 214 0
 940 071c 2146     		mov	r1, r4
 941 071e 4C48     		ldr	r0, .L12+16
 942 0720 FFF7FEFF 		bl	HAL_GPIO_Init
 943              	.LVL34:
 215:User/sdram/bsp_sdram.c **** 
 216:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D21_GPIO_PIN;
 944              		.loc 1 216 0
 945 0724 4FF40053 		mov	r3, #8192
 946 0728 3993     		str	r3, [sp, #228]
 217:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D21_GPIO_PORT, &GPIO_InitStructure);
 947              		.loc 1 217 0
 948 072a 2146     		mov	r1, r4
 949 072c 4848     		ldr	r0, .L12+16
 950 072e FFF7FEFF 		bl	HAL_GPIO_Init
 951              	.LVL35:
 218:User/sdram/bsp_sdram.c **** 
 219:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D22_GPIO_PIN;
 952              		.loc 1 219 0
 953 0732 CDF8E4A0 		str	r10, [sp, #228]
 220:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D22_GPIO_PORT, &GPIO_InitStructure);
 954              		.loc 1 220 0
 955 0736 2146     		mov	r1, r4
 956 0738 4548     		ldr	r0, .L12+16
 957 073a FFF7FEFF 		bl	HAL_GPIO_Init
 958              	.LVL36:
 221:User/sdram/bsp_sdram.c **** 
 222:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D23_GPIO_PIN;
 959              		.loc 1 222 0
 960 073e 3995     		str	r5, [sp, #228]
 223:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D23_GPIO_PORT, &GPIO_InitStructure);
 961              		.loc 1 223 0
 962 0740 2146     		mov	r1, r4
 963 0742 4348     		ldr	r0, .L12+16
 964 0744 FFF7FEFF 		bl	HAL_GPIO_Init
 965              	.LVL37:
 224:User/sdram/bsp_sdram.c **** 
 225:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D24_GPIO_PIN;
 966              		.loc 1 225 0
 967 0748 3996     		str	r6, [sp, #228]
 226:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D24_GPIO_PORT, &GPIO_InitStructure);
 968              		.loc 1 226 0
 969 074a DFF80CA1 		ldr	r10, .L12+24
 970 074e 2146     		mov	r1, r4
 971 0750 5046     		mov	r0, r10
 972 0752 FFF7FEFF 		bl	HAL_GPIO_Init
 973              	.LVL38:
ARM GAS  /tmp/ccOof51X.s 			page 22


 227:User/sdram/bsp_sdram.c **** 
 228:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D25_GPIO_PIN;
 974              		.loc 1 228 0
 975 0756 3997     		str	r7, [sp, #228]
 229:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D25_GPIO_PORT, &GPIO_InitStructure);
 976              		.loc 1 229 0
 977 0758 2146     		mov	r1, r4
 978 075a 5046     		mov	r0, r10
 979 075c FFF7FEFF 		bl	HAL_GPIO_Init
 980              	.LVL39:
 230:User/sdram/bsp_sdram.c **** 
 231:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D26_GPIO_PIN;
 981              		.loc 1 231 0
 982 0760 0423     		movs	r3, #4
 983 0762 3993     		str	r3, [sp, #228]
 232:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D26_GPIO_PORT, &GPIO_InitStructure);
 984              		.loc 1 232 0
 985 0764 2146     		mov	r1, r4
 986 0766 5046     		mov	r0, r10
 987 0768 FFF7FEFF 		bl	HAL_GPIO_Init
 988              	.LVL40:
 233:User/sdram/bsp_sdram.c **** 
 234:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D27_GPIO_PIN;
 989              		.loc 1 234 0
 990 076c 0823     		movs	r3, #8
 991 076e 3993     		str	r3, [sp, #228]
 235:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D27_GPIO_PORT, &GPIO_InitStructure);
 992              		.loc 1 235 0
 993 0770 2146     		mov	r1, r4
 994 0772 5046     		mov	r0, r10
 995 0774 FFF7FEFF 		bl	HAL_GPIO_Init
 996              	.LVL41:
 236:User/sdram/bsp_sdram.c **** 
 237:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D28_GPIO_PIN;
 997              		.loc 1 237 0
 998 0778 4FF0400B 		mov	fp, #64
 999 077c CDF8E4B0 		str	fp, [sp, #228]
 238:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D28_GPIO_PORT, &GPIO_InitStructure);
 1000              		.loc 1 238 0
 1001 0780 2146     		mov	r1, r4
 1002 0782 5046     		mov	r0, r10
 1003 0784 FFF7FEFF 		bl	HAL_GPIO_Init
 1004              	.LVL42:
 239:User/sdram/bsp_sdram.c **** 
 240:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D29_GPIO_PIN;
 1005              		.loc 1 240 0
 1006 0788 8023     		movs	r3, #128
 1007 078a 3993     		str	r3, [sp, #228]
 241:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D29_GPIO_PORT, &GPIO_InitStructure);
 1008              		.loc 1 241 0
 1009 078c 2146     		mov	r1, r4
 1010 078e 5046     		mov	r0, r10
 1011 0790 FFF7FEFF 		bl	HAL_GPIO_Init
 1012              	.LVL43:
 242:User/sdram/bsp_sdram.c **** 
 243:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D30_GPIO_PIN;
 1013              		.loc 1 243 0
ARM GAS  /tmp/ccOof51X.s 			page 23


 1014 0794 CDF8E490 		str	r9, [sp, #228]
 244:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D30_GPIO_PORT, &GPIO_InitStructure);
 1015              		.loc 1 244 0
 1016 0798 2146     		mov	r1, r4
 1017 079a 5046     		mov	r0, r10
 1018 079c FFF7FEFF 		bl	HAL_GPIO_Init
 1019              	.LVL44:
 245:User/sdram/bsp_sdram.c **** 
 246:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_D31_GPIO_PIN;
 1020              		.loc 1 246 0
 1021 07a0 CDF8E480 		str	r8, [sp, #228]
 247:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_D31_GPIO_PORT, &GPIO_InitStructure);
 1022              		.loc 1 247 0
 1023 07a4 2146     		mov	r1, r4
 1024 07a6 5046     		mov	r0, r10
 1025 07a8 FFF7FEFF 		bl	HAL_GPIO_Init
 1026              	.LVL45:
 248:User/sdram/bsp_sdram.c ****   /*控制信号线*/
 249:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_CS_GPIO_PIN;
 1027              		.loc 1 249 0
 1028 07ac CDF8E4B0 		str	fp, [sp, #228]
 250:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_CS_GPIO_PORT, &GPIO_InitStructure);
 1029              		.loc 1 250 0
 1030 07b0 2146     		mov	r1, r4
 1031 07b2 2748     		ldr	r0, .L12+16
 1032 07b4 FFF7FEFF 		bl	HAL_GPIO_Init
 1033              	.LVL46:
 251:User/sdram/bsp_sdram.c **** 
 252:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_BA0_GPIO_PIN;
 1034              		.loc 1 252 0
 1035 07b8 1023     		movs	r3, #16
 1036 07ba 3993     		str	r3, [sp, #228]
 253:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_BA0_GPIO_PORT, &GPIO_InitStructure);
 1037              		.loc 1 253 0
 1038 07bc 2146     		mov	r1, r4
 1039 07be 2148     		ldr	r0, .L12+4
 1040 07c0 FFF7FEFF 		bl	HAL_GPIO_Init
 1041              	.LVL47:
 254:User/sdram/bsp_sdram.c **** 
 255:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_BA1_GPIO_PIN;
 1042              		.loc 1 255 0
 1043 07c4 2023     		movs	r3, #32
 1044 07c6 3993     		str	r3, [sp, #228]
 256:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_BA1_GPIO_PORT, &GPIO_InitStructure);
 1045              		.loc 1 256 0
 1046 07c8 2146     		mov	r1, r4
 1047 07ca 1E48     		ldr	r0, .L12+4
 1048 07cc FFF7FEFF 		bl	HAL_GPIO_Init
 1049              	.LVL48:
 257:User/sdram/bsp_sdram.c **** 
 258:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_WE_GPIO_PIN;
 1050              		.loc 1 258 0
 1051 07d0 3996     		str	r6, [sp, #228]
 259:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_WE_GPIO_PORT, &GPIO_InitStructure);
 1052              		.loc 1 259 0
 1053 07d2 2146     		mov	r1, r4
 1054 07d4 1F48     		ldr	r0, .L12+20
ARM GAS  /tmp/ccOof51X.s 			page 24


 1055 07d6 FFF7FEFF 		bl	HAL_GPIO_Init
 1056              	.LVL49:
 260:User/sdram/bsp_sdram.c **** 
 261:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_RAS_GPIO_PIN;
 1057              		.loc 1 261 0
 1058 07da 4FF40063 		mov	r3, #2048
 1059 07de 3993     		str	r3, [sp, #228]
 262:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_RAS_GPIO_PORT, &GPIO_InitStructure);
 1060              		.loc 1 262 0
 1061 07e0 2146     		mov	r1, r4
 1062 07e2 1748     		ldr	r0, .L12
 1063 07e4 FFF7FEFF 		bl	HAL_GPIO_Init
 1064              	.LVL50:
 263:User/sdram/bsp_sdram.c **** 
 264:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_CAS_GPIO_PIN;
 1065              		.loc 1 264 0
 1066 07e8 3995     		str	r5, [sp, #228]
 265:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_CAS_GPIO_PORT, &GPIO_InitStructure);
 1067              		.loc 1 265 0
 1068 07ea 2146     		mov	r1, r4
 1069 07ec 1548     		ldr	r0, .L12+4
 1070 07ee FFF7FEFF 		bl	HAL_GPIO_Init
 1071              	.LVL51:
 266:User/sdram/bsp_sdram.c **** 
 267:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_CLK_GPIO_PIN;
 1072              		.loc 1 267 0
 1073 07f2 4FF48073 		mov	r3, #256
 1074 07f6 3993     		str	r3, [sp, #228]
 268:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_CLK_GPIO_PORT, &GPIO_InitStructure);
 1075              		.loc 1 268 0
 1076 07f8 2146     		mov	r1, r4
 1077 07fa 1248     		ldr	r0, .L12+4
 1078 07fc FFF7FEFF 		bl	HAL_GPIO_Init
 1079              	.LVL52:
 269:User/sdram/bsp_sdram.c **** 
 270:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_CKE_GPIO_PIN;
 1080              		.loc 1 270 0
 1081 0800 8023     		movs	r3, #128
 1082 0802 3993     		str	r3, [sp, #228]
 271:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_CKE_GPIO_PORT, &GPIO_InitStructure);
 1083              		.loc 1 271 0
 1084 0804 2146     		mov	r1, r4
 1085 0806 1248     		ldr	r0, .L12+16
 1086 0808 FFF7FEFF 		bl	HAL_GPIO_Init
 1087              	.LVL53:
 272:User/sdram/bsp_sdram.c **** 
 273:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_UDQM_GPIO_PIN;
 1088              		.loc 1 273 0
 1089 080c 3997     		str	r7, [sp, #228]
 274:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_UDQM_GPIO_PORT, &GPIO_InitStructure);
 1090              		.loc 1 274 0
 1091 080e 2146     		mov	r1, r4
 1092 0810 0E48     		ldr	r0, .L12+12
 1093 0812 FFF7FEFF 		bl	HAL_GPIO_Init
 1094              	.LVL54:
 275:User/sdram/bsp_sdram.c **** 
 276:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_LDQM_GPIO_PIN;
ARM GAS  /tmp/ccOof51X.s 			page 25


 1095              		.loc 1 276 0
 1096 0816 3996     		str	r6, [sp, #228]
 277:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_LDQM_GPIO_PORT, &GPIO_InitStructure);
 1097              		.loc 1 277 0
 1098 0818 2146     		mov	r1, r4
 1099 081a 0C48     		ldr	r0, .L12+12
 1100 081c FFF7FEFF 		bl	HAL_GPIO_Init
 1101              	.LVL55:
 278:User/sdram/bsp_sdram.c **** 
 279:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_UDQM2_GPIO_PIN;
 1102              		.loc 1 279 0
 1103 0820 2023     		movs	r3, #32
 1104 0822 3993     		str	r3, [sp, #228]
 280:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_UDQM2_GPIO_PORT, &GPIO_InitStructure);
 1105              		.loc 1 280 0
 1106 0824 2146     		mov	r1, r4
 1107 0826 5046     		mov	r0, r10
 1108 0828 FFF7FEFF 		bl	HAL_GPIO_Init
 1109              	.LVL56:
 281:User/sdram/bsp_sdram.c **** 
 282:User/sdram/bsp_sdram.c ****   GPIO_InitStructure.Pin = FMC_LDQM2_GPIO_PIN;
 1110              		.loc 1 282 0
 1111 082c 1023     		movs	r3, #16
 1112 082e 3993     		str	r3, [sp, #228]
 283:User/sdram/bsp_sdram.c ****   HAL_GPIO_Init(FMC_LDQM2_GPIO_PORT, &GPIO_InitStructure);
 1113              		.loc 1 283 0
 1114 0830 2146     		mov	r1, r4
 1115 0832 5046     		mov	r0, r10
 1116 0834 FFF7FEFF 		bl	HAL_GPIO_Init
 1117              	.LVL57:
 284:User/sdram/bsp_sdram.c **** }
 1118              		.loc 1 284 0
 1119 0838 3FB0     		add	sp, sp, #252
 1120              	.LCFI5:
 1121              		.cfi_def_cfa_offset 36
 1122              		@ sp needed
 1123 083a BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1124              	.L13:
 1125 083e 00BF     		.align	2
 1126              	.L12:
 1127 0840 00140258 		.word	1476531200
 1128 0844 00180258 		.word	1476532224
 1129 0848 000C0258 		.word	1476529152
 1130 084c 00100258 		.word	1476530176
 1131 0850 001C0258 		.word	1476533248
 1132 0854 00080258 		.word	1476528128
 1133 0858 00200258 		.word	1476534272
 1134              		.cfi_endproc
 1135              	.LFE143:
 1137              		.section	.text.SDRAM_InitSequence,"ax",%progbits
 1138              		.align	1
 1139              		.syntax unified
 1140              		.thumb
 1141              		.thumb_func
 1142              		.fpu fpv5-d16
 1144              	SDRAM_InitSequence:
 1145              	.LFB144:
ARM GAS  /tmp/ccOof51X.s 			page 26


 285:User/sdram/bsp_sdram.c **** 
 286:User/sdram/bsp_sdram.c **** /**
 287:User/sdram/bsp_sdram.c ****  * @brief  对SDRAM芯片进行初始化配置
 288:User/sdram/bsp_sdram.c ****  * @param  None.
 289:User/sdram/bsp_sdram.c ****  * @retval None.
 290:User/sdram/bsp_sdram.c ****  */
 291:User/sdram/bsp_sdram.c **** static void SDRAM_InitSequence(void)
 292:User/sdram/bsp_sdram.c **** {
 1146              		.loc 1 292 0
 1147              		.cfi_startproc
 1148              		@ args = 0, pretend = 0, frame = 0
 1149              		@ frame_needed = 0, uses_anonymous_args = 0
 1150 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1151              	.LCFI6:
 1152              		.cfi_def_cfa_offset 24
 1153              		.cfi_offset 4, -24
 1154              		.cfi_offset 5, -20
 1155              		.cfi_offset 6, -16
 1156              		.cfi_offset 7, -12
 1157              		.cfi_offset 8, -8
 1158              		.cfi_offset 14, -4
 1159              	.LVL58:
 293:User/sdram/bsp_sdram.c ****   uint32_t tmpr = 0;
 294:User/sdram/bsp_sdram.c **** 
 295:User/sdram/bsp_sdram.c ****   /* Step 1 ----------------------------------------------------------------*/
 296:User/sdram/bsp_sdram.c ****   /* 配置命令：开启提供给SDRAM的时钟 */
 297:User/sdram/bsp_sdram.c ****   Command.CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;
 1160              		.loc 1 297 0
 1161 0004 1F4C     		ldr	r4, .L16
 1162 0006 0126     		movs	r6, #1
 1163 0008 2660     		str	r6, [r4]
 298:User/sdram/bsp_sdram.c ****   Command.CommandTarget = FMC_COMMAND_TARGET_BANK;
 1164              		.loc 1 298 0
 1165 000a 0827     		movs	r7, #8
 1166 000c 6760     		str	r7, [r4, #4]
 299:User/sdram/bsp_sdram.c ****   Command.AutoRefreshNumber = 1;
 1167              		.loc 1 299 0
 1168 000e A660     		str	r6, [r4, #8]
 300:User/sdram/bsp_sdram.c ****   Command.ModeRegisterDefinition = 0;
 1169              		.loc 1 300 0
 1170 0010 4FF00008 		mov	r8, #0
 1171 0014 C4F80C80 		str	r8, [r4, #12]
 301:User/sdram/bsp_sdram.c ****   /* 发送配置命令 */
 302:User/sdram/bsp_sdram.c ****   HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 1172              		.loc 1 302 0
 1173 0018 1B4D     		ldr	r5, .L16+4
 1174 001a 4FF6FF72 		movw	r2, #65535
 1175 001e 2146     		mov	r1, r4
 1176 0020 2846     		mov	r0, r5
 1177 0022 FFF7FEFF 		bl	HAL_SDRAM_SendCommand
 1178              	.LVL59:
 303:User/sdram/bsp_sdram.c **** 
 304:User/sdram/bsp_sdram.c ****   /* Step 2: 延时100us */
 305:User/sdram/bsp_sdram.c ****   SDRAM_delay(1);
 1179              		.loc 1 305 0
 1180 0026 3046     		mov	r0, r6
 1181 0028 FFF7FEFF 		bl	SDRAM_delay
ARM GAS  /tmp/ccOof51X.s 			page 27


 1182              	.LVL60:
 306:User/sdram/bsp_sdram.c **** 
 307:User/sdram/bsp_sdram.c ****   /* Step 3 ----------------------------------------------------------------*/
 308:User/sdram/bsp_sdram.c ****   /* 配置命令：对所有的bank预充电 */
 309:User/sdram/bsp_sdram.c ****   Command.CommandMode = FMC_SDRAM_CMD_PALL;
 1183              		.loc 1 309 0
 1184 002c 0223     		movs	r3, #2
 1185 002e 2360     		str	r3, [r4]
 310:User/sdram/bsp_sdram.c ****   Command.CommandTarget = FMC_COMMAND_TARGET_BANK;
 1186              		.loc 1 310 0
 1187 0030 6760     		str	r7, [r4, #4]
 311:User/sdram/bsp_sdram.c ****   Command.AutoRefreshNumber = 1;
 1188              		.loc 1 311 0
 1189 0032 A660     		str	r6, [r4, #8]
 312:User/sdram/bsp_sdram.c ****   Command.ModeRegisterDefinition = 0;
 1190              		.loc 1 312 0
 1191 0034 C4F80C80 		str	r8, [r4, #12]
 313:User/sdram/bsp_sdram.c ****   /* 发送配置命令 */
 314:User/sdram/bsp_sdram.c ****   HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 1192              		.loc 1 314 0
 1193 0038 4FF6FF72 		movw	r2, #65535
 1194 003c 2146     		mov	r1, r4
 1195 003e 2846     		mov	r0, r5
 1196 0040 FFF7FEFF 		bl	HAL_SDRAM_SendCommand
 1197              	.LVL61:
 315:User/sdram/bsp_sdram.c **** 
 316:User/sdram/bsp_sdram.c ****   /* Step 4 ----------------------------------------------------------------*/
 317:User/sdram/bsp_sdram.c ****   /* 配置命令：自动刷新 */
 318:User/sdram/bsp_sdram.c ****   Command.CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 1198              		.loc 1 318 0
 1199 0044 0323     		movs	r3, #3
 1200 0046 2360     		str	r3, [r4]
 319:User/sdram/bsp_sdram.c ****   Command.CommandTarget = FMC_COMMAND_TARGET_BANK;
 1201              		.loc 1 319 0
 1202 0048 6760     		str	r7, [r4, #4]
 320:User/sdram/bsp_sdram.c ****   Command.AutoRefreshNumber = 8;
 1203              		.loc 1 320 0
 1204 004a A760     		str	r7, [r4, #8]
 321:User/sdram/bsp_sdram.c ****   Command.ModeRegisterDefinition = 0;
 1205              		.loc 1 321 0
 1206 004c C4F80C80 		str	r8, [r4, #12]
 322:User/sdram/bsp_sdram.c ****   /* 发送配置命令 */
 323:User/sdram/bsp_sdram.c ****   HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 1207              		.loc 1 323 0
 1208 0050 4FF6FF72 		movw	r2, #65535
 1209 0054 2146     		mov	r1, r4
 1210 0056 2846     		mov	r0, r5
 1211 0058 FFF7FEFF 		bl	HAL_SDRAM_SendCommand
 1212              	.LVL62:
 324:User/sdram/bsp_sdram.c **** 
 325:User/sdram/bsp_sdram.c ****   /* Step 5 ----------------------------------------------------------------*/
 326:User/sdram/bsp_sdram.c ****   /* 设置sdram寄存器配置 */
 327:User/sdram/bsp_sdram.c ****   tmpr = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1 | SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL | SDRAM_MODER
 328:User/sdram/bsp_sdram.c ****          SDRAM_MODEREG_OPERATING_MODE_STANDARD | SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
 329:User/sdram/bsp_sdram.c **** 
 330:User/sdram/bsp_sdram.c ****   /* 配置命令：设置SDRAM寄存器 */
 331:User/sdram/bsp_sdram.c ****   Command.CommandMode = FMC_SDRAM_CMD_LOAD_MODE;
ARM GAS  /tmp/ccOof51X.s 			page 28


 1213              		.loc 1 331 0
 1214 005c 0423     		movs	r3, #4
 1215 005e 2360     		str	r3, [r4]
 332:User/sdram/bsp_sdram.c ****   Command.CommandTarget = FMC_COMMAND_TARGET_BANK;
 1216              		.loc 1 332 0
 1217 0060 6760     		str	r7, [r4, #4]
 333:User/sdram/bsp_sdram.c ****   Command.AutoRefreshNumber = 1;
 1218              		.loc 1 333 0
 1219 0062 A660     		str	r6, [r4, #8]
 334:User/sdram/bsp_sdram.c ****   Command.ModeRegisterDefinition = tmpr;
 1220              		.loc 1 334 0
 1221 0064 4FF40C73 		mov	r3, #560
 1222 0068 E360     		str	r3, [r4, #12]
 335:User/sdram/bsp_sdram.c ****   /* 发送配置命令 */
 336:User/sdram/bsp_sdram.c ****   HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 1223              		.loc 1 336 0
 1224 006a 4FF6FF72 		movw	r2, #65535
 1225 006e 2146     		mov	r1, r4
 1226 0070 2846     		mov	r0, r5
 1227 0072 FFF7FEFF 		bl	HAL_SDRAM_SendCommand
 1228              	.LVL63:
 337:User/sdram/bsp_sdram.c **** 
 338:User/sdram/bsp_sdram.c ****   /* Step 6 ----------------------------------------------------------------*/
 339:User/sdram/bsp_sdram.c **** 
 340:User/sdram/bsp_sdram.c ****   /* 设置刷新计数器 */
 341:User/sdram/bsp_sdram.c ****   /* 刷新周期=64ms/8192行=7.8125us */
 342:User/sdram/bsp_sdram.c ****   /* COUNT=(7.8125us x Freq) - 20 */
 343:User/sdram/bsp_sdram.c ****   /* 设置自刷新速率 */
 344:User/sdram/bsp_sdram.c ****   HAL_SDRAM_ProgramRefreshRate(&sdramHandle, 824);
 1229              		.loc 1 344 0
 1230 0076 4FF44E71 		mov	r1, #824
 1231 007a 2846     		mov	r0, r5
 1232 007c FFF7FEFF 		bl	HAL_SDRAM_ProgramRefreshRate
 1233              	.LVL64:
 1234 0080 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1235              	.L17:
 1236              		.align	2
 1237              	.L16:
 1238 0084 00000000 		.word	.LANCHOR0
 1239 0088 00000000 		.word	hsdram1
 1240              		.cfi_endproc
 1241              	.LFE144:
 1243              		.section	.text.SDRAM_Init,"ax",%progbits
 1244              		.align	1
 1245              		.global	SDRAM_Init
 1246              		.syntax unified
 1247              		.thumb
 1248              		.thumb_func
 1249              		.fpu fpv5-d16
 1251              	SDRAM_Init:
 1252              	.LFB145:
 345:User/sdram/bsp_sdram.c **** }
 346:User/sdram/bsp_sdram.c **** 
 347:User/sdram/bsp_sdram.c **** /**
 348:User/sdram/bsp_sdram.c ****  * @brief  初始化配置使用SDRAM的FMC及GPIO接口，
 349:User/sdram/bsp_sdram.c ****  *         本函数在SDRAM读写操作前需要被调用
 350:User/sdram/bsp_sdram.c ****  * @param  None
ARM GAS  /tmp/ccOof51X.s 			page 29


 351:User/sdram/bsp_sdram.c ****  * @retval None
 352:User/sdram/bsp_sdram.c ****  */
 353:User/sdram/bsp_sdram.c **** void SDRAM_Init(void)
 354:User/sdram/bsp_sdram.c **** {
 1253              		.loc 1 354 0
 1254              		.cfi_startproc
 1255              		@ args = 0, pretend = 0, frame = 224
 1256              		@ frame_needed = 0, uses_anonymous_args = 0
 1257 0000 00B5     		push	{lr}
 1258              	.LCFI7:
 1259              		.cfi_def_cfa_offset 4
 1260              		.cfi_offset 14, -4
 1261 0002 B9B0     		sub	sp, sp, #228
 1262              	.LCFI8:
 1263              		.cfi_def_cfa_offset 232
 355:User/sdram/bsp_sdram.c **** 
 356:User/sdram/bsp_sdram.c ****   FMC_SDRAM_TimingTypeDef SdramTiming;
 357:User/sdram/bsp_sdram.c ****   RCC_PeriphCLKInitTypeDef RCC_PeriphClkInit;
 358:User/sdram/bsp_sdram.c **** 
 359:User/sdram/bsp_sdram.c ****   /* 配置FMC接口相关的 GPIO*/
 360:User/sdram/bsp_sdram.c ****   SDRAM_GPIO_Config();
 1264              		.loc 1 360 0
 1265 0004 FFF7FEFF 		bl	SDRAM_GPIO_Config
 1266              	.LVL65:
 361:User/sdram/bsp_sdram.c **** 
 362:User/sdram/bsp_sdram.c ****   /* 配置SDRAM时钟源*/
 363:User/sdram/bsp_sdram.c ****   RCC_PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 1267              		.loc 1 363 0
 1268 0008 4FF08073 		mov	r3, #16777216
 1269 000c 0293     		str	r3, [sp, #8]
 364:User/sdram/bsp_sdram.c ****   RCC_PeriphClkInit.PLL2.PLL2M = 5;
 1270              		.loc 1 364 0
 1271 000e 0523     		movs	r3, #5
 1272 0010 0393     		str	r3, [sp, #12]
 365:User/sdram/bsp_sdram.c ****   RCC_PeriphClkInit.PLL2.PLL2N = 144;
 1273              		.loc 1 365 0
 1274 0012 9023     		movs	r3, #144
 1275 0014 0493     		str	r3, [sp, #16]
 366:User/sdram/bsp_sdram.c ****   RCC_PeriphClkInit.PLL2.PLL2P = 2;
 1276              		.loc 1 366 0
 1277 0016 0223     		movs	r3, #2
 1278 0018 0593     		str	r3, [sp, #20]
 367:User/sdram/bsp_sdram.c ****   RCC_PeriphClkInit.PLL2.PLL2Q = 2;
 1279              		.loc 1 367 0
 1280 001a 0693     		str	r3, [sp, #24]
 368:User/sdram/bsp_sdram.c ****   RCC_PeriphClkInit.PLL2.PLL2R = 3;
 1281              		.loc 1 368 0
 1282 001c 0322     		movs	r2, #3
 1283 001e 0792     		str	r2, [sp, #28]
 369:User/sdram/bsp_sdram.c ****   RCC_PeriphClkInit.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 1284              		.loc 1 369 0
 1285 0020 8022     		movs	r2, #128
 1286 0022 0892     		str	r2, [sp, #32]
 370:User/sdram/bsp_sdram.c ****   RCC_PeriphClkInit.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 1287              		.loc 1 370 0
 1288 0024 0022     		movs	r2, #0
 1289 0026 0992     		str	r2, [sp, #36]
ARM GAS  /tmp/ccOof51X.s 			page 30


 371:User/sdram/bsp_sdram.c ****   RCC_PeriphClkInit.PLL2.PLL2FRACN = 0;
 1290              		.loc 1 371 0
 1291 0028 0A92     		str	r2, [sp, #40]
 372:User/sdram/bsp_sdram.c ****   RCC_PeriphClkInit.FmcClockSelection = RCC_FMCCLKSOURCE_PLL2;
 1292              		.loc 1 372 0
 1293 002a 1393     		str	r3, [sp, #76]
 373:User/sdram/bsp_sdram.c ****   if (HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphClkInit) != HAL_OK)
 1294              		.loc 1 373 0
 1295 002c 02A8     		add	r0, sp, #8
 1296 002e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1297              	.LVL66:
 1298 0032 00B1     		cbz	r0, .L19
 1299              	.L20:
 1300 0034 FEE7     		b	.L20
 1301              	.L19:
 1302              	.LBB59:
 374:User/sdram/bsp_sdram.c ****   {
 375:User/sdram/bsp_sdram.c ****     while (1)
 376:User/sdram/bsp_sdram.c ****       ;
 377:User/sdram/bsp_sdram.c ****   }
 378:User/sdram/bsp_sdram.c ****   /* 使能 FMC 时钟 */
 379:User/sdram/bsp_sdram.c ****   __FMC_CLK_ENABLE();
 1303              		.loc 1 379 0
 1304 0036 1C4B     		ldr	r3, .L22
 1305 0038 D3F8D420 		ldr	r2, [r3, #212]
 1306 003c 42F48052 		orr	r2, r2, #4096
 1307 0040 C3F8D420 		str	r2, [r3, #212]
 1308 0044 D3F8D430 		ldr	r3, [r3, #212]
 1309 0048 03F48053 		and	r3, r3, #4096
 1310 004c 0193     		str	r3, [sp, #4]
 1311 004e 019B     		ldr	r3, [sp, #4]
 1312              	.LBE59:
 380:User/sdram/bsp_sdram.c **** 
 381:User/sdram/bsp_sdram.c ****   /*执行SDRAM1的内存初始化序列 */
 382:User/sdram/bsp_sdram.c ****   hsdram1.Instance = FMC_SDRAM_DEVICE;
 1313              		.loc 1 382 0
 1314 0050 1648     		ldr	r0, .L22+4
 1315 0052 174B     		ldr	r3, .L22+8
 1316 0054 0360     		str	r3, [r0]
 383:User/sdram/bsp_sdram.c ****   /* hsdram1结构体初始化*/
 384:User/sdram/bsp_sdram.c ****   hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 1317              		.loc 1 384 0
 1318 0056 0123     		movs	r3, #1
 1319 0058 4360     		str	r3, [r0, #4]
 385:User/sdram/bsp_sdram.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;       // SDRAM列数
 1320              		.loc 1 385 0
 1321 005a 8360     		str	r3, [r0, #8]
 386:User/sdram/bsp_sdram.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;            // SDRAM行数
 1322              		.loc 1 386 0
 1323 005c 0822     		movs	r2, #8
 1324 005e C260     		str	r2, [r0, #12]
 387:User/sdram/bsp_sdram.c ****   hsdram1.Init.MemoryDataWidth = SDRAM_MEMORY_WIDTH;                 //总线数据宽度为32位
 1325              		.loc 1 387 0
 1326 0060 2023     		movs	r3, #32
 1327 0062 0361     		str	r3, [r0, #16]
 388:User/sdram/bsp_sdram.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;    // 4个扇区
 1328              		.loc 1 388 0
ARM GAS  /tmp/ccOof51X.s 			page 31


 1329 0064 4023     		movs	r3, #64
 1330 0066 4361     		str	r3, [r0, #20]
 389:User/sdram/bsp_sdram.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;                 //列地址选通信延时
 1331              		.loc 1 389 0
 1332 0068 4FF4C073 		mov	r3, #384
 1333 006c 8361     		str	r3, [r0, #24]
 390:User/sdram/bsp_sdram.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE; //禁止写保护
 1334              		.loc 1 390 0
 1335 006e 0023     		movs	r3, #0
 1336 0070 C361     		str	r3, [r0, #28]
 391:User/sdram/bsp_sdram.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;             // SDRAM时钟120MHz
 1337              		.loc 1 391 0
 1338 0072 4FF40063 		mov	r3, #2048
 1339 0076 0362     		str	r3, [r0, #32]
 392:User/sdram/bsp_sdram.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;                  //使能突发传输模式
 1340              		.loc 1 392 0
 1341 0078 4FF48053 		mov	r3, #4096
 1342 007c 4362     		str	r3, [r0, #36]
 393:User/sdram/bsp_sdram.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;              //读通道延时
 1343              		.loc 1 393 0
 1344 007e 4FF40053 		mov	r3, #8192
 1345 0082 8362     		str	r3, [r0, #40]
 394:User/sdram/bsp_sdram.c ****   /* SDRAM时序 */
 395:User/sdram/bsp_sdram.c ****   SdramTiming.LoadToActiveDelay = 2;    //加载模式寄存器命令与行有效或刷新命令之间的延迟
 1346              		.loc 1 395 0
 1347 0084 0223     		movs	r3, #2
 1348 0086 3193     		str	r3, [sp, #196]
 396:User/sdram/bsp_sdram.c ****   SdramTiming.ExitSelfRefreshDelay = 8; //退出自我刷新到行有效命令之间的延迟
 1349              		.loc 1 396 0
 1350 0088 3292     		str	r2, [sp, #200]
 397:User/sdram/bsp_sdram.c ****   SdramTiming.SelfRefreshTime = 5;      //行有效与预充电命令之间的延迟
 1351              		.loc 1 397 0
 1352 008a 0521     		movs	r1, #5
 1353 008c 3391     		str	r1, [sp, #204]
 398:User/sdram/bsp_sdram.c ****   SdramTiming.RowCycleDelay = 8;        //两个刷新命令或两个行有效命令之间的延迟
 1354              		.loc 1 398 0
 1355 008e 3492     		str	r2, [sp, #208]
 399:User/sdram/bsp_sdram.c ****   SdramTiming.WriteRecoveryTime = 2;    //写入命令到预充电命令之间的延迟
 1356              		.loc 1 399 0
 1357 0090 3593     		str	r3, [sp, #212]
 400:User/sdram/bsp_sdram.c ****   SdramTiming.RPDelay = 2;              //预充电与行有效命令之间的延迟
 1358              		.loc 1 400 0
 1359 0092 3693     		str	r3, [sp, #216]
 401:User/sdram/bsp_sdram.c ****   SdramTiming.RCDDelay = 2;             //行有效与列读写命令之间的延迟
 1360              		.loc 1 401 0
 1361 0094 3793     		str	r3, [sp, #220]
 402:User/sdram/bsp_sdram.c **** 
 403:User/sdram/bsp_sdram.c ****   HAL_SDRAM_Init(&hsdram1, &SdramTiming);
 1362              		.loc 1 403 0
 1363 0096 31A9     		add	r1, sp, #196
 1364 0098 FFF7FEFF 		bl	HAL_SDRAM_Init
 1365              	.LVL67:
 404:User/sdram/bsp_sdram.c ****   /* FMC SDRAM 设备时序初始化 */
 405:User/sdram/bsp_sdram.c ****   SDRAM_InitSequence();
 1366              		.loc 1 405 0
 1367 009c FFF7FEFF 		bl	SDRAM_InitSequence
 1368              	.LVL68:
ARM GAS  /tmp/ccOof51X.s 			page 32


 406:User/sdram/bsp_sdram.c **** }
 1369              		.loc 1 406 0
 1370 00a0 39B0     		add	sp, sp, #228
 1371              	.LCFI9:
 1372              		.cfi_def_cfa_offset 4
 1373              		@ sp needed
 1374 00a2 5DF804FB 		ldr	pc, [sp], #4
 1375              	.L23:
 1376 00a6 00BF     		.align	2
 1377              	.L22:
 1378 00a8 00440258 		.word	1476543488
 1379 00ac 00000000 		.word	hsdram1
 1380 00b0 40410052 		.word	1375748416
 1381              		.cfi_endproc
 1382              	.LFE145:
 1384              		.section	.text.SDRAM_WriteBuffer,"ax",%progbits
 1385              		.align	1
 1386              		.global	SDRAM_WriteBuffer
 1387              		.syntax unified
 1388              		.thumb
 1389              		.thumb_func
 1390              		.fpu fpv5-d16
 1392              	SDRAM_WriteBuffer:
 1393              	.LFB146:
 407:User/sdram/bsp_sdram.c **** 
 408:User/sdram/bsp_sdram.c **** /**
 409:User/sdram/bsp_sdram.c ****  * @brief  以“字”为单位向sdram写入数据
 410:User/sdram/bsp_sdram.c ****  * @param  pBuffer: 指向数据的指针
 411:User/sdram/bsp_sdram.c ****  * @param  uwWriteAddress: 要写入的SDRAM内部地址
 412:User/sdram/bsp_sdram.c ****  * @param  uwBufferSize: 要写入数据大小
 413:User/sdram/bsp_sdram.c ****  * @retval None.
 414:User/sdram/bsp_sdram.c ****  */
 415:User/sdram/bsp_sdram.c **** void SDRAM_WriteBuffer(uint32_t *pBuffer, uint32_t uwWriteAddress, uint32_t uwBufferSize)
 416:User/sdram/bsp_sdram.c **** {
 1394              		.loc 1 416 0
 1395              		.cfi_startproc
 1396              		@ args = 0, pretend = 0, frame = 8
 1397              		@ frame_needed = 0, uses_anonymous_args = 0
 1398              	.LVL69:
 1399 0000 30B5     		push	{r4, r5, lr}
 1400              	.LCFI10:
 1401              		.cfi_def_cfa_offset 12
 1402              		.cfi_offset 4, -12
 1403              		.cfi_offset 5, -8
 1404              		.cfi_offset 14, -4
 1405 0002 83B0     		sub	sp, sp, #12
 1406              	.LCFI11:
 1407              		.cfi_def_cfa_offset 24
 1408 0004 0546     		mov	r5, r0
 1409 0006 1446     		mov	r4, r2
 417:User/sdram/bsp_sdram.c ****   __IO uint32_t write_pointer = (uint32_t)uwWriteAddress;
 1410              		.loc 1 417 0
 1411 0008 0191     		str	r1, [sp, #4]
 418:User/sdram/bsp_sdram.c **** 
 419:User/sdram/bsp_sdram.c ****   /* 禁止写保护 */
 420:User/sdram/bsp_sdram.c ****   HAL_SDRAM_WriteProtection_Disable(&hsdram1);
 1412              		.loc 1 420 0
ARM GAS  /tmp/ccOof51X.s 			page 33


 1413 000a 0B48     		ldr	r0, .L29
 1414              	.LVL70:
 1415 000c FFF7FEFF 		bl	HAL_SDRAM_WriteProtection_Disable
 1416              	.LVL71:
 1417              	.L25:
 421:User/sdram/bsp_sdram.c ****   /* 检查SDRAM标志，等待至SDRAM空闲 */
 422:User/sdram/bsp_sdram.c ****   while (HAL_SDRAM_GetState(&hsdram1) != RESET)
 1418              		.loc 1 422 0 discriminator 1
 1419 0010 0948     		ldr	r0, .L29
 1420 0012 FFF7FEFF 		bl	HAL_SDRAM_GetState
 1421              	.LVL72:
 1422 0016 0028     		cmp	r0, #0
 1423 0018 FAD1     		bne	.L25
 1424 001a 09E0     		b	.L26
 1425              	.LVL73:
 1426              	.L27:
 423:User/sdram/bsp_sdram.c ****   {
 424:User/sdram/bsp_sdram.c ****   }
 425:User/sdram/bsp_sdram.c **** 
 426:User/sdram/bsp_sdram.c ****   /* 循环写入数据 */
 427:User/sdram/bsp_sdram.c ****   for (; uwBufferSize != 0; uwBufferSize--)
 428:User/sdram/bsp_sdram.c ****   {
 429:User/sdram/bsp_sdram.c ****     /* 发送数据到SDRAM */
 430:User/sdram/bsp_sdram.c ****     *(uint32_t *)(SDRAM_BANK_ADDR + write_pointer) = *pBuffer++;
 1427              		.loc 1 430 0 discriminator 2
 1428 001c 019B     		ldr	r3, [sp, #4]
 1429 001e 03F15043 		add	r3, r3, #-805306368
 1430              	.LVL74:
 1431 0022 2A68     		ldr	r2, [r5]
 1432 0024 1A60     		str	r2, [r3]
 431:User/sdram/bsp_sdram.c **** 
 432:User/sdram/bsp_sdram.c ****     /* 地址自增*/
 433:User/sdram/bsp_sdram.c ****     write_pointer += 4;
 1433              		.loc 1 433 0 discriminator 2
 1434 0026 019B     		ldr	r3, [sp, #4]
 1435 0028 0433     		adds	r3, r3, #4
 1436 002a 0193     		str	r3, [sp, #4]
 427:User/sdram/bsp_sdram.c ****   {
 1437              		.loc 1 427 0 discriminator 2
 1438 002c 013C     		subs	r4, r4, #1
 1439              	.LVL75:
 430:User/sdram/bsp_sdram.c **** 
 1440              		.loc 1 430 0 discriminator 2
 1441 002e 0435     		adds	r5, r5, #4
 1442              	.LVL76:
 1443              	.L26:
 427:User/sdram/bsp_sdram.c ****   {
 1444              		.loc 1 427 0 discriminator 1
 1445 0030 002C     		cmp	r4, #0
 1446 0032 F3D1     		bne	.L27
 434:User/sdram/bsp_sdram.c ****   }
 435:User/sdram/bsp_sdram.c **** }
 1447              		.loc 1 435 0
 1448 0034 03B0     		add	sp, sp, #12
 1449              	.LCFI12:
 1450              		.cfi_def_cfa_offset 12
 1451              		@ sp needed
ARM GAS  /tmp/ccOof51X.s 			page 34


 1452 0036 30BD     		pop	{r4, r5, pc}
 1453              	.LVL77:
 1454              	.L30:
 1455              		.align	2
 1456              	.L29:
 1457 0038 00000000 		.word	hsdram1
 1458              		.cfi_endproc
 1459              	.LFE146:
 1461              		.section	.text.SDRAM_ReadBuffer,"ax",%progbits
 1462              		.align	1
 1463              		.global	SDRAM_ReadBuffer
 1464              		.syntax unified
 1465              		.thumb
 1466              		.thumb_func
 1467              		.fpu fpv5-d16
 1469              	SDRAM_ReadBuffer:
 1470              	.LFB147:
 436:User/sdram/bsp_sdram.c **** 
 437:User/sdram/bsp_sdram.c **** /**
 438:User/sdram/bsp_sdram.c ****  * @brief  从SDRAM中读取数据
 439:User/sdram/bsp_sdram.c ****  * @param  pBuffer: 指向存储数据的buffer
 440:User/sdram/bsp_sdram.c ****  * @param  ReadAddress: 要读取数据的地十
 441:User/sdram/bsp_sdram.c ****  * @param  uwBufferSize: 要读取的数据大小
 442:User/sdram/bsp_sdram.c ****  * @retval None.
 443:User/sdram/bsp_sdram.c ****  */
 444:User/sdram/bsp_sdram.c **** void SDRAM_ReadBuffer(uint32_t *pBuffer, uint32_t uwReadAddress, uint32_t uwBufferSize)
 445:User/sdram/bsp_sdram.c **** {
 1471              		.loc 1 445 0
 1472              		.cfi_startproc
 1473              		@ args = 0, pretend = 0, frame = 8
 1474              		@ frame_needed = 0, uses_anonymous_args = 0
 1475              	.LVL78:
 1476 0000 30B5     		push	{r4, r5, lr}
 1477              	.LCFI13:
 1478              		.cfi_def_cfa_offset 12
 1479              		.cfi_offset 4, -12
 1480              		.cfi_offset 5, -8
 1481              		.cfi_offset 14, -4
 1482 0002 83B0     		sub	sp, sp, #12
 1483              	.LCFI14:
 1484              		.cfi_def_cfa_offset 24
 1485 0004 0546     		mov	r5, r0
 1486 0006 1446     		mov	r4, r2
 446:User/sdram/bsp_sdram.c ****   __IO uint32_t write_pointer = (uint32_t)uwReadAddress;
 1487              		.loc 1 446 0
 1488 0008 0191     		str	r1, [sp, #4]
 1489              	.LVL79:
 1490              	.L32:
 447:User/sdram/bsp_sdram.c **** 
 448:User/sdram/bsp_sdram.c ****   /* 检查SDRAM标志，等待至SDRAM空闲 */
 449:User/sdram/bsp_sdram.c ****   while (HAL_SDRAM_GetState(&hsdram1) != RESET)
 1491              		.loc 1 449 0 discriminator 1
 1492 000a 0A48     		ldr	r0, .L36
 1493 000c FFF7FEFF 		bl	HAL_SDRAM_GetState
 1494              	.LVL80:
 1495 0010 0028     		cmp	r0, #0
 1496 0012 FAD1     		bne	.L32
ARM GAS  /tmp/ccOof51X.s 			page 35


 1497 0014 09E0     		b	.L33
 1498              	.LVL81:
 1499              	.L34:
 450:User/sdram/bsp_sdram.c ****   {
 451:User/sdram/bsp_sdram.c ****   }
 452:User/sdram/bsp_sdram.c **** 
 453:User/sdram/bsp_sdram.c ****   /*读取数据 */
 454:User/sdram/bsp_sdram.c ****   for (; uwBufferSize != 0x00; uwBufferSize--)
 455:User/sdram/bsp_sdram.c ****   {
 456:User/sdram/bsp_sdram.c ****     *pBuffer++ = *(__IO uint32_t *)(SDRAM_BANK_ADDR + write_pointer);
 1500              		.loc 1 456 0 discriminator 2
 1501 0016 019B     		ldr	r3, [sp, #4]
 1502 0018 03F15043 		add	r3, r3, #-805306368
 1503 001c 1B68     		ldr	r3, [r3]
 1504 001e 2B60     		str	r3, [r5]
 457:User/sdram/bsp_sdram.c **** 
 458:User/sdram/bsp_sdram.c ****     /* 地址自增*/
 459:User/sdram/bsp_sdram.c ****     write_pointer += 4;
 1505              		.loc 1 459 0 discriminator 2
 1506 0020 019B     		ldr	r3, [sp, #4]
 1507 0022 0433     		adds	r3, r3, #4
 1508 0024 0193     		str	r3, [sp, #4]
 454:User/sdram/bsp_sdram.c ****   {
 1509              		.loc 1 454 0 discriminator 2
 1510 0026 013C     		subs	r4, r4, #1
 1511              	.LVL82:
 456:User/sdram/bsp_sdram.c **** 
 1512              		.loc 1 456 0 discriminator 2
 1513 0028 0435     		adds	r5, r5, #4
 1514              	.LVL83:
 1515              	.L33:
 454:User/sdram/bsp_sdram.c ****   {
 1516              		.loc 1 454 0 discriminator 1
 1517 002a 002C     		cmp	r4, #0
 1518 002c F3D1     		bne	.L34
 460:User/sdram/bsp_sdram.c ****   }
 461:User/sdram/bsp_sdram.c **** }
 1519              		.loc 1 461 0
 1520 002e 03B0     		add	sp, sp, #12
 1521              	.LCFI15:
 1522              		.cfi_def_cfa_offset 12
 1523              		@ sp needed
 1524 0030 30BD     		pop	{r4, r5, pc}
 1525              	.LVL84:
 1526              	.L37:
 1527 0032 00BF     		.align	2
 1528              	.L36:
 1529 0034 00000000 		.word	hsdram1
 1530              		.cfi_endproc
 1531              	.LFE147:
 1533              		.section	.text.SDRAM_Test,"ax",%progbits
 1534              		.align	1
 1535              		.global	SDRAM_Test
 1536              		.syntax unified
 1537              		.thumb
 1538              		.thumb_func
 1539              		.fpu fpv5-d16
ARM GAS  /tmp/ccOof51X.s 			page 36


 1541              	SDRAM_Test:
 1542              	.LFB148:
 462:User/sdram/bsp_sdram.c **** 
 463:User/sdram/bsp_sdram.c **** /**
 464:User/sdram/bsp_sdram.c ****  * @brief  测试SDRAM是否正常
 465:User/sdram/bsp_sdram.c ****  * @param  None
 466:User/sdram/bsp_sdram.c ****  * @retval 正常返回1，异常返回0
 467:User/sdram/bsp_sdram.c ****  */
 468:User/sdram/bsp_sdram.c **** uint8_t SDRAM_Test(void)
 469:User/sdram/bsp_sdram.c **** {
 1543              		.loc 1 469 0
 1544              		.cfi_startproc
 1545              		@ args = 0, pretend = 0, frame = 0
 1546              		@ frame_needed = 0, uses_anonymous_args = 0
 1547 0000 08B5     		push	{r3, lr}
 1548              	.LCFI16:
 1549              		.cfi_def_cfa_offset 8
 1550              		.cfi_offset 3, -8
 1551              		.cfi_offset 14, -4
 1552              	.LVL85:
 470:User/sdram/bsp_sdram.c ****   /*写入数据计数器*/
 471:User/sdram/bsp_sdram.c ****   uint32_t counter = 0;
 472:User/sdram/bsp_sdram.c **** 
 473:User/sdram/bsp_sdram.c ****   /* 8位的数据 */
 474:User/sdram/bsp_sdram.c ****   uint8_t ubWritedata_8b = 0, ubReaddata_8b = 0;
 475:User/sdram/bsp_sdram.c **** 
 476:User/sdram/bsp_sdram.c ****   /* 16位的数据 */
 477:User/sdram/bsp_sdram.c ****   uint16_t uhWritedata_16b = 0, uhReaddata_16b = 0;
 478:User/sdram/bsp_sdram.c **** 
 479:User/sdram/bsp_sdram.c ****   SDRAM_INFO("正在检测SDRAM，以8位、16位的方式读写sdram...");
 1553              		.loc 1 479 0
 1554 0002 2B48     		ldr	r0, .L59
 1555 0004 FFF7FEFF 		bl	puts
 1556              	.LVL86:
 480:User/sdram/bsp_sdram.c **** 
 481:User/sdram/bsp_sdram.c ****   /*按8位格式读写数据，并校验*/
 482:User/sdram/bsp_sdram.c **** 
 483:User/sdram/bsp_sdram.c ****   /* 把SDRAM数据全部重置为0 ，SDRAM_SIZE是以8位为单位的 */
 484:User/sdram/bsp_sdram.c ****   for (counter = 0x00; counter < SDRAM_SIZE; counter++)
 1557              		.loc 1 484 0
 1558 0008 0023     		movs	r3, #0
 1559 000a 04E0     		b	.L39
 1560              	.LVL87:
 1561              	.L40:
 485:User/sdram/bsp_sdram.c ****   {
 486:User/sdram/bsp_sdram.c ****     *(__IO uint8_t *)(SDRAM_BANK_ADDR + counter) = (uint8_t)0x0;
 1562              		.loc 1 486 0 discriminator 3
 1563 000c 03F15042 		add	r2, r3, #-805306368
 1564 0010 0021     		movs	r1, #0
 1565 0012 1170     		strb	r1, [r2]
 484:User/sdram/bsp_sdram.c ****   {
 1566              		.loc 1 484 0 discriminator 3
 1567 0014 0133     		adds	r3, r3, #1
 1568              	.LVL88:
 1569              	.L39:
 484:User/sdram/bsp_sdram.c ****   {
 1570              		.loc 1 484 0 is_stmt 0 discriminator 1
ARM GAS  /tmp/ccOof51X.s 			page 37


 1571 0016 B3F1806F 		cmp	r3, #67108864
 1572 001a F7D3     		bcc	.L40
 1573 001c 0023     		movs	r3, #0
 1574              	.LVL89:
 1575 001e 04E0     		b	.L41
 1576              	.LVL90:
 1577              	.L42:
 487:User/sdram/bsp_sdram.c ****   }
 488:User/sdram/bsp_sdram.c **** 
 489:User/sdram/bsp_sdram.c ****   /* 向整个SDRAM写入数据  8位 */
 490:User/sdram/bsp_sdram.c ****   for (counter = 0; counter < SDRAM_SIZE; counter++)
 491:User/sdram/bsp_sdram.c ****   {
 492:User/sdram/bsp_sdram.c ****     *(__IO uint8_t *)(SDRAM_BANK_ADDR + counter) = (uint8_t)(ubWritedata_8b + counter);
 1578              		.loc 1 492 0 is_stmt 1 discriminator 3
 1579 0020 03F15042 		add	r2, r3, #-805306368
 1580 0024 D9B2     		uxtb	r1, r3
 1581 0026 1170     		strb	r1, [r2]
 490:User/sdram/bsp_sdram.c ****   {
 1582              		.loc 1 490 0 discriminator 3
 1583 0028 0133     		adds	r3, r3, #1
 1584              	.LVL91:
 1585              	.L41:
 490:User/sdram/bsp_sdram.c ****   {
 1586              		.loc 1 490 0 is_stmt 0 discriminator 1
 1587 002a B3F1806F 		cmp	r3, #67108864
 1588 002e F7D3     		bcc	.L42
 1589 0030 0021     		movs	r1, #0
 1590              	.LVL92:
 1591              	.L43:
 493:User/sdram/bsp_sdram.c ****   }
 494:User/sdram/bsp_sdram.c **** 
 495:User/sdram/bsp_sdram.c ****   /* 读取 SDRAM 数据并检测*/
 496:User/sdram/bsp_sdram.c ****   for (counter = 0; counter < SDRAM_SIZE; counter++)
 1592              		.loc 1 496 0 is_stmt 1 discriminator 1
 1593 0032 B1F1806F 		cmp	r1, #67108864
 1594 0036 0DD2     		bcs	.L55
 497:User/sdram/bsp_sdram.c ****   {
 498:User/sdram/bsp_sdram.c ****     ubReaddata_8b = *(__IO uint8_t *)(SDRAM_BANK_ADDR + counter); //从该地址读出数据
 1595              		.loc 1 498 0
 1596 0038 01F15043 		add	r3, r1, #-805306368
 1597 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1598 003e DBB2     		uxtb	r3, r3
 1599              	.LVL93:
 499:User/sdram/bsp_sdram.c **** 
 500:User/sdram/bsp_sdram.c ****     if (ubReaddata_8b != (uint8_t)(ubWritedata_8b + counter)) //检测数据，若不相等，跳出函数,返回检
 1600              		.loc 1 500 0
 1601 0040 CAB2     		uxtb	r2, r1
 1602 0042 9342     		cmp	r3, r2
 1603 0044 01D1     		bne	.L56
 496:User/sdram/bsp_sdram.c ****   {
 1604              		.loc 1 496 0 discriminator 2
 1605 0046 0131     		adds	r1, r1, #1
 1606              	.LVL94:
 1607 0048 F3E7     		b	.L43
 1608              	.L56:
 501:User/sdram/bsp_sdram.c ****     {
 502:User/sdram/bsp_sdram.c ****       SDRAM_ERROR("8位数据读写错误！出错位置：%d", counter);
ARM GAS  /tmp/ccOof51X.s 			page 38


 1609              		.loc 1 502 0
 1610 004a 1A48     		ldr	r0, .L59+4
 1611 004c FFF7FEFF 		bl	printf
 1612              	.LVL95:
 503:User/sdram/bsp_sdram.c ****       return 0;
 1613              		.loc 1 503 0
 1614 0050 0020     		movs	r0, #0
 1615 0052 08BD     		pop	{r3, pc}
 1616              	.LVL96:
 1617              	.L55:
 1618 0054 0023     		movs	r3, #0
 1619 0056 05E0     		b	.L47
 1620              	.LVL97:
 1621              	.L48:
 504:User/sdram/bsp_sdram.c ****     }
 505:User/sdram/bsp_sdram.c ****   }
 506:User/sdram/bsp_sdram.c **** 
 507:User/sdram/bsp_sdram.c ****   /*按16位格式读写数据，并检测*/
 508:User/sdram/bsp_sdram.c **** 
 509:User/sdram/bsp_sdram.c ****   /* 把SDRAM数据全部重置为0 */
 510:User/sdram/bsp_sdram.c ****   for (counter = 0x00; counter < SDRAM_SIZE / 2; counter++)
 511:User/sdram/bsp_sdram.c ****   {
 512:User/sdram/bsp_sdram.c ****     *(__IO uint16_t *)(SDRAM_BANK_ADDR + 2 * counter) = (uint16_t)0x00;
 1622              		.loc 1 512 0 discriminator 3
 1623 0058 03F1D042 		add	r2, r3, #1744830464
 1624 005c 5200     		lsls	r2, r2, #1
 1625 005e 0021     		movs	r1, #0
 1626 0060 1180     		strh	r1, [r2]	@ movhi
 510:User/sdram/bsp_sdram.c ****   {
 1627              		.loc 1 510 0 discriminator 3
 1628 0062 0133     		adds	r3, r3, #1
 1629              	.LVL98:
 1630              	.L47:
 510:User/sdram/bsp_sdram.c ****   {
 1631              		.loc 1 510 0 is_stmt 0 discriminator 1
 1632 0064 B3F1007F 		cmp	r3, #33554432
 1633 0068 F6D3     		bcc	.L48
 1634 006a 0023     		movs	r3, #0
 1635              	.LVL99:
 1636 006c 05E0     		b	.L49
 1637              	.LVL100:
 1638              	.L50:
 513:User/sdram/bsp_sdram.c ****   }
 514:User/sdram/bsp_sdram.c **** 
 515:User/sdram/bsp_sdram.c ****   /* 向整个SDRAM写入数据  16位 */
 516:User/sdram/bsp_sdram.c ****   for (counter = 0; counter < SDRAM_SIZE / 2; counter++)
 517:User/sdram/bsp_sdram.c ****   {
 518:User/sdram/bsp_sdram.c ****     *(__IO uint16_t *)(SDRAM_BANK_ADDR + 2 * counter) = (uint16_t)(uhWritedata_16b + counter);
 1639              		.loc 1 518 0 is_stmt 1 discriminator 3
 1640 006e 03F1D042 		add	r2, r3, #1744830464
 1641 0072 5200     		lsls	r2, r2, #1
 1642 0074 99B2     		uxth	r1, r3
 1643 0076 1180     		strh	r1, [r2]	@ movhi
 516:User/sdram/bsp_sdram.c ****   {
 1644              		.loc 1 516 0 discriminator 3
 1645 0078 0133     		adds	r3, r3, #1
 1646              	.LVL101:
ARM GAS  /tmp/ccOof51X.s 			page 39


 1647              	.L49:
 516:User/sdram/bsp_sdram.c ****   {
 1648              		.loc 1 516 0 is_stmt 0 discriminator 1
 1649 007a B3F1007F 		cmp	r3, #33554432
 1650 007e F6D3     		bcc	.L50
 1651 0080 0021     		movs	r1, #0
 1652              	.LVL102:
 1653              	.L51:
 519:User/sdram/bsp_sdram.c ****   }
 520:User/sdram/bsp_sdram.c **** 
 521:User/sdram/bsp_sdram.c ****   /* 读取 SDRAM 数据并检测*/
 522:User/sdram/bsp_sdram.c ****   for (counter = 0; counter < SDRAM_SIZE / 2; counter++)
 1654              		.loc 1 522 0 is_stmt 1 discriminator 1
 1655 0082 B1F1007F 		cmp	r1, #33554432
 1656 0086 0ED2     		bcs	.L57
 523:User/sdram/bsp_sdram.c ****   {
 524:User/sdram/bsp_sdram.c ****     uhReaddata_16b = *(__IO uint16_t *)(SDRAM_BANK_ADDR + 2 * counter); //从该地址读出数据
 1657              		.loc 1 524 0
 1658 0088 01F1D043 		add	r3, r1, #1744830464
 1659 008c 5B00     		lsls	r3, r3, #1
 1660 008e 1B88     		ldrh	r3, [r3]
 1661 0090 9BB2     		uxth	r3, r3
 1662              	.LVL103:
 525:User/sdram/bsp_sdram.c **** 
 526:User/sdram/bsp_sdram.c ****     if (uhReaddata_16b != (uint16_t)(uhWritedata_16b + counter)) //检测数据，若不相等，跳出函数,返
 1663              		.loc 1 526 0
 1664 0092 8AB2     		uxth	r2, r1
 1665 0094 9342     		cmp	r3, r2
 1666 0096 01D1     		bne	.L58
 522:User/sdram/bsp_sdram.c ****   {
 1667              		.loc 1 522 0 discriminator 2
 1668 0098 0131     		adds	r1, r1, #1
 1669              	.LVL104:
 1670 009a F2E7     		b	.L51
 1671              	.L58:
 527:User/sdram/bsp_sdram.c ****     {
 528:User/sdram/bsp_sdram.c ****       SDRAM_ERROR("16位数据读写错误！出错位置：%d", counter);
 1672              		.loc 1 528 0
 1673 009c 0648     		ldr	r0, .L59+8
 1674 009e FFF7FEFF 		bl	printf
 1675              	.LVL105:
 529:User/sdram/bsp_sdram.c **** 
 530:User/sdram/bsp_sdram.c ****       return 0;
 1676              		.loc 1 530 0
 1677 00a2 0020     		movs	r0, #0
 1678 00a4 08BD     		pop	{r3, pc}
 1679              	.LVL106:
 1680              	.L57:
 531:User/sdram/bsp_sdram.c ****     }
 532:User/sdram/bsp_sdram.c ****   }
 533:User/sdram/bsp_sdram.c **** 
 534:User/sdram/bsp_sdram.c ****   SDRAM_INFO("SDRAM读写测试正常！");
 1681              		.loc 1 534 0
 1682 00a6 0548     		ldr	r0, .L59+12
 1683 00a8 FFF7FEFF 		bl	puts
 1684              	.LVL107:
 535:User/sdram/bsp_sdram.c ****   /*检测正常，return 1 */
ARM GAS  /tmp/ccOof51X.s 			page 40


 536:User/sdram/bsp_sdram.c ****   return 1;
 1685              		.loc 1 536 0
 1686 00ac 0120     		movs	r0, #1
 537:User/sdram/bsp_sdram.c **** }
 1687              		.loc 1 537 0
 1688 00ae 08BD     		pop	{r3, pc}
 1689              	.L60:
 1690              		.align	2
 1691              	.L59:
 1692 00b0 00000000 		.word	.LC0
 1693 00b4 40000000 		.word	.LC1
 1694 00b8 74000000 		.word	.LC2
 1695 00bc A8000000 		.word	.LC3
 1696              		.cfi_endproc
 1697              	.LFE148:
 1699              		.comm	hsdram1,52,4
 1700              		.section	.bss.Command,"aw",%nobits
 1701              		.align	2
 1702              		.set	.LANCHOR0,. + 0
 1705              	Command:
 1706 0000 00000000 		.space	16
 1706      00000000 
 1706      00000000 
 1706      00000000 
 1707              		.section	.rodata.SDRAM_Test.str1.4,"aMS",%progbits,1
 1708              		.align	2
 1709              	.LC0:
 1710 0000 3C3C2D53 		.ascii	"<<-SDRAM-INFO->> \325\375\324\332\274\354\262\342SD"
 1710      4452414D 
 1710      2D494E46 
 1710      4F2D3E3E 
 1710      20D5FDD4 
 1711 001b 52414DA3 		.ascii	"RAM\243\254\322\3248\316\273\241\24216\316\273\265\304"
 1711      ACD2D438 
 1711      CEBBA1A2 
 1711      3136CEBB 
 1711      B5C4
 1712 002d B7BDCABD 		.ascii	"\267\275\312\275\266\301\320\264sdram...\000"
 1712      B6C1D0B4 
 1712      73647261 
 1712      6D2E2E2E 
 1712      00
 1713 003e 0000     		.space	2
 1714              	.LC1:
 1715 0040 3C3C2D53 		.ascii	"<<-SDRAM-ERROR->> 8\316\273\312\375\276\335\266\301"
 1715      4452414D 
 1715      2D455252 
 1715      4F522D3E 
 1715      3E2038CE 
 1716 005b D0B4B4ED 		.ascii	"\320\264\264\355\316\363\243\241\263\366\264\355\316"
 1716      CEF3A3A1 
 1716      B3F6B4ED 
 1716      CE
 1717 0068 BBD6C3A3 		.ascii	"\273\326\303\243\272%d\012\000"
 1717      BA25640A 
 1717      00
 1718 0071 000000   		.space	3
ARM GAS  /tmp/ccOof51X.s 			page 41


 1719              	.LC2:
 1720 0074 3C3C2D53 		.ascii	"<<-SDRAM-ERROR->> 16\316\273\312\375\276\335\266\301"
 1720      4452414D 
 1720      2D455252 
 1720      4F522D3E 
 1720      3E203136 
 1721 0090 D0B4B4ED 		.ascii	"\320\264\264\355\316\363\243\241\263\366\264\355\316"
 1721      CEF3A3A1 
 1721      B3F6B4ED 
 1721      CE
 1722 009d BBD6C3A3 		.ascii	"\273\326\303\243\272%d\012\000"
 1722      BA25640A 
 1722      00
 1723 00a6 0000     		.space	2
 1724              	.LC3:
 1725 00a8 3C3C2D53 		.ascii	"<<-SDRAM-INFO->> SDRAM\266\301\320\264\262\342\312\324"
 1725      4452414D 
 1725      2D494E46 
 1725      4F2D3E3E 
 1725      20534452 
 1726 00c6 D5FDB3A3 		.ascii	"\325\375\263\243\243\241\000"
 1726      A3A100
 1727              		.text
 1728              	.Letext0:
 1729              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 1730              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 1731              		.file 4 "Libraries/CMSIS/Include/core_cm7.h"
 1732              		.file 5 "Libraries/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 1733              		.file 6 "Libraries/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 1734              		.file 7 "/usr/include/newlib/sys/lock.h"
 1735              		.file 8 "/usr/include/newlib/sys/_types.h"
 1736              		.file 9 "/usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h"
 1737              		.file 10 "/usr/include/newlib/sys/reent.h"
 1738              		.file 11 "/usr/include/newlib/math.h"
 1739              		.file 12 "Libraries/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 1740              		.file 13 "Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 1741              		.file 14 "Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 1742              		.file 15 "Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 1743              		.file 16 "Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h"
 1744              		.file 17 "Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 1745              		.file 18 "Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_fmc.h"
 1746              		.file 19 "Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sdram.h"
 1747              		.file 20 "Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 1748              		.file 21 "/usr/include/newlib/stdio.h"
 1749              		.file 22 "<built-in>"
ARM GAS  /tmp/ccOof51X.s 			page 42


DEFINED SYMBOLS
                            *ABS*:0000000000000000 bsp_sdram.c
     /tmp/ccOof51X.s:17     .text.SDRAM_delay:0000000000000000 $t
     /tmp/ccOof51X.s:23     .text.SDRAM_delay:0000000000000000 SDRAM_delay
     /tmp/ccOof51X.s:66     .text.SDRAM_delay:0000000000000024 $d
     /tmp/ccOof51X.s:71     .text.SDRAM_GPIO_Config:0000000000000000 $t
     /tmp/ccOof51X.s:77     .text.SDRAM_GPIO_Config:0000000000000000 SDRAM_GPIO_Config
     /tmp/ccOof51X.s:466    .text.SDRAM_GPIO_Config:0000000000000370 $d
     /tmp/ccOof51X.s:468    .text.SDRAM_GPIO_Config:0000000000000374 $t
     /tmp/ccOof51X.s:1127   .text.SDRAM_GPIO_Config:0000000000000840 $d
     /tmp/ccOof51X.s:1138   .text.SDRAM_InitSequence:0000000000000000 $t
     /tmp/ccOof51X.s:1144   .text.SDRAM_InitSequence:0000000000000000 SDRAM_InitSequence
     /tmp/ccOof51X.s:1238   .text.SDRAM_InitSequence:0000000000000084 $d
                            *COM*:0000000000000034 hsdram1
     /tmp/ccOof51X.s:1244   .text.SDRAM_Init:0000000000000000 $t
     /tmp/ccOof51X.s:1251   .text.SDRAM_Init:0000000000000000 SDRAM_Init
     /tmp/ccOof51X.s:1378   .text.SDRAM_Init:00000000000000a8 $d
     /tmp/ccOof51X.s:1385   .text.SDRAM_WriteBuffer:0000000000000000 $t
     /tmp/ccOof51X.s:1392   .text.SDRAM_WriteBuffer:0000000000000000 SDRAM_WriteBuffer
     /tmp/ccOof51X.s:1457   .text.SDRAM_WriteBuffer:0000000000000038 $d
     /tmp/ccOof51X.s:1462   .text.SDRAM_ReadBuffer:0000000000000000 $t
     /tmp/ccOof51X.s:1469   .text.SDRAM_ReadBuffer:0000000000000000 SDRAM_ReadBuffer
     /tmp/ccOof51X.s:1529   .text.SDRAM_ReadBuffer:0000000000000034 $d
     /tmp/ccOof51X.s:1534   .text.SDRAM_Test:0000000000000000 $t
     /tmp/ccOof51X.s:1541   .text.SDRAM_Test:0000000000000000 SDRAM_Test
     /tmp/ccOof51X.s:1692   .text.SDRAM_Test:00000000000000b0 $d
     /tmp/ccOof51X.s:1701   .bss.Command:0000000000000000 $d
     /tmp/ccOof51X.s:1705   .bss.Command:0000000000000000 Command
     /tmp/ccOof51X.s:1708   .rodata.SDRAM_Test.str1.4:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_SDRAM_SendCommand
HAL_SDRAM_ProgramRefreshRate
HAL_RCCEx_PeriphCLKConfig
HAL_SDRAM_Init
HAL_SDRAM_WriteProtection_Disable
HAL_SDRAM_GetState
puts
printf
