<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SmartSnippets DA1459x SDK: sdk/bsp/peripherals/include/hw_qspi_v2.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SmartSnippets DA1459x SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_243a4ba6b4f893d71afbb5a3e90552fa.html">sdk</a></li><li class="navelem"><a class="el" href="dir_1b831ef1cecb49d6eddab2beb5a76e48.html">bsp</a></li><li class="navelem"><a class="el" href="dir_937144c9b7a1e4674ae40c2b5f1a4e9d.html">peripherals</a></li><li class="navelem"><a class="el" href="dir_4127c30225f0c1d044a3c954a898f814.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">hw_qspi_v2.h File Reference<div class="ingroups"><a class="el" href="group___p_l_a_t_f_o_r_m___d_e_v_i_c_e.html">Platform/Device</a> &raquo; <a class="el" href="group___p_l_a___d_r_i_v_e_r_s.html">Drivers</a> &raquo; <a class="el" href="group___p_l_a___d_r_i___m_e_m_o_r_y.html">Memory Drivers</a> &raquo; <a class="el" href="group___h_w___q_s_p_i.html">QSPI Flash Memory Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Definition of API for the QSPI Low Level Driver.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;<a class="el" href="sdk__defs_8h_source.html">sdk_defs.h</a>&gt;</code><br />
</div>
<p><a href="hw__qspi__v2_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhw__qspi__data__t.html">hw_qspi_data_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This union is used in order to allow different size access when reading/writing to QSPIC_READDATA_REG, QSPIC_WRITEDATA_REG, QSPIC_DUMMYDATA_REG because.  <a href="unionhw__qspi__data__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__qspi__config__t.html">hw_qspi_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC configuration structure.  <a href="structhw__qspi__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__qspi__read__instr__config__t.html">hw_qspi_read_instr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read instruction configuration structure (auto access mode)  <a href="structhw__qspi__read__instr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__qspi__erase__instr__config__t.html">hw_qspi_erase_instr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC Erase instruction configuration structure (auto access mode)  <a href="structhw__qspi__erase__instr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__qspi__read__status__instr__config__t.html">hw_qspi_read_status_instr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC read status instruction configuration structure (auto access mode)  <a href="structhw__qspi__read__status__instr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__qspi__write__enable__instr__config__t.html">hw_qspi_write_enable_instr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC write enable instruction configuration structure (auto access mode)  <a href="structhw__qspi__write__enable__instr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__qspi__page__program__instr__config__t.html">hw_qspi_page_program_instr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC Page Program instruction configuration structure (manual access mode)  <a href="structhw__qspi__page__program__instr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__qspi__suspend__resume__instr__config__t.html">hw_qspi_suspend_resume_instr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC Erase suspend/resume instruction structure (auto access mode)  <a href="structhw__qspi__suspend__resume__instr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaeb336781b1879938a2b47b5260bfa723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gaeb336781b1879938a2b47b5260bfa723">HW_QSPIC_REG_GETF</a>(id,  reg,  field)</td></tr>
<tr class="memdesc:gaeb336781b1879938a2b47b5260bfa723"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the value of a field of a QSPIC register.  <a href="group___h_w___q_s_p_i.html#gaeb336781b1879938a2b47b5260bfa723">More...</a><br /></td></tr>
<tr class="separator:gaeb336781b1879938a2b47b5260bfa723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38837831fc96740e3448d31190e5dbe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga38837831fc96740e3448d31190e5dbe3">HW_QSPIC_REG_SETF</a>(id,  reg,  field,  new_val)</td></tr>
<tr class="memdesc:ga38837831fc96740e3448d31190e5dbe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the value of a field of a QSPIC register.  <a href="group___h_w___q_s_p_i.html#ga38837831fc96740e3448d31190e5dbe3">More...</a><br /></td></tr>
<tr class="separator:ga38837831fc96740e3448d31190e5dbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9693817d21c542dedbc2a489d5b912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga7a9693817d21c542dedbc2a489d5b912">HW_QSPIC_REG_SET_BIT</a>(id,  reg,  field)&#160;&#160;&#160;QSPIBA(id)-&gt;QSPIC_##reg##_REG |= (1 &lt;&lt; QSPIC_QSPIC_##reg##_REG_##QSPIC_##field##_Pos)</td></tr>
<tr class="memdesc:ga7a9693817d21c542dedbc2a489d5b912"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a bit of a QSPIC register.  <a href="group___h_w___q_s_p_i.html#ga7a9693817d21c542dedbc2a489d5b912">More...</a><br /></td></tr>
<tr class="separator:ga7a9693817d21c542dedbc2a489d5b912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9944bbd72c842dea42cc60ec2f35f35b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga9944bbd72c842dea42cc60ec2f35f35b">HW_QSPIC_REG_CLR_BIT</a>(id,  reg,  field)&#160;&#160;&#160;QSPIBA(id)-&gt;QSPIC_##reg##_REG &amp;= ~QSPIC_QSPIC_##reg##_REG_##QSPIC_##field##_Msk</td></tr>
<tr class="memdesc:ga9944bbd72c842dea42cc60ec2f35f35b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear a bit of a QSPIC register.  <a href="group___h_w___q_s_p_i.html#ga9944bbd72c842dea42cc60ec2f35f35b">More...</a><br /></td></tr>
<tr class="separator:ga9944bbd72c842dea42cc60ec2f35f35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga4aa104c1887c31fa5fdda9d09ff57a97"><td class="memItemLeft" align="right" valign="top">typedef void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a></td></tr>
<tr class="memdesc:ga4aa104c1887c31fa5fdda9d09ff57a97"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI Controller ID.  <a href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">More...</a><br /></td></tr>
<tr class="separator:ga4aa104c1887c31fa5fdda9d09ff57a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga73a7e238d7dc63182fe0026c480872e5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga73a7e238d7dc63182fe0026c480872e5">HW_QSPI_ACCESS_MODE</a> { <a class="el" href="group___h_w___q_s_p_i.html#gga73a7e238d7dc63182fe0026c480872e5a1037e5310f8100adfd42a074c8bd2127">HW_QSPI_ACCESS_MODE_MANUAL</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#gga73a7e238d7dc63182fe0026c480872e5aeb981f179420e274f64e5dad19cfe19c">HW_QSPI_ACCESS_MODE_AUTO</a> = 1
 }</td></tr>
<tr class="memdesc:ga73a7e238d7dc63182fe0026c480872e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC memory access mode.  <a href="group___h_w___q_s_p_i.html#ga73a7e238d7dc63182fe0026c480872e5">More...</a><br /></td></tr>
<tr class="separator:ga73a7e238d7dc63182fe0026c480872e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b31012e4ee1a0afdb3bc394f0d97743"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga7b31012e4ee1a0afdb3bc394f0d97743">HW_QSPI_ADDR_SIZE</a> { <a class="el" href="group___h_w___q_s_p_i.html#gga7b31012e4ee1a0afdb3bc394f0d97743a9bd039cd2cf1bfa5f6b025828c273af8">HW_QSPI_ADDR_SIZE_24</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#gga7b31012e4ee1a0afdb3bc394f0d97743a8162da815fe79d5dd41231e249b7ac1f">HW_QSPI_ADDR_SIZE_32</a> = 1
 }</td></tr>
<tr class="memdesc:ga7b31012e4ee1a0afdb3bc394f0d97743"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC memory address size.  <a href="group___h_w___q_s_p_i.html#ga7b31012e4ee1a0afdb3bc394f0d97743">More...</a><br /></td></tr>
<tr class="separator:ga7b31012e4ee1a0afdb3bc394f0d97743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga604b6c149c9e933d2e6606f2e5bc8f6c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga604b6c149c9e933d2e6606f2e5bc8f6c">HW_QSPI_BUS_MODE</a> { <a class="el" href="group___h_w___q_s_p_i.html#gga604b6c149c9e933d2e6606f2e5bc8f6caca5039bdedd96187fe41e2c66916b09a">HW_QSPI_BUS_MODE_SINGLE</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#gga604b6c149c9e933d2e6606f2e5bc8f6cadc76e45c2447138001d3d08ecf9a33b9">HW_QSPI_BUS_MODE_DUAL</a> = 1, 
<a class="el" href="group___h_w___q_s_p_i.html#gga604b6c149c9e933d2e6606f2e5bc8f6ca76bb931e961190106991f4252af5a2cd">HW_QSPI_BUS_MODE_QUAD</a> = 2
 }</td></tr>
<tr class="memdesc:ga604b6c149c9e933d2e6606f2e5bc8f6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC bus mode.  <a href="group___h_w___q_s_p_i.html#ga604b6c149c9e933d2e6606f2e5bc8f6c">More...</a><br /></td></tr>
<tr class="separator:ga604b6c149c9e933d2e6606f2e5bc8f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c3de24c2cbc627b52dc97fc7a0bbde"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga12c3de24c2cbc627b52dc97fc7a0bbde">HW_QSPI_BUS_STATUS</a> { <a class="el" href="group___h_w___q_s_p_i.html#gga12c3de24c2cbc627b52dc97fc7a0bbdea3f6ec8c0a31cc9e46d543bb8630a0ae6">HW_QSPI_BUS_STATUS_IDLE</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#gga12c3de24c2cbc627b52dc97fc7a0bbdea2c24a3a522a5d617a87f6c8dca7151a8">HW_QSPI_BUS_STATUS_ACTIVE</a> = 1
 }</td></tr>
<tr class="memdesc:ga12c3de24c2cbc627b52dc97fc7a0bbde"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC Bus status.  <a href="group___h_w___q_s_p_i.html#ga12c3de24c2cbc627b52dc97fc7a0bbde">More...</a><br /></td></tr>
<tr class="separator:ga12c3de24c2cbc627b52dc97fc7a0bbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ea83faa8dbc646591dd07d41eee47b4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga9ea83faa8dbc646591dd07d41eee47b4">HW_QSPI_BUSY_LEVEL</a> { <a class="el" href="group___h_w___q_s_p_i.html#gga9ea83faa8dbc646591dd07d41eee47b4ababbeb28aa9469ac70df211bd8c9c853">HW_QSPI_BUSY_LEVEL_LOW</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#gga9ea83faa8dbc646591dd07d41eee47b4a7123d55319171e5c7c0081de25864d84">HW_QSPI_BUSY_LEVEL_HIGH</a> = 1
 }</td></tr>
<tr class="memdesc:ga9ea83faa8dbc646591dd07d41eee47b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC device busy status setting.  <a href="group___h_w___q_s_p_i.html#ga9ea83faa8dbc646591dd07d41eee47b4">More...</a><br /></td></tr>
<tr class="separator:ga9ea83faa8dbc646591dd07d41eee47b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e565d26123441e2e211463f890a0192"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga0e565d26123441e2e211463f890a0192">HW_QSPI_CLK_DIV</a> { <a class="el" href="group___h_w___q_s_p_i.html#gga0e565d26123441e2e211463f890a0192a3b72e18dbbf3999b5553b3b64129052b">HW_QSPI_CLK_DIV_1</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#gga0e565d26123441e2e211463f890a0192a05ac097ba222e6af33f77b4bff1c811b">HW_QSPI_CLK_DIV_2</a> = 1, 
<a class="el" href="group___h_w___q_s_p_i.html#gga0e565d26123441e2e211463f890a0192ada117cfd79ed3d546d5ac9670f2ad1b0">HW_QSPI_CLK_DIV_4</a> = 2, 
<a class="el" href="group___h_w___q_s_p_i.html#gga0e565d26123441e2e211463f890a0192a7c5a130b0a5745e768bbb9cd7dffa754">HW_QSPI_CLK_DIV_8</a> = 3
 }</td></tr>
<tr class="memdesc:ga0e565d26123441e2e211463f890a0192"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC clock divider.  <a href="group___h_w___q_s_p_i.html#ga0e565d26123441e2e211463f890a0192">More...</a><br /></td></tr>
<tr class="separator:ga0e565d26123441e2e211463f890a0192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb3341c44dd6232679a677e30029bf7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gaacb3341c44dd6232679a677e30029bf7">HW_QSPI_CLK_MODE</a> { <a class="el" href="group___h_w___q_s_p_i.html#ggaacb3341c44dd6232679a677e30029bf7aecbb0649d30badfc717a553dd140f577">HW_QSPI_CLK_MODE_LOW</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#ggaacb3341c44dd6232679a677e30029bf7a0a0d6699f16d8b5c30869c610d02667c">HW_QSPI_CLK_MODE_HIGH</a> = 1
 }</td></tr>
<tr class="memdesc:gaacb3341c44dd6232679a677e30029bf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC clock mode.  <a href="group___h_w___q_s_p_i.html#gaacb3341c44dd6232679a677e30029bf7">More...</a><br /></td></tr>
<tr class="separator:gaacb3341c44dd6232679a677e30029bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a0b8e37b587e7a66037b09ada4b4473"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga7a0b8e37b587e7a66037b09ada4b4473">HW_QSPI_CONTINUOUS_MODE</a> { <a class="el" href="group___h_w___q_s_p_i.html#gga7a0b8e37b587e7a66037b09ada4b4473ad22a0663aeff383c5d70ab535c55ff94">HW_QSPI_CONTINUOUS_MODE_DISABLE</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#gga7a0b8e37b587e7a66037b09ada4b4473af1bd23076f7041267915b7ffb142b1f0">HW_QSPI_CONTINUOUS_MODE_ENABLE</a> = 1
 }</td></tr>
<tr class="memdesc:ga7a0b8e37b587e7a66037b09ada4b4473"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC continuous mode.  <a href="group___h_w___q_s_p_i.html#ga7a0b8e37b587e7a66037b09ada4b4473">More...</a><br /></td></tr>
<tr class="separator:ga7a0b8e37b587e7a66037b09ada4b4473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3739b9e69513e2d3f6509ce70eb36d9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gac3739b9e69513e2d3f6509ce70eb36d9">HW_QSPI_DRIVE_CURRENT</a> { <a class="el" href="group___h_w___q_s_p_i.html#ggac3739b9e69513e2d3f6509ce70eb36d9a5a740f1c21d338076513d7023276960f">HW_QSPI_DRIVE_CURRENT_4</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#ggac3739b9e69513e2d3f6509ce70eb36d9a7c80a809bde14c8047128f4c3fb1e49c">HW_QSPI_DRIVE_CURRENT_8</a> = 1, 
<a class="el" href="group___h_w___q_s_p_i.html#ggac3739b9e69513e2d3f6509ce70eb36d9ac9660f0ad8f7f8061f6297811eeafb29">HW_QSPI_DRIVE_CURRENT_12</a> = 2, 
<a class="el" href="group___h_w___q_s_p_i.html#ggac3739b9e69513e2d3f6509ce70eb36d9a989bd9b7c5fadd881bad07cf540560b1">HW_QSPI_DRIVE_CURRENT_16</a> = 3
 }</td></tr>
<tr class="memdesc:gac3739b9e69513e2d3f6509ce70eb36d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC pads drive current strength.  <a href="group___h_w___q_s_p_i.html#gac3739b9e69513e2d3f6509ce70eb36d9">More...</a><br /></td></tr>
<tr class="separator:gac3739b9e69513e2d3f6509ce70eb36d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c9d015a436cc681be6d2aebcbda265f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga6c9d015a436cc681be6d2aebcbda265f">HW_QSPI_EXTRA_BYTE</a> { <a class="el" href="group___h_w___q_s_p_i.html#gga6c9d015a436cc681be6d2aebcbda265fa35ec1fb817c91b756e255a324a159029">HW_QSPI_EXTRA_BYTE_DISABLE</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#gga6c9d015a436cc681be6d2aebcbda265fa834b67bc913c1ffdfe09289ccf850e3c">HW_QSPI_EXTRA_BYTE_ENABLE</a> = 1
 }</td></tr>
<tr class="memdesc:ga6c9d015a436cc681be6d2aebcbda265f"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC extra byte setting in auto access mode.  <a href="group___h_w___q_s_p_i.html#ga6c9d015a436cc681be6d2aebcbda265f">More...</a><br /></td></tr>
<tr class="separator:ga6c9d015a436cc681be6d2aebcbda265f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554837b141e95c68a209d9f0d45ae9e4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga554837b141e95c68a209d9f0d45ae9e4">HW_QSPI_EXTRA_BYTE_HALF</a> { <a class="el" href="group___h_w___q_s_p_i.html#gga554837b141e95c68a209d9f0d45ae9e4a7ed70d8bc9686c9d616f4359cb1e762f">HW_QSPI_EXTRA_BYTE_HALF_DISABLE</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#gga554837b141e95c68a209d9f0d45ae9e4a834ec6f29432b7e9a4230858a541ba25">HW_QSPI_EXTRA_BYTE_HALF_ENABLE</a> = 1
 }</td></tr>
<tr class="memdesc:ga554837b141e95c68a209d9f0d45ae9e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC extra byte half setting in auto access mode.  <a href="group___h_w___q_s_p_i.html#ga554837b141e95c68a209d9f0d45ae9e4">More...</a><br /></td></tr>
<tr class="separator:ga554837b141e95c68a209d9f0d45ae9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1986448d78b6f585d823fa0ac9b02b87"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga1986448d78b6f585d823fa0ac9b02b87">HW_QSPI_HREADY_MODE</a> { <a class="el" href="group___h_w___q_s_p_i.html#gga1986448d78b6f585d823fa0ac9b02b87ae5e59ba5e5e3ad1d35913050a76b033e">HW_QSPI_HREADY_MODE_WAIT</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#gga1986448d78b6f585d823fa0ac9b02b87ae09105492bf48b09cf152d211eaa6a6a">HW_QSPI_HREADY_MODE_NO_WAIT</a> = 1
 }</td></tr>
<tr class="memdesc:ga1986448d78b6f585d823fa0ac9b02b87"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC HREADY signal mode when accessing the WRITEDATA, READDATA and DUMMYDATA registers.  <a href="group___h_w___q_s_p_i.html#ga1986448d78b6f585d823fa0ac9b02b87">More...</a><br /></td></tr>
<tr class="separator:ga1986448d78b6f585d823fa0ac9b02b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40f196f1512d97463f10d6dc3011dec"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gae40f196f1512d97463f10d6dc3011dec">HW_QSPI_IO_DIR</a> { <a class="el" href="group___h_w___q_s_p_i.html#ggae40f196f1512d97463f10d6dc3011decae1375e4f5c2577d1411537a228ca7e51">HW_QSPI_IO_DIR_AUTO_SEL</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#ggae40f196f1512d97463f10d6dc3011deca93b2fc7201331c41ecb47c5457d37056">HW_QSPI_IO_DIR_OUTPUT</a> = 1
 }</td></tr>
<tr class="memdesc:gae40f196f1512d97463f10d6dc3011dec"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC pad direction.  <a href="group___h_w___q_s_p_i.html#gae40f196f1512d97463f10d6dc3011dec">More...</a><br /></td></tr>
<tr class="separator:gae40f196f1512d97463f10d6dc3011dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1f9c52bff563b523ca30416450f5f35"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gab1f9c52bff563b523ca30416450f5f35">HW_QSPI_IO_VALUE</a> { <a class="el" href="group___h_w___q_s_p_i.html#ggab1f9c52bff563b523ca30416450f5f35a2bac8c06316845e1b74ccd128cfc03ed">HW_QSPI_IO_VALUE_LOW</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#ggab1f9c52bff563b523ca30416450f5f35aded8881bc4f9ae9e8c615f34c9d12877">HW_QSPI_IO_VALUE_HIGH</a> = 1
 }</td></tr>
<tr class="memdesc:gab1f9c52bff563b523ca30416450f5f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC IO2/IO3 pad value.  <a href="group___h_w___q_s_p_i.html#gab1f9c52bff563b523ca30416450f5f35">More...</a><br /></td></tr>
<tr class="separator:gab1f9c52bff563b523ca30416450f5f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2a6856a46da602cbe373d87a506a34e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gad2a6856a46da602cbe373d87a506a34e">HW_QSPI_READ_PIPE</a> { <a class="el" href="group___h_w___q_s_p_i.html#ggad2a6856a46da602cbe373d87a506a34eab8d877378996b6d7e5f98a0d3abefa3e">HW_QSPI_READ_PIPE_DISABLE</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#ggad2a6856a46da602cbe373d87a506a34eaeeea23696ea8e400588eba983b31b131">HW_QSPI_READ_PIPE_ENABLE</a> = 1
 }</td></tr>
<tr class="memdesc:gad2a6856a46da602cbe373d87a506a34e"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC read pipe setting.  <a href="group___h_w___q_s_p_i.html#gad2a6856a46da602cbe373d87a506a34e">More...</a><br /></td></tr>
<tr class="separator:gad2a6856a46da602cbe373d87a506a34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3518fb153be120647607e1aac0a87c9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gaa3518fb153be120647607e1aac0a87c9">HW_QSPI_READ_PIPE_DELAY</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___q_s_p_i.html#ggaa3518fb153be120647607e1aac0a87c9ad20b0e138bc14f941b8f04c6f920e70d">HW_QSPI_READ_PIPE_DELAY_0</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#ggaa3518fb153be120647607e1aac0a87c9a1c5c18e5300bcf2d4e606f551910f094">HW_QSPI_READ_PIPE_DELAY_1</a> = 1, 
<a class="el" href="group___h_w___q_s_p_i.html#ggaa3518fb153be120647607e1aac0a87c9a108cba6547e1b2b2b149a287602ecff7">HW_QSPI_READ_PIPE_DELAY_2</a> = 2, 
<a class="el" href="group___h_w___q_s_p_i.html#ggaa3518fb153be120647607e1aac0a87c9a9ef7efeff246ea7b9173d37c36e53e24">HW_QSPI_READ_PIPE_DELAY_3</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___h_w___q_s_p_i.html#ggaa3518fb153be120647607e1aac0a87c9ad31f2d2ea1bc631d1c5b410e111fb1fa">HW_QSPI_READ_PIPE_DELAY_4</a> = 4, 
<a class="el" href="group___h_w___q_s_p_i.html#ggaa3518fb153be120647607e1aac0a87c9a5f332204b49208e0ffe218ba7e5cbec3">HW_QSPI_READ_PIPE_DELAY_5</a> = 5, 
<a class="el" href="group___h_w___q_s_p_i.html#ggaa3518fb153be120647607e1aac0a87c9a704ddab0bd5061deb1177b3d57a07401">HW_QSPI_READ_PIPE_DELAY_6</a> = 6, 
<a class="el" href="group___h_w___q_s_p_i.html#ggaa3518fb153be120647607e1aac0a87c9ae5cb7fc6638701d7ac6bf0e1c8c36f6d">HW_QSPI_READ_PIPE_DELAY_7</a> = 7
<br />
 }</td></tr>
<tr class="memdesc:gaa3518fb153be120647607e1aac0a87c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC Read pipe clock delay in relation to the falling edge of QSPI_SCK.  <a href="group___h_w___q_s_p_i.html#gaa3518fb153be120647607e1aac0a87c9">More...</a><br /></td></tr>
<tr class="separator:gaa3518fb153be120647607e1aac0a87c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f21c08ed361bcc72e6cf6ac96b5a857"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga0f21c08ed361bcc72e6cf6ac96b5a857">HW_QSPI_SAMPLING_EDGE</a> { <a class="el" href="group___h_w___q_s_p_i.html#gga0f21c08ed361bcc72e6cf6ac96b5a857a295503b8d332685969c06c4d05bfbaca">HW_QSPI_SAMPLING_EDGE_POS</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#gga0f21c08ed361bcc72e6cf6ac96b5a857a2fbb9728a5eb6e2448f651dfb72bd512">HW_QSPI_SAMPLING_EDGE_NEG</a> = 1
 }</td></tr>
<tr class="memdesc:ga0f21c08ed361bcc72e6cf6ac96b5a857"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC clock edge setting for the sampling of the incoming data when the read pipe is disabled.  <a href="group___h_w___q_s_p_i.html#ga0f21c08ed361bcc72e6cf6ac96b5a857">More...</a><br /></td></tr>
<tr class="separator:ga0f21c08ed361bcc72e6cf6ac96b5a857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b91c8f3fd1797b6b0c44f410e2306a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga91b91c8f3fd1797b6b0c44f410e2306a">HW_QSPI_SLEW_RATE</a> { <a class="el" href="group___h_w___q_s_p_i.html#gga91b91c8f3fd1797b6b0c44f410e2306aa8ad13336cbb2430f91fb17c64f3327b4">HW_QSPI_SLEW_RATE_0</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#gga91b91c8f3fd1797b6b0c44f410e2306aabfd6638bd2b629025d94ff09cd7c22f2">HW_QSPI_SLEW_RATE_1</a> = 1, 
<a class="el" href="group___h_w___q_s_p_i.html#gga91b91c8f3fd1797b6b0c44f410e2306aa5db696c827bffdac904828d4e5ce0f4e">HW_QSPI_SLEW_RATE_2</a> = 2, 
<a class="el" href="group___h_w___q_s_p_i.html#gga91b91c8f3fd1797b6b0c44f410e2306aa8dea3b352e948851a28252668a6888ab">HW_QSPI_SLEW_RATE_3</a> = 3
 }</td></tr>
<tr class="memdesc:ga91b91c8f3fd1797b6b0c44f410e2306a"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPIC pads slew rate.  <a href="group___h_w___q_s_p_i.html#ga91b91c8f3fd1797b6b0c44f410e2306a">More...</a><br /></td></tr>
<tr class="separator:ga91b91c8f3fd1797b6b0c44f410e2306a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7674b2bcd8eb52ebc17f6b976f63b9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gabc7674b2bcd8eb52ebc17f6b976f63b9">HW_QSPI_ERASE_STATUS</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___q_s_p_i.html#ggabc7674b2bcd8eb52ebc17f6b976f63b9a98c97e950d3a5a9362c2148e95811792">HW_QSPI_ERASE_STATUS_NO</a> = 0, 
<a class="el" href="group___h_w___q_s_p_i.html#ggabc7674b2bcd8eb52ebc17f6b976f63b9ae0c2e677c90e63463a8297e77b10dd16">HW_QSPI_ERASE_STATUS_PENDING</a> = 1, 
<a class="el" href="group___h_w___q_s_p_i.html#ggabc7674b2bcd8eb52ebc17f6b976f63b9af3e65f408871064da190f15183986c43">HW_QSPI_ERASE_STATUS_RUNNING</a> = 2, 
<a class="el" href="group___h_w___q_s_p_i.html#ggabc7674b2bcd8eb52ebc17f6b976f63b9a56c52e3daa1749f84a2607271474c0f5">HW_QSPI_ERASE_STATUS_SUSPENDED</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___h_w___q_s_p_i.html#ggabc7674b2bcd8eb52ebc17f6b976f63b9a18ce26736db81a582ee681c336df085f">HW_QSPI_ERASE_STATUS_FINISHING</a> = 4
<br />
 }</td></tr>
<tr class="memdesc:gabc7674b2bcd8eb52ebc17f6b976f63b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">The status of sector/block erasing.  <a href="group___h_w___q_s_p_i.html#gabc7674b2bcd8eb52ebc17f6b976f63b9">More...</a><br /></td></tr>
<tr class="separator:gabc7674b2bcd8eb52ebc17f6b976f63b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga81bc226415cf8f32f588498d642af397"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga81bc226415cf8f32f588498d642af397">hw_qspi_clock_enable</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga81bc226415cf8f32f588498d642af397"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable QSPI controller clock.  <a href="group___h_w___q_s_p_i.html#ga81bc226415cf8f32f588498d642af397">More...</a><br /></td></tr>
<tr class="separator:ga81bc226415cf8f32f588498d642af397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5fc6797760b82d9944cf9bf9273e166"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gad5fc6797760b82d9944cf9bf9273e166">hw_qspi_clock_disable</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:gad5fc6797760b82d9944cf9bf9273e166"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable QSPI controller clock.  <a href="group___h_w___q_s_p_i.html#gad5fc6797760b82d9944cf9bf9273e166">More...</a><br /></td></tr>
<tr class="separator:gad5fc6797760b82d9944cf9bf9273e166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc5c62ed8b71ac581ad17c0b34421f7"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga4fc5c62ed8b71ac581ad17c0b34421f7">hw_qspi_cs_enable</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga4fc5c62ed8b71ac581ad17c0b34421f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CS on QSPI bus in manual access mode.  <a href="group___h_w___q_s_p_i.html#ga4fc5c62ed8b71ac581ad17c0b34421f7">More...</a><br /></td></tr>
<tr class="separator:ga4fc5c62ed8b71ac581ad17c0b34421f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b61bc68c19b9eecc1f0f2663d0cbf8a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga2b61bc68c19b9eecc1f0f2663d0cbf8a">hw_qspi_cs_disable</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga2b61bc68c19b9eecc1f0f2663d0cbf8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable CS on QSPI bus in manual access mode.  <a href="group___h_w___q_s_p_i.html#ga2b61bc68c19b9eecc1f0f2663d0cbf8a">More...</a><br /></td></tr>
<tr class="separator:ga2b61bc68c19b9eecc1f0f2663d0cbf8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e8a236a75187632ee8976a2f41ca8e7"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#ga12c3de24c2cbc627b52dc97fc7a0bbde">HW_QSPI_BUS_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga8e8a236a75187632ee8976a2f41ca8e7">hw_qspi_get_bus_status</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga8e8a236a75187632ee8976a2f41ca8e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get QSPIC Bus status.  <a href="group___h_w___q_s_p_i.html#ga8e8a236a75187632ee8976a2f41ca8e7">More...</a><br /></td></tr>
<tr class="separator:ga8e8a236a75187632ee8976a2f41ca8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfda0a02fd17eec3643d2de85bb4e0b"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga3cfda0a02fd17eec3643d2de85bb4e0b">hw_qspi_set_div</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#ga0e565d26123441e2e211463f890a0192">HW_QSPI_CLK_DIV</a> div)</td></tr>
<tr class="memdesc:ga3cfda0a02fd17eec3643d2de85bb4e0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set QSPIC clock divider.  <a href="group___h_w___q_s_p_i.html#ga3cfda0a02fd17eec3643d2de85bb4e0b">More...</a><br /></td></tr>
<tr class="separator:ga3cfda0a02fd17eec3643d2de85bb4e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa50f7e88557f4eff035db5b9842c3f1c"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#ga0e565d26123441e2e211463f890a0192">HW_QSPI_CLK_DIV</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gaa50f7e88557f4eff035db5b9842c3f1c">hw_qspi_get_div</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:gaa50f7e88557f4eff035db5b9842c3f1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get QSPIC clock divider.  <a href="group___h_w___q_s_p_i.html#gaa50f7e88557f4eff035db5b9842c3f1c">More...</a><br /></td></tr>
<tr class="separator:gaa50f7e88557f4eff035db5b9842c3f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae316a7a2540c5e6cfa3ac89c0fe7eec6"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gae316a7a2540c5e6cfa3ac89c0fe7eec6">hw_qspi_set_manual_access_bus_mode</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#ga604b6c149c9e933d2e6606f2e5bc8f6c">HW_QSPI_BUS_MODE</a> bus_mode)</td></tr>
<tr class="memdesc:gae316a7a2540c5e6cfa3ac89c0fe7eec6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set QSPIC bus mode in manual access mode.  <a href="group___h_w___q_s_p_i.html#gae316a7a2540c5e6cfa3ac89c0fe7eec6">More...</a><br /></td></tr>
<tr class="separator:gae316a7a2540c5e6cfa3ac89c0fe7eec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad147931bc2e7d41852adc8f291b75df0"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gad147931bc2e7d41852adc8f291b75df0">hw_qspi_set_access_mode</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#ga73a7e238d7dc63182fe0026c480872e5">HW_QSPI_ACCESS_MODE</a> access_mode)</td></tr>
<tr class="memdesc:gad147931bc2e7d41852adc8f291b75df0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set QSPIC access mode.  <a href="group___h_w___q_s_p_i.html#gad147931bc2e7d41852adc8f291b75df0">More...</a><br /></td></tr>
<tr class="separator:gad147931bc2e7d41852adc8f291b75df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga649e01c895366b557f5e3750c7ef2e7a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#ga73a7e238d7dc63182fe0026c480872e5">HW_QSPI_ACCESS_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga649e01c895366b557f5e3750c7ef2e7a">hw_qspi_get_access_mode</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga649e01c895366b557f5e3750c7ef2e7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get QSPIC access mode.  <a href="group___h_w___q_s_p_i.html#ga649e01c895366b557f5e3750c7ef2e7a">More...</a><br /></td></tr>
<tr class="separator:ga649e01c895366b557f5e3750c7ef2e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac415f4082e59ad23d80923f347a31a10"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gac415f4082e59ad23d80923f347a31a10">hw_qspi_set_clock_mode</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#gaacb3341c44dd6232679a677e30029bf7">HW_QSPI_CLK_MODE</a> clk_mode)</td></tr>
<tr class="memdesc:gac415f4082e59ad23d80923f347a31a10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set QSPIC clock mode.  <a href="group___h_w___q_s_p_i.html#gac415f4082e59ad23d80923f347a31a10">More...</a><br /></td></tr>
<tr class="separator:gac415f4082e59ad23d80923f347a31a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1422cd22e00c7f2a9926a7bf8485b3"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gaacb3341c44dd6232679a677e30029bf7">HW_QSPI_CLK_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga6f1422cd22e00c7f2a9926a7bf8485b3">hw_qspi_get_clock_mode</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga6f1422cd22e00c7f2a9926a7bf8485b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get QSPIC clock mode.  <a href="group___h_w___q_s_p_i.html#ga6f1422cd22e00c7f2a9926a7bf8485b3">More...</a><br /></td></tr>
<tr class="separator:ga6f1422cd22e00c7f2a9926a7bf8485b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga638fd38fa8a8e3987c3dc890f01143e9"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga638fd38fa8a8e3987c3dc890f01143e9">hw_qspi_set_io2_direction</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#gae40f196f1512d97463f10d6dc3011dec">HW_QSPI_IO_DIR</a> dir)</td></tr>
<tr class="memdesc:ga638fd38fa8a8e3987c3dc890f01143e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set QSPI_IO2 direction.  <a href="group___h_w___q_s_p_i.html#ga638fd38fa8a8e3987c3dc890f01143e9">More...</a><br /></td></tr>
<tr class="separator:ga638fd38fa8a8e3987c3dc890f01143e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae749ff8e3992001cd379fcbcbfd41f51"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gae40f196f1512d97463f10d6dc3011dec">HW_QSPI_IO_DIR</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gae749ff8e3992001cd379fcbcbfd41f51">hw_qspi_get_io2_direction</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:gae749ff8e3992001cd379fcbcbfd41f51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get QSPI_IO2 direction.  <a href="group___h_w___q_s_p_i.html#gae749ff8e3992001cd379fcbcbfd41f51">More...</a><br /></td></tr>
<tr class="separator:gae749ff8e3992001cd379fcbcbfd41f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab74708e4f0e2f8ba8b88df1dbf568d04"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gab74708e4f0e2f8ba8b88df1dbf568d04">hw_qspi_set_io3_direction</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#gae40f196f1512d97463f10d6dc3011dec">HW_QSPI_IO_DIR</a> dir)</td></tr>
<tr class="memdesc:gab74708e4f0e2f8ba8b88df1dbf568d04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set QSPI_IO3 direction.  <a href="group___h_w___q_s_p_i.html#gab74708e4f0e2f8ba8b88df1dbf568d04">More...</a><br /></td></tr>
<tr class="separator:gab74708e4f0e2f8ba8b88df1dbf568d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97cf008c4e8d9a4054ef9040908bc103"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gae40f196f1512d97463f10d6dc3011dec">HW_QSPI_IO_DIR</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga97cf008c4e8d9a4054ef9040908bc103">hw_qspi_get_io3_direction</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga97cf008c4e8d9a4054ef9040908bc103"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get QSPI_IO3 direction.  <a href="group___h_w___q_s_p_i.html#ga97cf008c4e8d9a4054ef9040908bc103">More...</a><br /></td></tr>
<tr class="separator:ga97cf008c4e8d9a4054ef9040908bc103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga294913ff839ebe229cc58c7ef07fb9fd"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga294913ff839ebe229cc58c7ef07fb9fd">hw_qspi_set_io2_value</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#gab1f9c52bff563b523ca30416450f5f35">HW_QSPI_IO_VALUE</a> value)</td></tr>
<tr class="memdesc:ga294913ff839ebe229cc58c7ef07fb9fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the value of QSPI_IO2 pad when QSPI_IO2 direction is output.  <a href="group___h_w___q_s_p_i.html#ga294913ff839ebe229cc58c7ef07fb9fd">More...</a><br /></td></tr>
<tr class="separator:ga294913ff839ebe229cc58c7ef07fb9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5947aaa48df6fbf1146b7a5c76810b26"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gab1f9c52bff563b523ca30416450f5f35">HW_QSPI_IO_VALUE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga5947aaa48df6fbf1146b7a5c76810b26">hw_qspi_get_io2_value</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga5947aaa48df6fbf1146b7a5c76810b26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the value of QSPI_IO2 pad when QSPI_IO2 direction is output.  <a href="group___h_w___q_s_p_i.html#ga5947aaa48df6fbf1146b7a5c76810b26">More...</a><br /></td></tr>
<tr class="separator:ga5947aaa48df6fbf1146b7a5c76810b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92eafdd4cc30e9567182f5347633a419"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga92eafdd4cc30e9567182f5347633a419">hw_qspi_set_io3_value</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#gab1f9c52bff563b523ca30416450f5f35">HW_QSPI_IO_VALUE</a> value)</td></tr>
<tr class="memdesc:ga92eafdd4cc30e9567182f5347633a419"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the value of QSPI_IO3 pad when QSPI_IO3 direction is output.  <a href="group___h_w___q_s_p_i.html#ga92eafdd4cc30e9567182f5347633a419">More...</a><br /></td></tr>
<tr class="separator:ga92eafdd4cc30e9567182f5347633a419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3afe6478165968ea954eb57f63c76233"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gab1f9c52bff563b523ca30416450f5f35">HW_QSPI_IO_VALUE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga3afe6478165968ea954eb57f63c76233">hw_qspi_get_io3_value</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga3afe6478165968ea954eb57f63c76233"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the value of QSPI_IO3 pad when QSPI_IO3 direction is output.  <a href="group___h_w___q_s_p_i.html#ga3afe6478165968ea954eb57f63c76233">More...</a><br /></td></tr>
<tr class="separator:ga3afe6478165968ea954eb57f63c76233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79cb69ddd3af4dcac4af0eb2718bb07f"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga79cb69ddd3af4dcac4af0eb2718bb07f">hw_qspi_set_io</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#ga604b6c149c9e933d2e6606f2e5bc8f6c">HW_QSPI_BUS_MODE</a> bus_mode)</td></tr>
<tr class="memdesc:ga79cb69ddd3af4dcac4af0eb2718bb07f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the direction and the level of QSPIC IOs based on the Bus Mode.  <a href="group___h_w___q_s_p_i.html#ga79cb69ddd3af4dcac4af0eb2718bb07f">More...</a><br /></td></tr>
<tr class="separator:ga79cb69ddd3af4dcac4af0eb2718bb07f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f29741083613ba8b443692c0adf148b"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga3f29741083613ba8b443692c0adf148b">hw_qspi_set_hready_mode</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#ga1986448d78b6f585d823fa0ac9b02b87">HW_QSPI_HREADY_MODE</a> <a class="el" href="group___h_w___g_p_i_o.html#gaa199c74823032086e5cbf0bcc10be215">mode</a>)</td></tr>
<tr class="memdesc:ga3f29741083613ba8b443692c0adf148b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set QSPIC HReady signal mode.  <a href="group___h_w___q_s_p_i.html#ga3f29741083613ba8b443692c0adf148b">More...</a><br /></td></tr>
<tr class="separator:ga3f29741083613ba8b443692c0adf148b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a8eb7fe073ce7ffdaf22e719cbe6d98"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#ga1986448d78b6f585d823fa0ac9b02b87">HW_QSPI_HREADY_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga2a8eb7fe073ce7ffdaf22e719cbe6d98">hw_qspi_get_hready_mode</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga2a8eb7fe073ce7ffdaf22e719cbe6d98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get QSPIC HReady signal mode.  <a href="group___h_w___q_s_p_i.html#ga2a8eb7fe073ce7ffdaf22e719cbe6d98">More...</a><br /></td></tr>
<tr class="separator:ga2a8eb7fe073ce7ffdaf22e719cbe6d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96689f50bbb5f6b190eb6b4fce09329a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga96689f50bbb5f6b190eb6b4fce09329a">hw_qspi_set_read_sampling_edge</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#ga0f21c08ed361bcc72e6cf6ac96b5a857">HW_QSPI_SAMPLING_EDGE</a> edge)</td></tr>
<tr class="memdesc:ga96689f50bbb5f6b190eb6b4fce09329a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set QSPIC read sampling edge.  <a href="group___h_w___q_s_p_i.html#ga96689f50bbb5f6b190eb6b4fce09329a">More...</a><br /></td></tr>
<tr class="separator:ga96689f50bbb5f6b190eb6b4fce09329a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e4831245b0f4b75b831341e3a4eac29"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#ga0f21c08ed361bcc72e6cf6ac96b5a857">HW_QSPI_SAMPLING_EDGE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga2e4831245b0f4b75b831341e3a4eac29">hw_qspi_get_read_sampling_edge</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga2e4831245b0f4b75b831341e3a4eac29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get QSPIC read sampling edge.  <a href="group___h_w___q_s_p_i.html#ga2e4831245b0f4b75b831341e3a4eac29">More...</a><br /></td></tr>
<tr class="separator:ga2e4831245b0f4b75b831341e3a4eac29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db2a6ccde4d554aedb5c2f124be8d06"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga5db2a6ccde4d554aedb5c2f124be8d06">hw_qspi_set_read_pipe</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#gad2a6856a46da602cbe373d87a506a34e">HW_QSPI_READ_PIPE</a> read_pipe)</td></tr>
<tr class="memdesc:ga5db2a6ccde4d554aedb5c2f124be8d06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set QSPIC data read pipe status.  <a href="group___h_w___q_s_p_i.html#ga5db2a6ccde4d554aedb5c2f124be8d06">More...</a><br /></td></tr>
<tr class="separator:ga5db2a6ccde4d554aedb5c2f124be8d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3989a7eccbdd92c43e8ec877a032ba85"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gad2a6856a46da602cbe373d87a506a34e">HW_QSPI_READ_PIPE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga3989a7eccbdd92c43e8ec877a032ba85">hw_qspi_get_read_pipe</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga3989a7eccbdd92c43e8ec877a032ba85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get QSPIC read pipe status.  <a href="group___h_w___q_s_p_i.html#ga3989a7eccbdd92c43e8ec877a032ba85">More...</a><br /></td></tr>
<tr class="separator:ga3989a7eccbdd92c43e8ec877a032ba85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d13e80f9d799986a8ae9d39c3eeeb3f"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga4d13e80f9d799986a8ae9d39c3eeeb3f">hw_qspi_set_read_pipe_clock_delay</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#gaa3518fb153be120647607e1aac0a87c9">HW_QSPI_READ_PIPE_DELAY</a> delay)</td></tr>
<tr class="memdesc:ga4d13e80f9d799986a8ae9d39c3eeeb3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the QSPIC read pipe clock delay.  <a href="group___h_w___q_s_p_i.html#ga4d13e80f9d799986a8ae9d39c3eeeb3f">More...</a><br /></td></tr>
<tr class="separator:ga4d13e80f9d799986a8ae9d39c3eeeb3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6fbe9d9b17c031c4c25eb8f807bef3e"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gaa3518fb153be120647607e1aac0a87c9">HW_QSPI_READ_PIPE_DELAY</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gae6fbe9d9b17c031c4c25eb8f807bef3e">hw_qspi_get_read_pipe_clock_delay</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:gae6fbe9d9b17c031c4c25eb8f807bef3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get QSPIC read pipe clock delay.  <a href="group___h_w___q_s_p_i.html#gae6fbe9d9b17c031c4c25eb8f807bef3e">More...</a><br /></td></tr>
<tr class="separator:gae6fbe9d9b17c031c4c25eb8f807bef3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4969737a4ec41182f5aa8ef06824a0a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gab4969737a4ec41182f5aa8ef06824a0a">hw_qspi_set_address_size</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#ga7b31012e4ee1a0afdb3bc394f0d97743">HW_QSPI_ADDR_SIZE</a> addr_size)</td></tr>
<tr class="memdesc:gab4969737a4ec41182f5aa8ef06824a0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set QSPIC address size.  <a href="group___h_w___q_s_p_i.html#gab4969737a4ec41182f5aa8ef06824a0a">More...</a><br /></td></tr>
<tr class="separator:gab4969737a4ec41182f5aa8ef06824a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c63e7b1c76aa2546a49e9cb380d75e8"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#ga7b31012e4ee1a0afdb3bc394f0d97743">HW_QSPI_ADDR_SIZE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga4c63e7b1c76aa2546a49e9cb380d75e8">hw_qspi_get_address_size</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga4c63e7b1c76aa2546a49e9cb380d75e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get QSPIC address size.  <a href="group___h_w___q_s_p_i.html#ga4c63e7b1c76aa2546a49e9cb380d75e8">More...</a><br /></td></tr>
<tr class="separator:ga4c63e7b1c76aa2546a49e9cb380d75e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eb53f4dedc66d164f0ad2443f8b8ef1"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga6eb53f4dedc66d164f0ad2443f8b8ef1">hw_qspi_set_slew_rate</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#ga91b91c8f3fd1797b6b0c44f410e2306a">HW_QSPI_SLEW_RATE</a> slew_rate)</td></tr>
<tr class="memdesc:ga6eb53f4dedc66d164f0ad2443f8b8ef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set slew rate of QSPIC pads.  <a href="group___h_w___q_s_p_i.html#ga6eb53f4dedc66d164f0ad2443f8b8ef1">More...</a><br /></td></tr>
<tr class="separator:ga6eb53f4dedc66d164f0ad2443f8b8ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d6380b40915e0e4b2d19768f8d26946"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#ga91b91c8f3fd1797b6b0c44f410e2306a">HW_QSPI_SLEW_RATE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga3d6380b40915e0e4b2d19768f8d26946">hw_qspi_get_slew_rate</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga3d6380b40915e0e4b2d19768f8d26946"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get slew rate of QSPIC pads.  <a href="group___h_w___q_s_p_i.html#ga3d6380b40915e0e4b2d19768f8d26946">More...</a><br /></td></tr>
<tr class="separator:ga3d6380b40915e0e4b2d19768f8d26946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8ddb70c925c729ec782d57169e68122"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gac8ddb70c925c729ec782d57169e68122">hw_qspi_set_drive_current</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#gac3739b9e69513e2d3f6509ce70eb36d9">HW_QSPI_DRIVE_CURRENT</a> drive_current)</td></tr>
<tr class="memdesc:gac8ddb70c925c729ec782d57169e68122"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set drive current of QSPIC pads.  <a href="group___h_w___q_s_p_i.html#gac8ddb70c925c729ec782d57169e68122">More...</a><br /></td></tr>
<tr class="separator:gac8ddb70c925c729ec782d57169e68122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c164ff5facf21f61590d25d1853b0d"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gac3739b9e69513e2d3f6509ce70eb36d9">HW_QSPI_DRIVE_CURRENT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga82c164ff5facf21f61590d25d1853b0d">hw_qspi_get_drive_current</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga82c164ff5facf21f61590d25d1853b0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get drive current of QSPIC pads.  <a href="group___h_w___q_s_p_i.html#ga82c164ff5facf21f61590d25d1853b0d">More...</a><br /></td></tr>
<tr class="separator:ga82c164ff5facf21f61590d25d1853b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40d7cf0856eca98264e468c551ae1fa"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gae40d7cf0856eca98264e468c551ae1fa">hw_qspi_set_dummy_bytes</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, uint8_t dummy_bytes)</td></tr>
<tr class="memdesc:gae40d7cf0856eca98264e468c551ae1fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the number of dummy bytes in auto access mode.  <a href="group___h_w___q_s_p_i.html#gae40d7cf0856eca98264e468c551ae1fa">More...</a><br /></td></tr>
<tr class="separator:gae40d7cf0856eca98264e468c551ae1fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd0a14a5149f34250e17a44de4ac4f1"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga4dd0a14a5149f34250e17a44de4ac4f1">hw_qspi_get_dummy_bytes</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga4dd0a14a5149f34250e17a44de4ac4f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the number of dummy bytes in auto access mode.  <a href="group___h_w___q_s_p_i.html#ga4dd0a14a5149f34250e17a44de4ac4f1">More...</a><br /></td></tr>
<tr class="separator:ga4dd0a14a5149f34250e17a44de4ac4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86fb06519083425bf6d3de78fb46976"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gaf86fb06519083425bf6d3de78fb46976">hw_qspi_set_read_cs_idle_delay</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, uint16_t cs_idle_delay_nsec, uint32_t clk_freq_hz)</td></tr>
<tr class="memdesc:gaf86fb06519083425bf6d3de78fb46976"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the minimum number of clocks cycles that CS stays in idle mode, between two consecutive read commands.  <a href="group___h_w___q_s_p_i.html#gaf86fb06519083425bf6d3de78fb46976">More...</a><br /></td></tr>
<tr class="separator:gaf86fb06519083425bf6d3de78fb46976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50ad804c64c0daababc293870dff101d"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga50ad804c64c0daababc293870dff101d">hw_qspi_set_erase_cs_idle_delay</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, uint16_t cs_idle_delay_nsec, uint32_t clk_freq_hz)</td></tr>
<tr class="memdesc:ga50ad804c64c0daababc293870dff101d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the minimum number of clocks cycles that CS stays in idle mode, between a write enable, erase, erase suspend and erase resume instruction and the next consecutive command.  <a href="group___h_w___q_s_p_i.html#ga50ad804c64c0daababc293870dff101d">More...</a><br /></td></tr>
<tr class="separator:ga50ad804c64c0daababc293870dff101d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5806715d21862325c73acb3df96934ed"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga5806715d21862325c73acb3df96934ed">hw_qspi_read32</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga5806715d21862325c73acb3df96934ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate 32 bits data transfer from the external device to the QSPIC (manual mode)  <a href="group___h_w___q_s_p_i.html#ga5806715d21862325c73acb3df96934ed">More...</a><br /></td></tr>
<tr class="separator:ga5806715d21862325c73acb3df96934ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad281bf740da02efced87f599b06e23cd"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gad281bf740da02efced87f599b06e23cd">hw_qspi_read16</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:gad281bf740da02efced87f599b06e23cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate 16 bits data transfer from the external device to the QSPIC (manual mode)  <a href="group___h_w___q_s_p_i.html#gad281bf740da02efced87f599b06e23cd">More...</a><br /></td></tr>
<tr class="separator:gad281bf740da02efced87f599b06e23cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa579013c84d513598829ee6b7389616"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gaaa579013c84d513598829ee6b7389616">hw_qspi_read8</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:gaaa579013c84d513598829ee6b7389616"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate 8 bits data transfer from the external device to the QSPIC (manual mode)  <a href="group___h_w___q_s_p_i.html#gaaa579013c84d513598829ee6b7389616">More...</a><br /></td></tr>
<tr class="separator:gaaa579013c84d513598829ee6b7389616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffcbc45b1ce1fc5def40c1de0e5ceb67"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gaffcbc45b1ce1fc5def40c1de0e5ceb67">hw_qspi_write32</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, uint32_t data)</td></tr>
<tr class="memdesc:gaffcbc45b1ce1fc5def40c1de0e5ceb67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate 32 bits data transfer from the QSPIC to the external device (manual mode)  <a href="group___h_w___q_s_p_i.html#gaffcbc45b1ce1fc5def40c1de0e5ceb67">More...</a><br /></td></tr>
<tr class="separator:gaffcbc45b1ce1fc5def40c1de0e5ceb67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6862c8739a2108efb42beb958a6dcdb"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gad6862c8739a2108efb42beb958a6dcdb">hw_qspi_write16</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, uint16_t data)</td></tr>
<tr class="memdesc:gad6862c8739a2108efb42beb958a6dcdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate 16 bits data transfer from the QSPIC to the external device (manual mode)  <a href="group___h_w___q_s_p_i.html#gad6862c8739a2108efb42beb958a6dcdb">More...</a><br /></td></tr>
<tr class="separator:gad6862c8739a2108efb42beb958a6dcdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf17789e51bfedfe2c10ee8b74645d14a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gaf17789e51bfedfe2c10ee8b74645d14a">hw_qspi_write8</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, uint8_t data)</td></tr>
<tr class="memdesc:gaf17789e51bfedfe2c10ee8b74645d14a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate 8 bits data transfer from the QSPIC to the external device (manual mode)  <a href="group___h_w___q_s_p_i.html#gaf17789e51bfedfe2c10ee8b74645d14a">More...</a><br /></td></tr>
<tr class="separator:gaf17789e51bfedfe2c10ee8b74645d14a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2696133ed4900b649e1dc5100c7b896f"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga2696133ed4900b649e1dc5100c7b896f">hw_qspi_dummy32</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga2696133ed4900b649e1dc5100c7b896f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate clock pulses on the SPI bus for a 32-bit transfer.  <a href="group___h_w___q_s_p_i.html#ga2696133ed4900b649e1dc5100c7b896f">More...</a><br /></td></tr>
<tr class="separator:ga2696133ed4900b649e1dc5100c7b896f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18dd1856e65f287244ad78f7d5d1b15e"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga18dd1856e65f287244ad78f7d5d1b15e">hw_qspi_dummy16</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga18dd1856e65f287244ad78f7d5d1b15e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate clock pulses on the SPI bus for a 16-bit transfer.  <a href="group___h_w___q_s_p_i.html#ga18dd1856e65f287244ad78f7d5d1b15e">More...</a><br /></td></tr>
<tr class="separator:ga18dd1856e65f287244ad78f7d5d1b15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93db3e593726dd277768470aecb87b9a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga93db3e593726dd277768470aecb87b9a">hw_qspi_dummy8</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga93db3e593726dd277768470aecb87b9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate clock pulses on the SPI bus for an 8-bit transfer.  <a href="group___h_w___q_s_p_i.html#ga93db3e593726dd277768470aecb87b9a">More...</a><br /></td></tr>
<tr class="separator:ga93db3e593726dd277768470aecb87b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562ed58d660bcab92f0f5e4ae98a1467"><td class="memItemLeft" align="right" valign="top">__RETAINED_CODE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga562ed58d660bcab92f0f5e4ae98a1467">hw_qspi_init</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, const <a class="el" href="structhw__qspi__config__t.html">hw_qspi_config_t</a> *cfg)</td></tr>
<tr class="memdesc:ga562ed58d660bcab92f0f5e4ae98a1467"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the QSPI controller (QSPIC)  <a href="group___h_w___q_s_p_i.html#ga562ed58d660bcab92f0f5e4ae98a1467">More...</a><br /></td></tr>
<tr class="separator:ga562ed58d660bcab92f0f5e4ae98a1467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2742faaaf4585f33838206dc64ca5762"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga2742faaaf4585f33838206dc64ca5762">hw_qspi_read_instr_init</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, const <a class="el" href="structhw__qspi__read__instr__config__t.html">hw_qspi_read_instr_config_t</a> *cfg, uint8_t dummy_bytes, uint32_t sys_clk_freq_hz)</td></tr>
<tr class="memdesc:ga2742faaaf4585f33838206dc64ca5762"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the read instruction of the QSPIC.  <a href="group___h_w___q_s_p_i.html#ga2742faaaf4585f33838206dc64ca5762">More...</a><br /></td></tr>
<tr class="separator:ga2742faaaf4585f33838206dc64ca5762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0a4c5526f75b94a53a7a87f62f50720"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gaf0a4c5526f75b94a53a7a87f62f50720">hw_qspi_erase_instr_init</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, const <a class="el" href="structhw__qspi__erase__instr__config__t.html">hw_qspi_erase_instr_config_t</a> *cfg, uint32_t sys_clk_freq_hz)</td></tr>
<tr class="memdesc:gaf0a4c5526f75b94a53a7a87f62f50720"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the erase instruction of the QSPIC.  <a href="group___h_w___q_s_p_i.html#gaf0a4c5526f75b94a53a7a87f62f50720">More...</a><br /></td></tr>
<tr class="separator:gaf0a4c5526f75b94a53a7a87f62f50720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeed653c655f19b5e9e127700197618d3"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#gaeed653c655f19b5e9e127700197618d3">hw_qspi_read_status_instr_init</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, const <a class="el" href="structhw__qspi__read__status__instr__config__t.html">hw_qspi_read_status_instr_config_t</a> *cfg, uint32_t sys_clk_freq_hz)</td></tr>
<tr class="memdesc:gaeed653c655f19b5e9e127700197618d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the read status register instruction of the QSPIC.  <a href="group___h_w___q_s_p_i.html#gaeed653c655f19b5e9e127700197618d3">More...</a><br /></td></tr>
<tr class="separator:gaeed653c655f19b5e9e127700197618d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73a36981743827523b849ed07e72bc6e"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga73a36981743827523b849ed07e72bc6e">hw_qspi_write_enable_instr_init</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, const <a class="el" href="structhw__qspi__write__enable__instr__config__t.html">hw_qspi_write_enable_instr_config_t</a> *cfg)</td></tr>
<tr class="memdesc:ga73a36981743827523b849ed07e72bc6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the write enable instruction of the QSPIC.  <a href="group___h_w___q_s_p_i.html#ga73a36981743827523b849ed07e72bc6e">More...</a><br /></td></tr>
<tr class="separator:ga73a36981743827523b849ed07e72bc6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07633916e7c476a53268d156c66baa82"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga07633916e7c476a53268d156c66baa82">hw_qspi_suspend_resume_instr_init</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, const <a class="el" href="structhw__qspi__suspend__resume__instr__config__t.html">hw_qspi_suspend_resume_instr_config_t</a> *cfg)</td></tr>
<tr class="memdesc:ga07633916e7c476a53268d156c66baa82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the program and erase suspend/resume instruction of the QSPIC.  <a href="group___h_w___q_s_p_i.html#ga07633916e7c476a53268d156c66baa82">More...</a><br /></td></tr>
<tr class="separator:ga07633916e7c476a53268d156c66baa82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga190807cd7fc711d851fa85fd73cbb49f"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga190807cd7fc711d851fa85fd73cbb49f">hw_qspi_exit_continuous_mode_instr_init</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, <a class="el" href="group___h_w___q_s_p_i.html#ga7a0b8e37b587e7a66037b09ada4b4473">HW_QSPI_CONTINUOUS_MODE</a> <a class="el" href="group___h_w___g_p_i_o.html#gaa199c74823032086e5cbf0bcc10be215">mode</a>, <a class="el" href="group___h_w___q_s_p_i.html#ga7b31012e4ee1a0afdb3bc394f0d97743">HW_QSPI_ADDR_SIZE</a> addr_size)</td></tr>
<tr class="memdesc:ga190807cd7fc711d851fa85fd73cbb49f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the exit from continuous mode instruction of the QSPIC.  <a href="group___h_w___q_s_p_i.html#ga190807cd7fc711d851fa85fd73cbb49f">More...</a><br /></td></tr>
<tr class="separator:ga190807cd7fc711d851fa85fd73cbb49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565daabddf386848998b3ee321759f97"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga565daabddf386848998b3ee321759f97">hw_qspi_set_erase_address</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, uint32_t erase_addr)</td></tr>
<tr class="memdesc:ga565daabddf386848998b3ee321759f97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the address of the block/sector that is requested to be erased.  <a href="group___h_w___q_s_p_i.html#ga565daabddf386848998b3ee321759f97">More...</a><br /></td></tr>
<tr class="separator:ga565daabddf386848998b3ee321759f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a06e21e17e9a6684272a535e96f96ea"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga9a06e21e17e9a6684272a535e96f96ea">hw_qspi_trigger_erase</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga9a06e21e17e9a6684272a535e96f96ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger erase block/sector.  <a href="group___h_w___q_s_p_i.html#ga9a06e21e17e9a6684272a535e96f96ea">More...</a><br /></td></tr>
<tr class="separator:ga9a06e21e17e9a6684272a535e96f96ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41cd328b8fdfbdf65e562b58f3bd5fc0"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___q_s_p_i.html#gabc7674b2bcd8eb52ebc17f6b976f63b9">HW_QSPI_ERASE_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga41cd328b8fdfbdf65e562b58f3bd5fc0">hw_qspi_get_erase_status</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga41cd328b8fdfbdf65e562b58f3bd5fc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get erase status.  <a href="group___h_w___q_s_p_i.html#ga41cd328b8fdfbdf65e562b58f3bd5fc0">More...</a><br /></td></tr>
<tr class="separator:ga41cd328b8fdfbdf65e562b58f3bd5fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c08d0a8abc38e60473e495d81e4d9d2"><td class="memItemLeft" align="right" valign="top">__RETAINED_CODE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga3c08d0a8abc38e60473e495d81e4d9d2">hw_qspi_erase_block</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, uint32_t addr)</td></tr>
<tr class="memdesc:ga3c08d0a8abc38e60473e495d81e4d9d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Erase block/sector of flash memory.  <a href="group___h_w___q_s_p_i.html#ga3c08d0a8abc38e60473e495d81e4d9d2">More...</a><br /></td></tr>
<tr class="separator:ga3c08d0a8abc38e60473e495d81e4d9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ab9bca25a1e71dd4d1f221736022907"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga2ab9bca25a1e71dd4d1f221736022907">hw_qspi_set_extra_byte</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id, uint8_t extra_byte, <a class="el" href="group___h_w___q_s_p_i.html#ga604b6c149c9e933d2e6606f2e5bc8f6c">HW_QSPI_BUS_MODE</a> bus_mode, bool half_disable_out)</td></tr>
<tr class="memdesc:ga2ab9bca25a1e71dd4d1f221736022907"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set an extra byte to use with read instructions.  <a href="group___h_w___q_s_p_i.html#ga2ab9bca25a1e71dd4d1f221736022907">More...</a><br /></td></tr>
<tr class="separator:ga2ab9bca25a1e71dd4d1f221736022907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a7f2f4f7fb0fc4354fdf85d5b865f0e"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga2a7f2f4f7fb0fc4354fdf85d5b865f0e">hw_qspi_exit_continuous_mode_sequence_enable</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga2a7f2f4f7fb0fc4354fdf85d5b865f0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the 'exit from continuous read mode' sequence in automode.  <a href="group___h_w___q_s_p_i.html#ga2a7f2f4f7fb0fc4354fdf85d5b865f0e">More...</a><br /></td></tr>
<tr class="separator:ga2a7f2f4f7fb0fc4354fdf85d5b865f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c89c32ecfe235cb5bb727d13a464cde"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___q_s_p_i.html#ga1c89c32ecfe235cb5bb727d13a464cde">hw_qspi_exit_continuous_mode_sequence_disable</a> (<a class="el" href="group___h_w___q_s_p_i.html#ga4aa104c1887c31fa5fdda9d09ff57a97">HW_QSPIC_ID</a> id)</td></tr>
<tr class="memdesc:ga1c89c32ecfe235cb5bb727d13a464cde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the 'exit from continuous read mode' sequence in automode.  <a href="group___h_w___q_s_p_i.html#ga1c89c32ecfe235cb5bb727d13a464cde">More...</a><br /></td></tr>
<tr class="separator:ga1c89c32ecfe235cb5bb727d13a464cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Definition of API for the QSPI Low Level Driver. </p>
<p>Copyright (C) 2023 Renesas Electronics Corporation and/or its affiliates. All rights reserved. Confidential Information.</p>
<p>This software ("Software") is supplied by Renesas Electronics Corporation and/or its affiliates ("Renesas"). Renesas grants you a personal, non-exclusive, non-transferable, revocable, non-sub-licensable right and license to use the Software, solely if used in or together with Renesas products. You may make copies of this Software, provided this copyright notice and disclaimer ("Notice") is included in all such copies. Renesas reserves the right to change or discontinue the Software at any time without notice.</p>
<p>THE SOFTWARE IS PROVIDED "AS IS". RENESAS DISCLAIMS ALL WARRANTIES OF ANY KIND, WHETHER EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. TO THE MAXIMUM EXTENT PERMITTED UNDER LAW, IN NO EVENT SHALL RENESAS BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE, EVEN IF RENESAS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. USE OF THIS SOFTWARE MAY BE SUBJECT TO TERMS AND CONDITIONS CONTAINED IN AN ADDITIONAL AGREEMENT BETWEEN YOU AND RENESAS. IN CASE OF CONFLICT BETWEEN THE TERMS OF THIS NOTICE AND ANY SUCH ADDITIONAL LICENSE AGREEMENT, THE TERMS OF THE AGREEMENT SHALL TAKE PRECEDENCE. BY CONTINUING TO USE THIS SOFTWARE, YOU AGREE TO THE TERMS OF THIS NOTICE.IF YOU DO NOT AGREE TO THESE TERMS, YOU ARE NOT PERMITTED TO USE THIS SOFTWARE. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Apr 1 2025 18:15:24 for SmartSnippets DA1459x SDK by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
