ila_7.vhd,vhdl,xil_defaultlib,../../../../adc_8channel_zyw_1.srcs/sources_1/ip/ila_7_1/sim/ila_7.vhd,incdir="../../../../adc_8channel_zyw_1.srcs/sources_1/ip/ila_7_1/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
