///Register `STATE0` reader
pub type R = crate::R<STATE0_SPEC>;
///Field `RX_ERR_CAUSE` reader - Indicates the error types when DMA receives the error frame. 3'b001: UHCI packet checksum error. 3'b010: UHCI packet sequence number error. 3'b011: UHCI packet CRC bit error. 3'b100: find 0xC0, but received packet is uncompleted. 3'b101: 0xC0 is not found, but received packet is completed. 3'b110: CRC check error.
pub type RX_ERR_CAUSE_R = crate::FieldReader;
///Field `DECODE_STATE` reader - Indicates UHCI decoder status.
pub type DECODE_STATE_R = crate::FieldReader;
impl R {
    ///Bits 0:2 - Indicates the error types when DMA receives the error frame. 3'b001: UHCI packet checksum error. 3'b010: UHCI packet sequence number error. 3'b011: UHCI packet CRC bit error. 3'b100: find 0xC0, but received packet is uncompleted. 3'b101: 0xC0 is not found, but received packet is completed. 3'b110: CRC check error.
    #[inline(always)]
    pub fn rx_err_cause(&self) -> RX_ERR_CAUSE_R {
        RX_ERR_CAUSE_R::new((self.bits & 7) as u8)
    }
    ///Bits 3:5 - Indicates UHCI decoder status.
    #[inline(always)]
    pub fn decode_state(&self) -> DECODE_STATE_R {
        DECODE_STATE_R::new(((self.bits >> 3) & 7) as u8)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("STATE0")
            .field("rx_err_cause", &self.rx_err_cause())
            .field("decode_state", &self.decode_state())
            .finish()
    }
}
/**UHCI Receive Status Register

You can [`read`](crate::generic::Reg::read) this register and get [`state0::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct STATE0_SPEC;
impl crate::RegisterSpec for STATE0_SPEC {
    type Ux = u32;
}
///`read()` method returns [`state0::R`](R) reader structure
impl crate::Readable for STATE0_SPEC {}
///`reset()` method sets STATE0 to value 0
impl crate::Resettable for STATE0_SPEC {
    const RESET_VALUE: u32 = 0;
}
