// Seed: 928353301
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    input tri1 id_2,
    input uwire id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wor id_6
);
  wire id_8;
  wire id_9;
  tri0 id_10 = id_5;
  wire id_11;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input wand id_2,
    input tri id_3,
    input tri id_4,
    input wire id_5,
    output wor id_6
    , id_13,
    input tri1 id_7,
    output supply1 id_8,
    output tri id_9,
    input supply1 id_10,
    input uwire id_11
);
  always @(negedge 1 or posedge "") begin
    id_13 <= #1 1;
  end
  module_0(
      id_11, id_5, id_1, id_5, id_11, id_4, id_7
  );
endmodule
