Contains implementation of Verilog code for the assignment