// Seed: 551942416
module module_0;
  wire id_1;
  module_3 modCall_1 ();
  id_3(
      .id_0(-1), .id_1(-1 ^ -1), .id_2(-1'b0), .id_3(1)
  );
  assign module_2.id_0 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input supply0 id_0
);
  integer id_2 = id_2;
  module_0 modCall_1 ();
  assign #1 id_3 = (1'b0);
endmodule
module module_2 (
    output wor id_0,
    id_2
);
  wire id_3;
  assign id_2 = id_2;
  module_0 modCall_1 ();
  wire id_4;
endmodule
module module_3 ();
  rtran #id_1 (.id_0(-1), .id_1(1), .id_2(1), .id_3(-1));
  assign id_2 = id_2;
endmodule
