<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_527_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69" VARIABLE="icmp_ln69" MODULE="conv5_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_533_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69" VARIABLE="add_ln69" MODULE="conv5_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_1_fu_586_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69" VARIABLE="add_ln69_1" MODULE="conv5_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_2_fu_543_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69" VARIABLE="add_ln69_2" MODULE="conv5_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_1_fu_549_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69" VARIABLE="icmp_ln69_1" MODULE="conv5_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_555_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69" VARIABLE="select_ln69" MODULE="conv5_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_fu_257_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79" VARIABLE="icmp_ln79" MODULE="conv5_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_263_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79" VARIABLE="add_ln79" MODULE="conv5_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_1_fu_312_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79" VARIABLE="add_ln79_1" MODULE="conv5_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_2_fu_273_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79" VARIABLE="add_ln79_2" MODULE="conv5_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_1_fu_279_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79" VARIABLE="icmp_ln79_1" MODULE="conv5_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_fu_285_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79" VARIABLE="select_ln79" MODULE="conv5_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_4768_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:85" VARIABLE="icmp_ln85" MODULE="conv5_Pipeline_VITIS_LOOP_85_1" LOOP="VITIS_LOOP_85_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_4774_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:85" VARIABLE="add_ln85" MODULE="conv5_Pipeline_VITIS_LOOP_85_1" LOOP="VITIS_LOOP_85_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln91_fu_11127_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:91" VARIABLE="icmp_ln91" MODULE="conv5_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_11133_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:91" VARIABLE="add_ln91" MODULE="conv5_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_8_fu_11168_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:96" VARIABLE="add_ln96_8" MODULE="conv5_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_11205_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:96" VARIABLE="add_ln96" MODULE="conv5_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_1_fu_11236_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:96" VARIABLE="add_ln96_1" MODULE="conv5_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_2_fu_11267_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:96" VARIABLE="add_ln96_2" MODULE="conv5_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_3_fu_11285_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:96" VARIABLE="add_ln96_3" MODULE="conv5_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_4_fu_11302_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:96" VARIABLE="add_ln96_4" MODULE="conv5_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_5_fu_11332_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:96" VARIABLE="add_ln96_5" MODULE="conv5_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_6_fu_11349_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:96" VARIABLE="add_ln96_6" MODULE="conv5_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_7_fu_11362_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:96" VARIABLE="add_ln96_7" MODULE="conv5_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln135_fu_1591_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" VARIABLE="icmp_ln135" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_1597_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" VARIABLE="add_ln135" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139" VARIABLE="tmp" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln142_fu_2412_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="icmp_ln142" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_1_fu_2418_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="icmp_ln142_1" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_fu_2424_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="or_ln142" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_fu_2430_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="and_ln142" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1824" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139" VARIABLE="tmp_1" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln142_2_fu_2462_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="icmp_ln142_2" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_3_fu_2468_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="icmp_ln142_3" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_1_fu_2474_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="or_ln142_1" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_1_fu_2480_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="and_ln142_1" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1825" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139" VARIABLE="tmp_2" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln142_4_fu_2512_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="icmp_ln142_4" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_5_fu_2518_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="icmp_ln142_5" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_2_fu_2524_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="or_ln142_2" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_2_fu_2530_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="and_ln142_2" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1826" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139" VARIABLE="tmp_3" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln142_6_fu_2562_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="icmp_ln142_6" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_7_fu_2568_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="icmp_ln142_7" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_3_fu_2574_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="or_ln142_3" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_3_fu_2580_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="and_ln142_3" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1827" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139" VARIABLE="tmp_4" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln142_8_fu_2612_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="icmp_ln142_8" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_9_fu_2618_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="icmp_ln142_9" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_4_fu_2624_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="or_ln142_4" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_4_fu_2630_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="and_ln142_4" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1828" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139" VARIABLE="tmp_5" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln142_10_fu_2662_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="icmp_ln142_10" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_11_fu_2668_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="icmp_ln142_11" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_5_fu_2674_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="or_ln142_5" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_5_fu_2680_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="and_ln142_5" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1829" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139" VARIABLE="tmp_6" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln142_12_fu_2712_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="icmp_ln142_12" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_13_fu_2718_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="icmp_ln142_13" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_6_fu_2724_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="or_ln142_6" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_6_fu_2730_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="and_ln142_6" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1830" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139" VARIABLE="tmp_7" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln142_14_fu_2762_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="icmp_ln142_14" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_15_fu_2768_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="icmp_ln142_15" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_7_fu_2774_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="or_ln142_7" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_7_fu_2780_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="and_ln142_7" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1831" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139" VARIABLE="tmp_8" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln142_16_fu_2812_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="icmp_ln142_16" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_17_fu_2818_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="icmp_ln142_17" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_8_fu_2824_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="or_ln142_8" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_8_fu_2830_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="and_ln142_8" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1832" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139" VARIABLE="tmp_9" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln142_18_fu_2862_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="icmp_ln142_18" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_19_fu_2868_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="icmp_ln142_19" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_9_fu_2874_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="or_ln142_9" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_9_fu_2880_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="and_ln142_9" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1833" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139" VARIABLE="tmp_s" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln142_20_fu_2912_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="icmp_ln142_20" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_21_fu_2918_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="icmp_ln142_21" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_10_fu_2924_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="or_ln142_10" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_10_fu_2930_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="and_ln142_10" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1834" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139" VARIABLE="tmp_10" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln142_22_fu_2962_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="icmp_ln142_22" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_23_fu_2968_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="icmp_ln142_23" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_11_fu_2974_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="or_ln142_11" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_11_fu_2980_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="and_ln142_11" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1835" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139" VARIABLE="tmp_11" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln142_24_fu_3011_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="icmp_ln142_24" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_25_fu_3017_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="icmp_ln142_25" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_12_fu_3023_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="or_ln142_12" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_12_fu_3029_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" VARIABLE="and_ln142_12" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_fu_2436_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" VARIABLE="select_ln135" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_1_fu_2486_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" VARIABLE="select_ln135_1" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_2_fu_2536_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" VARIABLE="select_ln135_2" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_3_fu_2586_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" VARIABLE="select_ln135_3" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_4_fu_2636_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" VARIABLE="select_ln135_4" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_5_fu_2686_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" VARIABLE="select_ln135_5" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_6_fu_2736_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" VARIABLE="select_ln135_6" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_7_fu_2786_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" VARIABLE="select_ln135_7" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_8_fu_2836_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" VARIABLE="select_ln135_8" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_9_fu_2886_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" VARIABLE="select_ln135_9" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_10_fu_2936_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" VARIABLE="select_ln135_10" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_11_fu_2986_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" VARIABLE="select_ln135_11" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_12_fu_3035_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" VARIABLE="select_ln135_12" MODULE="conv5_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln155_fu_527_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155" VARIABLE="icmp_ln155" MODULE="conv5_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_533_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155" VARIABLE="add_ln155" MODULE="conv5_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_1_fu_586_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155" VARIABLE="add_ln155_1" MODULE="conv5_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_2_fu_543_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155" VARIABLE="add_ln155_2" MODULE="conv5_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln155_1_fu_549_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155" VARIABLE="icmp_ln155_1" MODULE="conv5_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln155_fu_555_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155" VARIABLE="select_ln155" MODULE="conv5_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln166_fu_257_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166" VARIABLE="icmp_ln166" MODULE="conv5_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_fu_263_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166" VARIABLE="add_ln166" MODULE="conv5_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_1_fu_312_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166" VARIABLE="add_ln166_1" MODULE="conv5_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_2_fu_273_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166" VARIABLE="add_ln166_2" MODULE="conv5_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln166_1_fu_279_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166" VARIABLE="icmp_ln166_1" MODULE="conv5_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln166_fu_285_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166" VARIABLE="select_ln166" MODULE="conv5_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln172_fu_4768_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:172" VARIABLE="icmp_ln172" MODULE="conv5_Pipeline_VITIS_LOOP_172_7" LOOP="VITIS_LOOP_172_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_fu_4774_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:172" VARIABLE="add_ln172" MODULE="conv5_Pipeline_VITIS_LOOP_172_7" LOOP="VITIS_LOOP_172_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln176_fu_11127_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:176" VARIABLE="icmp_ln176" MODULE="conv5_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_fu_11133_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:176" VARIABLE="add_ln176" MODULE="conv5_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_8_fu_11168_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:180" VARIABLE="add_ln180_8" MODULE="conv5_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_11205_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:180" VARIABLE="add_ln180" MODULE="conv5_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_1_fu_11236_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:180" VARIABLE="add_ln180_1" MODULE="conv5_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_2_fu_11267_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:180" VARIABLE="add_ln180_2" MODULE="conv5_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_3_fu_11285_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:180" VARIABLE="add_ln180_3" MODULE="conv5_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_4_fu_11302_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:180" VARIABLE="add_ln180_4" MODULE="conv5_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_5_fu_11332_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:180" VARIABLE="add_ln180_5" MODULE="conv5_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_6_fu_11349_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:180" VARIABLE="add_ln180_6" MODULE="conv5_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_7_fu_11362_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:180" VARIABLE="add_ln180_7" MODULE="conv5_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln220_fu_1591_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" VARIABLE="icmp_ln220" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_fu_1597_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" VARIABLE="add_ln220" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3830" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224" VARIABLE="tmp_s" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln227_fu_2412_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="icmp_ln227" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_1_fu_2418_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="icmp_ln227_1" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln227_fu_2424_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="or_ln227" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_fu_2430_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="and_ln227" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3831" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224" VARIABLE="tmp_3" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln227_2_fu_2462_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="icmp_ln227_2" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_3_fu_2468_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="icmp_ln227_3" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln227_1_fu_2474_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="or_ln227_1" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_1_fu_2480_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="and_ln227_1" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3832" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224" VARIABLE="tmp_6" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln227_4_fu_2512_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="icmp_ln227_4" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_5_fu_2518_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="icmp_ln227_5" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln227_2_fu_2524_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="or_ln227_2" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_2_fu_2530_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="and_ln227_2" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3833" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224" VARIABLE="tmp_9" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln227_6_fu_2562_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="icmp_ln227_6" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_7_fu_2568_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="icmp_ln227_7" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln227_3_fu_2574_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="or_ln227_3" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_3_fu_2580_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="and_ln227_3" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3834" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224" VARIABLE="tmp_12" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln227_8_fu_2612_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="icmp_ln227_8" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_9_fu_2618_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="icmp_ln227_9" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln227_4_fu_2624_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="or_ln227_4" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_4_fu_2630_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="and_ln227_4" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3835" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224" VARIABLE="tmp_15" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln227_10_fu_2662_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="icmp_ln227_10" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_11_fu_2668_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="icmp_ln227_11" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln227_5_fu_2674_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="or_ln227_5" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_5_fu_2680_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="and_ln227_5" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3836" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224" VARIABLE="tmp_18" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln227_12_fu_2712_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="icmp_ln227_12" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_13_fu_2718_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="icmp_ln227_13" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln227_6_fu_2724_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="or_ln227_6" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_6_fu_2730_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="and_ln227_6" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3837" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224" VARIABLE="tmp_19" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln227_14_fu_2762_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="icmp_ln227_14" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_15_fu_2768_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="icmp_ln227_15" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln227_7_fu_2774_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="or_ln227_7" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_7_fu_2780_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="and_ln227_7" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3838" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224" VARIABLE="tmp_20" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln227_16_fu_2812_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="icmp_ln227_16" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_17_fu_2818_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="icmp_ln227_17" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln227_8_fu_2824_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="or_ln227_8" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_8_fu_2830_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="and_ln227_8" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3839" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224" VARIABLE="tmp_21" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln227_18_fu_2862_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="icmp_ln227_18" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_19_fu_2868_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="icmp_ln227_19" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln227_9_fu_2874_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="or_ln227_9" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_9_fu_2880_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="and_ln227_9" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3840" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224" VARIABLE="tmp_22" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln227_20_fu_2912_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="icmp_ln227_20" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_21_fu_2918_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="icmp_ln227_21" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln227_10_fu_2924_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="or_ln227_10" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_10_fu_2930_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="and_ln227_10" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3841" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224" VARIABLE="tmp_23" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln227_22_fu_2962_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="icmp_ln227_22" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_23_fu_2968_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="icmp_ln227_23" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln227_11_fu_2974_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="or_ln227_11" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_11_fu_2980_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="and_ln227_11" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3842" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224" VARIABLE="tmp_24" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln227_24_fu_3011_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="icmp_ln227_24" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_25_fu_3017_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="icmp_ln227_25" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln227_12_fu_3023_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="or_ln227_12" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_12_fu_3029_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" VARIABLE="and_ln227_12" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln220_fu_2436_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" VARIABLE="select_ln220" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln220_1_fu_2486_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" VARIABLE="select_ln220_1" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln220_2_fu_2536_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" VARIABLE="select_ln220_2" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln220_3_fu_2586_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" VARIABLE="select_ln220_3" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln220_4_fu_2636_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" VARIABLE="select_ln220_4" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln220_5_fu_2686_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" VARIABLE="select_ln220_5" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln220_6_fu_2736_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" VARIABLE="select_ln220_6" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln220_7_fu_2786_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" VARIABLE="select_ln220_7" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln220_8_fu_2836_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" VARIABLE="select_ln220_8" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln220_9_fu_2886_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" VARIABLE="select_ln220_9" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln220_10_fu_2936_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" VARIABLE="select_ln220_10" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln220_11_fu_2986_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" VARIABLE="select_ln220_11" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln220_12_fu_3035_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" VARIABLE="select_ln220_12" MODULE="conv5_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" VARIABLE="inp_image_local" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_1_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" VARIABLE="inp_image_local_1" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_2_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" VARIABLE="inp_image_local_2" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_3_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" VARIABLE="inp_image_local_3" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_4_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" VARIABLE="inp_image_local_4" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_5_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" VARIABLE="inp_image_local_5" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_6_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" VARIABLE="inp_image_local_6" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_7_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" VARIABLE="inp_image_local_7" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_8_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" VARIABLE="inp_image_local_8" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_9_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" VARIABLE="inp_image_local_9" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_10_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" VARIABLE="inp_image_local_10" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_11_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" VARIABLE="inp_image_local_11" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_12_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" VARIABLE="inp_image_local_12" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_13_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" VARIABLE="inp_image_local_13" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_14_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" VARIABLE="inp_image_local_14" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_15_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" VARIABLE="inp_image_local_15" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_16_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" VARIABLE="inp_image_local_16" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_17_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" VARIABLE="inp_image_local_17" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_18_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" VARIABLE="inp_image_local_18" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_19_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" VARIABLE="inp_image_local_19" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_20_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" VARIABLE="inp_image_local_20" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_21_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" VARIABLE="inp_image_local_21" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_22_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" VARIABLE="inp_image_local_22" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_23_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" VARIABLE="inp_image_local_23" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_24_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" VARIABLE="inp_image_local_24" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:54" VARIABLE="filter_local" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_1_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:54" VARIABLE="filter_local_1" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_2_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:54" VARIABLE="filter_local_2" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_3_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:54" VARIABLE="filter_local_3" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_4_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:54" VARIABLE="filter_local_4" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_5_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:54" VARIABLE="filter_local_5" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_6_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:54" VARIABLE="filter_local_6" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_7_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:54" VARIABLE="filter_local_7" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_8_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:54" VARIABLE="filter_local_8" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_6889_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:76" VARIABLE="add_ln76_1" MODULE="conv5" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_6895_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:76" VARIABLE="icmp_ln76" MODULE="conv5" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_6901_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:76" VARIABLE="add_ln76" MODULE="conv5" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_204_fu_6911_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:76" VARIABLE="empty_204" MODULE="conv5" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_207_fu_7846_p2" SOURCE="" VARIABLE="empty_207" MODULE="conv5" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op adapter" ID="" IMPL="m_axi" LATENCY="0" OPTYPE="adapter" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4755" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155" VARIABLE="empty_209" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4756" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155" VARIABLE="add_ln155" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op adapter" ID="" IMPL="m_axi" LATENCY="0" OPTYPE="adapter" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4760" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155" VARIABLE="empty_210" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4762" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163" VARIABLE="add_ln163" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op adapter" ID="" IMPL="m_axi" LATENCY="0" OPTYPE="adapter" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4190" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163" VARIABLE="empty_211" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4537" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163" VARIABLE="add_ln163_2" MODULE="conv5" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4612" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163" VARIABLE="icmp_ln163" MODULE="conv5" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4919" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163" VARIABLE="tmp1" MODULE="conv5" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4921" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163" VARIABLE="empty_212" MODULE="conv5" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op adapter" ID="" IMPL="m_axi" LATENCY="0" OPTYPE="adapter" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4652" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166" VARIABLE="empty_213" MODULE="conv5" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4227" SOURCE="" VARIABLE="empty_215" MODULE="conv5" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op adapter" ID="" IMPL="m_axi" LATENCY="0" OPTYPE="adapter" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4471" SOURCE="" VARIABLE="gmem1_load_1_req" MODULE="conv5" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op adapter" ID="" IMPL="m_axi" LATENCY="0" OPTYPE="adapter" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4538" SOURCE="" VARIABLE="gmem1_addr_3_read" MODULE="conv5" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U5044" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163" VARIABLE="add_ln163_1" MODULE="conv5" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op adapter" ID="" IMPL="m_axi" LATENCY="0" OPTYPE="adapter" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4016" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:240" VARIABLE="empty_217" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="conv5" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="s_axilite" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" VARIABLE="" MODULE="conv5" LOOP="" BUNDLEDNAME="gmem0" DSP="0" BRAM="4" URAM="0" USAGE="interface" STORAGESUBTYPE="m_axi" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" VARIABLE="" MODULE="conv5" LOOP="" BUNDLEDNAME="gmem1" DSP="0" BRAM="2" URAM="0" USAGE="interface" STORAGESUBTYPE="m_axi" STORAGESIZE=""/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="gmem0" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="gmem1" MODULE="conv5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
</BindInfo>
