*** Start analyzing build configuration ***
Auto-config - Scanning: E:\LtrProjects\SharedProjects\my_chisel\verilog_output
Auto-config - VLOG: E:\LtrProjects\SharedProjects\my_chisel\verilog_output
Auto-config - VHDL: E:\LtrProjects\SharedProjects\my_chisel\verilog_output
Auto-config - Wrote:
    E:\LtrProjects\SharedProjects\my_chisel\verilog_output\.dvt\default.build.auto.1
*** List of included argument files ***
    Build configuration file:  E:\LtrProjects\SharedProjects\my_chisel\verilog_output\.dvt\default.build
    -f E:\LtrProjects\SharedProjects\my_chisel\verilog_output\.dvt\default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in E:\LtrProjects\SharedProjects\my_chisel\verilog_output\.dvt\default.build.auto.1 at line 9
*** Done analyzing build configuration [155 ms] ***
*** Start VHDL build ***
*** Done parsing [131.0 ms] ***
*** Total number of lines [0] ***
Performing post full build step 1 (VHDL - RU) [4 ms] ...
*** Done VHDL build [138 ms] ***
*** Start SystemVerilog build ***
*** Loading top files ***
Loading (1) E:\LtrProjects\SharedProjects\my_chisel\verilog_output\BRAMGen.v ...
Done E:\LtrProjects\SharedProjects\my_chisel\verilog_output\BRAMGen.v [61 ms, 87 lines, Verilog_2001] ...
Loading (2) E:\LtrProjects\SharedProjects\my_chisel\verilog_output\CORDIC.v ...
Done E:\LtrProjects\SharedProjects\my_chisel\verilog_output\CORDIC.v [69 ms, 1406 lines, Verilog_2001] ...
Loading (3) E:\LtrProjects\SharedProjects\my_chisel\verilog_output\Conwaylife.v ...
Done E:\LtrProjects\SharedProjects\my_chisel\verilog_output\Conwaylife.v [173 ms, 7002 lines, Verilog_2001] ...
Loading (4) E:\LtrProjects\SharedProjects\my_chisel\verilog_output\ConwaylifeBetter.v ...
Done E:\LtrProjects\SharedProjects\my_chisel\verilog_output\ConwaylifeBetter.v [117 ms, 4194 lines, Verilog_2001] ...
Loading (5) E:\LtrProjects\SharedProjects\my_chisel\verilog_output\Counter.v ...
Done E:\LtrProjects\SharedProjects\my_chisel\verilog_output\Counter.v [1 ms, 70 lines, Verilog_2001] ...
Loading (6) E:\LtrProjects\SharedProjects\my_chisel\verilog_output\FSM.v ...
Done E:\LtrProjects\SharedProjects\my_chisel\verilog_output\FSM.v [1 ms, 72 lines, Verilog_2001] ...
Loading (7) E:\LtrProjects\SharedProjects\my_chisel\verilog_output\FirFilter.v ...
Done E:\LtrProjects\SharedProjects\my_chisel\verilog_output\FirFilter.v [4 ms, 82 lines, Verilog_2001] ...
Loading (8) E:\LtrProjects\SharedProjects\my_chisel\verilog_output\FirMore.v ...
Done E:\LtrProjects\SharedProjects\my_chisel\verilog_output\FirMore.v [1 ms, 126 lines, Verilog_2001] ...
Loading (9) E:\LtrProjects\SharedProjects\my_chisel\verilog_output\PWM.v ...
Done E:\LtrProjects\SharedProjects\my_chisel\verilog_output\PWM.v [1 ms, 95 lines, Verilog_2001] ...
Loading (10) E:\LtrProjects\SharedProjects\my_chisel\verilog_output\simplerFIR.v ...
Done E:\LtrProjects\SharedProjects\my_chisel\verilog_output\simplerFIR.v [2 ms, 163 lines, Verilog_2001] ...
Loading (11) E:\LtrProjects\SharedProjects\my_chisel\verilog_output\BcdTable.v ...
Done E:\LtrProjects\SharedProjects\my_chisel\verilog_output\BcdTable.v [7 ms, 263 lines, Verilog_2001] ...
Loading (12) E:\LtrProjects\SharedProjects\my_chisel\verilog_output\MyRoutingArbiter.v ...
Done E:\LtrProjects\SharedProjects\my_chisel\verilog_output\MyRoutingArbiter.v [0 ms, 46 lines, Verilog_2001] ...
Loading (13) E:\LtrProjects\SharedProjects\my_chisel\verilog_output\PE.v ...
Done E:\LtrProjects\SharedProjects\my_chisel\verilog_output\PE.v [1 ms, 42 lines, Verilog_2001] ...
Loading (14) E:\LtrProjects\SharedProjects\my_chisel\verilog_output\Table.v ...
Done E:\LtrProjects\SharedProjects\my_chisel\verilog_output\Table.v [1 ms, 14 lines, Verilog_2001] ...
Loading (15) E:\LtrProjects\SharedProjects\my_chisel\verilog_output\tb\tb_CORDIC.sv ...
Done E:\LtrProjects\SharedProjects\my_chisel\verilog_output\tb\tb_CORDIC.sv [5 ms, 797 lines, SystemVerilog_2012] ...
*** Done parsing [LT 256.0 ms, PT 439.0 ms, SGT 22%, UGT 2%] ***
*** Total number of lines [14 459] ***
*** Error: VERILOG_2001: Unexpected token '.'
    at line 1 in E:\LtrProjects\SharedProjects\my_chisel\verilog_output\FirFilter.v [compile index 7][invocation 1]
*** Error: VERILOG_2001: Unexpected token 'input'
    at line 2 in E:\LtrProjects\SharedProjects\my_chisel\verilog_output\FirFilter.v [compile index 7][invocation 1]
*** Error: VERILOG_2001: Unexpected token 'input'
    at line 3 in E:\LtrProjects\SharedProjects\my_chisel\verilog_output\FirFilter.v [compile index 7][invocation 1]
*** Error: VERILOG_2001: Unexpected token 'input'
    at line 4 in E:\LtrProjects\SharedProjects\my_chisel\verilog_output\FirFilter.v [compile index 7][invocation 1]
*** Error: VERILOG_2001: Unexpected token 'output'
    at line 5 in E:\LtrProjects\SharedProjects\my_chisel\verilog_output\FirFilter.v [compile index 7][invocation 1]
*** Error: VERILOG_2001: Unexpected token '.'
    at line 1 in E:\LtrProjects\SharedProjects\my_chisel\verilog_output\FirMore.v [compile index 8][invocation 1]
*** Error: VERILOG_2001: Unexpected token 'input'
    at line 2 in E:\LtrProjects\SharedProjects\my_chisel\verilog_output\FirMore.v [compile index 8][invocation 1]
*** Error: VERILOG_2001: Unexpected token 'input'
    at line 3 in E:\LtrProjects\SharedProjects\my_chisel\verilog_output\FirMore.v [compile index 8][invocation 1]
*** Error: VERILOG_2001: Unexpected token 'input'
    at line 4 in E:\LtrProjects\SharedProjects\my_chisel\verilog_output\FirMore.v [compile index 8][invocation 1]
*** Error: VERILOG_2001: Unexpected token 'output'
    at line 5 in E:\LtrProjects\SharedProjects\my_chisel\verilog_output\FirMore.v [compile index 8][invocation 1]
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [4 ms] ...
Performing post full build step 3 (RCP) [2 ms] ...
*** Done SystemVerilog build [458 ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step 1 (VHDL - RU) [5 ms] ...
Performing mixed post full build step 2 (VHDL - RT) [51 ms] ...
Performing mixed post full build step 3 (VHDL - RD) [3 ms] ...
Performing mixed post full build step 4 (VHDL - FSC) [52 ms] ...
Performing mixed post full build step 5 (VHDL - US) [0 ms] ...
Performing mixed post full build step 6 (VHDL - RPC) [0 ms] ...
Performing mixed post full build step 1 (Verilog - RI) [4 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [0 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [62 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [6 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [101 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [104 ms] ...
Performing mixed post full build step 7 (Verilog - US) [102 ms] ...
*** Error: UNDECLARED_IDENTIFIER: Identifier 'clock' is not declared
    at line 75 in E:\LtrProjects\SharedProjects\my_chisel\verilog_output\FirFilter.v [compile index 7]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'io_in' is not declared
    at line 76 in E:\LtrProjects\SharedProjects\my_chisel\verilog_output\FirFilter.v [compile index 7]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'io_in' is not declared
    at line 27 in E:\LtrProjects\SharedProjects\my_chisel\verilog_output\FirMore.v [compile index 8]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'clock' is not declared
    at line 114 in E:\LtrProjects\SharedProjects\my_chisel\verilog_output\FirMore.v [compile index 8]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'io_in' is not declared
    at line 115 in E:\LtrProjects\SharedProjects\my_chisel\verilog_output\FirMore.v [compile index 8]
*** Done mixed mode extension build [565 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [2 ms] ***
*** Total build time [1s.348ms] ***
