version 3
D:/XiLinx_Projekter/BASYS_PROJECTS/EXER/EXER5xSinusGen/Sinusgen2/SinusGenerator.vhf
SinusGenerator
VHDL
VHDL
D:/XiLinx_Projekter/BASYS_PROJECTS/EXER/EXER5xSinusGen/Sinusgen2/Test1.xwv
Clocked
-
-
15000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
Clk
10000000
10000000
5000000
5000000
100000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
PPM
Clk
Sw0
Clk
UPdown
Clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
PPM_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
Clk
Sw0
PPM
UPdown
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
SIGPROPS_END
