{"Source Block": ["hdl/library/util_var_fifo/util_var_fifo.v@71:81@HdlIdDef", "\n  reg [31:0]            depth_d1 = 'd0;\n  reg [DATA_WIDTH-1:0]  data_in_d1 = 'd0;\n  reg [DATA_WIDTH-1:0]  data_in_d2 = 'd0;\n  reg                   data_active = 'd0;\n  reg                   fifo_active = 'd0;\n\n  // internal signals\n\n  wire                    reset;\n  wire  [DATA_WIDTH-1:0]  data_out_s;\n"], "Clone Blocks": [["hdl/library/util_var_fifo/util_var_fifo.v@65:75", "\n\n  // internal registers\n\n  reg [ADDRESS_WIDTH-1:0]    addra = 'd0;\n  reg [ADDRESS_WIDTH-1:0]    addrb = 'd0;\n\n  reg [31:0]            depth_d1 = 'd0;\n  reg [DATA_WIDTH-1:0]  data_in_d1 = 'd0;\n  reg [DATA_WIDTH-1:0]  data_in_d2 = 'd0;\n  reg                   data_active = 'd0;\n"], ["hdl/library/util_var_fifo/util_var_fifo.v@69:79", "  reg [ADDRESS_WIDTH-1:0]    addra = 'd0;\n  reg [ADDRESS_WIDTH-1:0]    addrb = 'd0;\n\n  reg [31:0]            depth_d1 = 'd0;\n  reg [DATA_WIDTH-1:0]  data_in_d1 = 'd0;\n  reg [DATA_WIDTH-1:0]  data_in_d2 = 'd0;\n  reg                   data_active = 'd0;\n  reg                   fifo_active = 'd0;\n\n  // internal signals\n\n"], ["hdl/library/util_var_fifo/util_var_fifo.v@70:80", "  reg [ADDRESS_WIDTH-1:0]    addrb = 'd0;\n\n  reg [31:0]            depth_d1 = 'd0;\n  reg [DATA_WIDTH-1:0]  data_in_d1 = 'd0;\n  reg [DATA_WIDTH-1:0]  data_in_d2 = 'd0;\n  reg                   data_active = 'd0;\n  reg                   fifo_active = 'd0;\n\n  // internal signals\n\n  wire                    reset;\n"], ["hdl/library/util_var_fifo/util_var_fifo.v@67:77", "  // internal registers\n\n  reg [ADDRESS_WIDTH-1:0]    addra = 'd0;\n  reg [ADDRESS_WIDTH-1:0]    addrb = 'd0;\n\n  reg [31:0]            depth_d1 = 'd0;\n  reg [DATA_WIDTH-1:0]  data_in_d1 = 'd0;\n  reg [DATA_WIDTH-1:0]  data_in_d2 = 'd0;\n  reg                   data_active = 'd0;\n  reg                   fifo_active = 'd0;\n\n"], ["hdl/library/util_var_fifo/util_var_fifo.v@68:78", "\n  reg [ADDRESS_WIDTH-1:0]    addra = 'd0;\n  reg [ADDRESS_WIDTH-1:0]    addrb = 'd0;\n\n  reg [31:0]            depth_d1 = 'd0;\n  reg [DATA_WIDTH-1:0]  data_in_d1 = 'd0;\n  reg [DATA_WIDTH-1:0]  data_in_d2 = 'd0;\n  reg                   data_active = 'd0;\n  reg                   fifo_active = 'd0;\n\n  // internal signals\n"]], "Diff Content": {"Delete": [], "Add": [[76, "  reg                   data_in_valid_d1 = 'd0;\n"], [76, "  reg                   data_in_valid_d2 = 'd0;\n"], [76, "  reg                   interpolation_on = 'd0;\n"], [76, "  reg                   interpolation_on_d1 = 'd0;\n"], [76, "  reg                   interpolation_by_2 = 'd0;\n"], [76, "  reg                   interpolation_by_2_d1 = 'd0;\n"], [76, "  reg [DATA_WIDTH-1:0]  data_out_d1 = 'd0;\n"], [76, "  reg [DATA_WIDTH-1:0]  data_out_d2 = 'd0;\n"], [76, "  reg [DATA_WIDTH-1:0]  data_out_d3 = 'd0;\n"]]}}