

================================================================
== Vitis HLS Report for 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2'
================================================================
* Date:           Tue Jun 24 19:15:11 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|      803|  30.000 ns|  8.030 us|    3|  803|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_294_2  |        1|      801|         2|          1|          1|  1 ~ 801|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_col = alloca i32 1"   --->   Operation 5 'alloca' 'i_col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_disp8u_erode_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%img_width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_width"   --->   Operation 8 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %i_col"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc42"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_col_4 = load i13 %i_col" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:294]   --->   Operation 11 'load' 'i_col_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln294 = zext i13 %i_col_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:294]   --->   Operation 12 'zext' 'zext_ln294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.07ns)   --->   "%icmp_ln294 = icmp_ult  i16 %zext_ln294, i16 %img_width_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:294]   --->   Operation 13 'icmp' 'icmp_ln294' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.67ns)   --->   "%i_col_5 = add i13 %i_col_4, i13 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:294]   --->   Operation 14 'add' 'i_col_5' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln294 = br i1 %icmp_ln294, void %for.inc64.preheader.exitStub, void %for.inc42.split" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:294]   --->   Operation 15 'br' 'br_ln294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln294 = store i13 %i_col_5, i13 %i_col" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:294]   --->   Operation 16 'store' 'store_ln294' <Predicate = (icmp_ln294)> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (!icmp_ln294)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.88>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln297 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_84" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:297]   --->   Operation 17 'specpipeline' 'specpipeline_ln297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln296 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 801, i64 401" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:296]   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln294 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:294]   --->   Operation 19 'specloopname' 'specloopname_ln294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (3.63ns)   --->   "%img_disp8u_erode_data_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_disp8u_erode_data" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:300]   --->   Operation 20 'read' 'img_disp8u_erode_data_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i13 %i_col_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:300]   --->   Operation 21 'zext' 'zext_ln300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i8 %buf_1, i64 0, i64 %zext_ln300" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:300]   --->   Operation 22 'getelementptr' 'buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (3.25ns)   --->   "%store_ln300 = store i8 %img_disp8u_erode_data_read, i10 %buf_1_addr" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:300]   --->   Operation 23 'store' 'store_ln300' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln294 = br void %for.inc42" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:294]   --->   Operation 24 'br' 'br_ln294' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.665ns
The critical path consists of the following:
	'alloca' operation ('i_col') [4]  (0.000 ns)
	'load' operation ('i_col', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:294) on local variable 'i_col' [11]  (0.000 ns)
	'add' operation ('i_col', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:294) [14]  (1.679 ns)
	'store' operation ('store_ln294', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:294) of variable 'i_col', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:294 on local variable 'i_col' [24]  (1.588 ns)
	blocking operation 0.3975 ns on control path)

 <State 2>: 6.888ns
The critical path consists of the following:
	fifo read operation ('img_disp8u_erode_data_read', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:300) on port 'img_disp8u_erode_data' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:300) [20]  (3.634 ns)
	'store' operation ('store_ln300', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:300) of variable 'img_disp8u_erode_data_read', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:300 on array 'buf_1' [23]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
