#! /usr/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xfd70640120 .scope module, "Forward" "Forward" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "MemR_i"
    .port_info 1 /INPUT 1 "MemW_i"
    .port_info 2 /INPUT 1 "ExW_i"
    .port_info 3 /INPUT 5 "ExR_i"
    .port_info 4 /INPUT 5 "IdRs_i"
    .port_info 5 /INPUT 5 "IdRt_i"
    .port_info 6 /OUTPUT 3 "ForwardA_o"
    .port_info 7 /OUTPUT 3 "ForwardB_o"
o0x7f51b9d81018 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0xfd7064f5c0_0 .net "ExR_i", 4 0, o0x7f51b9d81018;  0 drivers
o0x7f51b9d81048 .functor BUFZ 1, C4<z>; HiZ drive
v0xfd7066af00_0 .net "ExW_i", 0 0, o0x7f51b9d81048;  0 drivers
v0xfd7066afc0_0 .var "ForwardA_o", 2 0;
v0xfd7066b080_0 .var "ForwardB_o", 2 0;
o0x7f51b9d810d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0xfd7066b160_0 .net "IdRs_i", 4 0, o0x7f51b9d810d8;  0 drivers
o0x7f51b9d81108 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0xfd7066b240_0 .net "IdRt_i", 4 0, o0x7f51b9d81108;  0 drivers
o0x7f51b9d81138 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0xfd7066b320_0 .net "MemR_i", 4 0, o0x7f51b9d81138;  0 drivers
o0x7f51b9d81168 .functor BUFZ 1, C4<z>; HiZ drive
v0xfd7066b400_0 .net "MemW_i", 0 0, o0x7f51b9d81168;  0 drivers
E_0xfd7060b250/0 .event edge, v0xfd7066b240_0, v0xfd7066b160_0, v0xfd7064f5c0_0, v0xfd7066af00_0;
E_0xfd7060b250/1 .event edge, v0xfd7066b400_0, v0xfd7066b320_0;
E_0xfd7060b250 .event/or E_0xfd7060b250/0, E_0xfd7060b250/1;
S_0xfd70607a00 .scope module, "TestBench" "TestBench" 3 3;
 .timescale 0 0;
v0xfd70670570_0 .var "Clk", 0 0;
v0xfd70670610_0 .var "Reset", 0 0;
v0xfd70670720_0 .var "Start", 0 0;
v0xfd70670810_0 .var/i "counter", 31 0;
v0xfd706708b0_0 .var/i "i", 31 0;
v0xfd706709e0_0 .var/i "outfile", 31 0;
S_0xfd7066b610 .scope module, "CPU" "CPU" 3 12, 4 1 0, S_0xfd70607a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
v0xfd706702c0_0 .net "clk_i", 0 0, v0xfd70670570_0;  1 drivers
v0xfd706703b0_0 .net "rst_i", 0 0, v0xfd70670610_0;  1 drivers
v0xfd70670470_0 .net "start_i", 0 0, v0xfd70670720_0;  1 drivers
S_0xfd7066b820 .scope module, "ALU" "ALU" 4 75, 5 1 0, S_0xfd7066b610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0xfd7066ba50_0 .net "ALUCtrl_i", 2 0, v0xfd7066c0d0_0;  1 drivers
v0xfd7066bb50_0 .net "data1_i", 31 0, L_0xfd706813a0;  1 drivers
v0xfd7066bc30_0 .net "data2_i", 31 0, v0xfd7066dc70_0;  1 drivers
v0xfd7066bcf0_0 .var "data_o", 31 0;
E_0xfd7063b2e0 .event edge, v0xfd7066ba50_0, v0xfd7066bc30_0, v0xfd7066bb50_0;
S_0xfd7066be50 .scope module, "ALU_Control" "ALU_Control" 4 83, 6 1 0, S_0xfd7066b610;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
v0xfd7066c0d0_0 .var "ALUCtrl_o", 2 0;
v0xfd7066c1b0_0 .net "ALUOp_i", 1 0, v0xfd7066ca70_0;  1 drivers
v0xfd7066c270_0 .net "funct_i", 5 0, L_0xfd70681cb0;  1 drivers
E_0xfd7063b9f0 .event edge, v0xfd7066c1b0_0, v0xfd7066c270_0;
S_0xfd7066c3b0 .scope module, "Add_PC" "Adder" 4 22, 7 1 0, S_0xfd7066b610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
    .port_info 3 /NODIR 0 ""
v0xfd7066c580_0 .net "data1_in", 31 0, v0xfd7066e9c0_0;  1 drivers
L_0x7f51b9d05018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xfd7066c660_0 .net "data2_in", 31 0, L_0x7f51b9d05018;  1 drivers
v0xfd7066c740_0 .net "data_o", 31 0, L_0xfd70670b60;  1 drivers
L_0xfd70670b60 .arith/sum 32, v0xfd7066e9c0_0, L_0x7f51b9d05018;
S_0xfd7066c880 .scope module, "Control" "Control" 4 14, 8 1 0, S_0xfd7066b610;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op_i"
    .port_info 1 /OUTPUT 1 "RegDst_o"
    .port_info 2 /OUTPUT 2 "ALUOp_o"
    .port_info 3 /OUTPUT 1 "ALUSrc_o"
    .port_info 4 /OUTPUT 1 "RegWrite_o"
v0xfd7066ca70_0 .var "ALUOp_o", 1 0;
v0xfd7066cb80_0 .var "ALUSrc_o", 0 0;
v0xfd7066cc20_0 .net "Op_i", 5 0, L_0xfd70670ac0;  1 drivers
v0xfd7066cd10_0 .var "RegDst_o", 0 0;
v0xfd7066cdd0_0 .var "RegWrite_o", 0 0;
E_0xfd7060aed0 .event edge, v0xfd7066cc20_0;
S_0xfd7066cf80 .scope module, "Instruction_Memory" "Instruction_Memory" 4 36, 9 1 0, S_0xfd7066b610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0xfd70670c00 .functor BUFZ 32, L_0xfd70680d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xfd7066d1c0_0 .net *"_s1", 31 0, L_0xfd70680d50;  1 drivers
v0xfd7066d2c0_0 .net *"_s3", 31 0, L_0xfd70680fb0;  1 drivers
v0xfd7066d3a0_0 .net *"_s5", 29 0, L_0xfd70680e20;  1 drivers
L_0x7f51b9d05060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xfd7066d460_0 .net *"_s7", 1 0, L_0x7f51b9d05060;  1 drivers
v0xfd7066d540_0 .net "addr_i", 31 0, v0xfd7066e9c0_0;  alias, 1 drivers
v0xfd7066d650_0 .net "instr_o", 31 0, L_0xfd70670c00;  1 drivers
v0xfd7066d710 .array "memory", 255 0, 31 0;
L_0xfd70670ac0 .part L_0xfd70670c00, 26, 6;
L_0xfd70680d50 .array/port v0xfd7066d710, L_0xfd70680fb0;
L_0xfd70680e20 .part v0xfd7066e9c0_0, 2, 30;
L_0xfd70680fb0 .concat [ 30 2 0 0], L_0xfd70680e20, L_0x7f51b9d05060;
L_0xfd706817d0 .part L_0xfd70670c00, 21, 5;
L_0xfd706818c0 .part L_0xfd70670c00, 16, 5;
L_0xfd70681a80 .part L_0xfd70670c00, 16, 5;
L_0xfd70681b20 .part L_0xfd70670c00, 11, 5;
L_0xfd70681c10 .part L_0xfd70670c00, 0, 16;
L_0xfd70681cb0 .part L_0xfd70670c00, 0, 6;
S_0xfd7066d830 .scope module, "MUX_ALUSrc" "MUX32" 4 61, 10 1 0, S_0xfd7066b610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0xfd7066da90_0 .net "data1_i", 31 0, L_0xfd706816c0;  1 drivers
v0xfd7066db90_0 .net "data2_i", 31 0, v0xfd70670190_0;  1 drivers
v0xfd7066dc70_0 .var "data_o", 31 0;
v0xfd7066dd70_0 .net "select_i", 0 0, v0xfd7066cb80_0;  1 drivers
E_0xfd7060b460 .event edge, v0xfd7066cb80_0, v0xfd7066db90_0, v0xfd7066da90_0;
S_0xfd7066deb0 .scope module, "MUX_RegDst" "MUX5" 4 53, 11 1 0, S_0xfd7066b610;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
v0xfd7066e130_0 .net "data1_i", 4 0, L_0xfd70681a80;  1 drivers
v0xfd7066e230_0 .net "data2_i", 4 0, L_0xfd70681b20;  1 drivers
v0xfd7066e310_0 .var "data_o", 4 0;
v0xfd7066e400_0 .net "select_i", 0 0, v0xfd7066cd10_0;  1 drivers
E_0xfd7064ea90 .event edge, v0xfd7066cd10_0, v0xfd7066e230_0, v0xfd7066e130_0;
S_0xfd7066e560 .scope module, "PC" "PC" 4 28, 12 1 0, S_0xfd7066b610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0xfd7066e7f0_0 .net "clk_i", 0 0, v0xfd70670570_0;  alias, 1 drivers
v0xfd7066e8d0_0 .net "pc_i", 31 0, L_0xfd70670b60;  alias, 1 drivers
v0xfd7066e9c0_0 .var "pc_o", 31 0;
v0xfd7066eae0_0 .net "rst_i", 0 0, v0xfd70670610_0;  alias, 1 drivers
v0xfd7066eb80_0 .net "start_i", 0 0, v0xfd70670720_0;  alias, 1 drivers
E_0xfd7064ead0/0 .event negedge, v0xfd7066eae0_0;
E_0xfd7064ead0/1 .event posedge, v0xfd7066e7f0_0;
E_0xfd7064ead0 .event/or E_0xfd7064ead0/0, E_0xfd7064ead0/1;
S_0xfd7066ed30 .scope module, "Registers" "Registers" 4 41, 13 1 0, S_0xfd7066b610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0xfd706813a0 .functor BUFZ 32, L_0xfd706811c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xfd706816c0 .functor BUFZ 32, L_0xfd706814b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xfd7066f050_0 .net "RDaddr_i", 4 0, v0xfd7066e310_0;  1 drivers
v0xfd7066f130_0 .net "RDdata_i", 31 0, v0xfd7066bcf0_0;  1 drivers
v0xfd7066f1d0_0 .net "RSaddr_i", 4 0, L_0xfd706817d0;  1 drivers
v0xfd7066f2a0_0 .net "RSdata_o", 31 0, L_0xfd706813a0;  alias, 1 drivers
v0xfd7066f390_0 .net "RTaddr_i", 4 0, L_0xfd706818c0;  1 drivers
v0xfd7066f4a0_0 .net "RTdata_o", 31 0, L_0xfd706816c0;  alias, 1 drivers
v0xfd7066f560_0 .net "RegWrite_i", 0 0, v0xfd7066cdd0_0;  1 drivers
v0xfd7066f630_0 .net *"_s0", 31 0, L_0xfd706811c0;  1 drivers
v0xfd7066f6d0_0 .net *"_s10", 6 0, L_0xfd70681550;  1 drivers
L_0x7f51b9d050f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xfd7066f840_0 .net *"_s13", 1 0, L_0x7f51b9d050f0;  1 drivers
v0xfd7066f920_0 .net *"_s2", 6 0, L_0xfd70681260;  1 drivers
L_0x7f51b9d050a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xfd7066fa00_0 .net *"_s5", 1 0, L_0x7f51b9d050a8;  1 drivers
v0xfd7066fae0_0 .net *"_s8", 31 0, L_0xfd706814b0;  1 drivers
v0xfd7066fbc0_0 .net "clk_i", 0 0, v0xfd70670570_0;  alias, 1 drivers
v0xfd7066fc90 .array "register", 31 0, 31 0;
E_0xfd7066efd0 .event posedge, v0xfd7066e7f0_0;
L_0xfd706811c0 .array/port v0xfd7066fc90, L_0xfd70681260;
L_0xfd70681260 .concat [ 5 2 0 0], L_0xfd706817d0, L_0x7f51b9d050a8;
L_0xfd706814b0 .array/port v0xfd7066fc90, L_0xfd70681550;
L_0xfd70681550 .concat [ 5 2 0 0], L_0xfd706818c0, L_0x7f51b9d050f0;
S_0xfd7066fe30 .scope module, "Sign_Extend" "Sign_Extend" 4 69, 14 1 0, S_0xfd7066b610;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0xfd70670090_0 .net "data_i", 15 0, L_0xfd70681c10;  1 drivers
v0xfd70670190_0 .var "data_o", 31 0;
E_0xfd70670010 .event edge, v0xfd70670090_0;
    .scope S_0xfd70640120;
T_0 ;
    %wait E_0xfd7060b250;
    %load/vec4 v0xfd7066af00_0;
    %load/vec4 v0xfd7064f5c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0xfd7064f5c0_0;
    %load/vec4 v0xfd7066b160_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd7066afc0_0, 4, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd7066afc0_0, 4, 1;
T_0.1 ;
    %load/vec4 v0xfd7066af00_0;
    %load/vec4 v0xfd7064f5c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0xfd7064f5c0_0;
    %load/vec4 v0xfd7066b240_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd7066b080_0, 4, 1;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd7066b080_0, 4, 1;
T_0.3 ;
    %load/vec4 v0xfd7066b400_0;
    %load/vec4 v0xfd7066b320_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0xfd7064f5c0_0;
    %load/vec4 v0xfd7066b160_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0xfd7066b320_0;
    %load/vec4 v0xfd7066b160_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd7066afc0_0, 4, 1;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd7066afc0_0, 4, 1;
T_0.5 ;
    %load/vec4 v0xfd7066b400_0;
    %load/vec4 v0xfd7066b320_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0xfd7064f5c0_0;
    %load/vec4 v0xfd7066b240_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0xfd7066b320_0;
    %load/vec4 v0xfd7066b240_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd7066b080_0, 4, 1;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd7066b080_0, 4, 1;
T_0.7 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xfd7066c880;
T_1 ;
    %wait E_0xfd7060aed0;
    %load/vec4 v0xfd7066cc20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xfd7066cd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfd7066cb80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xfd7066cdd0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xfd7066ca70_0, 0, 2;
    %jmp T_1.2;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfd7066cd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xfd7066cb80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xfd7066cdd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xfd7066ca70_0, 0, 2;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xfd7066e560;
T_2 ;
    %wait E_0xfd7064ead0;
    %load/vec4 v0xfd7066eae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xfd7066e9c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xfd7066eb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0xfd7066e8d0_0;
    %assign/vec4 v0xfd7066e9c0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0xfd7066e9c0_0;
    %assign/vec4 v0xfd7066e9c0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xfd7066ed30;
T_3 ;
    %wait E_0xfd7066efd0;
    %load/vec4 v0xfd7066f560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0xfd7066f130_0;
    %load/vec4 v0xfd7066f050_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfd7066fc90, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xfd7066deb0;
T_4 ;
    %wait E_0xfd7064ea90;
    %load/vec4 v0xfd7066e400_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0xfd7066e130_0;
    %store/vec4 v0xfd7066e310_0, 0, 5;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xfd7066e230_0;
    %store/vec4 v0xfd7066e310_0, 0, 5;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xfd7066d830;
T_5 ;
    %wait E_0xfd7060b460;
    %load/vec4 v0xfd7066dd70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0xfd7066da90_0;
    %store/vec4 v0xfd7066dc70_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xfd7066db90_0;
    %store/vec4 v0xfd7066dc70_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xfd7066fe30;
T_6 ;
    %wait E_0xfd70670010;
    %load/vec4 v0xfd70670090_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0xfd70670090_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xfd70670190_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xfd7066b820;
T_7 ;
    %wait E_0xfd7063b2e0;
    %load/vec4 v0xfd7066ba50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0xfd7066bb50_0;
    %load/vec4 v0xfd7066bc30_0;
    %and;
    %store/vec4 v0xfd7066bcf0_0, 0, 32;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0xfd7066bb50_0;
    %load/vec4 v0xfd7066bc30_0;
    %or;
    %store/vec4 v0xfd7066bcf0_0, 0, 32;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0xfd7066bb50_0;
    %load/vec4 v0xfd7066bc30_0;
    %add;
    %store/vec4 v0xfd7066bcf0_0, 0, 32;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0xfd7066bb50_0;
    %load/vec4 v0xfd7066bc30_0;
    %sub;
    %store/vec4 v0xfd7066bcf0_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0xfd7066bb50_0;
    %load/vec4 v0xfd7066bc30_0;
    %mul;
    %store/vec4 v0xfd7066bcf0_0, 0, 32;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xfd7066be50;
T_8 ;
    %wait E_0xfd7063b9f0;
    %load/vec4 v0xfd7066c1b0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0xfd7066c270_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xfd7066c0d0_0, 0, 3;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xfd7066c0d0_0, 0, 3;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xfd7066c0d0_0, 0, 3;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xfd7066c0d0_0, 0, 3;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xfd7066c0d0_0, 0, 3;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8.2;
T_8.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xfd7066c0d0_0, 0, 3;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xfd70607a00;
T_9 ;
    %delay 25, 0;
    %load/vec4 v0xfd70670570_0;
    %inv;
    %store/vec4 v0xfd70670570_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0xfd70607a00;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xfd70670810_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xfd706708b0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0xfd706708b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0xfd706708b0_0;
    %store/vec4a v0xfd7066d710, 4, 0;
    %load/vec4 v0xfd706708b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xfd706708b0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xfd706708b0_0, 0, 32;
T_10.2 ;
    %load/vec4 v0xfd706708b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0xfd706708b0_0;
    %store/vec4a v0xfd7066fc90, 4, 0;
    %load/vec4 v0xfd706708b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xfd706708b0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %vpi_call 3 33 "$readmemb", "instruction.txt", v0xfd7066d710 {0 0 0};
    %vpi_func 3 36 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0xfd706709e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfd70670570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfd70670610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfd70670720_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xfd70670610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xfd70670720_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0xfd70607a00;
T_11 ;
    %wait E_0xfd7066efd0;
    %load/vec4 v0xfd70670810_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %vpi_call 3 51 "$stop" {0 0 0};
T_11.0 ;
    %vpi_call 3 54 "$fdisplay", v0xfd706709e0_0, "PC = %d", v0xfd7066e9c0_0 {0 0 0};
    %vpi_call 3 57 "$fdisplay", v0xfd706709e0_0, "Registers" {0 0 0};
    %vpi_call 3 58 "$fdisplay", v0xfd706709e0_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0xfd7066fc90, 0>, &A<v0xfd7066fc90, 8>, &A<v0xfd7066fc90, 16>, &A<v0xfd7066fc90, 24> {0 0 0};
    %vpi_call 3 59 "$fdisplay", v0xfd706709e0_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0xfd7066fc90, 1>, &A<v0xfd7066fc90, 9>, &A<v0xfd7066fc90, 17>, &A<v0xfd7066fc90, 25> {0 0 0};
    %vpi_call 3 60 "$fdisplay", v0xfd706709e0_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0xfd7066fc90, 2>, &A<v0xfd7066fc90, 10>, &A<v0xfd7066fc90, 18>, &A<v0xfd7066fc90, 26> {0 0 0};
    %vpi_call 3 61 "$fdisplay", v0xfd706709e0_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0xfd7066fc90, 3>, &A<v0xfd7066fc90, 11>, &A<v0xfd7066fc90, 19>, &A<v0xfd7066fc90, 27> {0 0 0};
    %vpi_call 3 62 "$fdisplay", v0xfd706709e0_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0xfd7066fc90, 4>, &A<v0xfd7066fc90, 12>, &A<v0xfd7066fc90, 20>, &A<v0xfd7066fc90, 28> {0 0 0};
    %vpi_call 3 63 "$fdisplay", v0xfd706709e0_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0xfd7066fc90, 5>, &A<v0xfd7066fc90, 13>, &A<v0xfd7066fc90, 21>, &A<v0xfd7066fc90, 29> {0 0 0};
    %vpi_call 3 64 "$fdisplay", v0xfd706709e0_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0xfd7066fc90, 6>, &A<v0xfd7066fc90, 14>, &A<v0xfd7066fc90, 22>, &A<v0xfd7066fc90, 30> {0 0 0};
    %vpi_call 3 65 "$fdisplay", v0xfd706709e0_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0xfd7066fc90, 7>, &A<v0xfd7066fc90, 15>, &A<v0xfd7066fc90, 23>, &A<v0xfd7066fc90, 31> {0 0 0};
    %vpi_call 3 67 "$fdisplay", v0xfd706709e0_0, "\012" {0 0 0};
    %load/vec4 v0xfd70670810_0;
    %addi 1, 0, 32;
    %store/vec4 v0xfd70670810_0, 0, 32;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "Forward.v";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "MUX5.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
