Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Jan 22 19:23:40 2022
| Host         : timeMachine running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dot_matrix_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_dot_matrix_0_0 (xilinx.com:hls:dot_matrix:1.0) from (Rev. 2112336451) to (Rev. 2112343757)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jan 17 17:32:50 2022
| Host         : timeMachine running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dot_matrix_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_dot_matrix_0_0 (xilinx.com:hls:dot_matrix:1.0) from (Rev. 2112336385) to (Rev. 2112336451)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_dot_matrix_0_0'. These changes may impact your design.


-Upgraded port 'm_axi_gmem_ARADDR' width 32 differs from original width 64

-Upgraded port 'm_axi_gmem_AWADDR' width 32 differs from original width 64


