{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600117545290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600117545312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 16:05:44 2020 " "Processing started: Mon Sep 14 16:05:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600117545312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600117545312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ComputadorBasico -c ComputadorBasico " "Command: quartus_map --read_settings_files=on --write_settings_files=off ComputadorBasico -c ComputadorBasico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600117545312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600117547516 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600117547517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Alu8bits " "Found entity 1: Alu8bits" {  } { { "Alu8bits.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/Alu8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600117583587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600117583587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testalus3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testalus3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TestALUs3 " "Found entity 1: TestALUs3" {  } { { "TestALUs3.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/TestALUs3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600117583594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600117583594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register8Bits " "Found entity 1: Register8Bits" {  } { { "Register8Bits.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/Register8Bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600117583602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600117583602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU8bits " "Found entity 1: CPU8bits" {  } { { "CPU8bits.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/CPU8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600117583610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600117583610 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Multiplex8bits.vhd " "Can't analyze file -- file Multiplex8bits.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1600117583633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxbus61.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxbus61.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxbus61-arch1 " "Found design unit 1: muxbus61-arch1" {  } { { "muxbus61.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/muxbus61.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600117584883 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxbus61 " "Found entity 1: muxbus61" {  } { { "muxbus61.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/muxbus61.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600117584883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600117584883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux18-demux_archi " "Found design unit 1: demux18-demux_archi" {  } { { "demux18.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/demux18.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600117584894 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux18 " "Found entity 1: demux18" {  } { { "demux18.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/demux18.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600117584894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600117584894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryrams5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoryrams5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoryrams5-SYN " "Found design unit 1: memoryrams5-SYN" {  } { { "memoryRAMs5.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/memoryRAMs5.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600117584901 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoryRAMs5 " "Found entity 1: memoryRAMs5" {  } { { "memoryRAMs5.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/memoryRAMs5.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600117584901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600117584901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmemoriarom.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testmemoriarom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TestMemoriaROM " "Found entity 1: TestMemoriaROM" {  } { { "TestMemoriaROM.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/TestMemoriaROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600117584905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600117584905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_SM-a " "Found design unit 1: ControlUnit_SM-a" {  } { { "ControlUnit_SM.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ControlUnit_SM.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600117584911 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_SM " "Found entity 1: ControlUnit_SM" {  } { { "ControlUnit_SM.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ControlUnit_SM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600117584911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600117584911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu8bits_v2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu8bits_v2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU8bits_v2 " "Found entity 1: CPU8bits_v2" {  } { { "CPU8bits_v2.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/CPU8bits_v2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600117584917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600117584917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computadorbasicofinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file computadorbasicofinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComputadorBasicoFinal " "Found entity 1: ComputadorBasicoFinal" {  } { { "ComputadorBasicoFinal.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ComputadorBasicoFinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600117584921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600117584921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ComputadorBasicoFinal " "Elaborating entity \"ComputadorBasicoFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600117585234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU8bits_v2 CPU8bits_v2:inst " "Elaborating entity \"CPU8bits_v2\" for hierarchy \"CPU8bits_v2:inst\"" {  } { { "ComputadorBasicoFinal.bdf" "inst" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ComputadorBasicoFinal.bdf" { { 104 64 416 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600117585239 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ControlUnit_SM inst8 " "Block or symbol \"ControlUnit_SM\" of instance \"inst8\" overlaps another block or symbol" {  } { { "CPU8bits_v2.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/CPU8bits_v2.bdf" { { 168 -576 -344 408 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1600117585241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu8bits CPU8bits_v2:inst\|Alu8bits:inst " "Elaborating entity \"Alu8bits\" for hierarchy \"CPU8bits_v2:inst\|Alu8bits:inst\"" {  } { { "CPU8bits_v2.bdf" "inst" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/CPU8bits_v2.bdf" { { 160 904 1136 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600117585243 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Ov " "Pin \"Ov\" is missing source" {  } { { "Alu8bits.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/Alu8bits.bdf" { { 760 464 640 776 "Ov" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1600117585246 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR4 inst9 " "Primitive \"OR4\" of instance \"inst9\" not used" {  } { { "Alu8bits.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/Alu8bits.bdf" { { 728 392 456 808 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1600117585246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 CPU8bits_v2:inst\|Alu8bits:inst\|74181:inst1 " "Elaborating entity \"74181\" for hierarchy \"CPU8bits_v2:inst\|Alu8bits:inst\|74181:inst1\"" {  } { { "Alu8bits.bdf" "inst1" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/Alu8bits.bdf" { { 152 208 464 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600117585334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU8bits_v2:inst\|Alu8bits:inst\|74181:inst1 " "Elaborated megafunction instantiation \"CPU8bits_v2:inst\|Alu8bits:inst\|74181:inst1\"" {  } { { "Alu8bits.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/Alu8bits.bdf" { { 152 208 464 272 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600117585337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit_SM CPU8bits_v2:inst\|ControlUnit_SM:inst8 " "Elaborating entity \"ControlUnit_SM\" for hierarchy \"CPU8bits_v2:inst\|ControlUnit_SM:inst8\"" {  } { { "CPU8bits_v2.bdf" "inst8" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/CPU8bits_v2.bdf" { { 168 -576 -344 408 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600117585349 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ControlUnit_SM.vhd(35) " "VHDL Process Statement warning at ControlUnit_SM.vhd(35): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_SM.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ControlUnit_SM.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1600117585352 "|ControlUnit_SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCtemp ControlUnit_SM.vhd(94) " "VHDL Process Statement warning at ControlUnit_SM.vhd(94): signal \"PCtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_SM.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ControlUnit_SM.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1600117585352 "|ControlUnit_SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCtemp ControlUnit_SM.vhd(96) " "VHDL Process Statement warning at ControlUnit_SM.vhd(96): signal \"PCtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_SM.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ControlUnit_SM.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1600117585353 "|ControlUnit_SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCtemp ControlUnit_SM.vhd(98) " "VHDL Process Statement warning at ControlUnit_SM.vhd(98): signal \"PCtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_SM.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ControlUnit_SM.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1600117585353 "|ControlUnit_SM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxbus61 CPU8bits_v2:inst\|muxbus61:inst11 " "Elaborating entity \"muxbus61\" for hierarchy \"CPU8bits_v2:inst\|muxbus61:inst11\"" {  } { { "CPU8bits_v2.bdf" "inst11" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/CPU8bits_v2.bdf" { { 360 528 688 536 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600117585355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8Bits CPU8bits_v2:inst\|Register8Bits:inst2 " "Elaborating entity \"Register8Bits\" for hierarchy \"CPU8bits_v2:inst\|Register8Bits:inst2\"" {  } { { "CPU8bits_v2.bdf" "inst2" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/CPU8bits_v2.bdf" { { 16 32 216 112 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600117585360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74374 CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst " "Elaborating entity \"74374\" for hierarchy \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\"" {  } { { "Register8Bits.bdf" "inst" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/Register8Bits.bdf" { { 224 592 712 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600117585423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst " "Elaborated megafunction instantiation \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\"" {  } { { "Register8Bits.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/Register8Bits.bdf" { { 224 592 712 416 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600117585425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux18 CPU8bits_v2:inst\|demux18:inst1 " "Elaborating entity \"demux18\" for hierarchy \"CPU8bits_v2:inst\|demux18:inst1\"" {  } { { "CPU8bits_v2.bdf" "inst1" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/CPU8bits_v2.bdf" { { 456 -432 -280 536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600117585427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX CPU8bits_v2:inst\|BUSMUX:inst12 " "Elaborating entity \"BUSMUX\" for hierarchy \"CPU8bits_v2:inst\|BUSMUX:inst12\"" {  } { { "CPU8bits_v2.bdf" "inst12" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/CPU8bits_v2.bdf" { { -24 -376 -264 64 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600117585506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU8bits_v2:inst\|BUSMUX:inst12 " "Elaborated megafunction instantiation \"CPU8bits_v2:inst\|BUSMUX:inst12\"" {  } { { "CPU8bits_v2.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/CPU8bits_v2.bdf" { { -24 -376 -264 64 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600117585508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU8bits_v2:inst\|BUSMUX:inst12 " "Instantiated megafunction \"CPU8bits_v2:inst\|BUSMUX:inst12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117585510 ""}  } { { "CPU8bits_v2.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/CPU8bits_v2.bdf" { { -24 -376 -264 64 "inst12" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600117585510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux CPU8bits_v2:inst\|BUSMUX:inst12\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"CPU8bits_v2:inst\|BUSMUX:inst12\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600117585620 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU8bits_v2:inst\|BUSMUX:inst12\|lpm_mux:\$00000 CPU8bits_v2:inst\|BUSMUX:inst12 " "Elaborated megafunction instantiation \"CPU8bits_v2:inst\|BUSMUX:inst12\|lpm_mux:\$00000\", which is child of megafunction instantiation \"CPU8bits_v2:inst\|BUSMUX:inst12\"" {  } { { "busmux.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "CPU8bits_v2.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/CPU8bits_v2.bdf" { { -24 -376 -264 64 "inst12" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600117585627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0kc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kc " "Found entity 1: mux_0kc" {  } { { "db/mux_0kc.tdf" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/db/mux_0kc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600117585802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600117585802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0kc CPU8bits_v2:inst\|BUSMUX:inst12\|lpm_mux:\$00000\|mux_0kc:auto_generated " "Elaborating entity \"mux_0kc\" for hierarchy \"CPU8bits_v2:inst\|BUSMUX:inst12\|lpm_mux:\$00000\|mux_0kc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600117585803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryRAMs5 memoryRAMs5:inst1 " "Elaborating entity \"memoryRAMs5\" for hierarchy \"memoryRAMs5:inst1\"" {  } { { "ComputadorBasicoFinal.bdf" "inst1" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ComputadorBasicoFinal.bdf" { { 104 816 1032 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600117585866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memoryRAMs5:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memoryRAMs5:inst1\|altsyncram:altsyncram_component\"" {  } { { "memoryRAMs5.vhd" "altsyncram_component" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/memoryRAMs5.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600117586028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoryRAMs5:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memoryRAMs5:inst1\|altsyncram:altsyncram_component\"" {  } { { "memoryRAMs5.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/memoryRAMs5.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600117586124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoryRAMs5:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"memoryRAMs5:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ProgramaS5.mif " "Parameter \"init_file\" = \"ProgramaS5.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600117586125 ""}  } { { "memoryRAMs5.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/memoryRAMs5.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600117586125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_df24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_df24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_df24 " "Found entity 1: altsyncram_df24" {  } { { "db/altsyncram_df24.tdf" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/db/altsyncram_df24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600117586280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600117586280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_df24 memoryRAMs5:inst1\|altsyncram:altsyncram_component\|altsyncram_df24:auto_generated " "Elaborating entity \"altsyncram_df24\" for hierarchy \"memoryRAMs5:inst1\|altsyncram:altsyncram_component\|altsyncram_df24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600117586284 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU8bits_v2:inst\|demux18:inst1\|Mux2 " "Found clock multiplexer CPU8bits_v2:inst\|demux18:inst1\|Mux2" {  } { { "demux18.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/demux18.vhd" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1600117587217 "|ComputadorBasicoFinal|CPU8bits_v2:inst|demux18:inst1|Mux2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU8bits_v2:inst\|demux18:inst1\|Mux3 " "Found clock multiplexer CPU8bits_v2:inst\|demux18:inst1\|Mux3" {  } { { "demux18.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/demux18.vhd" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1600117587217 "|ComputadorBasicoFinal|CPU8bits_v2:inst|demux18:inst1|Mux3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU8bits_v2:inst\|demux18:inst1\|Mux4 " "Found clock multiplexer CPU8bits_v2:inst\|demux18:inst1\|Mux4" {  } { { "demux18.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/demux18.vhd" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1600117587217 "|ComputadorBasicoFinal|CPU8bits_v2:inst|demux18:inst1|Mux4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU8bits_v2:inst\|demux18:inst1\|Mux5 " "Found clock multiplexer CPU8bits_v2:inst\|demux18:inst1\|Mux5" {  } { { "demux18.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/demux18.vhd" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1600117587217 "|ComputadorBasicoFinal|CPU8bits_v2:inst|demux18:inst1|Mux5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU8bits_v2:inst\|demux18:inst1\|Mux6 " "Found clock multiplexer CPU8bits_v2:inst\|demux18:inst1\|Mux6" {  } { { "demux18.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/demux18.vhd" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1600117587217 "|ComputadorBasicoFinal|CPU8bits_v2:inst|demux18:inst1|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU8bits_v2:inst\|demux18:inst1\|Mux7 " "Found clock multiplexer CPU8bits_v2:inst\|demux18:inst1\|Mux7" {  } { { "demux18.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/demux18.vhd" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1600117587217 "|ComputadorBasicoFinal|CPU8bits_v2:inst|demux18:inst1|Mux7"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1600117587217 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "30 " "Ignored 30 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "30 " "Ignored 30 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1600117587221 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1600117587221 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|47 R0\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|47\" to the node \"R0\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|47 R1\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|47\" to the node \"R1\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|47 R2\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|47\" to the node \"R2\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|47 R3\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|47\" to the node \"R3\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|47 R4\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|47\" to the node \"R4\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|47 R5\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|47\" to the node \"R5\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|46 R0\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|46\" to the node \"R0\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|46 R1\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|46\" to the node \"R1\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|46 R2\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|46\" to the node \"R2\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|46 R3\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|46\" to the node \"R3\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|46 R4\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|46\" to the node \"R4\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|46 R5\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|46\" to the node \"R5\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|45 R0\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|45\" to the node \"R0\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|45 R1\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|45\" to the node \"R1\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|45 R2\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|45\" to the node \"R2\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|45 R3\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|45\" to the node \"R3\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|45 R4\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|45\" to the node \"R4\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|45 R5\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|45\" to the node \"R5\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|44 R0\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|44\" to the node \"R0\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|44 R1\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|44\" to the node \"R1\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|44 R2\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|44\" to the node \"R2\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|44 R3\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|44\" to the node \"R3\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|44 R4\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|44\" to the node \"R4\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|44 R5\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|44\" to the node \"R5\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|43 R0\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|43\" to the node \"R0\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|43 R1\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|43\" to the node \"R1\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|43 R2\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|43\" to the node \"R2\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|43 R3\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|43\" to the node \"R3\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|43 R4\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|43\" to the node \"R4\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|43 R5\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|43\" to the node \"R5\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|42 R0\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|42\" to the node \"R0\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|42 R1\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|42\" to the node \"R1\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|42 R2\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|42\" to the node \"R2\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|42 R3\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|42\" to the node \"R3\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|42 R4\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|42\" to the node \"R4\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|42 R5\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|42\" to the node \"R5\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|41 R0\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|41\" to the node \"R0\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|41 R1\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|41\" to the node \"R1\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|41 R2\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|41\" to the node \"R2\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|41 R3\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|41\" to the node \"R3\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|41 R4\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|41\" to the node \"R4\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|41 R5\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|41\" to the node \"R5\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|40 R0\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|40\" to the node \"R0\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|40 R1\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|40\" to the node \"R1\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|40 R2\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|40\" to the node \"R2\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|40 R3\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|40\" to the node \"R3\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|40 R4\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|40\" to the node \"R4\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|40 R5\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|40\" to the node \"R5\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600117588406 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1600117588406 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|47 CPU8bits_v2:inst\|muxbus61:inst10\|Mux0 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|47\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|47 CPU8bits_v2:inst\|muxbus61:inst10\|Mux0 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|47\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|47 CPU8bits_v2:inst\|muxbus61:inst10\|Mux0 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|47\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|47 CPU8bits_v2:inst\|muxbus61:inst10\|Mux0 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|47\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|47 CPU8bits_v2:inst\|muxbus61:inst10\|Mux0 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|47\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|47 CPU8bits_v2:inst\|muxbus61:inst10\|Mux0 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|47\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|46 CPU8bits_v2:inst\|muxbus61:inst10\|Mux1 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|46\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|46 CPU8bits_v2:inst\|muxbus61:inst10\|Mux1 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|46\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|46 CPU8bits_v2:inst\|muxbus61:inst10\|Mux1 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|46\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|46 CPU8bits_v2:inst\|muxbus61:inst10\|Mux1 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|46\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|46 CPU8bits_v2:inst\|muxbus61:inst10\|Mux1 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|46\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|46 CPU8bits_v2:inst\|muxbus61:inst10\|Mux1 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|46\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|45 CPU8bits_v2:inst\|muxbus61:inst10\|Mux2 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|45\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|45 CPU8bits_v2:inst\|muxbus61:inst10\|Mux2 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|45\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|45 CPU8bits_v2:inst\|muxbus61:inst10\|Mux2 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|45\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|45 CPU8bits_v2:inst\|muxbus61:inst10\|Mux2 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|45\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|45 CPU8bits_v2:inst\|muxbus61:inst10\|Mux2 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|45\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|45 CPU8bits_v2:inst\|muxbus61:inst10\|Mux2 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|45\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|44 CPU8bits_v2:inst\|muxbus61:inst10\|Mux3 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|44\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|44 CPU8bits_v2:inst\|muxbus61:inst10\|Mux3 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|44\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|44 CPU8bits_v2:inst\|muxbus61:inst10\|Mux3 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|44\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|44 CPU8bits_v2:inst\|muxbus61:inst10\|Mux3 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|44\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|44 CPU8bits_v2:inst\|muxbus61:inst10\|Mux3 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|44\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|44 CPU8bits_v2:inst\|muxbus61:inst10\|Mux3 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|44\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|43 CPU8bits_v2:inst\|muxbus61:inst10\|Mux4 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|43\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|43 CPU8bits_v2:inst\|muxbus61:inst10\|Mux4 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|43\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|43 CPU8bits_v2:inst\|muxbus61:inst10\|Mux4 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|43\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|43 CPU8bits_v2:inst\|muxbus61:inst10\|Mux4 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|43\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|43 CPU8bits_v2:inst\|muxbus61:inst10\|Mux4 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|43\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|43 CPU8bits_v2:inst\|muxbus61:inst10\|Mux4 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|43\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|42 CPU8bits_v2:inst\|muxbus61:inst10\|Mux5 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|42\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|42 CPU8bits_v2:inst\|muxbus61:inst10\|Mux5 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|42\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|42 CPU8bits_v2:inst\|muxbus61:inst10\|Mux5 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|42\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|42 CPU8bits_v2:inst\|muxbus61:inst10\|Mux5 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|42\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|42 CPU8bits_v2:inst\|muxbus61:inst10\|Mux5 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|42\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|42 CPU8bits_v2:inst\|muxbus61:inst10\|Mux5 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|42\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|41 CPU8bits_v2:inst\|muxbus61:inst10\|Mux6 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|41\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|41 CPU8bits_v2:inst\|muxbus61:inst10\|Mux6 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|41\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|41 CPU8bits_v2:inst\|muxbus61:inst10\|Mux6 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|41\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|41 CPU8bits_v2:inst\|muxbus61:inst10\|Mux6 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|41\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|41 CPU8bits_v2:inst\|muxbus61:inst10\|Mux6 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|41\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|41 CPU8bits_v2:inst\|muxbus61:inst10\|Mux6 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|41\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|40 CPU8bits_v2:inst\|muxbus61:inst10\|Mux7 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|40\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|40 CPU8bits_v2:inst\|muxbus61:inst10\|Mux7 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|40\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|40 CPU8bits_v2:inst\|muxbus61:inst10\|Mux7 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|40\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|40 CPU8bits_v2:inst\|muxbus61:inst10\|Mux7 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|40\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|40 CPU8bits_v2:inst\|muxbus61:inst10\|Mux7 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|40\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|40 CPU8bits_v2:inst\|muxbus61:inst10\|Mux7 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|40\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600117588418 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1600117588418 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Ov GND " "Pin \"Ov\" is stuck at GND" {  } { { "ComputadorBasicoFinal.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ComputadorBasicoFinal.bdf" { { 160 416 592 176 "Ov" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600117588702 "|ComputadorBasicoFinal|Ov"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1600117588702 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1600117588969 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1600117591153 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600117591153 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "324 " "Implemented 324 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1600117591449 ""} { "Info" "ICUT_CUT_TM_OPINS" "106 " "Implemented 106 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1600117591449 ""} { "Info" "ICUT_CUT_TM_LCELLS" "200 " "Implemented 200 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1600117591449 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1600117591449 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1600117591449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 116 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5087 " "Peak virtual memory: 5087 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600117591709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 16:06:31 2020 " "Processing ended: Mon Sep 14 16:06:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600117591709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600117591709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600117591709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600117591709 ""}
