
---------- Begin Simulation Statistics ----------
host_inst_rate                                 122076                       # Simulator instruction rate (inst/s)
host_mem_usage                                 322708                       # Number of bytes of host memory used
host_seconds                                   163.83                       # Real time elapsed on the host
host_tick_rate                              613156020                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.100455                       # Number of seconds simulated
sim_ticks                                100455102000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4710713                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 90465.739303                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 88935.101512                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1843302                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   259402456000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.608700                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2867411                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            287373                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 229455852500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.547696                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580037                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 126454.707144                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 129172.434595                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983014                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   73887611839                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372804                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584301                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40026                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  70305326839                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544275                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 23565.559286                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 51481.058766                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.288656                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            191496                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           14413                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   4512710341                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    741996500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6278028                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 96557.901655                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 95944.700574                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2826316                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    333290067839                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.549808                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3451712                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             327399                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 299761179339                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.497658                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124312                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999761                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000532                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.755676                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.544838                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6278028                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 96557.901655                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 95944.700574                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2826316                       # number of overall hits
system.cpu.dcache.overall_miss_latency   333290067839                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.549808                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3451712                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            327399                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 299761179339                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.497658                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124312                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599036                       # number of replacements
system.cpu.dcache.sampled_refs                2600060                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.483258                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3350582                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500956135000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543830                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13656902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 65208.661417                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        63028                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13656775                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        8281500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  127                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      7878500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             125                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               108387.103175                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13656902                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 65208.661417                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        63028                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13656775                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         8281500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   127                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      7878500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              125                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.184001                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             94.208608                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13656902                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 65208.661417                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        63028                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13656775                       # number of overall hits
system.cpu.icache.overall_miss_latency        8281500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  127                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      7878500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             125                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    126                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 94.208608                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13656775                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 73733.980022                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     94426831643                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               1280642                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     73804.166667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 78992.118537                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        12944                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            522533500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.353576                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       7080                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    2322                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       375844500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.237615                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  4758                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580164                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       167541.153403                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  156449.461259                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        1310755                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           212678248000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.491988                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      1269409                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     50639                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      190675597000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.472361                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 1218768                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524252                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    130781.452572                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 115539.559361                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         68562438074                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524252                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    60571845074                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524252                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543830                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543830                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs   12978.217391                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.728588                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                        23                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs             298499                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600188                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        167021.244601                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   156148.248178                       # average overall mshr miss latency
system.l2.demand_hits                         1323699                       # number of demand (read+write) hits
system.l2.demand_miss_latency            213200781500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.490922                       # miss rate for demand accesses
system.l2.demand_misses                       1276489                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      52961                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       191051441500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.470553                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  1223526                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.585540                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.210212                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9593.486915                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3444.105608                       # Average occupied blocks per context
system.l2.overall_accesses                    2600188                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       167021.244601                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  114001.246379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        1323699                       # number of overall hits
system.l2.overall_miss_latency           213200781500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.490922                       # miss rate for overall accesses
system.l2.overall_misses                      1276489                       # number of overall misses
system.l2.overall_mshr_hits                     52961                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      285478273143                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.963072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 2504168                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.938461                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       1201832                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      1104989                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted             427                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      3484442                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          1354685                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit      1024339                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        2492785                       # number of replacements
system.l2.sampled_refs                        2503673                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13037.592523                       # Cycle average of tags in use
system.l2.total_refs                          1824145                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   501480507500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           508825                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                121779290                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1438013                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1574439                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       151689                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1618602                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1687550                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          25092                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       576144                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     62830035                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.162112                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.916255                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     59570040     94.81%     94.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1364714      2.17%     96.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       616357      0.98%     97.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       229241      0.36%     98.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       276045      0.44%     98.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        39369      0.06%     98.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       116705      0.19%     99.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        41420      0.07%     99.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       576144      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     62830035                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185498                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       151680                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185498                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7835611                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     7.913087                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.913087                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     50874949                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           10                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        43219                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     26689331                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7520454                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4341774                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1305470                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        92857                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4959069                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4840169                       # DTB hits
system.switch_cpus_1.dtb.data_misses           118900                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3989008                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3872262                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           116746                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        970061                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            967907                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2154                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1687550                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3638952                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8177676                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       159769                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             27341640                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        731085                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.021326                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3638952                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1463105                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.345524                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     64135505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.426311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.667864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       59596793     92.92%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          65331      0.10%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         652445      1.02%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          90481      0.14%     94.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         716853      1.12%     95.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         125644      0.20%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         313240      0.49%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         272840      0.43%     96.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2301878      3.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     64135505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              14995408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1204835                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              255314                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.174181                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6571317                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           970061                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8235501                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            12192850                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.801160                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6597957                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.154085                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12312939                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       152371                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      41411630                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      6395634                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2208886                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1715008                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18041674                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5601256                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       961787                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13783126                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        41025                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       200747                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1305470                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       679860                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1423175                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        50482                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         7517                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3389086                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       921200                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         7517                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        21213                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       131158                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.126373                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.126373                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4960430     33.64%     33.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     33.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     33.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1412709      9.58%     43.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       168621      1.14%     44.37% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37568      0.25%     44.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1291842      8.76%     53.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     53.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     53.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5786665     39.25%     92.63% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1087056      7.37%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14744914                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       402337                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.027286                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           15      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          586      0.15%      0.15% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp         1135      0.28%      0.43% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       107594     26.74%     27.17% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     27.17% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     27.17% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       229276     56.99%     84.16% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        63731     15.84%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     64135505                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.229903                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.674171                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     54395421     84.81%     84.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7045334     10.99%     95.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1497066      2.33%     98.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       436863      0.68%     98.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       507585      0.79%     99.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       172372      0.27%     99.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        66183      0.10%     99.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        11887      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         2794      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     64135505                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.186336                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17786360                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14744914                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7779178                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       348545                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7499559                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3638964                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3638952                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       843598                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       268992                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      6395634                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1715008                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               79130913                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     47928599                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339942                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       135142                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8133059                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2717217                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        76479                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     36671058                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     24459006                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     16712646                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3871680                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1305470                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2896696                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      9372638                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      5026559                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                357996                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
