#ifndef _SECO_SBC_B08_DDR_CONFIG_H_
#define _SECO_SBC_B08_DDR_CONFIG_H_

#include "../common/ddr_conf.h"


static int mx6sx_2x256_dcd_table[] = {
	/* Enable all clocks */
	0x020c4068, 0xffffffff,
	0x020c406c, 0xffffffff,
 	0x020c4070, 0xffffffff,
 	0x020c4074, 0xffffffff,
 	0x020c4078, 0xffffffff,
 	0x020c407c, 0xffffffff,
 	0x020c4080, 0xffffffff,
 	0x020c4084, 0xffffffff,
	/* IOMUX */
	/* DDR IO TYPE */
 	0x020e0618, 0x000c0000,  // MX6_IOM_GRP_DDR_TYPE
 	0x020e05fc, 0x00000000,  // MX6_IOM_GRP_DDRPKE
	/* CLOCK */
 	0x020e032c, 0x00000030,  // MX6_IOM_DRAM_SDCLK_0
	/* ADDRESS */
 	0x020e0300, 0x00000020,  // MX6_IOM_DRAM_CAS
 	0x020e02fc, 0x00000020,  // MX6_IOM_DRAM_RAS
 	0x020e05f4, 0x00000020,  // MX6_IOM_GRP_ADDDS
	/* CONTROL */
 	0x020e0340, 0x00000020,  // MX6_IOM_DRAM_RESET
	0x020e0320, 0x00000000,  // MX6_IOM_DRAM_SDBA2
 	0x020e0310, 0x00000020,  // MX6_IOM_DRAM_SDODT0
 	0x020e0314, 0x00000020,  // MX6_IOM_DRAM_SDODT1
 	0x020e0614, 0x00000020,  // MX6_IOM_GRP_CTLDS
	/* DATA STROBE */
 	0x020e05f8, 0x00020000,  // MX6_IOM_DDRMODE_CTL
 	0x020e0330, 0x00000028,  // MX6_IOM_DRAM_SDQS0
 	0x020e0334, 0x00000028,  // MX6_IOM_DRAM_SDQS1
 	0x020e0338, 0x00000028,  // MX6_IOM_DRAM_SDQS2
 	0x020e033c, 0x00000028,  // MX6_IOM_DRAM_SDQS3
	/* DATA */
 	0x020e0608, 0x00020000,  // MX6_IOM_GRP_DDRMODE
 	0x020e060c, 0x00000028,  // MX6_IOM_GRP_B0DS
 	0x020e0610, 0x00000028,  // MX6_IOM_GRP_B1DS
 	0x020e061c, 0x00000028,  // MX6_IOM_GRP_B2DS
 	0x020e0620, 0x00000028,  // MX6_IOM_GRP_B3DS
 	0x020e02ec, 0x00000028,  // MX6_IOM_DRAM_DQM0
 	0x020e02f0, 0x00000028,  // MX6_IOM_DRAM_DQM1
 	0x020e02f4, 0x00000028,  // MX6_IOM_DRAM_DQM2
 	0x020e02f8, 0x00000028,  // MX6_IOM_DRAM_DQM3
	/* Calibrations */
	/* ZQ */
 	0x021b0800, 0xa1389E43,
	/* write leveling */
 	0x021b080c, 0x00240022,  // MX6_MMDC_P0_MPWLDECTRL0
 	0x021b0810, 0x001C0017,  // MX6_MMDC_P0_MPWLDECTRL1
	/* DQS Read Gate */
 	0x021b083c, 0x4154014C,  // MX6_MMDC_P0_MPDGCTRL0
 	0x021b0840, 0x0144012C,  // MX6_MMDC_P0_MPDGCTRL1
	/* Read/Write Delay */
 	0x021b0848, 0x423E4648,  // MX6_MMDC_P0_MPRDDLCTL
	0x021b0850, 0x38363A34,  // MX6_MMDC_P0_MPMUR0
	/* read data bit delay */
 	0x021b081c, 0x33333333,  // MX6_MMDC_P0_MPRDDQBY0DL
 	0x021b0820, 0x33333333,  // MX6_MMDC_P0_MPRDDQBY1DL
 	0x021b0824, 0x33333333,  // MX6_MMDC_P0_MPRDDQBY2DL
 	0x021b0828, 0x33333333,  // MX6_MMDC_P0_MPRDDQBY3DL
	/* Complete calibration by forced measurment */
 	0x021b08b8, 0x00000800,
	/* ========== MMDC init ========== */
	/* in DDR3, 64-bit mode, only MMDC0 is init */
	0x021b0004, 0x0002002d,  // MX6_MMDC_P0_MDPDC
	0x021b0008, 0x00333030,  // MX6_MMDC_P0_MDOTC
	0x021b000c, 0x676b52f3,  // MX6_MMDC_P0_MDCFG0
	0x021b0010, 0xb66d8b63,  // MX6_MMDC_P0_MDCFG1
	0x021b0014, 0x01ff00db,  // MX6_MMDC_P0_MDCFG2
	0x021b0018, 0x00001740,  // MX6_MMDC_P0_MDMISC
	0x021b001c, 0x00008000,  // MX6_MMDC_P0_MDSCR
	0x021b002c, 0x000026d2,  // MX6_MMDC_P0_MDRWD
	0x021b0030, 0x00431023,  // MX6_MMDC_P0_MDOR
	/* CS0_END = 512MB -> 512/32 + 03f = 04f */
	0x021b0040, 0x0000004f,  // MX6_MMDC_P0_MDASP
	/* SDE_1=0; ROW=3; BL=1; DSIZ=1 -> 32 bit */
	0x021b0000, 0x83190000,  // MX6_MMDC_P0_MDCTL
/* Initialize DDR3 on CS_0 */
	0x021b001c, 0x04008032,  // MX6_MMDC_P0_MDSCR
	0x021b001c, 0x00008033,  // MX6_MMDC_P0_MDSCR
	0x021b001c, 0x00048031,  // MX6_MMDC_P0_MDSCR
	/* write 0x0940 to MR0 bank_0 (Burst Type=1 (Interlived)) */
	0x021b001c, 0x05208030,  // MX6_MMDC_P0_MDSCR
	/* ZQ - Calibration */
	0x021b001c, 0x04008040,  // MX6_MMDC_P0_MDSCR

	0x021b0020, 0x00000800,  // MX6_MMDC_P0_MDREF
	0x021b0818, 0x00011117,  // MX6_MMDC_P0_MPODTCTRL
 	0x021b001c, 0x00000000,  // MX6_MMDC_P0_MDSCR
};


static int mx6sx_2x512_dcd_table[] = {
	/* Enable all clocks */
	0x020c4068, 0xffffffff,
	0x020c406c, 0xffffffff,
 	0x020c4070, 0xffffffff,
 	0x020c4074, 0xffffffff,
 	0x020c4078, 0xffffffff,
 	0x020c407c, 0xffffffff,
 	0x020c4080, 0xffffffff,
 	0x020c4084, 0xffffffff,
	/* IOMUX */
	/* DDR IO TYPE */
 	0x020e0618, 0x000c0000,  // MX6_IOM_GRP_DDR_TYPE
 	0x020e05fc, 0x00000000,  // MX6_IOM_GRP_DDRPKE
	/* CLOCK */
 	0x020e032c, 0x00000030,  // MX6_IOM_DRAM_SDCLK_0
	/* ADDRESS */
 	0x020e0300, 0x00000020,  // MX6_IOM_DRAM_CAS
 	0x020e02fc, 0x00000020,  // MX6_IOM_DRAM_RAS
 	0x020e05f4, 0x00000020,  // MX6_IOM_GRP_ADDDS
	/* CONTROL */
 	0x020e0340, 0x00000020,  // MX6_IOM_DRAM_RESET
	0x020e0320, 0x00000000,  // MX6_IOM_DRAM_SDBA2
 	0x020e0310, 0x00000020,  // MX6_IOM_DRAM_SDODT0
 	0x020e0314, 0x00000020,  // MX6_IOM_DRAM_SDODT1
 	0x020e0614, 0x00000020,  // MX6_IOM_GRP_CTLDS
	/* DATA STROBE */
 	0x020e05f8, 0x00020000,  // MX6_IOM_DDRMODE_CTL
 	0x020e0330, 0x00000028,  // MX6_IOM_DRAM_SDQS0
 	0x020e0334, 0x00000028,  // MX6_IOM_DRAM_SDQS1
 	0x020e0338, 0x00000028,  // MX6_IOM_DRAM_SDQS2
 	0x020e033c, 0x00000028,  // MX6_IOM_DRAM_SDQS3
	/* DATA */
 	0x020e0608, 0x00020000,  // MX6_IOM_GRP_DDRMODE
 	0x020e060c, 0x00000028,  // MX6_IOM_GRP_B0DS
 	0x020e0610, 0x00000028,  // MX6_IOM_GRP_B1DS
 	0x020e061c, 0x00000028,  // MX6_IOM_GRP_B2DS
 	0x020e0620, 0x00000028,  // MX6_IOM_GRP_B3DS
 	0x020e02ec, 0x00000028,  // MX6_IOM_DRAM_DQM0
 	0x020e02f0, 0x00000028,  // MX6_IOM_DRAM_DQM1
 	0x020e02f4, 0x00000028,  // MX6_IOM_DRAM_DQM2
 	0x020e02f8, 0x00000028,  // MX6_IOM_DRAM_DQM3
	/* Calibrations */
	/* ZQ */
 	0x021b0800, 0xa1389E43,
	/* write leveling */
 	0x021b080c, 0x001B0015,  // MX6_MMDC_P0_MPWLDECTRL0
 	0x021b0810, 0x000C0017,  // MX6_MMDC_P0_MPWLDECTRL1
	/* DQS Read Gate */
 	0x021b083c, 0x414C0144,  // MX6_MMDC_P0_MPDGCTRL0
 	0x021b0840, 0x01340128,  // MX6_MMDC_P0_MPDGCTRL1
	/* Read/Write Delay */
 	0x021b0848, 0x40404446,  // MX6_MMDC_P0_MPRDDLCTL
	0x021b0850, 0x3C363A38,  // MX6_MMDC_P0_MPMUR0
	/* read data bit delay */
 	0x021b081c, 0x33333333,  // MX6_MMDC_P0_MPRDDQBY0DL
 	0x021b0820, 0x33333333,  // MX6_MMDC_P0_MPRDDQBY1DL
 	0x021b0824, 0x33333333,  // MX6_MMDC_P0_MPRDDQBY2DL
 	0x021b0828, 0x33333333,  // MX6_MMDC_P0_MPRDDQBY3DL
	/* Complete calibration by forced measurment */
 	0x021b08b8, 0x00000800,
	/* ========== MMDC init ========== */
	/* in DDR3, 64-bit mode, only MMDC0 is init */
	0x021b0004, 0x0002002d,  // MX6_MMDC_P0_MDPDC
	0x021b0008, 0x00333030,  // MX6_MMDC_P0_MDOTC
	0x021b000c, 0x676b52f3,  // MX6_MMDC_P0_MDCFG0
	0x021b0010, 0xb66d8b63,  // MX6_MMDC_P0_MDCFG1
	0x021b0014, 0x01ff00db,  // MX6_MMDC_P0_MDCFG2
	0x021b0018, 0x00001740,  // MX6_MMDC_P0_MDMISC
	0x021b001c, 0x00008000,  // MX6_MMDC_P0_MDSCR
	0x021b002c, 0x000026d2,  // MX6_MMDC_P0_MDRWD
	0x021b0030, 0x006b1023,  // MX6_MMDC_P0_MDOR
	/* CS0_END = 512MB -> 512/32 + 03f = 04f */
	0x021b0040, 0x0000005f,  // MX6_MMDC_P0_MDASP
	/* SDE_1=0; ROW=3; BL=1; DSIZ=1 -> 32 bit */
	0x021b0000, 0x84190000,  // MX6_MMDC_P0_MDCTL
/* Initialize DDR3 on CS_0 */
	0x021b001c, 0x04008032,  // MX6_MMDC_P0_MDSCR
	0x021b001c, 0x00008033,  // MX6_MMDC_P0_MDSCR
	0x021b001c, 0x00048031,  // MX6_MMDC_P0_MDSCR
	/* write 0x0940 to MR0 bank_0 (Burst Type=1 (Interlived)) */
	0x021b001c, 0x05208030,  // MX6_MMDC_P0_MDSCR
	/* ZQ - Calibration */
	0x021b001c, 0x04008040,  // MX6_MMDC_P0_MDSCR

	0x021b0020, 0x00000800,  // MX6_MMDC_P0_MDREF
	0x021b0818, 0x00011117,  // MX6_MMDC_P0_MPODTCTRL
 	0x021b001c, 0x00000000,  // MX6_MMDC_P0_MDSCR
};

#endif    /*  _SECO_SBC_B08_DDR_CONFIG_H_  */