#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-538-g8c56b2d11)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x56091a3404e0 .scope module, "wgt_addr_controller_tb" "wgt_addr_controller_tb" 2 1;
 .timescale 0 0;
P_0x56091a33faa0 .param/l "ADDR_WIDTH" 0 2 5, +C4<00000000000000000000000000001011>;
P_0x56091a33fae0 .param/l "KERNEL_SIZE" 0 2 3, +C4<00000000000000000000000000000011>;
P_0x56091a33fb20 .param/l "NO_CHANNEL" 0 2 4, +C4<00000000000000000000000000000011>;
v0x56091a394320_0 .net "addr_valid", 0 0, v0x56091a37d780_0;  1 drivers
v0x56091a3943e0_0 .var "clk", 0 0;
v0x56091a394480_0 .var "load", 0 0;
v0x56091a394580_0 .var "rst_n", 0 0;
v0x56091a394650_0 .net "wgt_addr", 10 0, v0x56091a3941a0_0;  1 drivers
S_0x56091a37d1e0 .scope module, "wgt_addr_dut" "wgt_addr_controller" 2 17, 3 1 0, S_0x56091a3404e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 11 "wgt_addr";
    .port_info 4 /OUTPUT 1 "addr_valid";
P_0x56091a37d3c0 .param/l "ADDRESSING" 1 3 14, C4<1>;
P_0x56091a37d400 .param/l "ADDR_WIDTH" 0 3 4, +C4<00000000000000000000000000001011>;
P_0x56091a37d440 .param/l "IDLE" 1 3 13, C4<0>;
P_0x56091a37d480 .param/l "KERNEL_SIZE" 0 3 2, +C4<00000000000000000000000000000011>;
P_0x56091a37d4c0 .param/l "NO_CHANNEL" 0 3 3, +C4<00000000000000000000000000000011>;
v0x56091a37d780_0 .var "addr_valid", 0 0;
v0x56091a365150_0 .net "clk", 0 0, v0x56091a3943e0_0;  1 drivers
v0x56091a365250_0 .var "count", 4 0;
v0x56091a3666b0_0 .var "current_state", 0 0;
v0x56091a366750_0 .net "load", 0 0, v0x56091a394480_0;  1 drivers
v0x56091a394020_0 .var "next_state", 0 0;
v0x56091a3940e0_0 .net "rst_n", 0 0, v0x56091a394580_0;  1 drivers
v0x56091a3941a0_0 .var "wgt_addr", 10 0;
E_0x56091a377d30/0 .event negedge, v0x56091a3940e0_0;
E_0x56091a377d30/1 .event posedge, v0x56091a365150_0;
E_0x56091a377d30 .event/or E_0x56091a377d30/0, E_0x56091a377d30/1;
E_0x56091a376c90 .event anyedge, v0x56091a3666b0_0, v0x56091a366750_0, v0x56091a365250_0;
    .scope S_0x56091a37d1e0;
T_0 ;
    %wait E_0x56091a377d30;
    %load/vec4 v0x56091a3940e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56091a3666b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56091a394020_0;
    %assign/vec4 v0x56091a3666b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56091a37d1e0;
T_1 ;
    %wait E_0x56091a376c90;
    %load/vec4 v0x56091a3666b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56091a394020_0, 0, 1;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v0x56091a366750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56091a394020_0, 0, 1;
T_1.4 ;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v0x56091a365250_0;
    %pad/u 32;
    %cmpi/e 27, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56091a394020_0, 0, 1;
T_1.6 ;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x56091a37d1e0;
T_2 ;
    %wait E_0x56091a377d30;
    %load/vec4 v0x56091a3940e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56091a37d780_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x56091a394020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56091a37d780_0, 0;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56091a37d780_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x56091a37d1e0;
T_3 ;
    %wait E_0x56091a377d30;
    %load/vec4 v0x56091a3940e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x56091a3941a0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x56091a365250_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56091a3666b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x56091a3941a0_0;
    %assign/vec4 v0x56091a3941a0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x56091a365250_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x56091a3941a0_0;
    %addi 16, 0, 11;
    %assign/vec4 v0x56091a3941a0_0, 0;
    %load/vec4 v0x56091a365250_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56091a365250_0, 0;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56091a3404e0;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x56091a3943e0_0;
    %inv;
    %store/vec4 v0x56091a3943e0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56091a3404e0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56091a3943e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56091a394580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56091a394480_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56091a394580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56091a394480_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56091a394480_0, 0, 1;
    %delay 250, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56091a394480_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x56091a3404e0;
T_6 ;
    %vpi_call 2 39 "$dumpfile", "wgt_addr_controller.VCD" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56091a3404e0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "wgt_addr_controller_tb.v";
    "wgt_addr_controller.v";
