# ARM1-8-bit-Multicycle-Processor
8-bit ARM1-inspired multicycle processor implementation featuring:

Complete Logisim circuit design

SystemVerilog simulation testbenches

Finite State Machine (FSM) controller design

Detailed documentation and design report

Implements ARM1 instruction subset in 8-bit architecture

This educational project demonstrates multicycle processor architecture, control unit design, and hardware implementation from logic gates to functional CPU simulation.

## Overview
An 8-bit implementation of the ARM1 processor architecture using multicycle execution. This project includes complete digital design from logic gates to functional simulation.

## Project Structure
```bash
ARM1-Processor/
├── Logisim_Circuit/
│   ├── processor.circ
│   └── components.circ
├── SystemVerilog_Sim/
│   ├── testbench.sv
│   └── modules.sv
├── FSM_Design/
│   ├── fsm_diagram.pdf
│   └── state_table.csv
└── Documentation/
    └── project_report.pdf
```

## Features
- 8-bit data path with ARM1-inspired instruction set
- Multicycle execution with 5-stage pipeline
- Complete control unit with FSM implementation
- Logisim simulation-ready circuit
- SystemVerilog verification testbenches

## License
Educational Use - See LICENSE for details
