INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling yolo_acc_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_yolo_acc_top_util.cpp
   Compiling yolo_acc.cpp_pre.cpp.tb.cpp
   Compiling apatb_yolo_acc_top.cpp
   Compiling apatb_yolo_acc_top_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 692228
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_yolo_acc_top_top glbl -Oenable_linking_all_libraries -prj yolo_acc_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s yolo_acc_top 
Multi-threading is on. Using 18 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/yolo_acc_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_yolo_acc_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/AESL_axi_s_inStream_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_inStream_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/AESL_axi_s_inStream_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_inStream_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/AESL_axi_s_outStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_outStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/AESL_axi_slave_CTRL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CTRL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/AESL_deadlock_idx2_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx2_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/yolo_acc_top_post_process_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_acc_top_post_process_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/yolo_acc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_acc_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/yolo_acc_top_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_acc_top_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/yolo_acc_top_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_acc_top_regslice_both
INFO: [VRFC 10-311] analyzing module yolo_acc_top_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/yolo_acc_top_mul_9ns_4ns_13_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_acc_top_mul_9ns_4ns_13_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/yolo_acc_top_kernel_bias_fp_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_acc_top_kernel_bias_fp_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/yolo_acc_top_mul_mul_16s_5ns_22_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0
INFO: [VRFC 10-311] analyzing module yolo_acc_top_mul_mul_16s_5ns_22_4_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/yolo_acc_top_mul_mul_9ns_13ns_22_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_acc_top_mul_mul_9ns_13ns_22_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module yolo_acc_top_mul_mul_9ns_13ns_22_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/yolo_acc_top_CTRL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_acc_top_CTRL_BUS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/AESL_fifo.v" Line 81 : The SystemVerilog feature ": Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-3980] File "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/AESL_fifo.v" Line 81 : The SystemVerilog feature ": Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-3980] File "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/AESL_fifo.v" Line 81 : The SystemVerilog feature ": Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.yolo_acc_top_kernel_bias_fp_V_RA...
Compiling module xil_defaultlib.yolo_acc_top_flow_control_loop_p...
Compiling module xil_defaultlib.yolo_acc_top_yolo_acc_top_Pipeli...
Compiling module xil_defaultlib.yolo_acc_top_mul_mul_16s_5ns_22_...
Compiling module xil_defaultlib.yolo_acc_top_mul_mul_16s_5ns_22_...
Compiling module xil_defaultlib.yolo_acc_top_post_process_unit
Compiling module xil_defaultlib.yolo_acc_top_yolo_acc_top_Pipeli...
Compiling module xil_defaultlib.yolo_acc_top_CTRL_BUS_s_axi
Compiling module xil_defaultlib.yolo_acc_top_mul_9ns_4ns_13_1_1(...
Compiling module xil_defaultlib.yolo_acc_top_mul_mul_9ns_13ns_22...
Compiling module xil_defaultlib.yolo_acc_top_mul_mul_9ns_13ns_22...
Compiling module xil_defaultlib.yolo_acc_top_regslice_both(DataW...
Compiling module xil_defaultlib.yolo_acc_top_regslice_both(DataW...
Compiling module xil_defaultlib.yolo_acc_top_regslice_both(DataW...
Compiling module xil_defaultlib.yolo_acc_top_regslice_both(DataW...
Compiling module xil_defaultlib.yolo_acc_top_regslice_both(DataW...
Compiling module xil_defaultlib.yolo_acc_top_regslice_both(DataW...
Compiling module xil_defaultlib.yolo_acc_top
Compiling module xil_defaultlib.fifo(DEPTH=692224,WIDTH=64)
Compiling module xil_defaultlib.fifo(DEPTH=692224)
Compiling module xil_defaultlib.fifo(DEPTH=692224,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=692224,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=692224,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=692224,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_inStream_a
Compiling module xil_defaultlib.fifo(DEPTH=692228,WIDTH=64)
Compiling module xil_defaultlib.fifo(DEPTH=692228)
Compiling module xil_defaultlib.fifo(DEPTH=692228,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=692228,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=692228,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=692228,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_inStream_b
Compiling module xil_defaultlib.AESL_axi_s_outStream
Compiling module xil_defaultlib.AESL_axi_slave_CTRL_BUS
Compiling module xil_defaultlib.AESL_deadlock_idx2_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_yolo_acc_top_top
Compiling module work.glbl
Built simulation snapshot yolo_acc_top

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/yolo_acc_top/xsim_script.tcl
# xsim {yolo_acc_top} -autoloadwcfg -tclbatch {yolo_acc_top.tcl}
Time resolution is 1 ps
source yolo_acc_top.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "13845425000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 13845485 ns : File "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_acc/yolo_acc_prj/solution1/sim/verilog/yolo_acc_top.autotb.v" Line 558
run: Time (s): cpu = 00:00:00.01 ; elapsed = 00:01:11 . Memory (MB): peak = 1475.250 ; gain = 0.000 ; free physical = 16037 ; free virtual = 57749
## quit
INFO: xsimkernel Simulation Memory Usage: 1116280 KB (Peak: 1246356 KB), Simulation CPU Usage: 70370 ms
INFO: [Common 17-206] Exiting xsim at Tue Nov 19 23:13:16 2024...
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 692228
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
