

================================================================
== Synthesis Summary Report of 'prefixsum'
================================================================
+ General Information: 
    * Date:           Sun Sep  5 15:01:57 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
    * Project:        data_forward_prefixsum_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+-------+---------+-----------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |       Modules      | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |      |    |          |           |     |
    |       & Loops      | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +--------------------+------+-------+---------+-----------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ prefixsum         |     -|  -0.79|      131|  1.310e+03|         -|      132|     -|        no|     -|   -|  97 (~0%)|  175 (~0%)|    -|
    | o VITIS_LOOP_10_1  |     -|  -7.30|      128|  1.280e+03|         3|        1|   127|       yes|     -|   -|         -|          -|    -|
    +--------------------+------+-------+---------+-----------+----------+---------+------+----------+------+----+----------+-----------+-----+

