year analog rf mixed signal layout design module chip level 180 nm 65 nm 45 nm 28 nm tsmc 14ff samsung foundry 10 nm intel.d plan tracking execute task meet desire deadlines.current company aricent inc client intel usa currently train genesys tool 10 nm intel flow work block like ldo begin client qualcomm pvt ltd india wtr rx tx synth 14ff samsung foundry duration project 6 month manage team 6 work wtr synth project 14ff samsung foundry challenging task career rf task work ff technology overcome challenge undergo finfet relate training understand process impact layout.engineering project manager 12/2012 06/2017 company gantt chart schedule task individual xl sheet track progress issue micro level sheet certainly help plan project well wtr rx tx synth 28 nm tsmc duration project 6 month lead team 4 support project qualcomm usa role project regular discussion designer understand requirement later communicate requirement team track deliverable handle portion level layout task work block like hfvco regulator vco buffer lpf project gantt chart schedule task individual xl sheet track progress issue micro level wtr qlna daisy chain 180 nm tsmc duration project 0.5 month particular project regular discussion packaging team create good daisy chain structure wlp chip work previously go entire process tape chip include upload tapeout relate file database review ejv send fab wtr qlna metal variant tapeout 180 nm tsmc duration project 0.5 month need metal variant qlna chip previously work design leave scope meal option study certain feature well testing work create chip different metal variant option go entire process tape chip include upload tapeout relate file database review ejv send fab wtr qlna 180 nm tsmc duration project 5 month project 180 nm tsmc process project mentor junior team work mbias block work create lna wtr rx bbf 28 nm tsmc umc duration project 4 month lead team 4 support project qualcomm usa role project regular discussion designer understand requirement later communicate requirement team track deliverable gantt chart xl sheet work level sub block bbf project wtr fbrx 28 nm tsmc duration project 4 month task work fbrx module previously issue see block performance post silicon verification role task identify iq imbalance cause performance issue fix able meet designers requirement task appreciate task wtr low band low noise amplifier 28 nm tsmc duration project 3 month low band lna operate 860 900 mhz frequency layout constraint like coupling inductance symmetry take care layout majorly input device rf_in signal give extra care w.r.t coupling symmetry wtr mixer attenuator 28 nm tsmc duration project 10 month project work rf domain wonderfulworking project block work project product chip learning tremendous project block ready time good quality senior analog layout engineer 10/2011 12/2012 company member technical staff 06/2006 09/2011 company education training bachelor engineering electrical electronics 2006 visvesvaraya technological university city india electrical electronics aware analog layout fundamental like device matching shielding isolation esd latchup antenna em dfm physical verification layout tool like k2ver hercules caliber assura auto router tool like icct chip assembly router aprisa vsr block reduce manual effort post layout parasitic extraction tool nucleus ti internal tool esd latchup spire ti internal tool emir analysis voltrace ti internal tool high voltage check data management tool like synchronicity ic manage relevantcadence datum management database debugging feature iq layout layout design linux meeting mentor windows migration operating system packaging progress project management quality real time router router sun solari