
---------- Begin Simulation Statistics ----------
final_tick                               200169188750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 598159                       # Simulator instruction rate (inst/s)
host_mem_usage                                8871860                       # Number of bytes of host memory used
host_op_rate                                  1212206                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   513.00                       # Real time elapsed on the host
host_tick_rate                              390193853                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   306855016                       # Number of instructions simulated
sim_ops                                     621860923                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.200169                       # Number of seconds simulated
sim_ticks                                200169188750                       # Number of ticks simulated
system.cpu.BranchMispred                       995192                       # Number of branch mispredictions
system.cpu.Branches                          88707094                       # Number of branches fetched
system.cpu.committedInsts                   306855016                       # Number of instructions committed
system.cpu.committedOps                     621860923                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000034                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 0.999966                       # Percentage of non-idle cycles
system.cpu.numCycles                        800649264                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               800621773.939896                       # Number of busy cycles
system.cpu.num_cc_register_reads            376051039                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           202221481                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     71395141                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               11639886                       # Number of float alu accesses
system.cpu.num_fp_insts                      11639886                       # number of float instructions
system.cpu.num_fp_register_reads              9152290                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             6817385                       # number of times the floating registers were written
system.cpu.num_func_calls                    12974000                       # number of times a function call or return occured
system.cpu.num_idle_cycles               27490.060104                       # Number of idle cycles
system.cpu.num_int_alu_accesses             610181437                       # Number of integer alu accesses
system.cpu.num_int_insts                    610181437                       # number of integer instructions
system.cpu.num_int_register_reads          1182023119                       # number of times the integer registers were read
system.cpu.num_int_register_writes          482847795                       # number of times the integer registers were written
system.cpu.num_load_insts                   102624573                       # Number of load instructions
system.cpu.num_mem_refs                     137644193                       # number of memory refs
system.cpu.num_store_insts                   35019620                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               8898475      1.43%      1.43% # Class of executed instruction
system.cpu.op_class::IntAlu                 471990802     75.90%     77.33% # Class of executed instruction
system.cpu.op_class::IntMult                    91994      0.01%     77.34% # Class of executed instruction
system.cpu.op_class::IntDiv                    287955      0.05%     77.39% # Class of executed instruction
system.cpu.op_class::FloatAdd                  722118      0.12%     77.51% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1360      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::SimdAdd                    11054      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::SimdAlu                   829942      0.13%     77.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                      348      0.00%     77.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                    19288      0.00%     77.65% # Class of executed instruction
system.cpu.op_class::SimdMisc                  710190      0.11%     77.76% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdShift                   1227      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              133282      0.02%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              511238      0.08%     77.86% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  52      0.00%     77.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              12935      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  1      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::MemRead                 98636844     15.86%     93.73% # Class of executed instruction
system.cpu.op_class::MemWrite                30841359      4.96%     98.69% # Class of executed instruction
system.cpu.op_class::FloatMemRead             3987729      0.64%     99.33% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            4178261      0.67%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  621866454                       # Class of executed instruction
system.cpu.predictedBranches                 35359749                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                   260                       # Number of system calls
system.l1_to_l2.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_single_requests      7732791                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.hit_single_snoops        18019                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.tot_requests     15466606                       # Total number of requests made to the snoop filter.
system.l1_to_l2.snoop_filter.tot_snoops         18019                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       702314                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1408746                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                88707094                       # Number of BP lookups
system.cpu.branchPred.condPredicted          71395366                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            995192                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             25829839                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                25531240                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.843977                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 6486998                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1573                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3673723                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3341511                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           332212                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       435282                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct     58464569                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong     12930797                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect     42347185                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect        96305                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         4489                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect     28069708                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong       196634                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong        47955                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         1682                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong        14522                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        47987                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        29530                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1      7184073                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2      6553114                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3      3562988                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4      1992433                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5      1895357                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6      2396377                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7      1964276                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8      1948763                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9      1528176                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10      2141191                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11      1695093                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12      9826238                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0     12570814                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1      5093802                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2      1286208                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3      1614717                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4      1520518                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5      2928456                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6      3100162                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7      2044500                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8      2670604                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9      1256733                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10      4347692                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11      4253873                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.dtb.rdAccesses                   102795365                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    35188661                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       2543968                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        106149                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 200169188750                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   412927338                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        342811                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 200169188750                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.demand_hits::.cpu.data       131830785                       # number of demand (read+write) hits
system.cpu.l1d.demand_hits::total           131830785                       # number of demand (read+write) hits
system.cpu.l1d.overall_hits::.cpu.data      131832266                       # number of overall hits
system.cpu.l1d.overall_hits::total          131832266                       # number of overall hits
system.cpu.l1d.demand_misses::.cpu.data       6146282                       # number of demand (read+write) misses
system.cpu.l1d.demand_misses::total           6146282                       # number of demand (read+write) misses
system.cpu.l1d.overall_misses::.cpu.data      6146489                       # number of overall misses
system.cpu.l1d.overall_misses::total          6146489                       # number of overall misses
system.cpu.l1d.demand_miss_latency::.cpu.data  56490871000                       # number of demand (read+write) miss cycles
system.cpu.l1d.demand_miss_latency::total  56490871000                       # number of demand (read+write) miss cycles
system.cpu.l1d.overall_miss_latency::.cpu.data  56490871000                       # number of overall miss cycles
system.cpu.l1d.overall_miss_latency::total  56490871000                       # number of overall miss cycles
system.cpu.l1d.demand_accesses::.cpu.data    137977067                       # number of demand (read+write) accesses
system.cpu.l1d.demand_accesses::total       137977067                       # number of demand (read+write) accesses
system.cpu.l1d.overall_accesses::.cpu.data    137978755                       # number of overall (read+write) accesses
system.cpu.l1d.overall_accesses::total      137978755                       # number of overall (read+write) accesses
system.cpu.l1d.demand_miss_rate::.cpu.data     0.044546                       # miss rate for demand accesses
system.cpu.l1d.demand_miss_rate::total       0.044546                       # miss rate for demand accesses
system.cpu.l1d.overall_miss_rate::.cpu.data     0.044547                       # miss rate for overall accesses
system.cpu.l1d.overall_miss_rate::total      0.044547                       # miss rate for overall accesses
system.cpu.l1d.demand_avg_miss_latency::.cpu.data  9191.063964                       # average overall miss latency
system.cpu.l1d.demand_avg_miss_latency::total  9191.063964                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::.cpu.data  9190.754429                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::total  9190.754429                       # average overall miss latency
system.cpu.l1d.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1d.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1d.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1d.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1d.writebacks::.writebacks        4406139                       # number of writebacks
system.cpu.l1d.writebacks::total              4406139                       # number of writebacks
system.cpu.l1d.demand_mshr_misses::.cpu.data      6146282                       # number of demand (read+write) MSHR misses
system.cpu.l1d.demand_mshr_misses::total      6146282                       # number of demand (read+write) MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.data      6146488                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::total      6146488                       # number of overall MSHR misses
system.cpu.l1d.demand_mshr_miss_latency::.cpu.data  54954300500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_latency::total  54954300500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.data  54957799750                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::total  54957799750                       # number of overall MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_rate::.cpu.data     0.044546                       # mshr miss rate for demand accesses
system.cpu.l1d.demand_mshr_miss_rate::total     0.044546                       # mshr miss rate for demand accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.data     0.044547                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::total     0.044547                       # mshr miss rate for overall accesses
system.cpu.l1d.demand_avg_mshr_miss_latency::.cpu.data  8941.063964                       # average overall mshr miss latency
system.cpu.l1d.demand_avg_mshr_miss_latency::total  8941.063964                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.data  8941.333612                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::total  8941.333612                       # average overall mshr miss latency
system.cpu.l1d.replacements                   6145976                       # number of replacements
system.cpu.l1d.ReadReq_hits::.cpu.data       97260896                       # number of ReadReq hits
system.cpu.l1d.ReadReq_hits::total           97260896                       # number of ReadReq hits
system.cpu.l1d.ReadReq_misses::.cpu.data      5532535                       # number of ReadReq misses
system.cpu.l1d.ReadReq_misses::total          5532535                       # number of ReadReq misses
system.cpu.l1d.ReadReq_miss_latency::.cpu.data  31964994750                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_miss_latency::total  31964994750                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_accesses::.cpu.data    102793431                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_accesses::total      102793431                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_miss_rate::.cpu.data     0.053822                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_miss_rate::total      0.053822                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_miss_latency::.cpu.data  5777.639861                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_avg_miss_latency::total  5777.639861                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_mshr_misses::.cpu.data      5532535                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_misses::total      5532535                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_miss_latency::.cpu.data  30581861000                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_latency::total  30581861000                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_rate::.cpu.data     0.053822                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_mshr_miss_rate::total     0.053822                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::.cpu.data  5527.639861                       # average ReadReq mshr miss latency
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::total  5527.639861                       # average ReadReq mshr miss latency
system.cpu.l1d.WriteReq_hits::.cpu.data      34569889                       # number of WriteReq hits
system.cpu.l1d.WriteReq_hits::total          34569889                       # number of WriteReq hits
system.cpu.l1d.WriteReq_misses::.cpu.data       613747                       # number of WriteReq misses
system.cpu.l1d.WriteReq_misses::total          613747                       # number of WriteReq misses
system.cpu.l1d.WriteReq_miss_latency::.cpu.data  24525876250                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_miss_latency::total  24525876250                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_accesses::.cpu.data     35183636                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_accesses::total      35183636                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_miss_rate::.cpu.data     0.017444                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_miss_rate::total     0.017444                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_miss_latency::.cpu.data 39960.889829                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_avg_miss_latency::total 39960.889829                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_mshr_misses::.cpu.data       613747                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_misses::total       613747                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_miss_latency::.cpu.data  24372439500                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_latency::total  24372439500                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_rate::.cpu.data     0.017444                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_mshr_miss_rate::total     0.017444                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::.cpu.data 39710.889829                       # average WriteReq mshr miss latency
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::total 39710.889829                       # average WriteReq mshr miss latency
system.cpu.l1d.SoftPFReq_hits::.cpu.data         1481                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_hits::total             1481                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_misses::.cpu.data          207                       # number of SoftPFReq misses
system.cpu.l1d.SoftPFReq_misses::total            207                       # number of SoftPFReq misses
system.cpu.l1d.SoftPFReq_accesses::.cpu.data         1688                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_accesses::total         1688                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_miss_rate::.cpu.data     0.122630                       # miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_miss_rate::total     0.122630                       # miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_mshr_misses::.cpu.data          206                       # number of SoftPFReq MSHR misses
system.cpu.l1d.SoftPFReq_mshr_misses::total          206                       # number of SoftPFReq MSHR misses
system.cpu.l1d.SoftPFReq_mshr_miss_latency::.cpu.data      3499250                       # number of SoftPFReq MSHR miss cycles
system.cpu.l1d.SoftPFReq_mshr_miss_latency::total      3499250                       # number of SoftPFReq MSHR miss cycles
system.cpu.l1d.SoftPFReq_mshr_miss_rate::.cpu.data     0.122038                       # mshr miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_mshr_miss_rate::total     0.122038                       # mshr miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_avg_mshr_miss_latency::.cpu.data 16986.650485                       # average SoftPFReq mshr miss latency
system.cpu.l1d.SoftPFReq_avg_mshr_miss_latency::total 16986.650485                       # average SoftPFReq mshr miss latency
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 200169188750                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.tags.tagsinuse              511.918648                       # Cycle average of tags in use
system.cpu.l1d.tags.total_refs              137918436                       # Total number of references to valid blocks.
system.cpu.l1d.tags.sampled_refs              6145976                       # Sample count of references to valid blocks.
system.cpu.l1d.tags.avg_refs                22.440445                       # Average number of references to valid blocks.
system.cpu.l1d.tags.warmup_cycle               128250                       # Cycle when the warmup percentage was hit.
system.cpu.l1d.tags.occ_blocks::.cpu.data   511.918648                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_percent::.cpu.data     0.999841                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::total       0.999841                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::1          482                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.tag_accesses           1109976528                       # Number of tag accesses
system.cpu.l1d.tags.data_accesses          1109976528                       # Number of data accesses
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 200169188750                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.demand_hits::.cpu.inst       411339852                       # number of demand (read+write) hits
system.cpu.l1i.demand_hits::total           411339852                       # number of demand (read+write) hits
system.cpu.l1i.overall_hits::.cpu.inst      411339852                       # number of overall hits
system.cpu.l1i.overall_hits::total          411339852                       # number of overall hits
system.cpu.l1i.demand_misses::.cpu.inst       1587327                       # number of demand (read+write) misses
system.cpu.l1i.demand_misses::total           1587327                       # number of demand (read+write) misses
system.cpu.l1i.overall_misses::.cpu.inst      1587327                       # number of overall misses
system.cpu.l1i.overall_misses::total          1587327                       # number of overall misses
system.cpu.l1i.demand_miss_latency::.cpu.inst   7936773000                       # number of demand (read+write) miss cycles
system.cpu.l1i.demand_miss_latency::total   7936773000                       # number of demand (read+write) miss cycles
system.cpu.l1i.overall_miss_latency::.cpu.inst   7936773000                       # number of overall miss cycles
system.cpu.l1i.overall_miss_latency::total   7936773000                       # number of overall miss cycles
system.cpu.l1i.demand_accesses::.cpu.inst    412927179                       # number of demand (read+write) accesses
system.cpu.l1i.demand_accesses::total       412927179                       # number of demand (read+write) accesses
system.cpu.l1i.overall_accesses::.cpu.inst    412927179                       # number of overall (read+write) accesses
system.cpu.l1i.overall_accesses::total      412927179                       # number of overall (read+write) accesses
system.cpu.l1i.demand_miss_rate::.cpu.inst     0.003844                       # miss rate for demand accesses
system.cpu.l1i.demand_miss_rate::total       0.003844                       # miss rate for demand accesses
system.cpu.l1i.overall_miss_rate::.cpu.inst     0.003844                       # miss rate for overall accesses
system.cpu.l1i.overall_miss_rate::total      0.003844                       # miss rate for overall accesses
system.cpu.l1i.demand_avg_miss_latency::.cpu.inst  5000.086939                       # average overall miss latency
system.cpu.l1i.demand_avg_miss_latency::total  5000.086939                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::.cpu.inst  5000.086939                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::total  5000.086939                       # average overall miss latency
system.cpu.l1i.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1i.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1i.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1i.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1i.demand_mshr_misses::.cpu.inst      1587327                       # number of demand (read+write) MSHR misses
system.cpu.l1i.demand_mshr_misses::total      1587327                       # number of demand (read+write) MSHR misses
system.cpu.l1i.overall_mshr_misses::.cpu.inst      1587327                       # number of overall MSHR misses
system.cpu.l1i.overall_mshr_misses::total      1587327                       # number of overall MSHR misses
system.cpu.l1i.demand_mshr_miss_latency::.cpu.inst   7539941250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_latency::total   7539941250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::.cpu.inst   7539941250                       # number of overall MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::total   7539941250                       # number of overall MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_rate::.cpu.inst     0.003844                       # mshr miss rate for demand accesses
system.cpu.l1i.demand_mshr_miss_rate::total     0.003844                       # mshr miss rate for demand accesses
system.cpu.l1i.overall_mshr_miss_rate::.cpu.inst     0.003844                       # mshr miss rate for overall accesses
system.cpu.l1i.overall_mshr_miss_rate::total     0.003844                       # mshr miss rate for overall accesses
system.cpu.l1i.demand_avg_mshr_miss_latency::.cpu.inst  4750.086939                       # average overall mshr miss latency
system.cpu.l1i.demand_avg_mshr_miss_latency::total  4750.086939                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::.cpu.inst  4750.086939                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::total  4750.086939                       # average overall mshr miss latency
system.cpu.l1i.replacements                   1586815                       # number of replacements
system.cpu.l1i.ReadReq_hits::.cpu.inst      411339852                       # number of ReadReq hits
system.cpu.l1i.ReadReq_hits::total          411339852                       # number of ReadReq hits
system.cpu.l1i.ReadReq_misses::.cpu.inst      1587327                       # number of ReadReq misses
system.cpu.l1i.ReadReq_misses::total          1587327                       # number of ReadReq misses
system.cpu.l1i.ReadReq_miss_latency::.cpu.inst   7936773000                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_miss_latency::total   7936773000                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_accesses::.cpu.inst    412927179                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_accesses::total      412927179                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_miss_rate::.cpu.inst     0.003844                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_miss_rate::total      0.003844                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_miss_latency::.cpu.inst  5000.086939                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_avg_miss_latency::total  5000.086939                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_mshr_misses::.cpu.inst      1587327                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_misses::total      1587327                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_miss_latency::.cpu.inst   7539941250                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_latency::total   7539941250                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_rate::.cpu.inst     0.003844                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_mshr_miss_rate::total     0.003844                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::.cpu.inst  4750.086939                       # average ReadReq mshr miss latency
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::total  4750.086939                       # average ReadReq mshr miss latency
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 200169188750                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.tags.tagsinuse              511.879695                       # Cycle average of tags in use
system.cpu.l1i.tags.total_refs              411963061                       # Total number of references to valid blocks.
system.cpu.l1i.tags.sampled_refs              1586815                       # Sample count of references to valid blocks.
system.cpu.l1i.tags.avg_refs               259.616314                       # Average number of references to valid blocks.
system.cpu.l1i.tags.warmup_cycle                69250                       # Cycle when the warmup percentage was hit.
system.cpu.l1i.tags.occ_blocks::.cpu.inst   511.879695                       # Average occupied blocks per requestor
system.cpu.l1i.tags.occ_percent::.cpu.inst     0.999765                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_percent::total       0.999765                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::1          346                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.l1i.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1i.tags.tag_accesses           3305004759                       # Number of tag accesses
system.cpu.l1i.tags.data_accesses          3305004759                       # Number of data accesses
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 200169188750                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 200169188750                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.l1_to_l2.trans_dist::ReadResp          7120068                       # Transaction distribution
system.l1_to_l2.trans_dist::WritebackDirty      4972028                       # Transaction distribution
system.l1_to_l2.trans_dist::CleanEvict        3465459                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExReq          613747                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExResp         613747                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadSharedReq      7120068                       # Transaction distribution
system.l1_to_l2.pkt_count_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port     18438952                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port      4761469                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count::total             23200421                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port    675368128                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port    101588928                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size::total             776957056                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.snoops                         704696                       # Total snoops (count)
system.l1_to_l2.snoopTraffic                 36216896                       # Total snoop traffic (bytes)
system.l1_to_l2.snoop_fanout::samples         8438511                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::mean           0.002135                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::stdev          0.046160                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::0               8420492     99.79%     99.79% # Request fanout histogram
system.l1_to_l2.snoop_fanout::1                 18019      0.21%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::min_value             0                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::max_value             1                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::total           8438511                       # Request fanout histogram
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED 200169188750                       # Cumulative time (in ticks) in various power states
system.l1_to_l2.reqLayer0.occupancy        4968186250                       # Layer occupancy (ticks)
system.l1_to_l2.reqLayer0.utilization             2.5                       # Layer utilization (%)
system.l1_to_l2.respLayer0.occupancy       3073244000                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer0.utilization            1.5                       # Layer utilization (%)
system.l1_to_l2.respLayer1.occupancy        793663500                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer1.utilization            0.4                       # Layer utilization (%)
system.l2cache.demand_hits::.cpu.inst         1544433                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data         5482950                       # number of demand (read+write) hits
system.l2cache.demand_hits::total             7027383                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst        1544433                       # number of overall hits
system.l2cache.overall_hits::.cpu.data        5482950                       # number of overall hits
system.l2cache.overall_hits::total            7027383                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         42894                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        663538                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            706432                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        42894                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       663538                       # number of overall misses
system.l2cache.overall_misses::total           706432                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   2498119250                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  36803479250                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  39301598500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   2498119250                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  36803479250                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  39301598500                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst      1587327                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data      6146488                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total         7733815                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst      1587327                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data      6146488                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total        7733815                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.027023                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.107954                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.091343                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.027023                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.107954                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.091343                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 58239.363314                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 55465.518554                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 55633.944244                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 58239.363314                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 55465.518554                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 55633.944244                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         565889                       # number of writebacks
system.l2cache.writebacks::total               565889                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst        42894                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       663538                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       706432                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        42894                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       663538                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       706432                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   2487395750                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  36637594750                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  39124990500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   2487395750                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  36637594750                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  39124990500                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.027023                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.107954                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.091343                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.027023                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.107954                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.091343                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57989.363314                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 55215.518554                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 55383.944244                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57989.363314                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 55215.518554                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 55383.944244                       # average overall mshr miss latency
system.l2cache.replacements                    704696                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks      4406139                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      4406139                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks      4406139                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      4406139                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks        15637                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        15637                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data       174043                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total           174043                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data       439704                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         439704                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  23585757250                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  23585757250                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       613747                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       613747                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.716425                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.716425                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 53640.078894                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 53640.078894                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data       439704                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       439704                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  23475831250                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  23475831250                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.716425                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.716425                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 53390.078894                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 53390.078894                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst      1544433                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data      5308907                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total      6853340                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        42894                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data       223834                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       266728                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   2498119250                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data  13217722000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  15715841250                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst      1587327                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data      5532741                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total      7120068                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.027023                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.040456                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.037461                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 58239.363314                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 59051.448842                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 58920.852891                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        42894                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data       223834                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       266728                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   2487395750                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data  13161763500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  15649159250                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.027023                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.040456                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.037461                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57989.363314                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58801.448842                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58670.852891                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 200169188750                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4092.907662                       # Cycle average of tags in use
system.l2cache.tags.total_refs               15435502                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               704696                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                21.903774                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                68750                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    37.643769                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   284.530555                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3770.733338                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009190                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.069465                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.920589                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999245                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1004                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2962                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses            248174488                       # Number of tag accesses
system.l2cache.tags.data_accesses           248174488                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 200169188750                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.avgPriority_.writebacks::samples    565889.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples     42894.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    662541.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000859808000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         34328                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         34328                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              2000825                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              531995                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       706432                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      565889                       # Number of write requests accepted
system.mem_ctrl.readBursts                     706432                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    565889                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     997                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.30                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 706432                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                565889                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   705392                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       41                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                    8180                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                    8364                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   34199                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   34326                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   34329                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   34476                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   34349                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   34329                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   34331                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   34331                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   34329                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   34335                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   34336                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   34330                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   34339                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   34335                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   34328                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   34327                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples        34328                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       20.549843                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      19.094502                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      23.110986                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127          34259     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255           58      0.17%     99.97% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            9      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          34328                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        34328                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.484765                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.463415                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.856126                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16             25923     75.52%     75.52% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17               224      0.65%     76.17% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              8128     23.68%     99.85% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                51      0.15%     99.99% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                 2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          34328                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                    63808                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                 45211648                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              36216896                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                     225.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     180.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                   200162314250                       # Total gap between requests
system.mem_ctrl.avgGap                      157320.61                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst      2745216                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data     42402624                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.writebacks     36216896                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 13714478.322778334841                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 211833920.418983548880                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.writebacks 180931422.194216191769                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst        42894                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data       663538                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.writebacks       565889                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst   1404321500                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data  19893225250                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.writebacks 4852191382250                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     32739.35                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     29980.54                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.writebacks   8574457.86                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst      2745216                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data     42466432                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total       45211648                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst      2745216                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total      2745216                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.writebacks     36216896                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total     36216896                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst        42894                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data       663538                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total          706432                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.writebacks       565889                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total         565889                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst      13714478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data     212152691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total         225867169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst     13714478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total     13714478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.writebacks    180931422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total        180931422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.writebacks    180931422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst     13714478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    212152691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total        406798591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                705435                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts               565889                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0         45022                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1         44688                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2         41131                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3         36890                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4         43104                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5         45993                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6         44240                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7         48211                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8         45513                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9         43935                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10        43310                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11        43719                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12        45471                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13        45100                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14        45421                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15        43687                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0         36668                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1         36965                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2         33618                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3         29421                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4         32807                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5         35187                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6         34443                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7         38071                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8         37848                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9         35842                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10        35130                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11        35138                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12        35459                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13        35942                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14        36103                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15        37247                       # Per bank write bursts
system.mem_ctrl.dram.totQLat               8070640500                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat             3527175000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat         21297546750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 11440.66                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            30190.66                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits               502627                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits              295494                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             71.25                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            52.22                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples       473203                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   171.944675                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   119.439808                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   196.625949                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127       233965     49.44%     49.44% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255       149296     31.55%     80.99% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383        40091      8.47%     89.47% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511        16863      3.56%     93.03% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639         9389      1.98%     95.01% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767         5707      1.21%     96.22% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895         3970      0.84%     97.06% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023         3139      0.66%     97.72% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151        10783      2.28%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total       473203                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead               45147840                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten            36216896                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW               225.548399                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW               180.931422                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                     3.18                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                 1.76                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                1.41                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                62.78                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 200169188750                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy       1666433160                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy        885730230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy      2493852060                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy     1446879600                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 15801165120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy  70302052380                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy  17663240160                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy   110259352710                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    550.830792                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  45247452000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF   6684080000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 148237656750                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy       1712236260                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy        910075155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy      2542953840                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy     1507060980                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 15801165120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy  70355882610                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy  17617909440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy   110447283405                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    551.769651                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  45128345500                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF   6684080000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 148356763250                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 200169188750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             266728                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       565889                       # Transaction distribution
system.membus.trans_dist::CleanEvict           136425                       # Transaction distribution
system.membus.trans_dist::ReadExReq            439704                       # Transaction distribution
system.membus.trans_dist::ReadExResp           439704                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        266728                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side_port::system.mem_ctrl.port      2115178                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2cache.mem_side_port::total      2115178                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2115178                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::system.mem_ctrl.port     81428544                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::total     81428544                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                81428544                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            706432                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  706432    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              706432                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 200169188750                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           493658750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy          353216000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
