// Seed: 1369175800
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output uwire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = 1;
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_1 = 32'd70,
    parameter id_2 = 32'd99,
    parameter id_3 = 32'd17,
    parameter id_8 = 32'd39
) (
    _id_1[id_3 : id_2],
    _id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9
);
  input wire id_9;
  input wire _id_8;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_6,
      id_7,
      id_7,
      id_5,
      id_4,
      id_6
  );
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire _id_3;
  inout wire _id_2;
  inout logic [7:0] _id_1;
  wire [1 'h0 : -1 'h0 &  id_1  *  (  id_8  )  **  id_3] id_10[1 : -1];
  wire id_11;
endmodule
