

================================================================
== Vivado HLS Report for 'shift_line_buffer_array_ap_fixed_1u_config2_s'
================================================================
* Date:           Tue Jun 29 10:36:50 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.833 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%kernel_window_15_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_15_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 2 'read' 'kernel_window_15_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%kernel_window_14_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_14_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 3 'read' 'kernel_window_14_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%kernel_window_13_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_13_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 4 'read' 'kernel_window_13_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%kernel_window_11_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_11_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 5 'read' 'kernel_window_11_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kernel_window_10_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_10_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 6 'read' 'kernel_window_10_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kernel_window_9_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_9_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 7 'read' 'kernel_window_9_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%kernel_window_7_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_7_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 8 'read' 'kernel_window_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%kernel_window_6_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_6_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 9 'read' 'kernel_window_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%kernel_window_5_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_5_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 10 'read' 'kernel_window_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kernel_window_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_3_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 11 'read' 'kernel_window_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_window_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_2_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 12 'read' 'kernel_window_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_window_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_1_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 13 'read' 'kernel_window_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_elem_data_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 14 'read' 'in_elem_data_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 15 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str49) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:227]   --->   Operation 16 'specloopname' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.61ns)   --->   "%DataOut_V = call i16 @"_ssdm_op_MemShiftRead.[120 x i16]P"(i16* getelementptr inbounds ([120 x i16]* @line_buffer_Array_V_0_0, i64 0, i64 119), i16 %in_elem_data_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 17 'memshiftread' 'DataOut_V' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 120> <ShiftMem>
ST_1 : Operation 18 [1/1] (0.61ns)   --->   "%DataOut_V_1 = call i16 @"_ssdm_op_MemShiftRead.[120 x i16]P"(i16* getelementptr inbounds ([120 x i16]* @line_buffer_Array_V_1_0, i64 0, i64 119), i16 %DataOut_V, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 18 'memshiftread' 'DataOut_V_1' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 120> <ShiftMem>
ST_1 : Operation 19 [1/1] (0.61ns)   --->   "%DataOut_V_2 = call i16 @"_ssdm_op_MemShiftRead.[120 x i16]P"(i16* getelementptr inbounds ([120 x i16]* @line_buffer_Array_V_2_0, i64 0, i64 119), i16 %DataOut_V_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 19 'memshiftread' 'DataOut_V_2' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 120> <ShiftMem>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %kernel_window_1_V_read_1, 0" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 20 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_s, i16 %kernel_window_5_V_read_1, 1" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 21 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %kernel_window_9_V_read_1, 2" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 22 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %kernel_window_13_V_read_1, 3" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 23 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %kernel_window_2_V_read_1, 4" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 24 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %kernel_window_3_V_read_1, 5" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 25 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %DataOut_V_2, 6" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 26 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %kernel_window_6_V_read_1, 7" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 27 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7, i16 %kernel_window_7_V_read_1, 8" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 28 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8, i16 %DataOut_V_1, 9" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 29 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_9, i16 %kernel_window_10_V_read_1, 10" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 30 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_10, i16 %kernel_window_11_V_read_1, 11" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 31 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_11, i16 %DataOut_V, 12" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 32 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_12, i16 %kernel_window_14_V_read_1, 13" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 33 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_13, i16 %kernel_window_15_V_read_1, 14" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 34 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_14, i16 %in_elem_data_V_read_1, 15" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 35 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_15" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 36 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_9_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_10_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_11_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_13_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_14_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_15_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer_Array_V_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_window_15_V_read_1 (read        ) [ 00]
kernel_window_14_V_read_1 (read        ) [ 00]
kernel_window_13_V_read_1 (read        ) [ 00]
kernel_window_11_V_read_1 (read        ) [ 00]
kernel_window_10_V_read_1 (read        ) [ 00]
kernel_window_9_V_read_1  (read        ) [ 00]
kernel_window_7_V_read_1  (read        ) [ 00]
kernel_window_6_V_read_1  (read        ) [ 00]
kernel_window_5_V_read_1  (read        ) [ 00]
kernel_window_3_V_read_1  (read        ) [ 00]
kernel_window_2_V_read_1  (read        ) [ 00]
kernel_window_1_V_read_1  (read        ) [ 00]
in_elem_data_V_read_1     (read        ) [ 00]
specpipeline_ln214        (specpipeline) [ 00]
specloopname_ln227        (specloopname) [ 00]
DataOut_V                 (memshiftread) [ 00]
DataOut_V_1               (memshiftread) [ 00]
DataOut_V_2               (memshiftread) [ 00]
mrv_s                     (insertvalue ) [ 00]
mrv_1                     (insertvalue ) [ 00]
mrv_2                     (insertvalue ) [ 00]
mrv_3                     (insertvalue ) [ 00]
mrv_4                     (insertvalue ) [ 00]
mrv_5                     (insertvalue ) [ 00]
mrv_6                     (insertvalue ) [ 00]
mrv_7                     (insertvalue ) [ 00]
mrv_8                     (insertvalue ) [ 00]
mrv_9                     (insertvalue ) [ 00]
mrv_10                    (insertvalue ) [ 00]
mrv_11                    (insertvalue ) [ 00]
mrv_12                    (insertvalue ) [ 00]
mrv_13                    (insertvalue ) [ 00]
mrv_14                    (insertvalue ) [ 00]
mrv_15                    (insertvalue ) [ 00]
ret_ln236                 (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel_window_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_window_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_window_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_window_5_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_window_6_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_window_7_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_window_9_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_9_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_window_10_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_10_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_window_11_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_11_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_window_13_V_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_13_V_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_window_14_V_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_14_V_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_window_15_V_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_15_V_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="line_buffer_Array_V_0_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="line_buffer_Array_V_1_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="line_buffer_Array_V_2_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[120 x i16]P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="kernel_window_15_V_read_1_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_15_V_read_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="kernel_window_14_V_read_1_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_14_V_read_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="kernel_window_13_V_read_1_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_13_V_read_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="kernel_window_11_V_read_1_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_11_V_read_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="kernel_window_10_V_read_1_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_10_V_read_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="kernel_window_9_V_read_1_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_9_V_read_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="kernel_window_7_V_read_1_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_7_V_read_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="kernel_window_6_V_read_1_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_6_V_read_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="kernel_window_5_V_read_1_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_5_V_read_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="kernel_window_3_V_read_1_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="kernel_window_2_V_read_1_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="kernel_window_1_V_read_1_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="in_elem_data_V_read_1_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_V_read_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="DataOut_V_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="0" index="2" bw="16" slack="0"/>
<pin id="142" dir="0" index="3" bw="1" slack="0"/>
<pin id="143" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="DataOut_V_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="0" index="2" bw="16" slack="0"/>
<pin id="152" dir="0" index="3" bw="1" slack="0"/>
<pin id="153" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="DataOut_V_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="16" slack="0"/>
<pin id="162" dir="0" index="3" bw="1" slack="0"/>
<pin id="163" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="mrv_s_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="256" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="mrv_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="256" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="mrv_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="256" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="mrv_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="256" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="mrv_4_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="256" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="mrv_5_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="256" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="mrv_6_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="256" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="mrv_7_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="256" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="mrv_8_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="256" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="mrv_9_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="256" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="mrv_10_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="256" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="mrv_11_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="256" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="0"/>
<pin id="237" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="mrv_12_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="256" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="0"/>
<pin id="243" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="mrv_13_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="256" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="mrv_14_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="256" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="mrv_15_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="256" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="0"/>
<pin id="261" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_15/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="32" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="24" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="32" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="32" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="48" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="50" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="132" pin="2"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="52" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="154"><net_src comp="48" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="54" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="138" pin="4"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="52" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="164"><net_src comp="48" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="56" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="148" pin="4"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="52" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="172"><net_src comp="58" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="126" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="108" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="90" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="72" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="120" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="114" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="158" pin="4"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="102" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="96" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="148" pin="4"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="84" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="78" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="138" pin="4"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="66" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="60" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="132" pin="2"/><net_sink comp="258" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: line_buffer_Array_V_0_0 | {1 }
	Port: line_buffer_Array_V_1_0 | {1 }
	Port: line_buffer_Array_V_2_0 | {1 }
 - Input state : 
	Port: shift_line_buffer<array<ap_fixed,1u>,config2> : in_elem_data_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,1u>,config2> : kernel_window_1_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,1u>,config2> : kernel_window_2_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,1u>,config2> : kernel_window_3_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,1u>,config2> : kernel_window_5_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,1u>,config2> : kernel_window_6_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,1u>,config2> : kernel_window_7_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,1u>,config2> : kernel_window_9_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,1u>,config2> : kernel_window_10_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,1u>,config2> : kernel_window_11_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,1u>,config2> : kernel_window_13_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,1u>,config2> : kernel_window_14_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,1u>,config2> : kernel_window_15_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,1u>,config2> : line_buffer_Array_V_0_0 | {1 }
	Port: shift_line_buffer<array<ap_fixed,1u>,config2> : line_buffer_Array_V_1_0 | {1 }
	Port: shift_line_buffer<array<ap_fixed,1u>,config2> : line_buffer_Array_V_2_0 | {1 }
  - Chain level:
	State 1
		DataOut_V_1 : 1
		DataOut_V_2 : 2
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		mrv_7 : 7
		mrv_8 : 8
		mrv_9 : 9
		mrv_10 : 10
		mrv_11 : 11
		mrv_12 : 12
		mrv_13 : 13
		mrv_14 : 14
		mrv_15 : 15
		ret_ln236 : 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|
| Operation|            Functional Unit           |
|----------|--------------------------------------|
|          | kernel_window_15_V_read_1_read_fu_60 |
|          | kernel_window_14_V_read_1_read_fu_66 |
|          | kernel_window_13_V_read_1_read_fu_72 |
|          | kernel_window_11_V_read_1_read_fu_78 |
|          | kernel_window_10_V_read_1_read_fu_84 |
|          |  kernel_window_9_V_read_1_read_fu_90 |
|   read   |  kernel_window_7_V_read_1_read_fu_96 |
|          | kernel_window_6_V_read_1_read_fu_102 |
|          | kernel_window_5_V_read_1_read_fu_108 |
|          | kernel_window_3_V_read_1_read_fu_114 |
|          | kernel_window_2_V_read_1_read_fu_120 |
|          | kernel_window_1_V_read_1_read_fu_126 |
|          |   in_elem_data_V_read_1_read_fu_132  |
|----------|--------------------------------------|
|          |           DataOut_V_fu_138           |
|memshiftread|          DataOut_V_1_fu_148          |
|          |          DataOut_V_2_fu_158          |
|----------|--------------------------------------|
|          |             mrv_s_fu_168             |
|          |             mrv_1_fu_174             |
|          |             mrv_2_fu_180             |
|          |             mrv_3_fu_186             |
|          |             mrv_4_fu_192             |
|          |             mrv_5_fu_198             |
|          |             mrv_6_fu_204             |
|insertvalue|             mrv_7_fu_210             |
|          |             mrv_8_fu_216             |
|          |             mrv_9_fu_222             |
|          |             mrv_10_fu_228            |
|          |             mrv_11_fu_234            |
|          |             mrv_12_fu_240            |
|          |             mrv_13_fu_246            |
|          |             mrv_14_fu_252            |
|          |             mrv_15_fu_258            |
|----------|--------------------------------------|
|   Total  |                                      |
|----------|--------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
