# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../AsyncMemory.srcs/sources_1/new/AsyncMemory.vhd" \
"../../../../AsyncMemory.srcs/sim_1/imports/Downloads/top_sim.vhd" \

# Do not sort compile order
nosort
