LIBRARY IEEE; 
USE IEEE.STD_LOGIC_1164.ALL; 
USE IEEE.STD_LOGIC_UNSIGNED.ALL; 
ENTITY TB_NAND_4 IS 
END TB_NAND_4; 
ARCHITECTURE TB OF TB_NAND_4 IS 
COMPONENT NAND_4 
PORT (
        A, B : IN BIT; 
        Y : OUT BIT 
);
END COMPONENT; 
SIGNAL A : BIT := '0'; 
SIGNAL B : BIT := '0'; 
SIGNAL Y : BIT := '0'; 
SIGNAL X1, X2, X3 : BIT := '0';
BEGIN 
A <= '0', '1' AFTER 100NS, '0' AFTER 300NS, '1' AFTER 400NS, '0' AFTER 500NS; 
B <= '0', '1' AFTER 100NS, '0' AFTER 200NS, '1' AFTER 400NS;
TEST_NAND : NAND_4 
PORT MAP ( 
       A => A, 	
       B => B,
   	X1 => X1,
	X2 => X2,
	X3 => X3,
       Y => Y
);
END TB;
