benchmark,config,status,result,time_real,exit_code,time_cpu,memory
uart-39.base.cvc_p0.smt2,,ok,unsat,140.9,0,140.8,66.8
uart-39.base.cvc_p1.smt2,,ok,unsat,95.2,0,95.2,68.4
uart-39.base.cvc_p10.smt2,,ok,unsat,4.7,0,4.7,47.1
uart-39.base.cvc_p11.smt2,,ok,unsat,491.1,0,491.1,80.3
uart-39.base.cvc_p12.smt2,,ok,unsat,7.5,0,7.4,52.1
uart-39.base.cvc_p13.smt2,,ok,unsat,137.8,0,137.7,67.4
uart-39.base.cvc_p14.smt2,,ok,unsat,153.7,0,153.7,68.6
uart-39.base.cvc_p15.smt2,,ok,unsat,40.7,0,40.7,55.7
uart-39.base.cvc_p16.smt2,,ok,unsat,481.9,0,481.8,80.1
uart-39.base.cvc_p17.smt2,,ok,unsat,100.9,0,100.8,59.9
uart-39.base.cvc_p18.smt2,,ok,unsat,5.5,0,5.5,46.8
uart-39.base.cvc_p19.smt2,,ok,unsat,6.9,0,6.8,53.1
uart-39.base.cvc_p2.smt2,,ok,unsat,1.6,0,1.6,39.5
uart-39.base.cvc_p20.smt2,,ok,unsat,127.0,0,126.9,64.9
uart-39.base.cvc_p21.smt2,,ok,unsat,42.8,0,42.7,55.8
uart-39.base.cvc_p22.smt2,,ok,unsat,63.6,0,63.6,63.0
uart-39.base.cvc_p23.smt2,,ok,unsat,2.1,0,2.1,43.1
uart-39.base.cvc_p24.smt2,,ok,unsat,89.3,0,89.2,64.9
uart-39.base.cvc_p25.smt2,,ok,unsat,510.3,0,510.2,84.2
uart-39.base.cvc_p26.smt2,,ok,unsat,27.7,0,27.6,55.8
uart-39.base.cvc_p27.smt2,,ok,unsat,10.5,0,10.4,49.4
uart-39.base.cvc_p28.smt2,,ok,unsat,14.7,0,14.7,51.4
uart-39.base.cvc_p29.smt2,,ok,unsat,607.2,0,607.2,87.3
uart-39.base.cvc_p3.smt2,,ok,unsat,4.9,0,4.9,46.7
uart-39.base.cvc_p30.smt2,,ok,unsat,7.8,0,7.8,49.3
uart-39.base.cvc_p31.smt2,,ok,unsat,10.9,0,10.9,50.5
uart-39.base.cvc_p32.smt2,,ok,unsat,31.3,0,31.2,57.2
uart-39.base.cvc_p33.smt2,,ok,unsat,59.7,0,59.7,60.0
uart-39.base.cvc_p34.smt2,,ok,unsat,80.1,0,80.1,62.2
uart-39.base.cvc_p35.smt2,,ok,unsat,18.6,0,18.6,55.1
uart-39.base.cvc_p36.smt2,,ok,unsat,6.2,0,6.2,49.0
uart-39.base.cvc_p37.smt2,,ok,unsat,48.0,0,47.9,59.2
uart-39.base.cvc_p38.smt2,,ok,unsat,12.5,0,12.4,57.2
uart-39.base.cvc_p39.smt2,,ok,unsat,10.7,0,10.6,52.4
uart-39.base.cvc_p4.smt2,,ok,unsat,6.5,0,6.4,49.0
uart-39.base.cvc_p40.smt2,,ok,unsat,147.9,0,147.9,69.1
uart-39.base.cvc_p41.smt2,,ok,unsat,156.1,0,156.1,72.1
uart-39.base.cvc_p42.smt2,,ok,unsat,5.8,0,5.8,48.6
uart-39.base.cvc_p43.smt2,,ok,unsat,21.3,0,21.3,53.7
uart-39.base.cvc_p44.smt2,,ok,unsat,74.2,0,74.2,64.5
uart-39.base.cvc_p45.smt2,,ok,unsat,542.4,0,542.3,84.4
uart-39.base.cvc_p46.smt2,,ok,unsat,163.8,0,163.8,68.6
uart-39.base.cvc_p47.smt2,,ok,unsat,540.2,0,540.1,83.6
uart-39.base.cvc_p48.smt2,,ok,unsat,1.8,0,1.8,39.7
uart-39.base.cvc_p49.smt2,,ok,unsat,107.5,0,107.5,65.6
uart-39.base.cvc_p5.smt2,,ok,unsat,43.2,0,43.2,54.7
uart-39.base.cvc_p50.smt2,,ok,unsat,561.3,0,561.2,85.6
uart-39.base.cvc_p51.smt2,,ok,unsat,49.5,0,49.4,60.7
uart-39.base.cvc_p52.smt2,,ok,unsat,12.2,0,12.2,49.6
uart-39.base.cvc_p53.smt2,,ok,unsat,65.9,0,65.8,62.0
uart-39.base.cvc_p54.smt2,,ok,unsat,49.6,0,49.6,58.3
uart-39.base.cvc_p55.smt2,,ok,unsat,507.7,0,507.6,81.5
uart-39.base.cvc_p56.smt2,,ok,unsat,485.3,0,485.3,81.3
uart-39.base.cvc_p57.smt2,,ok,unsat,147.4,0,147.4,68.3
uart-39.base.cvc_p58.smt2,,ok,unsat,68.4,0,68.4,60.9
uart-39.base.cvc_p59.smt2,,ok,unsat,9.1,0,9.1,51.9
uart-39.base.cvc_p6.smt2,,ok,unsat,169.5,0,169.5,70.1
uart-39.base.cvc_p60.smt2,,ok,unsat,8.1,0,7.9,52.8
uart-39.base.cvc_p61.smt2,,ok,unsat,523.3,0,523.2,81.2
uart-39.base.cvc_p62.smt2,,ok,unsat,6.8,0,6.8,47.7
uart-39.base.cvc_p63.smt2,,ok,unsat,54.6,0,54.6,61.0
uart-39.base.cvc_p7.smt2,,ok,unsat,30.8,0,30.8,58.4
uart-39.base.cvc_p8.smt2,,ok,unsat,10.8,0,10.7,52.9
uart-39.base.cvc_p9.smt2,,ok,unsat,131.9,0,131.9,67.2
