[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847419 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847419 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847419 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11346812 heartbeat IPC: 1.177 cumulative IPC: 1.177 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18410526 heartbeat IPC: 1.416 cumulative IPC: 1.285 (Simulation time: 00 hr 01 min 59 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26255149 heartbeat IPC: 1.275 cumulative IPC: 1.282 (Simulation time: 00 hr 02 min 44 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 30838391 cumulative IPC: 1.297 (Simulation time: 00 hr 03 min 27 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 30838391 cumulative IPC: 1.297 (Simulation time: 00 hr 03 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.297 instructions: 40000000 cycles: 30838391
CPU 0 Branch Prediction Accuracy: 95.59% MPKI: 9.953 Average ROB Occupancy at Mispredict: 48.84
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 8.08
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197771 HIT:     194162 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197771 HIT:     194162 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 148.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568497 HIT:     460879 MISS:     107618 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430558 HIT:     343553 MISS:      87005 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35393 HIT:      21823 MISS:      13570 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95469 HIT:      95235 MISS:        234 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7077 HIT:        268 MISS:       6809 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.14 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3306926 HIT:    3035115 MISS:     271811 MSHR_MERGE:      72113
cpu0->cpu0_L1I LOAD         ACCESS:    3306926 HIT:    3035115 MISS:     271811 MSHR_MERGE:      72113
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.414 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13243426 HIT:   12824397 MISS:     419029 MSHR_MERGE:     145695
cpu0->cpu0_L1D LOAD         ACCESS:    7350772 HIT:    7052958 MISS:     297814 MSHR_MERGE:      66953
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5884915 HIT:    5770791 MISS:     114124 MSHR_MERGE:      78728
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7739 HIT:        648 MISS:       7091 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.78 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2923280 HIT:    2878118 MISS:      45162 MSHR_MERGE:      29286
cpu0->cpu0_ITLB LOAD         ACCESS:    2923280 HIT:    2878118 MISS:      45162 MSHR_MERGE:      29286
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.337 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12511849 HIT:   12270305 MISS:     241544 MSHR_MERGE:      59649
cpu0->cpu0_DTLB LOAD         ACCESS:   12511849 HIT:   12270305 MISS:     241544 MSHR_MERGE:      59649
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.846 cycles
cpu0->LLC TOTAL        ACCESS:     135914 HIT:     128574 MISS:       7340 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87005 HIT:      83833 MISS:       3172 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13570 HIT:      10854 MISS:       2716 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28530 HIT:      28424 MISS:        106 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6809 HIT:       5463 MISS:       1346 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 162.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        525
  ROW_BUFFER_MISS:       6709
  AVG DBUS CONGESTED CYCLE: 5.297
Channel 0 WQ ROW_BUFFER_HIT:         10
  ROW_BUFFER_MISS:        127
  FULL:          0
Channel 0 REFRESHES ISSUED:       2570
