[
  {
    "objectID": "index.html",
    "href": "index.html",
    "title": "TinyML",
    "section": "",
    "text": "0.1 Hi there!\nThis is my graduation project titled System-Level Co-Design and AI-EDA of RISC-V Accelerators for TinyML at the Edge under my supervisor Prof.Â Yun Li. His PhD student Jintao Li also helps me greatly. This is a place where I record my learning journey into TinyML and RISC-V accelerators â€“ from scratch. The contents are actively updating. Some of the content may be too basic or even technically incorrect up to now, but they are, hopefully, informative and motivation-boosting. English documentation will be available soon.\næœ¬é¡¹ç›®æœ‰å…³çš„ä»£ç ä¸»è¦å­˜æ”¾åœ¨ä¸¤ä¸ªä»“åº“:",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>1</span>Â  <span class='chapter-title'>Introduction å¼•å…¥</span>"
    ]
  },
  {
    "objectID": "index.html#hi-there",
    "href": "index.html#hi-there",
    "title": "TinyML",
    "section": "",
    "text": "Correctness is the enemy of progress. â€“ Myself\n\n\n\nMy TinyML Repo\nMy Forked CFU Playground",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>1</span>Â  <span class='chapter-title'>Introduction å¼•å…¥</span>"
    ]
  },
  {
    "objectID": "index.html#intended-outcomes",
    "href": "index.html#intended-outcomes",
    "title": "TinyML",
    "section": "0.2 Intended Outcomes",
    "text": "0.2 Intended Outcomes\n\nDeveloping an intelligent co-design framework that integrates RISC-V architecture customization with TinyML workload characteristics to enable joint optimization.\nDesigning and implementing hardware-accelerated TinyML kernels that are adaptable and efficient for edge computing scenarios.\nExploring a large multi-dimensional design space using automated methods (such as heuristic or evolutionary algorithms) to identify optimal configurations balancing accuracy, energy, and latency.\nAdvancing the understanding of system-level TinyML accelerator optimization, pushing the boundary beyond traditional manual design methods.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>1</span>Â  <span class='chapter-title'>Introduction å¼•å…¥</span>"
    ]
  },
  {
    "objectID": "index.html#motivation-åŠ¨æœº",
    "href": "index.html#motivation-åŠ¨æœº",
    "title": "TinyML",
    "section": "0.3 Motivation åŠ¨æœº",
    "text": "0.3 Motivation åŠ¨æœº\n\nReduced bandwidth usage: å¤§é‡åº”ç”¨ç¨‹åºéƒ½é…å¤‡äº†å›¾åƒå¤„ç†çš„æ·±åº¦å­¦ä¹ ç®—æ³• (å¦‚ Animoji), è‹¥æƒ³è¦åˆ©ç”¨æœåŠ¡å™¨çš„ç®—åŠ›èµ„æº, åˆ™æ¯ç§’è‡³å°‘éœ€è¦è¾“å…¥ \\(30\\) å¸§å›¾ç‰‡åˆ°ç½‘ç»œå½“ä¸­, å¯¹äº ResNet-50 è¿™ç§å°ç½‘ç»œ, æ¨¡å‹è¿è¡Œæ—¶ä¹Ÿéœ€è¦å ç”¨ \\(3\\text{ GB/s}\\) çš„å¸¦å®½ [1]. å› æ­¤, éœ€è¦ å°†äº‘ç«¯çš„ä¸€éƒ¨åˆ†è®¡ç®—ä»»åŠ¡ä¸‹æ”¾åˆ°ç«¯è®¾å¤‡, ä»¥å‡è½»äº‘ç«¯å’Œç½‘ç»œå¸¦å®½çš„å‹åŠ›. ç„¶è€Œç«¯è®¾å¤‡å¤§å¤šé‡‡ç”¨åµŒå…¥å¼å¤„ç†å™¨ â€”â€” åµŒå…¥å¼å¤„ç†å™¨å—åˆ°åŠŸè€—ã€ä½“ç§¯ã€æ•£çƒ­ç­‰å¤šæ–¹å®¢è§‚å› ç´ çš„é™åˆ¶, å…¶æ€§èƒ½è¿œä¸å¦‚æ¡Œé¢å¹³å°. æˆ‘ä»¬å¯ä»¥åˆ©ç”¨ FPGAã€ASIC ç­‰ ä½åŠŸè€—ã€é«˜èƒ½æ•ˆ çš„å™¨ä»¶, ä¸ºç›¸åº”çš„åº”ç”¨åœºæ™¯å®šåˆ¶è¯¥é¢†åŸŸæ‰€ä¸“ç”¨çš„åŠ é€Ÿå™¨ [2].\nLow latency scenarios [3]: åœ¨å¾ˆå¤šå®æ—¶æ€§çš„åœºæ™¯é‡Œé¢ (FigureÂ 1), æ¯”å¦‚è‡ªåŠ¨é©¾é©¶ (è‡ªåŠ¨é©¾é©¶æ±½è½¦éœ€è¦åœ¨æœ¬åœ°å¤„ç†è§†é¢‘æµ [4], åœ¨ \\(50\\) ms å†…åšå‡ºå†³ç­– [5]), å¯æ§æ ¸èšå˜ (ç”¨ RL åœ¨ DIIIâ€‘D National Fusion Facility çš„ tokamak è£…ç½®ä¸Šï¼Œå¯¹ç­‰ç¦»å­ä½“çš„æ’•è£‚ä¸ç¨³å®š (tearing instability) è¿›è¡Œå®æ—¶æ§åˆ¶, ä»¥é¿å…è¿™äº›ä¸ç¨³å®šå¯¼è‡´ååº”ä¸­æ–­@Asking_Questions_2025_youtube, [6], [7]), etc. æˆ‘ä»¬éœ€è¦åœ¨æçŸ­çš„æ—¶é—´å†…åšå‡ºååº”, è¿™å°±è¦æ±‚è®¡ç®—è®¾å¤‡å¿…é¡»åœ¨æœ¬åœ°å®Œæˆæ‰€æœ‰çš„è®¡ç®—ä»»åŠ¡.\n\n\n\n\n\n\n\n\n\nFigureÂ 1: Different Latency Level [5]\n\n\n\n\nWhy not GPUs? [5]\n\nNeural network layers on GPUs are often executed sequentially, with extra scheduling overhead.\nGPUs provide limited flexibility for custom numeric precisions (though this has been improving recently).\nLess control over memory hierarchy and data movement.\n\nPrivacy concerns: Cloud-centric paradigms å¯èƒ½ä¼šå¸¦æ¥éšç§æ³„éœ²çš„é—®é¢˜, æ¯”å¦‚åŒ»ç–—å›¾åƒæ•°æ®. å› æ­¤, åœ¨è¾¹ç¼˜è®¾å¤‡ä¸Šå¤„ç†æ•æ„Ÿæ•°æ® å¯ä»¥å‡å°‘æ•°æ®ä¼ è¾“åˆ°äº‘ç«¯çš„éœ€æ±‚, ä»è€Œé™ä½éšç§æ³„éœ²çš„é£é™© [8]. å¦å¤–, FL (Federated Learning) å¯ä»¥å°†è¾¹ç¼˜è®¾å¤‡ä¸Šå­¦åˆ°çš„å†…å®¹æ±‡æ€»åˆ°äº‘ç«¯, é¿å…ç›´æ¥ä¼ è¾“æ•°æ®æœ¬èº« [8], [9].",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>1</span>Â  <span class='chapter-title'>Introduction å¼•å…¥</span>"
    ]
  },
  {
    "objectID": "index.html#change-logs-æ›´æ–°æ—¥å¿—",
    "href": "index.html#change-logs-æ›´æ–°æ—¥å¿—",
    "title": "TinyML",
    "section": "0.4 ğŸ—“ï¸ Change Logs æ›´æ–°æ—¥å¿—",
    "text": "0.4 ğŸ—“ï¸ Change Logs æ›´æ–°æ—¥å¿—\n\n\n\n\n\n---\ndisplayMode: compact\n---\n%%| label: fig-timeline\n%%| fig-cap: \"Gantt Chart\"\n%%| fig-width: 10\n%%| fig-height: 6\n\ngantt\n    title Gantt chart: Project timeline and Relevant Activities\n    dateFormat  YYYY-MM-DD\n    axisFormat  %m-%d\n    tickInterval 14d\n\n    section Project\n        CFU Environment :done, 2025-07-06, 2025-07-22\n        Target Net :milestone, 2025-10-31, 0d\n        CPU Design :done, 2025-10-30, 2025-11-14\n        DB :active, 2025-11-28, 2025-12-05\n\n    section Research\n        Heterogeneous Architectures :done, 2025-10-09, 2025-11-25\n        3D IC :active, 2025-11-17, 2025-12-05\n\n    section Learn\n        YSYX :done, 2025-07-23, 2025-07-31\n        HDL :done, 2025-07-24, 2025-08-04\n        YOLO :done, 2025-07-17, 1d\n        CPU Arch :done, 2025-10-10, 2025-11-14\n        Algorithm :done, 2025-10-22, 2025-11-14\n        VLSI :active, 2025-12-01, 2025-12-05\n\n\n\n\n\n\n\n\n\n\n\n\n\n---\nconfig:\n    theme: 'default'\n    themeVariables:\n        'git0': '#ffb700ff'\n---\ngitGraph\n  commit id: \"first\"\n  commit id: \"rm DS_Store\"\n  commit id: \"ad RV32-toolchain Mac\"\n  commit id: \"update README\"\n  commit id: \"Boot ROM and inst decoder d...\"\n  commit id: \"GPIO output finished\"\n  commit id: \"C env finished\"\n  commit id: \"delay in C, gpio input start\"\n  commit id: \"Preparing verilog version\"\n  commit id: \"add some docs\"\n  commit id: \"modified README\"\n  commit id: \"Change mepc document\"\n\n\n\n\nFigureÂ 2: Github commit history\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nDate\nSection\nUpdate Message\n\n\n\n\n2025-11-28~12-05\nProject\nç ”ç©¶ 3D placement db åˆ° 2D db çš„è½¬æ¢æ–¹æ³•.\n\n\n2025-11-24~25\nProject\né˜…è¯» Timing ä»£ç .\n\n\n2025-11-22~23\nResearch\né˜…è¯» Timing-driven placement ç›¸å…³è®ºæ–‡.\n\n\n2025-11-17~20\nResearch\né˜…è¯» D2D placement ç›¸å…³è®ºæ–‡. äº†è§£ 3D placement é—®é¢˜èƒŒæ™¯å»ºæ¨¡.\n\n\n2025-11-05~14\n-\nç»§ç»­å‡†å¤‡ CUHK é¢è¯•.\n\n\n2025-11-04\nProject\nå®Œæˆ Research Proposal.\n\n\n2025-11-01~03\nProject\nAlu, Instructions (BitPat), RegFile ä»£ç å®Œæˆ. AXI æ€»çº¿ Vivado ä»¿çœŸæˆåŠŸ.\n\n\n2025-10-26~31\nResearch\né˜…è¯» CFU åŠ é€Ÿ Sparse DNN çš„è®ºæ–‡ [10], äº†è§£äº† weights åœ¨å†…å­˜ä¸­çš„å­˜å‚¨æ ¼å¼, CFU èƒ½ç›´æ¥æ¥è§¦çš„æ•°æ®ä¾ç„¶åœ¨å¯„å­˜å™¨é‡Œçš„, ç¥ç»ç½‘ç»œçš„å‰å‘ä¼ æ’­ä¹Ÿä¸ä¸€å®šè¦æ“ä½œç³»ç»Ÿå‚ä¸. Target Net åˆæ­¥å®šä¸º RT-DETR æˆ– YOLO-World.\n\n\n2025-10-22~26\nLearn\nå­¦ä¹  Array, Linked Lists, Stacks, Queues, Hash Tables, Trees, Graphs ç­‰æ•°æ®ç»“æ„, äºŒå‰æ ‘çš„éå†, DP = Recursion with memory, Quicksort.\n\n\n2025-10-10~26\nLearn\nå­¦ä¹ æ“ä½œç³»ç»Ÿ, å®ç°ä¸²å£æ‰“å°ã€printf(), Multitasking åŠŸèƒ½, å¹¶ç”¨ QEMU è°ƒè¯•æˆåŠŸ.\n\n\n2025-09-20~10-25\n-\nç”³è¯·å­¦æ ¡, è¯¾ä¸šä»»åŠ¡ã€å®éªŒç­‰, ç§‘ç ”è¿›åº¦æ¨è¿›.\n\n\n2025-09-19\nLearn\nå­¦ä¹  blockchain: Proof (NP hard prob), åˆ›ä¸–åŒºå—, ç­¾åå’ŒåŠ å¯†, æœ€é•¿é“¾, 51% æ”»å‡», éå¯¹ç§°åŠ å¯†, å“ˆå¸Œå‡½æ•°. å½“ç„¶ä¹Ÿæœ‰å¾ˆå¤šé—®é¢˜æ²¡è§£å†³. è®¨è®ºäº† LLM, CNN å’Œ Transformer çš„æœ¬è´¨æ˜¯ pretrained FCNN (é€šè¿‡ç»™ FCNN åŠ å…ˆéªŒçš„ç»“æ„ä¿¡æ¯); DSC, Transformer ä¸­çš„ \\(W_V\\) çŸ©é˜µ å’Œã€Œæ³¨æ„åŠ› + å…¨è¿æ¥ã€çš„æœºåˆ¶éƒ½å¯ä»¥ç†è§£ä¸ºé™ä½äº†å‚æ•°é‡ (è‡ªç”±åº¦), ç±»æ¯”ä¸º \\((a+b)^2\\) ä¸ \\(a^2 + b^2\\) çš„å…³ç³»; é—®é¢˜: å¦‚ä½•å½¢å¼åŒ–ç†è§£å¼ é‡çš„æŒ‡æ ‡è¿ç®— (mental picture æ˜¯å•ä¸ªå…ƒç´ è€Œä¸æ˜¯æ•´ä¸ª tensor). GNN æ˜¯å¦‚ä½•å·¥ä½œçš„? RAG çš„å…·ä½“åŸç†?\n\n\n2025-09-16\n-\nè€å­é›…æ€ 7 åˆ†è€ƒå‡ºæ¥äº†! (å°åˆ†: 8/7/7/6.5)\n\n\n2025-09-14~15\nLearn\nå¤ä¹ å¼ºåŒ–å­¦ä¹ , å­¦ä¹ äº† DQN, Q-learning, ç‹¬ç«‹æˆåŠŸå®ç°äº† Tic-tac-toe çš„ DQN å®ç° (è™½ç„¶æ€§èƒ½ä¸å¥½, ä½† from scratch)\n\n\n2025-09-13\n-\nè€ƒé›…æ€\n\n\n2025-09-03~12\n-\nå¤ä¹  IELTS.\n\n\n2025-09-02\nLearn\nå­¦ä¹ äº†å¼ºåŒ–å­¦ä¹ å’Œ AnalogGYM æ¡†æ¶, å­¦ä¹ äº† DSC (= DWC + PWC), WinogradåŠ é€Ÿç®—æ³•æ²¡çœ‹æ‡‚ (ä¸ FFT çš„æœ¬è´¨åŒºåˆ«æ˜¯ä»€ä¹ˆ?), ä¹Ÿè·Ÿä¸å­¦é•¿è®¨è®ºäº†, å¾ˆæœ‰æ„æ€.\n\n\n2025-09-01\n-\nåšäº†ä¸€å¥— IELTS é¢˜ç›®.\n\n\n2025-08-16\n-\né›…æ€å‡ºåˆ† 6.5, å°åˆ† 7/6/5.5/6.5, è¿˜å¾—è€ƒ lol.\n\n\n2025-08-13\n-\nè€ƒé›…æ€\n\n\n2025-08-09~12\n-\nå¤ä¹  IELTS.\n\n\n2025-08-08\nLearn\nå­¦ä¹  APB åè®®, å‘ç°æœ‰æ—¶å€™å·¥ç¨‹å­¦ä¹Ÿéœ€è¦ä¸€ç‚¹æ•°å­¦æ€ç»´, è¦æŠŠæ¯ä¸ªå­˜åœ¨ç‰© (æ¯”å¦‚æ€»çº¿ã€decoderã€switch hub, etc.) å½“ä½œæŸä¸ªæŠ½è±¡è§‚ç‚¹çš„ç‰¹ä¾‹! ä¸è¦èƒŒåè®®, è€Œæ˜¯ç†è§£åè®®è¿™æ ·è§„å®šçš„æœ¬è´¨åŸå› .\n\n\n2025-08-05~07\n-\nå¤ä¹  IELTS.\n\n\n2025-08-04\nLearn\nåˆ· Chisel çš„æ—¶å€™æ„Ÿåˆ°å¾ˆæ— åŠ›, ç¼–ç¨‹è¯­è¨€çš„æœ¬è´¨åˆ°åº•æ˜¯ä»€ä¹ˆ? ä¸ºä»€ä¹ˆ when() åœ¨ Scala é‡Œé¢æ˜¯å‡½æ•°è€Œåœ¨ C è¯­è¨€é‡Œé¢æ˜¯è¯­å¥? ä¸€å®šæœ‰ä¸€å¥—ç»Ÿä¸€çš„æ€ç»´æ–¹å¼æ¥æ€è€ƒæ‰€æœ‰çš„ç¼–ç¨‹è¯­è¨€, ä½¿å¾—å­¦æŸç§ç‰¹å®šè¯­è¨€çš„è¿‡ç¨‹ç›¸å½“äºæŠŠå¤§è„‘ä¸­çš„è¿™ä¸ªæ€ç»´æ–¹å¼å®ä¾‹åŒ–. I felt stuck in this path, maybe I need a little bit encouragement. This happens, I know.\n\n\n2025-08-03\nLearn\nå…¥é—¨ CUDA ç¼–ç¨‹, å­¦ä¹  NVIDIA çš„ GPU æ¶æ„. ä¹Ÿå­¦ä¹ äº† Transformer çš„åŸç†, åŠ å¼ºäº†å¯¹æ³¨æ„åŠ›æœºåˆ¶çš„ç†è§£.\n\n\n2025-08-01\nLearn\næŒ‰ç…§ æ±ªè¾°è€å¸ˆçš„è¯¾ç¨‹, åˆæ­¥å¤ä¹ äº†æ“ä½œç³»ç»Ÿçš„ Memory Management, Linker script, Control flow, exceptional control flow, interruptå¤„ç†ç­‰.\n\n\n2025-07-30~31\nLearn\nåœ¨å­¦ä¹  ysyx çš„è¿‡ç¨‹ä¸­æ„Ÿåˆ° extremely depressed, æˆ‘å¼€å§‹æµè§ˆ ysyx å…¥å­¦ä¹‹åçš„å­¦ä¹ èµ„æ–™, å‘ç°è¿™äº›èµ„æ–™å­˜åœ¨æ˜æ˜¾çš„å¹³è¡Œæ€§, æ²¡æœ‰å¿…è¦ä¸¥æ ¼æŒ‰ç…§é¡ºåºæ¥å­¦ä¹ . é‡æ–°æ‹¾èµ·çƒ‚å°¾çš„ my-riscv é¡¹ç›®, å†³å®šé€€å‡ºä¾èµ– ysyx çš„å­¦ä¹ æ–¹æ³•.\n\n\n2025-07-29\nLearn\nç»§ç»­ ysyx çš„ E4 (å³ PA1), make run æˆåŠŸè¿è¡Œ\n\n\n2025-07-28\nLearn\nå¼€å§‹ ysyx çš„ E4 (å³ PA1), å‘ç° ysyx PA çš„æ€è·¯æ˜¯è‡ªé¡¶å‘ä¸‹çš„\n\n\n2025-07-27\nLearn\nåœ¨ MacOS å’Œ Ubuntu ä¸Šå®Œæˆäº† ysyx ç¯å¢ƒçš„é…ç½®, å¯åŒæ—¶åœ¨ä¸¤å°è®¾å¤‡ä¸Šå¼€å‘, man è¿™ä¸ªå‘½ä»¤æ„Ÿè§‰æŒºæœ‰ç”¨çš„.\n\n\n2025-07-24~26\nLearn\né€šè¿‡ HDLBits åˆ·äº†ä¸€äº› verilog é¢˜ç›®.\n\n\n2025-07-23\nLearn\næŠ¥åä¸€ç”Ÿä¸€èŠ¯ (ysyx), å‡†å¤‡å…ˆé€ ä¸ª CPU å‡ºæ¥, å†æ¥åŠ é€Ÿ ML.\n\n\n2025-07-17\nLearn\nå‡†å¤‡è¿›è¡Œ Vitis HLS çš„å­¦ä¹ , åˆæ­¥å­¦ä¹ äº† YOLO V1 çš„åŸç†.\n\n\n2025-07-12\nProject\næˆåŠŸå°† CFU-playground çš„ proj_template çƒ§åˆ° Arty å¼€å‘æ¿ä¸Š. è®¤è¯†åˆ°å¼€å‘ç¯å¢ƒçš„æ­å»ºå’Œç†è§£æ˜¯ä¸€é¡¹è¾ƒå¤§çš„å·¥ç¨‹, ä½†æ˜¯å®é™…æœ‰ç”¨çš„ä¿¡æ¯å¹¶ä¸å¤š, æ‰€ä»¥æ‰“ç®—å¹¶è¡Œåœ°å­¦ä¹ ç¯å¢ƒçš„æ­å»ºå’Œ CPUã€GPUã€Cuda çš„çŸ¥è¯†.\n\n\n2025-07-11\nProject\nå¤§è‡´äº†è§£äº†å„å¤§ submodule çš„åŠŸèƒ½.\n\n\n2025-07-10\nProject\nåœ¨ Ubuntu 24.04 å’Œ MacOS ä¸ŠæˆåŠŸæ­å»º iCESugar-UP5K å¼€å‘ç¯å¢ƒ, å¹¶æˆåŠŸçƒ§å½•! å®Œå–„äº†æ•™ç¨‹å†…å®¹, å»ºç«‹äº† My TinyML Repo ç”¨æ¥å­˜æ”¾ iCESugar-UP5K å¼€å‘æ¿çš„ä¾‹å­ä»£ç å’Œ ML åŠ é€Ÿå™¨çš„ä»£ç .\n\n\n2025-07-09\nProject\nåœ¨ Ubuntu 24.04 ä¸ŠæˆåŠŸæ„å»º CFU-Playground çš„ /proj/proj_template å®ä¾‹å·¥ç¨‹. å¹¶ä¸”å‘ç° MacOS ä¸Šä¹Ÿå¯ä»¥ç”¨ Docker æˆåŠŸç”Ÿæˆæ¯”ç‰¹æµæ–‡ä»¶.\n\n\n2025-07-08\nProject\nå–œææ–° Thinkbook, ç”±äºæ˜¾å¡å’Œç½‘å¡é©±åŠ¨æ‰¾ä¸åˆ°å®‰è£… Debian å¤±è´¥ç‰¹åˆ«ç‹‚èº, Tonic ä¸ŠæŠ¥å¤æ€§ç‹‚ç»ƒ 3 å°æ—¶é™ E å¤§è°ƒéŸ³é˜¶. åæ¥å®‰è£… Ubuntu 24.04 å®ä½“æœºæˆåŠŸç¼–è¯‘. btw, Spark æ¨èçš„ AtlasOS å¤ªå¥½ç”¨å•¦, Synergy åŒæ­¥ Win, Mac, IOS, Linux å‰ªåˆ‡æ¿å¤ªæ–¹ä¾¿å•¦ (å°±æ˜¯æ²¡æœ‰å®‰å“hh)\n\n\n2025-07-07\nProject\nå‘ç°åœ¨ M èŠ¯ç‰‡ MacOS ä¸Šæ— æ³•å®‰è£… linux-64 æ¶æ„, æ”¹ç”¨ Docker æ­å»ºç¯å¢ƒæˆåŠŸ â€¦ äº†ä¸€åŠ, æœ€åå› ä¸º Docker æ— æ³•è¿æ¥è®¿é—® MacOS è¿æ¥çš„ USB è€Œæ„å»ºå®ä¾‹å·¥ç¨‹å¤±è´¥.\n\n\n2025-07-06\nProject\nå°è¯•åœ¨ MacOS ä¸ŠåŸç”Ÿæ­å»ºå’Œç”¨ Docker æ­å»º, æ— æœ, é‚æ”¹ç”¨ Parallel Desktop ä¸Šå®‰è£… Ubuntu 24.04.\n\n\n2025-06-29\n-\nInitial commit.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>1</span>Â  <span class='chapter-title'>Introduction å¼•å…¥</span>"
    ]
  },
  {
    "objectID": "index.html#references",
    "href": "index.html#references",
    "title": "TinyML",
    "section": "References",
    "text": "References\n\n\n\n\n[1] ç”µå­H., â€œå“ˆå·¥å¤§æ·±åº¦å­¦ä¹ ä½“ç³»ç»“æ„è¯¾ç¨‹ | å®éªŒ2ï¼šYOLOç®—æ³•é‡åŒ–åŠ é€Ÿ-CSDNåšå®¢,â€ 2025, Available: https://blog.csdn.net/HackEle/article/details/135944887\n\n\n[2] â€œDeep learning architecture.â€ Gitee.com, 2021. Available: https://gitee.com/hitsz-cslab/dla#https://gitee.com/hitsz-cslab/dla/tree/master/stupkt. [Accessed: Jul. 15, 2025]\n\n\n[3] Intel, â€œWhat is edge computing? â€“ intel.â€ Intel, 2025. Available: https://www.intel.com/content/www/us/en/learn/what-is-edge-computing.html\n\n\n[4] S. M. Sali, M. Meribout, and A. A. Majeed, â€œReal time FPGA based CNNs for detection, classification, and tracking in autonomous systems: State of the art designs and optimizations.â€ 2025. Available: https://arxiv.org/abs/2509.04153\n\n\n[5] S. G. at ETH ZÃ¼rich, â€œIntroduction to FPGAs and ML inference with hls4ml (benjamin ramhorst, 8 november 2024).â€ YouTube, Nov. 2024. Available: https://www.youtube.com/watch?v=2y3GNY4tf7A. [Accessed: Nov. 04, 2025]\n\n\n[6] J. Duarte et al., â€œFast inference of deep neural networks in FPGAs for particle physics,â€ JINST, vol. 13, no. 7, p. P07027, 2018, doi: 10.1088/1748-0221/13/07/P07027. Available: https://arxiv.org/abs/1804.06913\n\n\n[7] U. D. of Energy, â€œAI tackles disruptive tearing instability in fusion plasma.â€ Energy.gov, 2025. Available: https://www.energy.gov/science/fes/articles/ai-tackles-disruptive-tearing-instability-fusion-plasma\n\n\n[8] S. Deng et al., â€œEdge intelligence with spiking neural networks.â€ 2025. Available: https://arxiv.org/abs/2507.14069\n\n\n[9] S. Somvanshi et al., â€œFrom tiny machine learning to tiny deep learning: A survey.â€ 2025. Available: https://arxiv.org/abs/2506.18927\n\n\n[10] M. Sabih, A. Karim, J. Wittmann, F. Hannig, and J. Teich, â€œHardware/software co-design of RISC-v extensions for accelerating sparse DNNs on FPGAs.â€ 2025. Available: https://arxiv.org/abs/2504.19659",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>1</span>Â  <span class='chapter-title'>Introduction å¼•å…¥</span>"
    ]
  },
  {
    "objectID": "resources/resources.html",
    "href": "resources/resources.html",
    "title": "Resources å­¦ä¹ èµ„æ–™æ±‡æ€»",
    "section": "",
    "text": "CPU",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>2</span>Â  <span class='chapter-title'>Resources å­¦ä¹ èµ„æ–™æ±‡æ€»</span>"
    ]
  },
  {
    "objectID": "resources/resources.html#cpu",
    "href": "resources/resources.html#cpu",
    "title": "Resources å­¦ä¹ èµ„æ–™æ±‡æ€»",
    "section": "",
    "text": "An Introduction to Computing Systems Yale Patt: â˜…â˜…â˜…â˜…â˜… å¦‚æœä½ å¤§ä¸€æƒ³è®¤çœŸå­¦ä¸€ä¸‹è®¡ç®—æœºç»„æˆåŸç†, ä¿¡æˆ‘çš„, è¯»å®ƒå‡†æ²¡é”™ (wetABQ å¤§ä½¬æ¨èçš„).\n\næœ¬ä¹¦è¯¦ç»†è®²äº†ä¸€ä¸ªç®€å•çš„ 16-bit LC-3 CPU çš„è®¾è®¡, åŒ…æ‹¬æŒ‡ä»¤é›†ã€æ±‡ç¼–è¯­è¨€ã€æœºå™¨è¯­è¨€ã€å¾®æ¶æ„ç­‰å†…å®¹.\n\nBilibili: RISCV-MCU: â˜…â˜…â˜…â˜…â˜… ä¸€ä¸ªåŸºäº Digital å’Œ verilog çš„ RISC-V CPU ä»¿çœŸæ•™ç¨‹, è®²å¾—éå¸¸å¥½, å¼ºæ¨!\n\næœ¬äººåŸºäºè¿™ä¸ªé¡¹ç›®åšäº†ä¸€ä¸ª my-riscv.\n\nThe â€œBasicâ€ Pipelined CPU: â˜…â˜…â˜…â˜…â˜… è®²äº† CPU æµæ°´çº¿ 5 ä¸ªé˜¶æ®µçš„å·¥ä½œåŸç†.\n\nDr.Â Chun Yan Cheung Lectures: â˜…â˜…â˜…â˜…â˜… å¼ºæ¨!!!",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>2</span>Â  <span class='chapter-title'>Resources å­¦ä¹ èµ„æ–™æ±‡æ€»</span>"
    ]
  },
  {
    "objectID": "resources/resources.html#riscv",
    "href": "resources/resources.html#riscv",
    "title": "Resources å­¦ä¹ èµ„æ–™æ±‡æ€»",
    "section": "RISCV",
    "text": "RISCV\n\nCS61C: â˜…â˜…â˜…â˜†â˜† UC Berkeley çš„ Great Ideas in Computer Architecture.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>2</span>Â  <span class='chapter-title'>Resources å­¦ä¹ èµ„æ–™æ±‡æ€»</span>"
    ]
  },
  {
    "objectID": "resources/resources.html#eda",
    "href": "resources/resources.html#eda",
    "title": "Resources å­¦ä¹ èµ„æ–™æ±‡æ€»",
    "section": "EDA",
    "text": "EDA\n\nHow are Microchips Made?: â˜…â˜…â˜…â˜…â˜… ä¼Ÿå¤§æ— éœ€å¤šè¨€.\niEDA: â˜…â˜…â˜…â˜…â˜… EDA åŸºç¡€çŸ¥è¯†.\n\niEDA Placement çŸ¥è¯† [1].",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>2</span>Â  <span class='chapter-title'>Resources å­¦ä¹ èµ„æ–™æ±‡æ€»</span>"
    ]
  },
  {
    "objectID": "resources/resources.html#neural-network",
    "href": "resources/resources.html#neural-network",
    "title": "Resources å­¦ä¹ èµ„æ–™æ±‡æ€»",
    "section": "Neural Network",
    "text": "Neural Network\n\nAnimated AI: â˜…â˜…â˜…â˜…â˜… å¯è§†åŒ–äº†ä»¥ä¸‹æ¦‚å¿µ: Convolution, Padding, Stride, Groups, Depthwise, Depthwise-Separable, Pixel shuffle. å›¾åƒå¤„ç†è‚¯å®šä¼šç”¨åˆ°.\nYOLO V1 Bilibili è®²è§£: â˜…â˜…â˜…â˜…â˜… éå¸¸æ¸…æ¥š, å¼ºæ¨.\nA Gentle Introduction to GNN: å›¾ç¥ç»ç½‘ç»œå…¥é—¨.\n\nUnderstanding Convolutions on Graphs\n\nword2vec: â˜…â˜…â˜…â˜…â˜† Youtube è§†é¢‘, è®²è§£äº† word2vec çš„åŸç†.\nHand-written Number Recognition Visualized: â˜…â˜…â˜…â˜…â˜† å¯è§†åŒ–äº†ä¸€ä¸ªç®€å•çš„ CNN è¯†åˆ«æ‰‹å†™æ•°å­—æ—¶æ¯å±‚ç¥ç»å…ƒçš„æ¿€æ´»æƒ…å†µ.\nå¦‚ä½•è®¡ç®— FLOPs å’Œ MACs",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>2</span>Â  <span class='chapter-title'>Resources å­¦ä¹ èµ„æ–™æ±‡æ€»</span>"
    ]
  },
  {
    "objectID": "resources/resources.html#fpga-ç†è®º",
    "href": "resources/resources.html#fpga-ç†è®º",
    "title": "Resources å­¦ä¹ èµ„æ–™æ±‡æ€»",
    "section": "FPGA ç†è®º",
    "text": "FPGA ç†è®º\n\nHDLBits: â˜…â˜…â˜…â˜…â˜… ä¸€ä¸ªåœ¨çº¿çš„ HDL ç»ƒä¹ ç½‘ç«™. å¦‚æœä½ å¯¹ verilog ä¸€æ— æ‰€çŸ¥, ç›´æ¥ä¸Šè¿™ä¸ªç½‘ç«™ç»å¯¹æ²¡é”™.\nChisel Bootcamp: â˜…â˜…â˜†â˜†â˜† å¯é€šè¿‡åœ¨çº¿çš„ç»ƒä¹ æ¥å­¦ä¹  Chisel è¯­è¨€ (åªéœ€åšå‰å‡ ç« å³å¯)\nFPGA: â˜…â˜†â˜†â˜†â˜† ç”¨æ¥å­¦ä¹  FPGA çš„èµ„æ–™åº“.\n\nVerilog è¯­æ³• (Artix7ä¿®ç‚¼ç§˜ç±)\n\nFPGA: Architecture, Programmability and Advantageous: â˜…â˜…â˜…â˜…â˜† ä¸€ä¸ªè®²è§£ FPGA ç»“æ„çš„è§†é¢‘, å¾ˆæ¸…æ¥š.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>2</span>Â  <span class='chapter-title'>Resources å­¦ä¹ èµ„æ–™æ±‡æ€»</span>"
    ]
  },
  {
    "objectID": "resources/resources.html#hls-design-fpga-å¹¶è¡Œç¼–ç¨‹",
    "href": "resources/resources.html#hls-design-fpga-å¹¶è¡Œç¼–ç¨‹",
    "title": "Resources å­¦ä¹ èµ„æ–™æ±‡æ€»",
    "section": "HLS Design FPGA å¹¶è¡Œç¼–ç¨‹",
    "text": "HLS Design FPGA å¹¶è¡Œç¼–ç¨‹\n\nParallel Programming for FPGAs: â˜…â˜…â˜…â˜…â˜† Xilinx ç ”ç©¶é™¢çš„ Steve é¦–å¸­å·¥ç¨‹å¸ˆä¸ UCSD çš„ Ryan Kastner æ•™æˆå›¢é˜Ÿåˆä½œ, æ¨å‡ºäº†è¿™æœ¬å¼€æºä¹¦, å…¨ä¹¦é€šè¿‡ 10 ä¸ªç®—æ³•å®ç°æ¡ˆä¾‹å®Œæ•´çš„ä»‹ç»äº†é€šè¿‡ HLS å·¥å…·åˆ©ç”¨ C/C++ è¯­è¨€å¿«é€Ÿå®ç°é«˜æ€§èƒ½ FPGA å®ç°çš„è¿‡ç¨‹.\n\nFPGA å¹¶è¡Œç¼–ç¨‹ä¸­æ–‡ç‰ˆ, ä¸­æ–‡ç‰ˆ github repo",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>2</span>Â  <span class='chapter-title'>Resources å­¦ä¹ èµ„æ–™æ±‡æ€»</span>"
    ]
  },
  {
    "objectID": "resources/resources.html#gpu",
    "href": "resources/resources.html#gpu",
    "title": "Resources å­¦ä¹ èµ„æ–™æ±‡æ€»",
    "section": "GPU",
    "text": "GPU\n\ntiny-gpu: â˜…â˜…â˜†â˜†â˜† ä¸€ä¸ªå°å‹çš„ GPU å®ç°.\nVeriGPU: â˜…â˜†â˜†â˜†â˜† ä¸€ä¸ªå¤æ‚ç‚¹çš„ GPU å®ç°, ä¸é€‚åˆç”¨æ¥å…¥é—¨.\nStanford CS336: â˜…â˜…â˜…â˜…â˜… Stanford çš„ Language Modeling from Scratch è¯¾ç¨‹.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>2</span>Â  <span class='chapter-title'>Resources å­¦ä¹ èµ„æ–™æ±‡æ€»</span>"
    ]
  },
  {
    "objectID": "resources/resources.html#references",
    "href": "resources/resources.html#references",
    "title": "Resources å­¦ä¹ èµ„æ–™æ±‡æ€»",
    "section": "References",
    "text": "References\n\n\n\n\n[1] iEDA, â€œ8.3 layout problems and modeling.â€ Oscc.cc, Aug. 2024. Available: https://ieda.oscc.cc/en/train/eda/eda-model/8_3_palcement.html. [Accessed: Dec. 05, 2025]",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>2</span>Â  <span class='chapter-title'>Resources å­¦ä¹ èµ„æ–™æ±‡æ€»</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html",
    "href": "glossary/glossary.html",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "",
    "text": "General Terms",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#general-terms",
    "href": "glossary/glossary.html#general-terms",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "",
    "text": "CFU: Custom Function Unit (è‡ªå®šä¹‰åŠŸèƒ½å•å…ƒ). ä¸º ML æŸäº›è€—æ—¶çš„è®¡ç®— (å¦‚å·ç§¯ã€çŸ©é˜µä¹˜æ³•ã€ä½æ“ä½œç­‰) å®šåˆ¶çš„æŒ‡ä»¤åŠ é€Ÿç¡¬ä»¶æ¨¡å—.\n\nä¸€æ—¦ä¸»å¤„ç†å™¨æ‰§è¡Œåˆ°ç‰¹å®šçš„ CFU æŒ‡ä»¤ï¼Œå°±ä¼šå°†æ•°æ®å‘é€ç»™ CFU å¤„ç†ï¼Œç„¶å CFU è¿”å›ç»“æœ.\nFPU: Floating Point Unit (æµ®ç‚¹è¿ç®—å•å…ƒ), æ˜¯ CPU ä¸­ä¸“é—¨å¤„ç†æµ®ç‚¹æ•°è¿ç®—çš„ç¡¬ä»¶ç»„ä»¶.\n\nGit LFS: Git Large File Storage. è§£å†³äº† github ä¸èƒ½ä¸Šä¼ å¤§æ–‡ä»¶çš„é—®é¢˜. ä½¿ç”¨:\nsudo apt-get install git-lfs\ngit lfs install # åœ¨é¡¹ç›®ç›®å½•ä¸­åˆå§‹åŒ– Git LFS\ngit lfs pull # ä¸‹è½½å®é™…æ–‡ä»¶\nç„¶ååŸæ¥çš„æ–‡ä»¶çš„æ ¼å¼å°±ä¼šä»æ–‡æœ¬æ ¼å¼å˜ä¸ºçœŸæ­£çš„ ZIP æ–‡ä»¶, å¯ä»¥é€šè¿‡ä¸‹é¢çš„å‘½ä»¤æŸ¥çœ‹:\nfile test.zip # è¿”å›",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#fpga-terms",
    "href": "glossary/glossary.html#fpga-terms",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "FPGA Terms",
    "text": "FPGA Terms\n\nGeneral\n\nTfLM: TensorFlow Lite for Microcontrollers.\n\nPDTI8: Person DeTection Int 8\n\nGateware: ç”¨è½¯ä»¶ç¼–å†™çš„ç¡¬ä»¶ç”µè·¯. (æ—¢ä¸æ˜¯ Software, ä¹Ÿä¸æ˜¯ Hardware).\nHPS: High Performance System.\n\nPLATFORMS=common_soc sim hps, ä¸‰ä¸ªå¹³å°. common_soc æŒ‡æ ‡å‡†çš„ FPGA å¼€å‘å¹³å°; sim æŒ‡ç”¨ Verilator è¿›è¡Œè½¯ä»¶ä»¿çœŸ.\n\nSoC (System on Chip) FPGA ç‰‡ä¸Šç³»ç»Ÿ: æ¯”å¦‚ ZYNQ æœ‰ PL å’Œ PS, ä¸€å—ç¡…èŠ¯ç‰‡ å°±å¯ä»¥å®ç°æ•´ä¸ªç³»ç»Ÿçš„åŠŸèƒ½ (è€Œä¸æ˜¯è¦ç»„åˆå¤šä¸ªèŠ¯ç‰‡ (Chiplet)). æœ‰æ—¶ Chiplets ç»„æˆçš„ç³»ç»Ÿä¹Ÿå« SoC, ä½†ä¸¥æ ¼æ¥è¯´ SoC æ˜¯æŒ‡å•èŠ¯ç‰‡ç³»ç»Ÿ.\nACAP (Adaptive Compute Acceleration Platform): é›†æˆäº†ä¸“ç”¨ AI å¼•æ“ï¼DSPé˜µåˆ—ã€Network-on-chip (NoC)ã€é«˜å¸¦å®½å­˜å‚¨æ¥å£ (å¦‚ HBM) ç­‰å¼‚æ„ç¡¬ä»¶èµ„æº [1], å¦‚ Xilinx Versal ç³»åˆ—.\nIP Core: Intellectual Property Core. ç”±ä¸€æ–¹ (å¼€å‘è€…æˆ–å…¬å¸) è®¾è®¡ï¼Œå¹¶é€šè¿‡è®¸å¯æˆæƒç»™å…¶ä»–è®¾è®¡è€…ä½¿ç”¨ã€‚å¸¸è§çš„ IP æ ¸åŒ…æ‹¬ CPU å†…æ ¸ã€ä»¥å¤ªç½‘æ§åˆ¶å™¨ã€å†…å­˜æ§åˆ¶å™¨ç­‰.\n\nSoft IP: è½¯æ ¸\nHard IP: ç¡¬æ ¸\n\n.vcd, fst: æ³¢å½¢æ–‡ä»¶æ ¼å¼, åè€…å ç©ºé—´æ›´å°, ä½†åªå— GTKWave æ”¯æŒ [2].\n\n\n\nInterface\n\nPMOD (Peripheral Module) æ¥å£: ä¸€ç»„ 2*6 æ’é’ˆçš„å¼•è„š PMOD. å®šä¹‰äº†ç”µæºã€åœ°çº¿ã€ä»¥åŠæœ€å¤š 8 æ¡å¯ç”¨äºé€šä¿¡çš„ä¿¡å·çº¿. PMODæ¨¡å—é€šå¸¸é€šè¿‡ SPIã€I2C æˆ– GPIO (é€šç”¨æ•°å­—è¾“å…¥è¾“å‡º) ä¸ä¸»æ§é€šä¿¡. ä½ å¯ä»¥ä¹°åˆ°å¾ˆå¤šæ”¯æŒ PMOD çš„æ¨¡å—, å¦‚ä¼ æ„Ÿå™¨ã€æ˜¾ç¤ºå±ã€å­˜å‚¨å™¨ç­‰.\nJTAG æ¥å£: ä¸€ç§ç”¨äºè°ƒè¯•å’Œç¼–ç¨‹çš„æ ‡å‡†æ¥å£.\nAXI (Advanced eXtensible Interface) æ¥å£: CPU ä¸å¤–è®¾ (å†…å­˜æ§åˆ¶å™¨, DMA, CFU, IP æ ¸) ä¹‹é—´çš„é€šä¿¡åè®®.\n\næ¯”å¦‚ ZYNQ çš„ PS (Processing System) å’Œ PL (Programmable Logic) ä¹‹é—´çš„é€šä¿¡å°±æ˜¯é€šè¿‡ AXI æ¥å£ (è§ FPGA åŸç†é€Ÿæˆ).\n\n\n\n\nZYNQ\n\næ ¸å¿ƒå•†ä¸šæ¨¡å¼:\n\nIP æä¾›å•†: è®¾è®¡ IP æ ¸å¹¶æˆæƒç»™èŠ¯ç‰‡è®¾è®¡åˆ¶é€ å•†ä½¿ç”¨. E.g., ARM (CPU å†…æ ¸è®¾è®¡)\nèŠ¯ç‰‡è®¾è®¡åˆ¶é€ å•†: è´­ä¹° IP æ ¸å¹¶è®¾è®¡å’Œç”Ÿäº§å…³é”®èŠ¯ç‰‡. E.g., Xilinx (è¢« AMD æ”¶è´­), ST (STM32 æ ¸å¿ƒèŠ¯ç‰‡çš„åˆ¶é€ å•†).\nå¼€å‘æ¿åˆ¶é€ å•†: ä»èŠ¯ç‰‡è®¾è®¡åˆ¶é€ å•†å¤„é‡‡è´­èŠ¯ç‰‡, å¹¶è®¾è®¡ä¾›ç”µç”µè·¯ã€æ—¶é’Ÿç”µè·¯ã€å°†æ–¹å½¢é»‘è‰²çš„èŠ¯ç‰‡åº•éƒ¨çš„å¼•è„šå¼•å‡ºæ¥å…¥å„ç§ç‰©ç†æ¥å£ã€è®¾è®¡ PCB ç­‰, æœ€ç»ˆç”Ÿäº§å‡ºå¼€å‘æ¿. E.g., Alinx, æ­£ç‚¹åŸå­, Digilent.\n\nå‘½åè§„åˆ™\n\nE.g., ZYNQ XC7Z010 CLG400ABX2021 D6168711A, XC7: 7 ç³»åˆ— (Xilinx Corporation), Z: ZYNQ, 010: é€»è¾‘èµ„æºè§„æ¨¡ (è¶Šå°è¶Šå°‘), CLG: å°è£…ç±»å‹ (Chip-Scale Lead-Free BGA (Ball Grid Array)), 400: å¼•è„šæ•°, ABX: æ¸©åº¦ã€æ€§èƒ½ç­‰çº§, 2021: ç”Ÿäº§å¹´ä»½, D6168711A: å¯ç†è§£ä¸ºåºåˆ—å·.\nZYNQ 7010 SoCs åŒ…æ‹¬ XC7Z010 ç­‰å¾ˆå¤šå‹å·.\n\n\n\n\n\n\n\nZYNQ 7010 å®ç‰©å›¾: Xilinx ä¸ Alinx å…¬å¸åˆ†åˆ«è´Ÿè´£çš„éƒ¨åˆ†.\n\n\n\nAPU (Application Processing Unit): ZYNQ PS å†…éƒ¨çš„ä¸€ä¸ªåŒæ ¸ ARM Cortex-A9 CPU. (å°±æ˜¯ CPU, è§ FPGA åŸç†é€Ÿæˆ)\nMIO (Multiplexed I/O): ZYNQ PS é»‘è‰²èŠ¯ç‰‡é‡Œé¢æœ‰å¤šç§å¤–è®¾: SPI, IIC, CAN, UART, etc. æ¯”å¦‚ UART ä¸»è¦æ¶‰åŠ TX å’Œ RX ä¸¤ç±»ä¿¡å·, è¿™ä¸¤ç±»ä¿¡å·éœ€è¦é€šè¿‡ MIO ä¸ç”¨æˆ·äº¤äº’. ä½†æ˜¯ BGA å°è£…å‡ºæ¥çš„å¼•è„šå¾ˆå°‘ (XC7 åªæœ‰ 54 æ ¹), éœ€è¦è¿›è¡Œå¤ç”¨.\n\nEMIO (Extended MIO): å…ˆè¦é€šè¿‡ PL å†ä¸ç”¨æˆ·äº¤äº’.\n\nGIC (Generic Interrupt Controller): é€šç”¨ä¸­æ–­æ§åˆ¶å™¨, æ”¶é›†å¤–è®¾ã€PL å‘æ¥çš„ä¸­æ–­è¯·æ±‚, æŒ‰ä¼˜å…ˆçº§åˆ†é…ç»™ APU ä¸­çš„ä¸¤ä¸ªæ ¸. ç›¸å½“äº STM32 é‡Œé¢çš„ NVIC (Nested Vectored Interrupt Controller), åªä¸è¿‡ NVIC åªéœ€è¦ç»™åˆ°ä¸€ä¸ªæ ¸.\n\n\n\nFile formats\n\n.pcf æ–‡ä»¶: Physical Constraints File. .pcf æ–‡ä»¶å‘Šè¯‰å·¥å…·ï¼šVerilog ä¸­çš„æŸä¸ªé€»è¾‘ä¿¡å·ï¼Œç‰©ç†ä¸Šåº”è¯¥æ¥åˆ° FPGA çš„å“ªä¸ª pin. æ¯”å¦‚:\nset_io D1 B5\nè¡¨ç¤ºæŠŠ D1 (åœ¨ .v æ–‡ä»¶ä¸­å®šä¹‰çš„) ä¿¡å·è¿æ¥åˆ° FPGA çš„ B5 å¼•è„š.\n\n.xdc æ–‡ä»¶: Xilinx Design Constraints File (Vivado å·¥å…·ä½¿ç”¨çš„çº¦æŸæ–‡ä»¶, a.k.a., Master Constraints File ä¸»çº¦æŸæ–‡ä»¶). Arty 35T xdc æ–‡ä»¶\n\n\n\n\nHDL\n\nHLS: High-Level Synthesis. ç”¨ C/C++ ç­‰é«˜çº§è¯­è¨€æ¥å†™ç¡¬ä»¶ç”µè·¯è®¾è®¡.\n\nScala (Scalable language): ä¸€ç§ä¸“é—¨ç”Ÿæˆå…¶å®ƒ DSL (Domain Specific Language) çš„è¯­è¨€. ç”Ÿæˆçš„è¯­è¨€åŒ…æ‹¬:\n\nSpinalHDL: ä¸€ç§ Hardware Description Language (HDL). å¯ç”¨æ¥ç”Ÿæˆæ›´åº•å±‚çš„ Verilog ä»£ç .\n\nVexRiscv Soft CPU: ç”¨ SpinalHDL å†™çš„ä¸€ä¸ª é«˜åº¦å¯é…ç½®çš„ RISC-V soft CPU å†…æ ¸ (soft çš„æ„æ€å°±æ˜¯ CPU ä¸æ˜¯ç¡¬ä»¶ç„Šæ­»çš„ (â€œhard CPUâ€) , è€Œæ˜¯éƒ¨ç½²åœ¨ FPGA ä¸Šå¯ä»¥æ”¹å˜ç»“æ„çš„).\n\nChisel: å¦ä¸€ç§ HDL.\nScalac: Scala ç¼–è¯‘å™¨.\nsbt: Scala Buildå¯¼å‡º Tool. é…ç½®ä¾èµ–ã€æ’ä»¶å’Œè°ƒç”¨ scalac. ä¼šåœ¨æŒ‡å®šç›®å½•ä¸‹é¢ç”Ÿæˆ .v æˆ– .sv æ–‡ä»¶.\n\n.fir: FIRRTL (Flexible Intermediate Representation for RTL) æ–‡ä»¶, ä¸€ç§ç”¨äºç¡¬ä»¶è®¾è®¡çš„ä¸­é—´è¡¨ç¤º (åŠ ä¸Š --dump-fir é€‰é¡¹å³å¯, dump ä¸€èˆ¬è¡¨ç¤ºã€Œå¯¼å‡ºã€).\n\nMill: è·Ÿ sbt ç±»ä¼¼, ä½†æ›´è½»é‡.\n\nAmaranth: ä¸€ä¸ª Python åº“, ä¹Ÿæ˜¯ç”¨äºç¡¬ä»¶æè¿°å’Œè®¾è®¡. å¯ç”Ÿæˆ Verilog ä»£ç .\n\nRTL (Register Transfer Level): é€šä¿—è¯´å°±æ˜¯ verilog ä»£ç . å¯è§†ä¸ºèŠ¯ç‰‡è®¾è®¡çš„å‰ç«¯.\n\n\n\n\n\n\nFigureÂ 1\n\n\n\n\n\n\nFPGA Principles\n\nPARï¼š Place and Route. å¸ƒå±€å¸ƒçº¿.\n\n\n\nFPGA Structure ç»“æ„\n\nBLE, CLB (Slice, LAB, ALM), SB: è§ FPGA åŸç†é€Ÿæˆ.\nLUT (Look-Up Table): æŸ¥æ‰¾è¡¨. æ‰€æœ‰å†™ Verilog çš„è¡Œä¸ºä¸€èˆ¬éƒ½ä¼šè¢«ç»¼åˆæˆ LUT + FF çš„ç»“æ„.\nDSP (Digital Signal Processing) Block: FPGA ä¸Šä¸“é—¨è¿›è¡Œæ•°å€¼è¿ç®— (ä¹˜åŠ ) çš„ç¡¬ä»¶æ¨¡å— (æ˜¯å·ç§¯ã€çŸ©é˜µä¹˜æ³•æ ¸å¿ƒ).\n\nLUT-based DSP: ä¸ DSP Block æœ‰æœ¬è´¨çš„åŒºåˆ«, ç»¼åˆå™¨ä¼šæŠŠå®ƒçœ‹æˆ LUT + FF ç»“æ„, è€Œä¸æ˜¯è°ƒç”¨æ¿å­ä¸Šçš„ DSP Block ç¡¬ä»¶èµ„æº.\n\n\n\n\nVerification éªŒè¯\n\néªŒè¯æ˜¯èŠ¯ç‰‡è®¾è®¡å¾ˆé‡è¦çš„ä¸€ç¯, ä¸‹é¢å°†ç®€è¦ä»‹ç» Verification çš„ä¸€äº›æ¦‚å¿µ, éµå¾ªè®¤è¯†è®ºåŸåˆ™.\n\n\nDUT: Device Under Test. è¢«æµ‹è¯•çš„æ¨¡å—.\nTB (Testbench): ç‹­ä¹‰æ¥è¯´å°±æ˜¯ç”¨ verilog å†™çš„æµ‹è¯•ä»£ç  (initial begin ä¹‹ç±»çš„). ä½†å†™è¿‡éƒ½çŸ¥é“æœ‰ä»¥ä¸‹ç¼ºç‚¹:\n\nåŸºæœ¬ä¸Šåªèƒ½éªŒè¯æ¨¡å—çš„åŠŸèƒ½æ­£ç¡®æ€§.\nè¾“å…¥ä»€ä¹ˆä¿¡å·éƒ½è¦è‡ªå·±å†™, å¾ˆè´¹æ—¶, è€Œä¸”ç¼ºä¹éšæœºæ€§.\n\nUVM (Universal Verification Methodology): éªŒè¯æ–¹æ³•å­¦.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#open-source-tools",
    "href": "glossary/glossary.html#open-source-tools",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "Open Source Tools",
    "text": "Open Source Tools\n\nè¯¥é¡¹ç›®é‡åº¦ä½¿ç”¨äº†ä»¥ä¸‹å¼€æºé¡¹ç›®, FPGA å¼€æºæ˜¯ä¸€ä¸ªå¾ˆå¤§çš„å·¥ç¨‹, æ„Ÿè°¢æ‰€æœ‰å¼€æºè€…!\n\n\nverilator: å°† verilog ä»£ç å˜æˆ C++ ä»£ç , ç„¶åç¼–è¯‘å¹¶è¿è¡Œåœ¨ CPU ä¸Šè¿›è¡Œä»¿çœŸ, æ¨¡æ‹Ÿå‡ºæ—¶é’Ÿã€å¯„å­˜å™¨é€»è¾‘ã€å¤–è®¾äº¤äº’ç­‰è¡Œä¸º.\nverilator -cc blink.v # ç”Ÿæˆ obj_dir/ å…¶ä¸­å«æœ‰è½¬æ¢å¥½çš„ C++ ä»£ç \niverilog (Icarus Verilog): ä¹Ÿæ˜¯ä»¿çœŸ (ä½†ä¸è¾“å‡º C ä»£ç ):\niverilog -o blink.vvp blink.v blink_tb.v\n# ç”Ÿæˆ vcd æ–‡ä»¶å¯é…åˆ GTKWave æŸ¥çœ‹æ³¢å½¢\nvvp blink.vvp\nopenFPGALoader: ç”¨äºå°†æ¯”ç‰¹æµçƒ§å½•åˆ° FPGA (ä½†ä¸èƒ½è°ƒè¯•).\n# ç¤ºä¾‹ï¼š\nopenFPGALoader -b arty arty_bitstream.bit      # SRAM åŠ è½½\nopenFPGALoader -b arty -f arty_bitstream.bit   # å†™å…¥ flash\nopenocd: Open On-Chip Debugger. ç”¨äºè°ƒè¯• FPGA çš„å·¥å…·. æ”¯æŒ JTAG æ¥å£.\nä¸‰ä¸ªç«¯åˆ°ç«¯çš„å·¥å…·é“¾:\n\nVivado: IDE, é—­æº.\nyosysHQ (Yosys Open SYnthesis Suite Headquarters): yyds!! ä¸€ä¸ªå¼€æºçš„ EDA å·¥å…·é“¾. å­é¡¹ç›®åŒ…æ‹¬:\n\nicestorm: ç”¨äºé’ˆå¯¹ Lattice iCE40 FPGA å®ç°å®Œå…¨çš„ç«¯åˆ°ç«¯å¼€æºæµç¨‹, ä» Verilog åˆ° bitstream, å†çƒ§å†™åˆ° FPGA æ¿å¡ä¸Š. ä»¥ä¸‹æ¯ä¸€ä¸ªå‘½ä»¤éƒ½æ˜¯ä¸€ä¸ªå•ç‹¬çš„ repo!!\n# yosys ç»¼åˆ (å°† verilog è½¬æ¢ä¸ºç½‘è¡¨ .json)\nyosys -p 'synth_ice40 -top blink -json blink.json' blink.v\n# nextpnr å¸ƒå±€å¸ƒçº¿ (ç”Ÿæˆ bitstream çš„ä¸­é—´æ–‡ä»¶ .asc)\nnextpnr-ice40 --up5k --json blink.json --pcf blink.pcf --asc blink.asc\n# icepack æ‰“åŒ… (ç”Ÿæˆ bitstream .bin)\nicepack blink.asc blink.bin\n# icesprog çƒ§å†™ (å°† bitstream å†™å…¥ FPGA)\nsudo icesprog blink.bin\n\nF4PGA: ä»¥å‰å« Symbiflow, æ—¨åœ¨ä¸ºå¤šå®¶ FPGA ä¾›åº”å•† (Xilinx 7 ç³»åˆ—ã€Lattice iCE40/ECP5ã€QuickLogic EOS S3 ç­‰) æä¾›ç»Ÿä¸€ã€åŠŸèƒ½å®Œå¤‡ã€å¯æ‰©å±•ä¸”æ— éœ€ä¸“æœ‰è½¯ä»¶çš„ç«¯åˆ°ç«¯å¼€å‘æµç¨‹.\n\né‡Œé¢å¤§é‡ä½¿ç”¨äº† YosysHQ çš„å·¥å…·.\n\n\nSpinalHDL: ä¸€ä¸ªåŸºäº Scala çš„ç¡¬ä»¶æè¿°è¯­è¨€ (HDL), ç”¨äºç”Ÿæˆ Verilog ä»£ç . SpinalHDL æä¾›äº†æ›´é«˜çº§çš„æŠ½è±¡å’Œæ›´å¼ºå¤§çš„åŠŸèƒ½, ä½¿å¾—ç¡¬ä»¶è®¾è®¡æ›´åŠ çµæ´»å’Œå¯æ‰©å±•.\n\nVexRiscv:\n\nLitex: æ”¯æŒç”¨ Python è„šæœ¬æ‹¼è£…å‡ºå®Œæ•´çš„ SoC.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#sec-eda-terms",
    "href": "glossary/glossary.html#sec-eda-terms",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "EDA Terms",
    "text": "EDA Terms\n\nAIEDA (MLDA/EDI/EDA2.0): åˆ©ç”¨ AI æ¥è¾…åŠ© EDA è®¾è®¡æµç¨‹.\nNetlist ç½‘è¡¨: ä¸€ä¸ª Graph, æè¿°äº†ç”µè·¯ç”¨äº†å“ªäº›å…ƒä»¶å’Œå®ƒä»¬ä¹‹é—´çš„è¿æ¥.\n\nGate-level é—¨çº§ç½‘è¡¨: æ¯”å¦‚ç”¨ yosys ç”Ÿæˆçš„ .json æ–‡ä»¶.\nTransistor-level æ™¶ä½“ç®¡çº§ç½‘è¡¨: .spice, .cir.\n\nFan-in æ‰‡å…¥: è¿æ¥åˆ° pin \\(v_i \\in V\\) çš„ pin é›†åˆç§°ä¸º \\(v_i\\) çš„ fan-in, è®°ä¸º \\(\\mathcal{F}(v_i)\\) [3].\n\nFan-out æ‰‡å‡º FigureÂ fig-fan-in-out.\n\n\n\n\n\n\n\n\n\n\nFigureÂ 2: \\(v_i\\) èŠ‚ç‚¹æœ‰ \\(3\\) ä¸ª Fan-in èŠ‚ç‚¹ å’Œ \\(2\\) ä¸ª Fan-out èŠ‚ç‚¹\n\n\n\n\nLEF (Library Exchange Format): æè¿° cell çš„ç‰©ç†ä¿¡æ¯ (å°ºå¯¸ã€å½¢çŠ¶ã€pin ä½ç½®ã€æ‰€åœ¨é‡‘å±å±‚, etc.)\nDEF (Design Exchange Format): æè¿°æ•´ä¸ªèŠ¯ç‰‡çš„ placement å’Œ routing.\nBookshelf: ä¸€å¥—ç”¨äº VLSI è®¾è®¡çš„å¼€æºæ–‡ä»¶æ ¼å¼, åŒ…æ‹¬:\n\n.nodes: æè¿° cell çš„å°ºå¯¸å’Œç±»å‹.\n.pl: æè¿° cell çš„ placement.\n.nets: æè¿° cell ä¹‹é—´çš„è¿æ¥å…³ç³».\n.scl: æè¿° row.\n\nCSR (Compressed Sparse Row): ç”¨ index + data è¿›è¡Œè¿ç»­å­˜å‚¨çš„æ ¼å¼ (E.g., sparse matrix, pin-list è¡¨ç¤ºæ³•, etc.)\n\n\n\n\n\n\n\n\n\n\nFigureÂ 3: Sparse matrix åŸå§‹å½¢å¼\n\n\n\n\n\n\n\n\n\n\n\nFigureÂ 4: Sparse matrix å¯ä»¥ç”¨ä¸‰ä¸ªæ•°ç»„æ¥å‚¨å­˜\n\n\n\n\n\n\n\nPackaging å°è£…\n\nWafer æ™¶åœ†, Die, Chiplet Arch\n\nDie å’Œ Tile: ä¸€æ ·çš„æ¦‚å¿µ, å‰è€…å¼ºè°ƒç‰©ç†å®ä½“, åè€…å¼ºè°ƒé€»è¾‘åŠŸèƒ½å•å…ƒ.\n\n\n\n\n\n\n\nFigureÂ 5: Wafer æ˜¯åœ†åœ†çš„ä¸€æ•´å—, ä¸Šé¢å¯ä»¥åˆ‡ä¸‹æ¥ \\(A,B,C,D\\) å››ç§ä¸åŒçš„ die; Chiplet æ€æƒ³ (Use smaller dies) ä¸å…¶å¦‚ä½•æé«˜è‰¯ç‡ã€é™ä½æˆæœ¬ [4]\n\n\n\n\n\n\n\n\n\n\n\n\nFigureÂ 6: å¤šä¸ª Die é€šè¿‡ D2D connection (die-to-die) å½¢æˆ SoC [4]\n\n\n\n\n3D IC å¸¸è§ç±»å‹:\n\nTSV-based: ç”¨ TSV (Through-Silicon Via) ç¡…é€šå­”, å°±æ˜¯åœ¨ç¡…ç‰‡ä¸Šæ‰“å­”, ç„¶ååœ¨å­”å†…é•€é“œ, å½¢æˆå‚ç›´çš„ç”µè¿æ¥é€šé“. ä½†ç”±äº large pitches and parasitics, æ€§èƒ½æå‡æœ‰é™ [5]. BPV (Bond pad via) å¯èƒ½ç±»ä¼¼ TSV [6]?\nMonolithic: ä¸€æ•´å—ç¡…ç‰‡ä¸Šåˆ¶é€ å¤šä¸ªå±‚æ¬¡çš„ç”µè·¯, æˆæœ¬é«˜.\nF2F (Face-to-Face): ç”¨ HBT (Hybrid bonding terminal) (æˆ– BPM (Bond pad metal) [6]) ç«¯å­è¿æ¥ä¸Šä¸‹å±‚ Die (é€šè¿‡ç›´æ¥åŸå­é”®åˆ) [5].\n\npitch é—´è·: ä¸¤ä¸ªç›¸é‚»çš„é‡å¤å…ƒä»¶ä¸­å¿ƒä¹‹é—´çš„è·ç¦». HBT çš„ä¼˜ç‚¹å°±æ˜¯ pitch æ¯”è¾ƒå° (fine), é›†æˆåº¦é«˜.\n\n\n\n\n\n\n\n\n\nFigureÂ 7: FinFET (é³å¼åœºæ•ˆåº”ç®¡) çš„ transistor-to-transistor pitch ä»…æœ‰ \\(57\\) nm [7].\n\n\n\n\nRSMTs (Rectilinear Steiner Minimal Trees): ç®€å•ç†è§£ä¸º Manhattan èµ°çº¿çš„æœ€å°ç”Ÿæˆæ ‘ (å¯ä»¥å¼•å…¥é¢å¤–çš„ point ä½œä¸ºä¸­é—´ç‚¹, ç§°ä¸º Steiner points FigureÂ fig-steiner-pt, åŸå§‹ç»™å®šçš„ç‚¹ä¸€èˆ¬æ˜¯ pins).\n\n\n\n\n\n\n\n\n\n\nFigureÂ 8: é€šè¿‡å¼•å…¥ Steiner point \\(S\\) å¯ä»¥å‡å°‘çº¿é•¿\n\n\n\n\n\nÂ \n\n\n\n\n\n\n\n\nFigureÂ 9: \\(\\# \\text{Steiner points} \\le \\# \\text{pins} - 2\\)\n\n\n\n\n\n\n\n\nPlacement å¸ƒå±€\n\nHPWL (Half-Perimeter WireLength): æŸç§çº¿é•¿çš„è®¡ç®—æ–¹æ³•.\nStd cell, row, site, global placement, legalization, bin: è§ EDA Notes ç¬”è®°.\n\n\n\nTiming Analysis\n\nRC æå–: ä»ç‰©ç†å˜é‡æŠ½å–ç”µå®¹ã€ç”µé˜».\nSTA (Static Timing Analysis): é™æ€æ—¶åºåˆ†æ [3]. ä¿¡å·åœ¨å¯¼çº¿ä¸Šçš„ä¼ è¾“æ˜¯éœ€è¦æ—¶é—´çš„, é™æ€æŒ‡é€šè¿‡ç”µè·¯çš„ç”µå®¹ã€ç”µé˜»ç®—å‡ºç”µè·¯çš„ delay (è€Œä¸éœ€è¦é€šè¿‡å®é™…è¾“å…¥ä¿¡å·ç„¶åä»¿çœŸ).\nTiming arc: è‹¥ pin \\(i\\) çš„ä¿¡å·å˜åŒ–ä¼šå½±å“ pin \\(j\\) çš„ä¿¡å·å˜åŒ–, åˆ™ç§° pin \\(i\\) åˆ° pin \\(j\\) ä¹‹é—´å­˜åœ¨ä¸€ä¸ª timing arc (æ³¨æ„æœ‰æ–¹å‘).\n\nCell arc: æŸä¸ª cell (å¦‚ AND gate) å†…éƒ¨çš„ timing arc.\nNet arc: é‡‘å±å±‚èµ°çº¿æˆ– via ä¸Šçš„ timing arc.\nArc delay: è‹¥ \\((p_i, p_j)\\) é—´å­˜åœ¨ timing arc, åˆ™ arc delay è¡¨ç¤ºä» pin \\(p_i\\) ä¿¡å·å˜åŒ–åˆ° pin \\(p_j\\) ä¿¡å·å˜åŒ–æ‰€éœ€çš„æ—¶é—´.\n\nSlack (æ—¶åº)è£•é‡: Timing arc ä¸å¯é¿å…, ä½† arc delay å¿…é¡»æ»¡è¶³è¦æ±‚å³å¯. slack = ä¿¡å·è¦æ±‚åˆ°è¾¾æ—¶é—´ - ä¿¡å·å®é™…åˆ°è¾¾æ—¶é—´. \\(\\text{slack} &gt; 0\\) å®‰å…¨, \\(\\text{slack} &lt; 0\\) è¿è§„ [3].\n\nWNS (Worst Negative Slack) \\(s_{\\text{wns}}\\): è¿è§„é‡Œé¢çš„æœ€å slack [3] (å¦‚æœæ²¡æœ‰è¿è§„, åˆ™ \\(s_{\\text{wns}}\\) ä¸å­˜åœ¨).\nTNS (Total Negative Slack) \\(s_{\\text{tns}}\\): æ‰€æœ‰è¿è§„ slack ç›¸åŠ  [3] (å¦‚æœæ²¡æœ‰è¿è§„, åˆ™ \\(s_{\\text{tns}}\\) ä¸å­˜åœ¨).\n\nä¸€èˆ¬ WNS å’Œ TNS éƒ½åªå…³å¿ƒ Primary output endpoint pins (PO, å¦‚ flip-flop inputs, outputs ports [3]) ä¸­çš„è¿è§„æƒ…å†µ.\n\nCritical path (CP): é€ æˆ WNS çš„é‚£æ¡è·¯å¾„ 1.\n\n\n1Â è¿™ä¸ªè¯åœ¨å¤šä¸ªé¢†åŸŸå†…éƒ½æœ‰ä½¿ç”¨ (æ¯”å¦‚é¡¹ç›®ç®¡ç†ä¸­çš„ CPM), æ€»ä½“æ¥è¯´æƒ³è¡¨è¾¾çš„å°±æ˜¯ã€Œæ…å±æ£ã€çš„æ„æ€.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#ml-terms",
    "href": "glossary/glossary.html#ml-terms",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "ML Terms",
    "text": "ML Terms\n\nANN (Artificial Neural Network): å°±æ˜¯ä¼ ç»Ÿæ„ä¹‰ä¸Šçš„ç¥ç»ç½‘ç»œ.\nMSE (Mean Squared Error): å¯ç”¨ä½œ Loss function.\nHyperparameter è¶…å‚æ•°: æ¨¡å‹è®­ç»ƒå‰éœ€è¦è®¾ç½®çš„å‚æ•°, å¦‚å­¦ä¹ ç‡ã€batch sizeã€å±‚æ•°, etc.\nAI å¹»è§‰: AI ç¼–é€ äº‹å®çš„ç°è±¡.\nFP32: 32 ä½æµ®ç‚¹æ•°, 1 ä½ç¬¦å·ä½, 8 ä½æŒ‡æ•°ä½, 23 ä½å°¾æ•°ä½, ç²¾åº¦é«˜, è®¡ç®—é€Ÿåº¦æ…¢.\nBF16: Brain Floating Point 16, 1 ä½ç¬¦å·ä½, 8 ä½æŒ‡æ•°ä½, 7 ä½å°¾æ•°ä½, ç²¾åº¦ä½, è®¡ç®—é€Ÿåº¦å¿«.\nDAG (Directed Acyclic Graph) è®¡ç®—å›¾: æœ‰å‘æ— ç¯å›¾, ç”¨æ¥å¯è§†åŒ–ä¸€æ¬¡è®¡ç®—è¿‡ç¨‹ (å“ªäº›æ•°æ®å…ˆç®—, åé¢çš„æ•°æ®ä¾èµ–å“ªäº›æ•°æ®), ç”±å¼ é‡å’Œç®—å­ç»„æˆ.\nNAS (Neural Architecture Search): ç¥ç»ç½‘ç»œæ¶æ„æœç´¢, è‡ªåŠ¨åŒ–åœ°æœç´¢ç¥ç»ç½‘ç»œçš„æœ€ä½³æ¶æ„ (è€Œä¸æ˜¯äººå·¥è®¾è®¡) [8].\nBIC (Brain-inspired Computing) / NM (Neuromorphic) Computing: æ¯”å¦‚ SNN (Spiking Neural Network, ä¸ ANN æ˜¯åŒå±‚æ¦‚å¿µ).\n\nANN2SNN methods: å°† ANN è½¬æ¢ä¸º SNN çš„æ–¹æ³• [9].\nEdgeSNN: â€œEdge Intelligence based on SNNsâ€ [9].\n\nFederated Learning: ä¸ºäº†é¿å…å…¬å¸ä¸æ„¿åˆ†äº«æ•°æ®ã€ç”¨æˆ·éšç§æ³„æ¼ç­‰é—®é¢˜, å°†è®­ç»ƒæ•°æ®äº¤ä»˜ cloud ä¸å†å¯èƒ½, æ‰€ä»¥æˆ‘ä»¬å…ˆåœ¨è¾¹ç¼˜è®¾å¤‡ä¸Šè®­ç»ƒæ¨¡å‹, ç„¶åç”¨æŸç§æ–¹æ³•å°†å„ä¸ªè¾¹ç¼˜è®¾å¤‡ä¸Šå­¦åˆ°çš„ â€œçŸ¥è¯†â€ æ±‡æ€»åˆ° cloud ä¸Š, è¿™å°±å« FL. [9], [10]\n\n\n\n\n\n\n\nFigureÂ 10: ANN vs SNN [9]\n\n\n\n\nFM (Foundation Model): åŸºç¡€æ¨¡å‹. ä¸€èˆ¬ä¸ºäº†è§£å†³ä¸€ä¸ªé—®é¢˜å¾€å¾€ä¼šè®­ç»ƒä¸€ä¸ªä¸“é—¨çš„æ¨¡å‹ (task-specific model). ä½† FM æ˜¯ä¸€ç§é€šç”¨çš„æ¨¡å‹, åœ¨å¤§è§„æ¨¡ã€å¹¿æ³›ã€å¤šæ ·çš„æ•°æ® (å¤šæ¨¡æ€çš„, æ–‡å­—/å›¾åƒ/éŸ³é¢‘) ä¸Šè¿›è¡Œè®­ç»ƒ (è®­ç»ƒæˆæœ¬å¾ˆé«˜), ç„¶åå¯ä»¥é€šè¿‡å¾®è°ƒ (fine-tuning) æ¥é€‚åº”å„ç§ä¸‹æ¸¸ä»»åŠ¡ (å¦‚æ–‡æœ¬ç”Ÿæˆã€å›¾åƒè¯†åˆ«ã€è¯­éŸ³è¯†åˆ«ç­‰).\n\nEdge-native foundation models: è¾¹ç¼˜åŒ–çš„ FM, æ¶‰åŠåˆ°å¯¹å¤§æ¨¡å‹çš„ knowledge distillation, pruning, quantization ç­‰æŠ€æœ¯, ä»¥é€‚åº”è¾¹ç¼˜è®¾å¤‡çš„è®¡ç®—å’Œå­˜å‚¨é™åˆ¶ [10].\n\nVLA (Vision Language Action): æ™ºèƒ½é©¾é©¶/æœºå™¨äººé¢†åŸŸå†…çš„ä¸€ç§å…ˆè¿›çš„å¤šæ¨¡æ€æœºå™¨å­¦ä¹ æ¨¡å‹, å®ƒç»“åˆäº†è§†è§‰ã€è¯­è¨€å’ŒåŠ¨ä½œä¸‰ç§èƒ½åŠ›, æ—¨åœ¨å®ç°ä»æ„ŸçŸ¥è¾“å…¥ç›´æ¥æ˜ å°„åˆ°æœºå™¨äººæ§åˆ¶åŠ¨ä½œçš„å®Œæ•´é—­ç¯èƒ½åŠ›.\nPretraining é¢„è®­ç»ƒ: ç”¨ç»´åŸºç™¾ç§‘ã€ä¹¦ç±ç­‰æœªæ ‡æ³¨çš„å¤§è§„æ¨¡æ•°æ®é›†å¯¹æ¨¡å‹è¿›è¡Œè®­ç»ƒ (è‡ªç›‘ç£çš„), æ–¹æ³•åŒ…æ‹¬:\n\nMasked Language Modeling (MLM): éšæœºæŒ–ç©º, ç„¶åé¢„æµ‹æŒ–ç©ºçš„è¯è¯­.\nNext Sentence Prediction (NSP): ä»¥å¥å­ä¸ºå•ä½çš„ MLM.\n\nFine-tuning å¾®è°ƒ: åœ¨é¢„è®­ç»ƒæ¨¡å‹çš„åŸºç¡€ä¸Š, ç”¨å°‘é‡æ ‡æ³¨æ•°æ®å¯¹æ¨¡å‹è¿›è¡Œè®­ç»ƒ, ä»¥é€‚åº”ç‰¹å®šä»»åŠ¡ (æ¯”å¦‚ç”µå½±è¯„è®º-&gt;æƒ…æ„Ÿæ ‡ç­¾).\n\nFull fine-tuning å…¨å‚æ•°å¾®è°ƒ: ä¼šæ›´æ–°æ¨¡å‹çš„æ‰€æœ‰å‚æ•°. æ€§èƒ½å¥½, ä½†æˆæœ¬æé«˜ (700 äº¿å‚æ•°çš„ LLM éœ€è¦ 1TB æ˜¾å­˜).\nParameter-efficient fine-tuning (PEFT) å‚æ•°é«˜æ•ˆå¾®è°ƒ: ä¸»æµ, å†»ç»“ \\(99\\%\\) ä»¥ä¸Šçš„æ¨¡å‹å‚æ•°, åªæ›´æ–°å°‘é‡å‚æ•° (E.g., LoRA).\nInstruction tuning/Supervised fine-tuning æŒ‡ä»¤å¾®è°ƒ/æœ‰ç›‘ç£å¾®è°ƒ (SFT): ç”¨æŒ‡ä»¤-å›ç­”å¯¹å¾®è°ƒ, å¦‚ â€œç¿»è¯‘æˆä¸­æ–‡: How are you?â€ -&gt; â€œä½ å¥½å—?â€, è®©æ¨¡å‹ä¼šå›ç­”è€Œåªæ˜¯æ–‡æœ¬è¡¥å…¨.\nAlignment tuning/Reinforcement Learning with Human Feedback (RLHF) å¯¹é½å¾®è°ƒ/åŸºäºäººç±»åé¦ˆçš„å¼ºåŒ–å­¦ä¹ : SFT å¾®è°ƒåçš„æ¨¡å‹ä¸æ˜¯æœ€æœ‰å¸®åŠ©çš„/æœ‰å®³çš„/ä¸ç¬¦åˆä»·å€¼è§‚çš„, è®©æ¨¡å‹ç»™å‡ºå¤šä¸ªå›ç­”, ç„¶åè®©äººç±»æ‰“åˆ†, ç”¨å¼ºåŒ–å­¦ä¹  (å¦‚ PPO) è¿›è¡Œå¼ºåŒ–å­¦ä¹ å¾®è°ƒ.\n\n\n\nComputing in ML\n\nFLOP (Floating-Point OPeration): ä¸€æ¬¡æµ®ç‚¹è¿ç®—åŒ…æ‹¬ä¸€æ¬¡åŠ /å‡/ä¹˜/é™¤.\n\nFLOPs (Floating-point Operations)\nFLOPS (Floating-point Operations Per Second):\n\nMAC (Multiplyâ€‘ACcumulate): \\(a \\leftarrow a + (b \\times c)\\) è¿™ç§è¿ç®—, ç¥ç»ç½‘ç»œä¸­æœ‰å¤§é‡çš„ MAC è¿ç®—. 1 MAC = 2 FLOPs.\n\ntorchprofile åº“å¯ä»¥ç»Ÿè®¡æ¨¡å‹ä¸­çš„ FLOPs å’Œ MACs.\n\nSpase DNN: ç¨€ç–ç¥ç»ç½‘ç»œ, æŒ‡ç½‘ç»œä¸­æœ‰å¤§é‡çš„æƒé‡ä¸ºé›¶ (å³ä¸å‚ä¸è®¡ç®—) çš„ç¥ç»ç½‘ç»œ.\n\næ ¹æ®ç¨€ç–çš„ç»“æ„ä¸åŒ, å¯åˆ†ä¸ºä¸‰ç±» (è§ FigureÂ fig-sparsity). å…¶ä¸­ Semi-structured Sparsity çš„æ„æ€æ˜¯æ¯”å¦‚æƒé‡çŸ©é˜µæ¯ \\(4\\) ä¸ªæƒé‡å°±æœ‰ \\(2\\) ä¸ªæƒé‡ä¸ºé›¶ (è®°åš \\(2:4\\) sparsity) [11].\n\n\n\n\n\n\nFigureÂ 11: ç”¨æƒé‡çŸ©é˜µå±•ç¤º (a) Structured (b) unstructured (c) semi-structured sparsity [11], è“è‰²çš„æ ¼å­ä»£è¡¨æƒé‡ä¸º \\(0\\)\n\n\n\nPruning: å‰ªæ, å°†ç¥ç»ç½‘ç»œä¸­ä¸é‡è¦çš„æƒé‡ (å¦‚æ¥è¿‘é›¶çš„æƒé‡) è®¾ç½®ä¸ºé›¶.\n\nUnstructured Pruning: éç»“æ„åŒ–å‰ªæ, ç§»é™¤ä¸ªåˆ«æƒé‡, ç¡¬ä»¶æ§åˆ¶å¤æ‚åº¦å¤§.\nStructured Pruning: ç»“æ„åŒ–å‰ªæ, ç§»é™¤æ•´ä¸ªé€šé“/æ»¤æ³¢å™¨/ç¥ç»å…ƒç­‰ [11], æ›´é€‚åˆç¡¬ä»¶åŠ é€Ÿ. (æ¯”å¦‚ FigureÂ fig-sparsity (a) å°±å¯é€šè¿‡ pruning ç§»é™¤è¾“å…¥çš„ç»¿è‰²ç¥ç»å…ƒå’Œè¾“å‡ºçš„çº¢è‰²ç¥ç»å…ƒ).\nSemi-structured Pruning: åŠç»“æ„åŒ–å‰ªæ, ä»‹äºä¸Šè¿°ä¸¤è€…ä¹‹é—´.\n\n\nGEMM (GEneral Matrix-Matrix Multiplication): é€šç”¨çŸ©é˜µä¹˜æ³•.\nCIM (Compute In Memory): å­˜å†…è®¡ç®—.\ntiling åˆ†å—/ç“¦ç‰‡: åœ¨ CUDA ç¼–ç¨‹ä¸­, ç”±äº global memory è®¿é—®å»¶è¿Ÿé«˜, æ¯”å¦‚è®¡ç®—ä¸¤ä¸ªçŸ©é˜µç›¸åŠ , å¯ä»¥å°†ä¸ŠåŠå’Œä¸‹åŠéƒ¨åˆ†åˆ†åˆ«äº¤ç»™ä¸¤ä¸ª block é‡Œè¿›è¡Œè®¡ç®—, å¼€è¾Ÿä¸¤ä¸ª shared memory æ¥å­˜å‚¨å„è‡ªçš„åŠéƒ¨åˆ† (æ³¨æ„ shared memory ä¸åœ¨ block é—´å…±äº«, çŸ©é˜µä¸Šä¸‹ä¸¤åŠéƒ¨åˆ†çš„ç›¸åŠ åˆšå¥½ä¹Ÿæ˜¯æ— ä¾èµ–çš„! å¦‚æœæ˜¯ GEMM å°±ä¸èƒ½è¿™æ ·åˆ†é…!). shared memory è®¿é—®æ•ˆç‡é«˜.\n\n\n\nOptimizer in ML\n\nOptimizer ä¼˜åŒ–å™¨: æ›´æ–°æ¨¡å‹å‚æ•°çš„ç®—æ³•.\nGradient Descent (GD) æ¢¯åº¦ä¸‹é™2: æ‰€æœ‰ä¼˜åŒ–æ–¹æ³•éƒ½ä»è¿™ä¸ªåŸºç¡€æ–¹æ³•æ”¹è¿›è€Œæ¥.\n\nBatch Gradient Descent (BGD) å…¨æ‰¹é‡æ¢¯åº¦ä¸‹é™: ç”¨æ•´ä¸ªè®­ç»ƒé›†è®¡ç®—æ¢¯åº¦å¹¶æ›´æ–°å‚æ•°.\nStochastic Gradient Descent (SGD) éšæœºæ¢¯åº¦ä¸‹é™: æ¯æ¬¡ç”¨ä¸€ä¸ªæ ·æœ¬è®¡ç®—æ¢¯åº¦å¹¶æ›´æ–°å‚æ•°.\nMini-batch Gradient Descent å°æ‰¹é‡æ¢¯åº¦ä¸‹é™: æ¯æ¬¡ç”¨ä¸€ä¸ª mini-batch (å¦‚ 32 ä¸ªæ ·æœ¬) è®¡ç®—æ¢¯åº¦å¹¶æ›´æ–°å‚æ•°.\n\n\n2Â Abuse of Terms ç°åœ¨è¯´çš„ GD/SGD å°±æ˜¯æŒ‡ Mini-batch ç‰ˆæœ¬! å®é™…è®­ç»ƒä¸­ä¸ç”¨ BGD (è®¡ç®—é‡å¤ªå¤§) å’Œçº¯ SGD (ä¸ç¨³å®š)!\nMomentum-based åŠ¨é‡ä¼˜åŒ–å™¨: å¼•å…¥å†å²é¡¹çš„åŠ æƒå¹³å‡ (ç­‰ä»·äºæŒ‡æ•°åŠ æƒ), ç›¸å½“äºç»™å‚æ•°ä¸­çš„ç‚¹èµ‹äºˆè´¨é‡å’Œæƒ¯æ€§ (è€Œä¸æ˜¯æ²¡æœ‰è´¨é‡), ä¸æ˜“å—å™ªå£°å½±å“, å¯åŠ é€Ÿå’Œå¹³æ»‘æ”¶æ•›ã€é¿å…é™·å…¥å±€éƒ¨æœ€ä¼˜3. ä¹Ÿæœ‰ä¸€äº›åŸºäºæ¬¡æ”¹è‰¯çš„ç‰ˆæœ¬:\n\nNesterov Accelerated Gradient (NAG): å°†æœªæ¥çš„å‚æ•°ç‚¹çš„æ¢¯åº¦ä¹Ÿå‚ä¸è®¡ç®—, é¿å… overshoot. å¼€å¯è¿™ä¸ªåŠŸèƒ½æ— éœ€è®¾ç½®é¢å¤–çš„è¶…å‚æ•°, ä»¥ torch ä¸ºä¾‹:\noptimizer_nag = optim.SGD(model.parameters(), lr=0.01, momentum=0.9, nesterov=True)\n\n\n3Â â€œSGD is a walking man downhill, slowly but steady. Momentum is a heavy ball running downhill, smooth and fast.â€ [12]\nAdaptive Gradient (Adagrad) è‡ªé€‚åº”æ¢¯åº¦ä¼˜åŒ–å™¨: æœ‰åˆ©äº Sparse Features çš„å­¦ä¹  (é€šè¿‡ç»™æ¯ä¸ªå‚æ•°åˆ†é…ä¸åŒçš„å­¦ä¹ ç‡! æˆ–è€…ç†è§£ä¸ºå¯¹å‚æ•°è¿›è¡Œå½’ä¸€åŒ–):\n\n\n\n\n\n\nFigureÂ 12: Adagrad ç»™æ¢¯åº¦å¹³ç¼“æ–¹å‘å¯¹åº”çš„å‚æ•° (\\(Y\\)) æ›´å¤§çš„å­¦ä¹ ç‡ (\\(\\alpha_Y = 0.05\\)) æ¥åŠ å¿«è¿™ä¸ªæ–¹å‘çš„ä¸‹é™ [13]. ä¹Ÿå¯ä»¥ç”¨ â€œNormalizeâ€ çš„è§’åº¦ç†è§£.\n\n\n\n\n\n\nML Frameworks\n\nTensorflow, JAX, PyTorch: æœºå™¨å­¦ä¹ æ¡†æ¶ FigureÂ fig-mlsys. å…¶å®å°±æ˜¯ä¸€äº› Python åº“.\nimport tensorflow as tf\nimport torch\nimport jax.numpy as jnp\n\nRISCV ä¸Šæœ‰ TfLM (TensorFlow Lite for Microcontrollers),\nONNX (Open Neural Network Exchange): ä¸€ç§ç»Ÿä¸€çš„æè¿°ç¥ç»ç½‘ç»œç»“æ„çš„æ ¼å¼, ä»¥ä¸Šä¸‰ç§æ¡†æ¶éƒ½æ”¯æŒå¯¼å‡ºä¸º ONNX æ ¼å¼.\n\nTVM, XLA (Accelerated Linear Algebra): æœºå™¨å­¦ä¹ ç¼–è¯‘å™¨ FigureÂ fig-mlsys, åœ¨ä»¥ä¸Šä¸‰ä¸ªæ¡†æ¶å†…éƒ½æœ‰ python çš„æ¥å£å‡½æ•°.\n\n\n\n\n\n\n\nFigureÂ 13: AI ç¼–è¯‘æ ˆå’Œç¼–ç¨‹ä½“ç³»\n\n\n\n\n\nBenchmarks in ML\n\nAUC (Area Under Curve): äºŒåˆ†ç±»æ¨¡å‹çš„æ€§èƒ½è¯„ä¼°æŒ‡æ ‡, è¶Šå¤§è¶Šå¥½.\nF-score: äºŒåˆ†ç±» (æ­£ç±»ã€è´Ÿç±») æ¨¡å‹çš„æ€§èƒ½è¯„ä¼°æŒ‡æ ‡.\n\nTP (True Positive): æ­£ç±»è¢«æ­£ç¡®åˆ†ç±»ä¸ºæ­£ç±».\nFP (False Positive): è´Ÿç±»è¢«é”™è¯¯åˆ†ç±»ä¸ºæ­£ç±».\nFN (False Negative): æ­£ç±»è¢«é”™è¯¯åˆ†ç±»ä¸ºè´Ÿç±».\nRecall å¬å›ç‡: \\(TP/TP+FP\\)\nPrecision ç²¾ç¡®ç‡: \\(TP/TP+FN\\)\nF1-score: Recall å’Œ Precision çš„è°ƒå’Œå¹³å‡ (F-\\(\\beta\\) score çš„ç‰¹ä¾‹)\nF-\\(\\beta\\) score: ä»…ä»…æ˜¯ç»™ recall åŠ äº†æƒé‡.\n\n\nA/B Test: ç±»ä¼¼åŒç›²å®éªŒ, æ¯”å¦‚ç ”ç©¶ä¿®æ”¹æŒ‰é’®é¢œè‰²èƒ½å¦æå‡ç‚¹å‡»ç‡? æ–°æ¨¡å‹æ˜¯å¦çœŸçš„æ¯”æ—§æ¨¡å‹å¥½? å¯ä»¥ç”¨è¿™ç§æ–¹æ³•è¿›è¡Œå¯¹æ¯”å®éªŒ.\n\n\n\nRelated Philosophy\n\nSymbol Grounded Problem: ç¬¦å·åµŒå…¥ (æ¥åœ°) é—®é¢˜. æ¢è®¨çš„æ˜¯ç¬¦å· (æˆ–è¯è¯­) æ˜¯å¦‚ä½•åœ¨ä¸€ä¸ªç³»ç»Ÿä¸­è·å¾—æ„ä¹‰çš„. æ¯”å¦‚ â€œçŒ«â€ æ˜¯ä¸€ä¸ªç¬¦å·, ä½†å®ƒä¸ä»…ä»…æ˜¯ä¸€ä¸ªç¬¦å·, å®ƒè¿˜ä¸å…¶å®ƒç¬¦å·æœ‰æ‰€å…³è” (Grounded â€œåµŒå…¥â€), è¿™ç§å…³è”æ˜¯ â€œçŒ«â€ çš„æ„ä¹‰. å…³äºç¬¦å·æ˜¯å¦‚ä½•åµŒå…¥çš„, æœ‰ä»¥ä¸‹å‡ ç§è§‚ç‚¹:\n\nå…·èº«è®¤çŸ¥: æ„ä¹‰å¿…é¡»é€šè¿‡ä¸€ç§æ„Ÿå®˜ã€å…·èº«çš„æ–¹å¼ä¸ä¸–ç•Œäº’åŠ¨, æ‰èƒ½çœŸæ­£ç†è§£å¹¶åµŒå…¥ç¬¦å·. [14]\nè”ç»“ä¸»ä¹‰: ç¬¦å·çš„æ„ä¹‰åªå–å†³äºå®ƒä¸å…¶å®ƒç¬¦å·çš„å…³ç³» (æœ‰ç‚¹èŒƒç•´è®ºçš„æ„Ÿè§‰å“ˆå“ˆ). ç¬¦å·å¯ä»¥é€šè¿‡ç½‘ç»œä¸­æ¿€æ´»æ¨¡å¼æ¥è¿›è¡ŒåµŒå…¥. è¿™äº›æ¨¡å‹å¹¶ä¸æ˜ç¡®åœ°å®šä¹‰ç¬¦å·çš„æ„ä¹‰, è€Œæ˜¯é€šè¿‡è®­ç»ƒå¤§é‡æ•°æ®, å­¦ä¹ æ„Ÿå®˜è¾“å…¥ä¸æ¦‚å¿µä¹‹é—´çš„å…³è”. [14]",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#cpu-terms",
    "href": "glossary/glossary.html#cpu-terms",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "CPU Terms",
    "text": "CPU Terms\n\nPSR (Program Status Register): ç¨‹åºçŠ¶æ€å¯„å­˜å™¨. æœ‰ NZVC (Negative, Zero, Overflow, Carry) å››ä¸ªæ ‡å¿—ä½.\nHart (Hardware Thread): ç¡¬ä»¶çº¿ç¨‹, æŒ‡ä¸€ä¸ªç‹¬ç«‹çš„å¤„ç†å™¨æ ¸å¿ƒ, åŒ…æ‹¬ä¸€å¥—æµæ°´çº¿, å¯„å­˜å™¨, PC ç­‰ç­‰ (ä»Šåå°†ä¸æå¤„ç†å™¨æ ¸å¿ƒè¿™ä¸ªæ¦‚å¿µ, åªæ Hart).\nBenchmark: åŸºå‡†æµ‹è¯•. ç”¨äºæµ‹è¯•ç³»ç»Ÿæˆ–å·¥å…·çš„åŠŸèƒ½/æ€§èƒ½.\nQEMU (Quick Emulator): å¼€æºçš„æ¨¡æ‹Ÿå™¨, å¯æ¨¡æ‹Ÿå¤šç§ CPU æ¶æ„ (å¦‚ ARM, x86, RISCV ç­‰).\nRenode: å¼€æºçš„æ¨¡æ‹Ÿå™¨, ä¸»è¦é¢å‘åµŒå…¥å¼ç³»ç»Ÿ.\nEndianness4:\n\n\n\nå¤§ç«¯ä¸å°ç«¯ [15]\n\n\n\n4Â è®°å¿†: å°ç«¯æ˜¯è‡ªç„¶çš„, å› ä¸ºå¤§éƒ¨åˆ†äººå–œæ¬¢æ´—å°å¤´ (\nMMU (Memory Management Unit): å†…å­˜ç®¡ç†å•å…ƒ, è´Ÿè´£è™šæ‹Ÿå†…å­˜å’Œç‰©ç†å†…å­˜ä¹‹é—´çš„æ˜ å°„.\n\nTLB (Translation Lookaside Buffer): å¾ˆåƒ CPU çš„ Cache, ç”¨äºåŠ é€Ÿè™šæ‹Ÿåœ°å€åˆ°ç‰©ç†åœ°å€çš„è½¬æ¢. ä¹Ÿæœ‰ TLB miss, TLB hit, spacial locality, temporal locality, etc. è¿™äº›æ¦‚å¿µ.\n\nPPA (Power, Performance, Area): ä¸‰ä¸ªé‡è¦çš„è®¾è®¡æŒ‡æ ‡.\nDSA (Domain Specific Architecture)\nDDR (Double Data Rate): ä¸€ç§ (åŒå€æ•°æ®ç‡) RAM, åœ¨ä¸Šå‡æ²¿å’Œä¸‹é™æ²¿å„ä¼ è¾“ä¸€æ¬¡æ•°æ®. SDR æ˜¯æ—©æœŸå†…å­˜æŠ€æœ¯, åªåœ¨æ—¶é’Ÿä¸Šå‡æ²¿ä¼ è¾“æ•°æ®.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#gpu-terms",
    "href": "glossary/glossary.html#gpu-terms",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "GPU Terms",
    "text": "GPU Terms\n\nGDDR (Graphics DDR): æ˜¾å­˜ (æ¯é¢— GDDR6X å¸¦å®½ \\(80\\) GB/s.)\nHBM (High Bandwidth Memory): é«˜å¸¦å®½å†…å­˜ (æ¯é¢— HBM2E å¸¦å®½ \\(460\\) GB/s.)\n\n\n\n\n\n\n\n\n\nFigureÂ 14: AMD GPU 2015 é‡‡ç”¨ 2.5D å°è£…\n\n\n\n\nKernel: åœ¨ GPU ä¸Šè¿è¡Œçš„å‡½æ•°.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#riscv",
    "href": "glossary/glossary.html#riscv",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "RISCV",
    "text": "RISCV\n\nABI (Abstract Binary Interface): æŠ½è±¡äºŒè¿›åˆ¶æ¥å£. æ¯”å¦‚å¯„å­˜å™¨çš„ä½¿ç”¨çº¦å®š (æ¯”å¦‚å‡½æ•°ä¼ å‚ç”¨ a0~a7), æ•°æ®ç±»å‹å¤§å° (char å å‡ ä¸ªå­—èŠ‚ç­‰), å‡½æ•°è°ƒç”¨çº¦å®š, å†…å­˜å¯¹é½ç­‰.\nHart (Hardware Thread): ç¡¬ä»¶çº¿ç¨‹, æŒ‡ä¸€ä¸ªç‹¬ç«‹çš„å¤„ç†å™¨æ ¸å¿ƒ, åŒ…æ‹¬ä¸€å¥—æµæ°´çº¿, å¯„å­˜å™¨, PC ç­‰ç­‰ (ä»Šåå°†ä¸æå¤„ç†å™¨æ ¸å¿ƒè¿™ä¸ªæ¦‚å¿µ, åªæ Hart).\nPMP (Physical Memory Protection): ç‰©ç†å†…å­˜ä¿æŠ¤.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#c-compile-terms",
    "href": "glossary/glossary.html#c-compile-terms",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "C Compile Terms",
    "text": "C Compile Terms\n\ngcc (GNU Compiler Collection): GNU ç¼–è¯‘å™¨é›†åˆ, åŒ…æ‹¬ Cã€C++ã€Go ç­‰ç¼–ç¨‹è¯­è¨€çš„ç¼–è¯‘å™¨.\n\ngcc = clang (å‰ç«¯) + LLVM (åç«¯) (åœ¨åŠŸèƒ½ä¸Š)\n\nIR (Intermediate Representation): ç¼–è¯‘å™¨åœ¨ç¼–è¯‘è¿‡ç¨‹ä¸­å½¢æˆçš„ä¸­é—´ä»£ç  (ä¸ä¸€å®šåªæœ‰ä¸€å±‚, å¯ä»¥æœ‰å¤šå±‚), ç”¨äºç¼–è¯‘å™¨ä¼˜åŒ–å’Œä»£ç ç”Ÿæˆ.\n\nGIMPLE: gcc ç”Ÿæˆçš„ä¸­é—´è¡¨ç¤º\nLLVM IR: clang ç”Ÿæˆçš„ä¸­é—´è¡¨ç¤º\n\nMLIR: æœºå™¨å­¦ä¹ æ¨¡å‹è®­ç»ƒçš„ä¸­é—´è¡¨ç¤º.\nGDB (GNU Debugger): GNU è°ƒè¯•å™¨. æ”¯æŒ Assembly, C/C++, Go, Rust ç­‰.\nelf (Executable Linkable Format): å¯æ‰§è¡Œé“¾æ¥æ ¼å¼. åŒ…å« .o, a.out, .so ç­‰æ–‡ä»¶.\n\nBinutils (Binary Utilities): elf æ–‡ä»¶å¤„ç†ç›¸å…³å·¥å…·, åŒ…æ‹¬:\n\nobjdump: åæ±‡ç¼–å·¥å…·.\nobjcopy: æ‰§è¡Œæ–‡ä»¶æ ¼å¼è½¬æ¢. elf ä¸­è¿˜åŒ…å«äº†å¾ˆå¤šè¿è¡Œæ—¶ä¸éœ€è¦çš„ä¿¡æ¯, objcopy å¯å°†è¿™äº›ä¿¡æ¯å»æ‰ç”Ÿæˆ bin æ–‡ä»¶.\nreadelf: æ˜¾ç¤ºæ›´å¤š elf æ ¼å¼æ–‡ä»¶çš„ä¿¡æ¯.\nar: tar, å°†å¤šä¸ªæ–‡ä»¶æ‰“åŒ…æˆä¸€ä¸ªå¤§æ–‡ä»¶.\n\n\n\n\n\n\n\n\nELF æ–‡ä»¶æ ¼å¼ [15]\n\n\n\nCross Compilation: äº¤å‰ç¼–è¯‘, å³åœ¨å¦ä¸€å°æœºå™¨ä¸Šé¢å¼€å‘æ‰‹é‡Œé¢çš„è¿™å°æœºå™¨ (åµŒå…¥å¼å¼€å‘, æˆ–åœ¨ MacOS ç¼–å†™ RISCV çš„æ“ä½œç³»ç»Ÿ).\n\næ„å»º (build) ç³»ç»Ÿ: ç”Ÿæˆå¯æ‰§è¡Œç¨‹åºçš„è®¡ç®—æœº.\nä¸»æœº (host) ç³»ç»Ÿ: è¿è¡Œå¯æ‰§è¡Œç¨‹åºçš„è®¡ç®—æœº.\nç›®æ ‡ (target) ç³»ç»Ÿ: å¯æ‰§è¡Œç¨‹åºè¿è¡Œçš„è®¡ç®—æœºæ¶æ„\n\n\n\n\n\n\n\näº¤å‰ç¼–è¯‘",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#operating-system-terms",
    "href": "glossary/glossary.html#operating-system-terms",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "Operating System Terms",
    "text": "Operating System Terms\n\nRTOS (Real-Time Operating System): å®æ—¶æ“ä½œç³»ç»Ÿ, ç”¨äºåµŒå…¥å¼ç³»ç»Ÿ.\n\nFreeRTOS: è®¾è®¡å°å·§, æ ¸å¿ƒä»£ç åªæœ‰ 3 åˆ° 4 ä¸ª C æ–‡ä»¶, æ”¯æŒ ARM, x86, RISCV [15].\nRT-Thread: ä¹Ÿæ˜¯ä¸€ä¸ª RTOS",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#ysyx-terms",
    "href": "glossary/glossary.html#ysyx-terms",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "YSYX Terms",
    "text": "YSYX Terms\n\nAM (Abstraction Machine): æŠ½è±¡æœº, ç”¨ç¨‹åºæ¨¡æ‹Ÿçš„ç¡¬ä»¶è®¡ç®—æœº.\nNPC (New Processor Core): æŒ‡æˆ‘ä»¬è‡ªå·±è®¾è®¡çš„å¤„ç†å™¨.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#integrated-circuit-terms",
    "href": "glossary/glossary.html#integrated-circuit-terms",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "Integrated Circuit Terms",
    "text": "Integrated Circuit Terms\n\nVLSI (Very Large Scale Integration): è¶…å¤§è§„æ¨¡é›†æˆç”µè·¯.\nRGCN (Relational Graph Convolutional Network): å…³ç³»å›¾å·ç§¯ç½‘ç»œ.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#integrated-circuit-terms-1",
    "href": "glossary/glossary.html#integrated-circuit-terms-1",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "Integrated Circuit Terms",
    "text": "Integrated Circuit Terms\n\nVLSI (Very Large Scale Integration): è¶…å¤§è§„æ¨¡é›†æˆç”µè·¯.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#optimization",
    "href": "glossary/glossary.html#optimization",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "Optimization",
    "text": "Optimization\n\nTSP (Travelling Salesman Problem): æ—…è¡Œå•†é—®é¢˜. ç»™å®šè‹¥å¹²åŸå¸‚ä¸å®ƒä»¬ä¹‹é—´çš„è·ç¦», ç›®æ ‡æ˜¯æ‰¾å‡ºä¸€æ¡è·¯å¾„, ä½¿æ—…è¡Œè€…æ¯ä¸ªåŸå¸‚æ°å¥½è®¿é—®ä¸€æ¬¡, æœ€ç»ˆå›åˆ°èµ·ç‚¹, å¹¶ä¸”æ€»æ—…è¡Œè·ç¦»æœ€çŸ­.\nCVRP (Capacitated Vehicle Routing Problem): å¸¦å®¹é‡é™åˆ¶çš„è½¦è¾†è·¯å¾„é—®é¢˜. å¤šè¾†è½¦è¿é€è´§ç‰©ç»™å¤šä¸ªåŸå¸‚, æ¯è¾†è½¦åªèƒ½è£…æœ‰é™é‡é‡çš„è´§ç‰©, ç›®æ ‡æ˜¯è´§ç‰©å…¨é€åˆ°å¹¶è®©è¿é€è·ç¦»æœ€çŸ­.\nFFSP (Flexible Flow Shop Problem): çµæ´»æµæ°´è½¦é—´è°ƒåº¦é—®é¢˜.\n\n\n\nFFSP",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#references",
    "href": "glossary/glossary.html#references",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "References",
    "text": "References\n\n\n\n\n[1] S. M. Sali, M. Meribout, and A. A. Majeed, â€œReal time FPGA based CNNs for detection, classification, and tracking in autonomous systems: State of the art designs and optimizations.â€ 2025. Available: https://arxiv.org/abs/2509.04153\n\n\n[2] YSYX, â€œE5 ä» RTL ä»£ç åˆ°å¯æµç‰‡ç‰ˆå›¾ | å®˜æ–¹æ–‡æ¡£,â€ 2025, Available: https://ysyx.oscc.cc/docs/2407/e/5.html\n\n\n[3] P. Liao, D. Guo, Z. Guo, S. Liu, Y. Lin, and B. Yu, â€œDREAMPlace 4.0: Timing-driven placement with momentum-based net weighting and lagrangian-based refinement,â€ IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 42, pp. 3374â€“3387, Jan. 2023, doi: 10.1109/tcad.2023.3240132\n\n\n[4] R. P. Filho, â€œWhat is a chiplet, and why should you care?â€ Keysight.com, Aug. 2024. Available: https://www.keysight.com/blogs/en/tech/sim-des/what-is-a-chiplet-and-why-should-you-care. [Accessed: Nov. 16, 2025]\n\n\n[5] Y. Zhao, P. Liao, S. Liu, J. Jiang, Y. Lin, and B. Yu, â€œAnalytical heterogeneous die-to-die 3D placement with macros.â€ 2024. Available: https://arxiv.org/abs/2403.09070\n\n\n[6] A. Smith et al., â€œ11.1 AMD InstinctTM MI300 series modular chiplet package â€“ HPC and AI accelerator for exa-class systems,â€ in 2024 IEEE international solid-state circuits conference (ISSCC), 2024, pp. 490â€“492. doi: 10.1109/ISSCC49657.2024.10454441\n\n\n[7] B. Education, â€œHow are microchips made? CPU manufacturing process steps.â€ YouTube, May 2024. Available: https://www.youtube.com/watch?v=dX9CGRZwD-w. [Accessed: Jun. 14, 2024]\n\n\n[8] J. Mellor, J. Turner, A. Storkey, and E. J. Crowley, â€œNeural architecture search without training.â€ 2021. Available: https://arxiv.org/abs/2006.04647\n\n\n[9] S. Deng et al., â€œEdge intelligence with spiking neural networks.â€ 2025. Available: https://arxiv.org/abs/2507.14069\n\n\n[10] S. Somvanshi et al., â€œFrom tiny machine learning to tiny deep learning: A survey.â€ 2025. Available: https://arxiv.org/abs/2506.18927\n\n\n[11] M. Sabih, A. Karim, J. Wittmann, F. Hannig, and J. Teich, â€œHardware/software co-design of RISC-v extensions for accelerating sparse DNNs on FPGAs.â€ 2025. Available: https://arxiv.org/abs/2504.19659\n\n\n[12] M. Balawejder, â€œOptimizers in machine learning - nerd for tech - medium.â€ Medium; Nerd for Tech, Mar. 2022. Available: https://medium.com/nerd-for-tech/optimizers-in-machine-learning-f1a9c549f8b4. [Accessed: Dec. 05, 2025]\n\n\n[13] J. TG, â€œWhy sparse features should have bigger learning rates associated? And how adagrad achieves this?â€ Data Science Stack Exchange, Sep. 2020. Available: https://datascience.stackexchange.com/questions/82240/why-sparse-features-should-have-bigger-learning-rates-associated-and-how-adagra. [Accessed: Dec. 03, 2025]\n\n\n[14] S. Dai, â€œSymbol grounding problem in artificial intelligence,â€ 2025, Available: https://www.cnblogs.com/sddai/p/18670953\n\n\n[15] Lazyparser, â€œCompilation and linker,â€ 2025, Available: https://www.bilibili.com/video/BV1Q5411w7z5?spm_id_from=333.788.videopod.episodes&vd_source=42579e22289b6144ba0b2bdcf99834e3&p=5",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "research-proposal/research-proposal.html",
    "href": "research-proposal/research-proposal.html",
    "title": "Research Proposal: New Inference Paradigms for ML at the Edge",
    "section": "",
    "text": "Motivation\nOver the past decade, cloud-based training and inference pipelines face growing issues of high latency, bandwidth bottlenecks, data privacy issues [1] and escalating training energy cost [2], etc. Edge GPUs partially alleviate these issues but, on the one hand, remain too general-purpose, lacking flexibility for custom numeric precisions, memory hierarchy and data movement [3]. On the other hand, different applications stress different aspects:\nRecent evidence [7] shows FPGA-based accelerators can outperform GPUs in both energy efficiency and deterministic latency when tuned for application-specific workloads. Therefore, FPGA-based hardwareâ€“software co-design emerges as a promising solution for low-power, low-latency edge computing tailored to specific application needs.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>4</span>Â  <span class='chapter-title'>Research Proposal: New Inference Paradigms for ML at the Edge</span>"
    ]
  },
  {
    "objectID": "research-proposal/research-proposal.html#motivation",
    "href": "research-proposal/research-proposal.html#motivation",
    "title": "Research Proposal: New Inference Paradigms for ML at the Edge",
    "section": "",
    "text": "Autonomous systems, UAVs, Controlled nuclear fusion: Demand sub-millisecond latency for control stability and decision safety [4], [5], [6].\nMedical and IoT devices: Prioritize data privacy and local analytics to meet regulatory and ethical standards [1].",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>4</span>Â  <span class='chapter-title'>Research Proposal: New Inference Paradigms for ML at the Edge</span>"
    ]
  },
  {
    "objectID": "research-proposal/research-proposal.html#problem-statement-research-questions",
    "href": "research-proposal/research-proposal.html#problem-statement-research-questions",
    "title": "Research Proposal: New Inference Paradigms for ML at the Edge",
    "section": "Problem Statement & Research Questions",
    "text": "Problem Statement & Research Questions\nProblem. Edge AI is constrained by end-to-end latency, energy per inference, and privacy. General-purpose accelerators lack support for application-specific numerics and event-driven workloads. SNNs promise ultra-low-power inference but lack portable toolchains (IR/quantization) and competitive accuracy at low time-steps.\n\nHow far can RISC-V + FPGA co-design push latency/energy for real-time perception while preserving accuracy?\nCan SNNs with internal complexity (multi-timescale, adaptive thresholds) match ANN accuracy at few-time-step inference on FPGA?\nWhat portable SNN IR + quantization API enables â€œwrite once, target multiple back-endsâ€ without accuracy regressions?\nWhich dataflows (streaming vs memory-centric) minimize data motion for attention/convolution bottlenecks at the edge?",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>4</span>Â  <span class='chapter-title'>Research Proposal: New Inference Paradigms for ML at the Edge</span>"
    ]
  },
  {
    "objectID": "research-proposal/research-proposal.html#project-objectives-expected-contributions",
    "href": "research-proposal/research-proposal.html#project-objectives-expected-contributions",
    "title": "Research Proposal: New Inference Paradigms for ML at the Edge",
    "section": "Project Objectives & Expected Contributions",
    "text": "Project Objectives & Expected Contributions\n\nAn open source, reproducible full-stack edge ML system (models \\(\\to\\) compiler \\(\\to\\) RTL \\(\\to\\) bitstream) that surpasses the ANN GPU-edge baseline on \\(\\ge 2\\) of {latency, energy per inference, accuracy} for a selected application scenario.\nA portable SNN IR + quantization API for spike dynamics, demonstrated on FPGA.\nEvidence that internal complexity can reduce depth/width and time-steps while maintaining accuracy on edge tasks.\nAn open benchmark harness with NeuroBench-style reporting for fair cross-hardware comparison.\n\nThere are two variables to choose though:\n\nApplication scenario: Suits edge computing and extremely low latency (possibly video stream processing / controlled nuclear fusion).\nTarget network structure: Possibly accelerating RT-DETR [8] or YOLO, or directly optimize existing Spiking Neural Networks (SNNs).",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>4</span>Â  <span class='chapter-title'>Research Proposal: New Inference Paradigms for ML at the Edge</span>"
    ]
  },
  {
    "objectID": "research-proposal/research-proposal.html#methodology",
    "href": "research-proposal/research-proposal.html#methodology",
    "title": "Research Proposal: New Inference Paradigms for ML at the Edge",
    "section": "Methodology",
    "text": "Methodology\nTo achieve the project objectives, the proposed research will follow a three-stage methodology: The warm-up phase establishes an ANN baseline and a RISC-V-coupled FPGA accelerator with deterministic low-latency dataflows. The mid-term phase investigates brain-inspired computing, especially SNNs, focusing on improving accuracy, enhancing LIF model (increasing â€œinternal complexityâ€ [9], [10]), sparse computation, quantization / pruning models and establishing SNN standard APIs. The long-term phase explores emergent intelligence by investigating hypercomputation beyond Turing limits. The details are as shown in the following sections.\n\nWarm-up: Von Neumann path (RISC-V + FPGA, ANN first)\nThis phase has been planned as my graduation project, with the aim to pushing the limits of von Neumann architecture (RISC-V) in edge computing by accelerating and optimizing existing ANNs. Take target network RT-DETR [8] as an example, the steps are as follows:\n\nQuantization & pruning for edge: We adopt sub-8-bit quantization (INT8 \\(\\to\\) INT4/INT2 if accuracy allows) and structured sparsity to minimize off-chip transfers. We will report accuracy-latency-energy trade-offs under identical datasets and input resolutions.\nRISC-V-based accelerator with CFU Playground: As a undergraduate warm-up project, we will imitate the design flow in [11] as shown in FigureÂ fig-warm-up. We will implement a VexRiscv + Custom function unit (CFU) design within the open-source CFU Playground framework [12] shown in FigureÂ fig-cfu-playground. The difficulties are to design customized extended instructions in RISC-V for computational-intensive operators (e.g., depthwise/pointwise convolution, \\(QK^T\\), low-bit GEMM), write the corresponding RTL for the hardware.\n\n\n\n\n\n\nFigureÂ 1: Warm-up phase design flow (adapted from [11])\n\n\n\n\n\n\n\n\n\nFigureÂ 2: CFU-playground: ML Accelerators in RISC-V ISA [11], [12]\n\n\n\nFull-stack design and DSE: As a learning experience, we will reinvent the wheel by designing the entire accelerator in Chisel from scratch and open-sourcing it on Github. Then, we also explore a large multi-dimensional design space exploration (DSE) using automated methods (such as heuristic or evolutionary algorithms) to identify optimal configurations balancing accuracy, energy, and latency. Finally, we will use Arty A7-100T FPGA as the hardware platform for real measurements.\n\n\n\nMid-term: Brain-Inspired path (SNN on FPGA, portable toolchain)\nThis phase is planned to be my potential PhD research topic. We will explore Brain-Inspired Computing (BIC) in computer vision tasks with a particular focus on EdgeSNNs (parameters \\(&lt; 100\\text{ M}\\) [1]) and In-Memory Computing (CIM).\n\n\n\n\n\n\nFigureÂ 3: Leaky integrate-and-fire (LIF) neuron dynamics in SNN [10]\n\n\n\nSNNs have shown promise for ultra-low-power, event-driven inference at the edge. SNNs model neurons with explicit membrane dynamics (LIF model as shown in FigureÂ fig-lif-model). Unlike conventional ANNs, SNNs process information in the temporal domain using binary spikes (event-driven coding), this is particularly suitable for SpikeCV cameras [13], which in my view are the next-generation vision sensors for edge applications such as autonomous driving.\nPrevious work on SNNs in autonomous driving includes Spiking-YOLO [14], EMS-YOLO [15], etc. However, the performance is still not good in general compared to ANN [16]. ECS-LIF in [16] suggests high-performance spiking detectors are possible with ANN-level matched accuracy and ultra-low energy costs. However, one still need to carefully select hardware architectures. For video classification, research is even more nascent [13]. Early attempts include spiking recurrent networks (processing up to 300 time steps of video frames), or hybrid ANN-SNN approaches for action recognition [13], SpikeVideoTransformer [17], SpikeYOLO [18]. However, there is no SNN equivalent yet for many popular video models (e.g.Â no published spiking variant of SlowFast or DETR detection-transformer as of 2025).\nSince the research steps are not as clear as the warm-up phase, I list some potential research directions in parallel below:\n\nExplore SNN design / training method: There are two routes to get optimized SNNs: ANN2SNN conversion [1], [8], or direct-training SNNs. We will explore both routes to find the best-performing SNNs for our target application. We will also investigate advanced training techniques such as surrogate gradients, temporal backpropagation, and biologically inspired learning rules to improve SNN performance.\nDevelop unified SNN toolchain: SNNs lack standard APIs and SNN-specific IRs (analogous to ONNX [1], [19]) for quantization strategies tailored to spike dynamics [19]. We prototype a minimal graph-level SNN IR (ops, neuron nodes, timing semantics) plus a quantization API (e.g., \\(\\text{INT8} \\times \\text{INT2}\\) spike ops, ternary spikes, per-layer time-step budgets) to decouple front-end training from back-end compilers, following the direction of NIR and recent co-design work that targets FPGA-friendly spike arithmetic. This addresses todayâ€™s fragmentation across neuromorphic stacks and enables â€œwrite once, target FPGA/Loihi/MCU.â€ [20]\nFurther explore SNN internal complexity: A recent study [9], [10] by Network model with internal complexity bridges artificial intelligence and neuroscience shows a pivotal shift in thinking: Instead of simply growing neural networks by adding more layers or parameters (â€œexternal complexityâ€), we can embed richer dynamics inside each neuron or module â€” a paradigm the authors term â€œsmall model with internal complexity.â€\n\n\n\nLong-term: Emergent Intelligence\nThis phase is my long-term aspiration toward artificial general intelligence (AGI). This stage will explore the theoretical and practical computational boundary and brand-new distributed computing paradigms inspired by the human brain under the guidance of recent theoretical investigations into emergence in artificial systems, such as Berti et al.Â (2025) [21] who survey emergent abilities in LLMs and identify conditions like scaling, criticality and compression that contribute to spontaneous capability gains. Continuing the exploration of internal complexity in #sec-mid-term, there are two major directions: Turing-complete machine and hypercomputation beyond Turing limits.\n\n\n\n\n\n\n\n\n\nFigureÂ 4: Conwayâ€™s Game of Life (CGOL): local update rules [22].\n\n\n\n\n\n\n\n\n\n\n\nFigureÂ 5: Gosperâ€™s glider gun: a self-replicating pattern proving Turing-completeness [23], [24].\n\n\n\n\n\n\n\nDecentralized, event-driven architectures: We will first explore turing-complete hardware and software systems that mimic the highly-distributed, asynchronous nature and learning-while-inferencing feature of the brain. Turing-equivalent cellular automata such as CGOL [25] (FigureÂ fig-cgol), Langtonâ€™s ant, Particle Life already demonstrate how simple local rules can give rise to complex, emergent patterns (FigureÂ fig-gosper-glider-gun, FigureÂ fig-pl1, FigureÂ fig-pl2). While using the CGOL itself as a practical â€œcomputerâ€ is inefficient, it serves as a proof-of-concept that emergence can arise from simple components. The challenge is discovering the right set of rules (i.e., internal complexity) or learning algorithms that yield robust emergent intelligence, not just (external) complexity for its own sake [26]. Then turn out to nature (the hardware) to find out if there is a machine under our control that performs this set of rules intrinsically.\n\n\n\n\n\n\n\n\n\nFigureÂ 6: Emergent chasing behavior (Particle Life).\n\n\n\n\n\n\n\n\n\nFigureÂ 7: Stable pattern formation (Particle Life).\n\n\n\n\nHypercomputation beyond Turing limits: Human brain might be exploiting computational principles beyond the scope of traditional Turing machines. Penrose and others (like Stuart Hameroff) have hypothesized that quantum effects in neural microstructures (e.g.Â microtubules) could enable the brain to do things standard computers cannot [27]. Achieving AI with brain-like cognition might then require tapping into quantum computing [28], ONNs [29], Organoid Intelligence (OI) [30], [31] and beyond.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>4</span>Â  <span class='chapter-title'>Research Proposal: New Inference Paradigms for ML at the Edge</span>"
    ]
  },
  {
    "objectID": "research-proposal/research-proposal.html#references",
    "href": "research-proposal/research-proposal.html#references",
    "title": "Research Proposal: New Inference Paradigms for ML at the Edge",
    "section": "References",
    "text": "References\n\n\n\n\n\n[1] S. Deng et al., â€œEdge intelligence with spiking neural networks.â€ 2025. Available: https://arxiv.org/abs/2507.14069\n\n\n[2] â€œCHAPTER 1: Research and development.â€ Artificial Intelligence Index Report 2025, 2025. Available: https://hai.stanford.edu/assets/files/hai_ai-index-report-2025_chapter1_final.pdf. [Accessed: Nov. 03, 2025]\n\n\n[3] S. G. at ETH ZÃ¼rich, â€œIntroduction to FPGAs and ML inference with hls4ml (benjamin ramhorst, 8 november 2024).â€ YouTube, Nov. 2024. Available: https://www.youtube.com/watch?v=2y3GNY4tf7A. [Accessed: Nov. 04, 2025]\n\n\n[4] S. M. Sali, M. Meribout, and A. A. Majeed, â€œReal time FPGA based CNNs for detection, classification, and tracking in autonomous systems: State of the art designs and optimizations.â€ 2025. Available: https://arxiv.org/abs/2509.04153\n\n\n[5] J. Duarte et al., â€œFast inference of deep neural networks in FPGAs for particle physics,â€ JINST, vol. 13, no. 7, p. P07027, 2018, doi: 10.1088/1748-0221/13/07/P07027. Available: https://arxiv.org/abs/1804.06913\n\n\n[6] U. D. of Energy, â€œAI tackles disruptive tearing instability in fusion plasma.â€ Energy.gov, 2025. Available: https://www.energy.gov/science/fes/articles/ai-tackles-disruptive-tearing-instability-fusion-plasma\n\n\n[7] F. Yan, A. Koch, and O. Sinnen, â€œA survey on FPGA-based accelerator for ML models.â€ 2024. Available: https://arxiv.org/abs/2412.15666\n\n\n[8] Y. Zhao et al., â€œDETRs beat YOLOs on real-time object detection.â€ 2023. Available: https://arxiv.org/abs/2304.08069\n\n\n[9] L. He et al., â€œNetwork model with internal complexity bridges artificial intelligence and neuroscience,â€ Nature Computational Science, vol. 4, no. 8, pp. 584â€“599, 2024, doi: 10.1038/s43588-024-00674-9. Available: https://doi.org/10.1038/s43588-024-00674-9\n\n\n[10] G. Li et al., â€œBrain-inspired computing: A systematic survey and future trends,â€ Proceedings of the IEEE, vol. 112, no. 6, pp. 544â€“584, 2024, doi: 10.1109/JPROC.2024.3429360\n\n\n[11] M. Sabih, A. Karim, J. Wittmann, F. Hannig, and J. Teich, â€œHardware/software co-design of RISC-v extensions for accelerating sparse DNNs on FPGAs.â€ 2025. Available: https://arxiv.org/abs/2504.19659\n\n\n[12] S. Prakash et al., â€œCFU playground: Full-stack open-source framework for tiny machine learning (TinyML) acceleration on FPGAs,â€ in 2023 IEEE international symposium on performance analysis of systems and software (ISPASS), IEEE, Apr. 2023, pp. 157â€“167. doi: 10.1109/ispass57527.2023.00024. Available: http://dx.doi.org/10.1109/ISPASS57527.2023.00024\n\n\n[13] Y. Ashraf, A. Sharshar, V. Bojkovic, and B. Gu, â€œSPACT18: Spiking human action recognition benchmark dataset with complementary RGB and thermal modalities.â€ 2025. Available: https://arxiv.org/abs/2507.16151\n\n\n[14] S. Kim, S. Park, B. Na, and S. Yoon, â€œSpiking-YOLO: Spiking neural network for energy-efficient object detection.â€ 2019. Available: https://arxiv.org/abs/1903.06530\n\n\n[15] Q. Su et al., â€œDeep directly-trained spiking neural networks for object detection.â€ 2023. Available: https://arxiv.org/abs/2307.11411\n\n\n[16] M. Jin, X. Wang, C. Guo, and S. Yang, â€œResearch on target detection for autonomous driving based on ECS-spiking neural networks,â€ Scientific Reports, vol. 15, no. 1, p. 13725, 2025, doi: 10.1038/s41598-025-97913-4. Available: https://doi.org/10.1038/s41598-025-97913-4\n\n\n[17] S. Zou et al., â€œSpikeVideoFormer: An efficient spike-driven video transformer with hamming attention and \\(\\mathcal{O}(T)\\) complexity.â€ 2025. Available: https://arxiv.org/abs/2505.10352\n\n\n[18] X. Luo, M. Yao, Y. Chou, B. Xu, and G. Li, â€œInteger-valued training and spike-driven inference spiking neural network for high-performance and energy-efficient object detection.â€ 2025. Available: https://arxiv.org/abs/2407.20708\n\n\n[19] A. Carpegna, A. Savino, and S. D. Carlo, â€œSpiker+: A framework for the generation of efficient spiking neural networks FPGA accelerators for inference at the edge,â€ IEEE Transactions on Emerging Topics in Computing, vol. 13, no. 3, pp. 784â€“798, Jul. 2025, doi: 10.1109/tetc.2024.3511676. Available: http://dx.doi.org/10.1109/TETC.2024.3511676\n\n\n[20] J. E. Pedersen et al., â€œNeuromorphic intermediate representation: A unified instruction set for interoperable brain-inspired computing,â€ Nature Communications, vol. 15, no. 1, p. 8122, 2024, doi: 10.1038/s41467-024-52259-9. Available: https://doi.org/10.1038/s41467-024-52259-9\n\n\n[21] L. Berti, F. Giorgi, and G. Kasneci, â€œEmergent abilities in large language models: A survey.â€ 2025. Available: https://arxiv.org/abs/2503.05788\n\n\n[22] T. Hirose and T. Sawaragi, â€œExtended FRAM model based on cellular automaton to clarify complexity of socio-technical systems and improve their safety,â€ Safety Science, vol. 123, p. 104556, Mar. 2020, doi: 10.1016/j.ssci.2019.104556\n\n\n[23] I. Lokhov, â€œGame of life | datawrapper blog.â€ Datawrapper, Jun. 2021. Available: https://www.datawrapper.de/blog/game-of-life\n\n\n[24] W. Contributors, â€œGun (cellular automaton).â€ Wikipedia; Wikimedia Foundation, Aug. 2023. Available: https://en.wikipedia.org/wiki/Gun_(cellular_automaton)\n\n\n[25] J. McCrum and T. P. Kee, â€œConways game of life as an analogue to a habitable world livingness beyond the biological.â€ 2024. Available: https://arxiv.org/abs/2410.22389\n\n\n[26] D. C. Krakauer, J. W. Krakauer, and M. Mitchell, â€œLarge language models and emergence: A complex systems perspective.â€ 2025. Available: https://arxiv.org/abs/2506.11135\n\n\n[27] D. Orf, â€œQuantum entanglement in your brain is what generates consciousness, radical study suggests.â€ Popular Mechanics, Jul. 2025. Available: https://www.popularmechanics.com/science/a65368553/quantum-entanglement-in-brain-consciousness/\n\n\n[28] G. A. Silva, â€œLeveraging quantum superposition to infer the dynamic behavior of a spatial-temporal neural network signaling model.â€ 2025. Available: https://arxiv.org/abs/2403.18963\n\n\n[29] T. Fu et al., â€œOptical neural networks: Progress and challenges,â€ Light: Science & Applications, vol. 13, no. 1, p. 263, 2024, doi: 10.1038/s41377-024-01590-3. Available: https://doi.org/10.1038/s41377-024-01590-3\n\n\n[30] L. Smirnova et al., â€œOrganoid intelligence (OI): The new frontier in biocomputing and intelligence-in-a-dish,â€ Frontiers in Science, vol. 1, p. 1017235, Feb. 2023, doi: 10.3389/fsci.2023.1017235\n\n\n[31] T. Oh, â€œThe future of artificial intelligence â€” wetware.â€ Medium, Jul. 2023. Available: https://medium.com/@timothyohoc/the-future-of-artificial-intelligence-wetware-da2e396b3c55. [Accessed: Nov. 04, 2025]",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>4</span>Â  <span class='chapter-title'>Research Proposal: New Inference Paradigms for ML at the Edge</span>"
    ]
  },
  {
    "objectID": "env-setup/env-setup.html",
    "href": "env-setup/env-setup.html",
    "title": "FPGA å¼€å‘ç¯å¢ƒé…ç½®",
    "section": "",
    "text": "Arty A7-100T CFU-playground ç¯å¢ƒé…ç½®\nèµ„æ–™:",
    "crumbs": [
      "Environment Setup",
      "<span class='chapter-number'>5</span>Â  <span class='chapter-title'>FPGA å¼€å‘ç¯å¢ƒé…ç½®</span>"
    ]
  },
  {
    "objectID": "env-setup/env-setup.html#arty-a7-100t-cfu-playground-ç¯å¢ƒé…ç½®",
    "href": "env-setup/env-setup.html#arty-a7-100t-cfu-playground-ç¯å¢ƒé…ç½®",
    "title": "FPGA å¼€å‘ç¯å¢ƒé…ç½®",
    "section": "",
    "text": "å®˜æ–¹ CFU Playground Setup Guide, å®˜æ–¹ CFU Github\nMy Forked CFU Playground\n\n\nMacOS Docker éƒ¨ç½²\nä»¥ä¸‹æ˜¯æœ¬äººåœ¨ MacOS è¯•è¿‡çš„ä¸¤ç§å¤±è´¥çš„æ–¹æ³•, ä¾›å‚è€ƒ:\n\n\n\n\n\n\n\nMacOS åŸç”Ÿéƒ¨ç½² (æœªæˆåŠŸ)\n\n\n\n\n\nå®˜æ–¹ Setup Guide ä¸é€‚ç”¨äº MacOS, æœ¬æ•™ç¨‹å¯ä»¥é…åˆå®˜æ–¹æ•™ç¨‹. ä»¥ä¸‹æ˜¯åœ¨ 14-inch MacBook Pro (M2 pro) ä¸Šæˆ‘æ‰§è¡Œè¿‡çš„å‘½ä»¤, å¯èƒ½æœ‰ä¸å¿…è¦çš„æ­¥éª¤. å¦å¤–æˆ‘ä¹‹å‰å®‰è£…è¿‡ä¸€äº›å·¥å…·å¦‚ make, brew, openocd ç­‰, å¦‚æœ‰æ¼æ‰çš„æ­¥éª¤è¯·ç”¨ brew è‡ªè¡Œå®‰è£….\n\nCFU ç¯å¢ƒé…ç½®\ngit clone https://github.com/google/CFU-Playground.git\ncd CFU-Playground\n# Check necessary tools\nwhich gcc\nwhich make\nwhich brew\nbrew install openocd ccache verilator ninja libusb libftdi\nwhich expect\nå°† scripts/setup ä¸­çš„ line 58-60 æ›¿æ¢ä¸º:\n# Check for libusb development libraries\nif [[ \"$OSTYPE\" == \"darwin\"* ]]; then\n    # macOS: check for Homebrew libusb\n    if ! brew list libusb &gt;/dev/null 2&gt;&1 || ! brew list libftdi &gt;/dev/null 2&gt;&1; then\n        missing+=(libusb libftdi)\n    fi\nelse\n    # Linux: check for apt packages\n    if ! (apt list -i | grep libusb-1.0-0-dev) ; then\n        missing+=(libusb-1.0-0-dev libftdi1-dev)\n    fi\nfi\nå†è¿è¡Œ:\n# Should end up \"Setup complete\"\n./scripts/setup\nAmaranth èƒ½è®©ä½ ç”¨ Python å†™ç¡¬ä»¶æè¿°è¯­è¨€, æˆ‘ä»¬æš‚æ—¶ä¸å®‰è£….\nFPGA å¼€æºå·¥å…·é“¾ SymbiFlow é…ç½®\nSymbiFlow æ˜¯ä¸€ä¸ªå¼€æºçš„ FPGA å·¥å…·é“¾, æ”¯æŒæˆ‘ä»¬ç”¨çš„ Arty A7-35T å¼€å‘æ¿. F4PGA (Framework for FPGA) æ˜¯å®ƒçš„ä¸‹ä¸€ä»£.\nMacOS ä¸Šä¼šé‡åˆ°ä»¥ä¸‹é—®é¢˜:\n\ndfu-util åŒ…ä¸å¯ç”¨\nflterm åŒ…ä¸å¯ç”¨\nPython 3.7 ä¸æ”¯æŒ\n\næ‰§è¡Œ:\nbrew install dfu-util yosys\nå°† conf/environment-symbiflow.yml ä¸­æ›¿æ¢ä¸º:\nname: cfu-symbiflow\nchannels:\n- defaults\n- conda-forge\ndependencies:\n# Basic Python packages that should be available\n- lxml\n- simplejson\n- intervaltree\n- json-c\n- libevent\n- python=3.9\n- pip\n- pip:\n    - -r ./requirements-symbiflow.txt\nç„¶åè¿è¡Œ:\nrm -rf env/symbiflow && make install-sf\nå‡ºç°ä»¥ä¸‹è¾“å‡ºæ—¶è¡¨ç¤ºå®‰è£…æˆåŠŸ:\nDone installing SymbiFlow.  To enter the environment, type 'make enter-sf', which creates a new subshell, and 'exit' when done.\næµ‹è¯•ç¯å¢ƒ:\nmake enter-sf\nexit\nä»¥ä¸Šæ–¹æ³•ä¼šåœ¨æ‰§è¡Œ zsh  make prog TARGET=digilent_arty USE_SYMBIFLOW=1\næ—¶å‡ºç°é”™è¯¯, å› ä¸ºæˆ‘ä»¬åˆ æ‰äº†å¾ˆå¤š python ä¾èµ–. è¿™äº›ä¾èµ–åœ¨ litex-hub æºé‡Œé¢æ²¡æœ‰ osx-arm64 çš„ç‰ˆæœ¬!!!\n\n\n\n\n\n\n\n\n\n\n\n\nMacOS è™šæ‹Ÿæœºéƒ¨ç½² (æœªæˆåŠŸ)\n\n\n\n\n\nCFU playground é‡Œçš„ environment-symbiflow é‡Œçš„å¾ˆå¤šä¾èµ– (æ¯”å¦‚ dfu-util å’Œ flterm ç­‰, å¯ä»¥åœ¨ Anaconda é‡Œé¢æœç´¢ä½ éœ€è¦çš„åŒ…) åªæ”¯æŒ linux-64 ç‰ˆæœ¬, M èŠ¯ç‰‡çš„ MacOS ä¸Šçš„ PD å¥½åƒåªèƒ½å®‰è£… linux-aarch64 æ¶æ„çš„è™šæ‹Ÿæœº.\n\n\n\ngcc-riscv32-elf-newlib åªæ”¯æŒ linux-64\n\n\nåœ¨ä½ å®‰è£…çš„è™šæ‹Ÿæœºç»ˆç«¯æ‰§è¡Œ:\narch\nä¸èƒ½æ˜¯ aarch64 æ‰è¡Œ, éœ€è¦æ˜¯ x86_64 æ‰èƒ½å®‰è£… linux-64 æ¶æ„çš„åŒ…!!!\n\n\n\n\næˆ‘ä»¬åˆ©ç”¨ Docker æ¥æ­å»º CFU Playground ç¯å¢ƒ, è¿™æ ·å¯ä»¥é¿å… MacOS ä¸Šçš„æ¶æ„é—®é¢˜. è‡ªè¡Œå®‰è£… Docker, ç„¶åéœ€è¦ç¨å¾®æ”¹ä¸€ä¸‹ scripts/Dockerfile å’Œ scripts/setup è„šæœ¬. å¯ä»¥ç›´æ¥ clone æˆ‘çš„ fork:\ngit clone https://github.com/Marcobisky/CFU-Playground.git\nç„¶ååˆ‡æ¢åˆ° macos-env åˆ†æ”¯, åœ¨ CFU-Playground ç›®å½•ä¸‹æ‰§è¡Œ:\n# Takes around 20 min\ndocker build -t cfu-playground --platform linux/amd64 ./scripts\næŸ¥çœ‹é•œåƒ:\ndocker images\né€æ¡æ‰§è¡Œ, å…¶ä¸­ -v $(pwd):/workspace è¡¨ç¤ºå½“å‰ç›®å½• (å®¿ä¸»æœº)æŒ‚è½½åˆ°å®¹å™¨çš„ /workspace ç›®å½•ä¸­ (æ•°æ®å…±äº«é€šé“). ä½†æ˜¯ä»¥ä¸‹å‘½ä»¤ä¸è¦åœ¨ /workspace é‡Œé¢æ‰§è¡Œ:\ndocker run -it -v $(pwd):/workspace cfu-playground bash\n./scripts/setup\n# Takes around 9 min\nmake install-sf\nmake enter-sf\ncd proj/proj_template\nmake clean\nmake bitstream TARGET=digilent_arty USE_SYMBIFLOW=1\nå¦‚æœæ²¡æŠ¥é”™, æ­å–œä½ æˆåŠŸç”Ÿæˆäº†æ¯”ç‰¹æµæ–‡ä»¶! å½“ä½ æ²¡æ’ä¸Šæ¿å­çš„æ—¶å€™å¦‚æœæŒ‰ç…§å®˜æ–¹è¿è¡Œ make prog TARGET=digilent_arty USE_SYMBIFLOW=1 ä¼šæŠ¥é”™:\nError: libusb_init() failed with LIBUSB_ERROR_OTHER\n\nTraceback (most recent call last):\n  File \"./common_soc.py\", line 57, in &lt;module&gt;\n    main()\n  File \"./common_soc.py\", line 53, in main\n    workflow.run()\n  File \"/CFU-Playground/soc/board_specific_workflows/general.py\", line 127, in run\n    self.load(soc, soc_builder)\n  File \"/CFU-Playground/soc/board_specific_workflows/general.py\", line 116, in load\n    prog.load_bitstream(bitstream_filename)\n  File \"/CFU-Playground/third_party/python/litex/litex/build/openocd.py\", line 27, in load_bitstream\n    self.call([\"openocd\", \"-f\", config, \"-c\", script])\n  File \"/CFU-Playground/third_party/python/litex/litex/build/generic_programmer.py\", line 101, in call\n    raise OSError(msg)\nOSError: Error occured during OpenOCD's call, please check:\n- OpenOCD installation.\n- Access permissions.\n- Hardware and cable.\n- Bitstream presence.\nå³ libusb_init() å‡½æ•°åˆå§‹åŒ–é”™è¯¯. äº‹å®ä¸Šä¸å¯èƒ½é€šè¿‡ Docker ç»™å¼€å‘ç‰ˆçƒ§å½•, MacOS ç¯å¢ƒæœ‰ä¸€ä¸ªéš”ç¦»å±‚, GPT å¦‚æ˜¯è¯´:\n\n\n\nä¸å¯èƒ½é€šè¿‡ Docker ç»™å¼€å‘ç‰ˆçƒ§å½•\n\n\nå¯ä»¥ç”¨ä¸¤æ¬¡ exit é€€å‡ºå®¹å™¨ (ç¬¬ä¸€æ¬¡åªä¼šé€€å‡º enter-sf çš„å­ shell).\nå¦‚æœè¦äº¤äº’å¼è¿è¡Œå·²ç»å­˜åœ¨çš„å®¹å™¨ (ä¾‹å¦‚å« romantic_austin), è¿è¡Œ:\ndocker start -ai romantic_austin\n\n\nUbuntu 24.04 å®ä½“æœºéƒ¨ç½²\næˆ‘ä»¬ç”¨ Arty A7-100T å¼€å‘æ¿.\nå…·ä½“è¿è¡Œæ­¥éª¤å‡ ä¹ä¸ MacOS ä¸€æ ·, ç›´æ¥æŒ‰ç…§ Setup Guide æ‰§è¡Œå³å¯. å¦‚æœ make install-sf æŠ¥é”™:\nwget -qO- https://storage.googleapis.com/symbiflow-arch-defs/artifacts/prod/foss-fpga-tools/symbiflow-arch-defs/continuous/install/20220729-181657/symbiflow-arch-defs-install-xc7-7833050.tar.xz | tar -xJC env/symbiflow/xc7/install\nxz: (stdin): File format not recognized\ntar: Child returned status 1\ntar: Error is not recoverable: exiting now\nmake: *** [Makefile:58: install-sf] Error 2\nä»…ä»…æ˜¯ç½‘ç»œè¿æ¥çš„é—®é¢˜, è¯·æŠŠç§‘å­¦ä¸Šç½‘ (å¦‚ Clash Verge) å®‰è£…ä¸Š Service Mode, ç„¶åæ‰“å¼€ Tun Mode. æŠŠ Makefile ä¸­ 63-65 è¡Œçš„ä¸‰ä¸ª wget æ”¹æˆ curl çš„å†™æ³•. åœ¨æˆ‘çš„ fork ä¸Šå·²ç»æ›´æ”¹, ç›´æ¥ clone å³å¯:\ngit clone https://github.com/Marcobisky/CFU-Playground.git\nè®©ååˆ‡æ¢åˆ° ubuntu-env åˆ†æ”¯, å³å¯è·‘é€š make install-sf.\nå¦‚æœæ²¡æ’å…¥å¼€å‘æ¿, è¿è¡Œ:\nmake bitstream TARGET=digilent_arty USE_SYMBIFLOW=1\nå³å¯è·‘é€š. è‹¥å·²ç»æ’å…¥å¼€å‘æ¿, åˆ™è¿è¡Œ:\nmake prog TARGET=digilent_arty USE_SYMBIFLOW=1 EXTRA_LITEX_ARGS='--variant=a7-100'\nmake load BUILD_JOBS=4 TARGET=digilent_arty EXTRA_LITEX_ARGS='--variant=a7-100'\n\n\n\n\n\n\n\nImportant\n\n\n\n\n\nå¦‚æœä½ è·Ÿæˆ‘ä¸€æ ·ç”¨çš„æ˜¯ Arty A7-100T è€Œä¸æ˜¯ 35T, å¿…é¡»åŠ ä¸Š EXTRA_LITEX_ARGS='--variant=a7-100' å‚æ•° (è§ CFU Wiki), å¦åˆ™ç¨‹åºä¼šå¡åœ¨ make load è¿™ä¸€æ­¥, å¹¶ä¸”ä¼šä¸€ç›´å¡åœ¨è¿™é‡Œ (æŒ‰ enter ä¹Ÿæ²¡æœ‰ç”¨, åªèƒ½ä¸¤ä¸‹ Ctrl+C é€€å‡º):\n/home/merlin/fpga/CFU-Playground/soc/bin/litex_term --speed 3686400  --kernel /home/merlin/fpga/CFU-Playground/proj/proj_template/build/software.bin /dev/ttyUSB1\nå½“ç„¶å¡åœ¨è¿™é‡Œè¿˜æœ‰å¯èƒ½æ˜¯å…¶å®ƒé—®é¢˜: è§ Issue #787, Issue #775.",
    "crumbs": [
      "Environment Setup",
      "<span class='chapter-number'>5</span>Â  <span class='chapter-title'>FPGA å¼€å‘ç¯å¢ƒé…ç½®</span>"
    ]
  },
  {
    "objectID": "env-setup/env-setup.html#icesugar-up5k-å¼€å‘ç¯å¢ƒé…ç½®",
    "href": "env-setup/env-setup.html#icesugar-up5k-å¼€å‘ç¯å¢ƒé…ç½®",
    "title": "FPGA å¼€å‘ç¯å¢ƒé…ç½®",
    "section": "iCESugar-UP5K å¼€å‘ç¯å¢ƒé…ç½®",
    "text": "iCESugar-UP5K å¼€å‘ç¯å¢ƒé…ç½®\nèµ„æ–™:\n\nå®˜æ–¹ icesugar: é‡è¦! ç”¨å®ƒæ¥å­¦ä¹  iCESugar-UP5K å¼€å‘æ¿.\nMy TinyML Repo\n\n\nMacOS éƒ¨ç½²\nå¦‚æœä½ æ²¡æœ‰å®‰è£… Homebrew åŒ…ç®¡ç†å™¨, è¯·å…ˆå®‰è£… (ä¼šè‡ªåŠ¨å…ˆå®‰è£… Xcode å‘½ä»¤è¡Œå·¥å…·, è¾“å…¥å¯†ç çš„è¿‡ç¨‹ä¸å¯è§, è£…å®Œäº†è¦æŒ‰ç…§æç¤ºå°† brew æ·»åŠ åˆ° PATH ä¸­):\n/bin/bash -c \"$(curl -fsSL https://raw.githubusercontent.com/Homebrew/install/HEAD/install.sh)\"\nç›´æ¥æŒ‰ nextpnr ä¸­çš„ next-pnr-ice40 çš„è¯´æ˜å®‰è£…å³å¯. å¤§è‡´ä¸ºä»¥ä¸‹å‡ ä¸ªå‘½ä»¤ (å¯èƒ½æœ‰é—æ¼), é€æ¡æ‰§è¡Œ:\ngit clone https://github.com/YosysHQ/nextpnr.git\ncd nextpnr\n# May not be successful immediately\nbrew install cmake python boost eigen\ngit submodule update --init --recursive\nbrew install boost\n# These two lines just to make sure dependencies are installed\nbrew install eigen\nmkdir -p build && cd build\ncmake .. -DARCH=ice40 -DICESTORM_INSTALL_PREFIX=/usr -DICEBOX_DATADIR=/usr/share/fpga-icestorm/chipdb\n# May be some error, please solve by yourself using GPT.\nmake -j$(nproc)\n# Check if nextpnr-ice40 is built\nls -la nextpnr-ice40\n# Install placing, routing and binary database format files\nsudo make install\n\n\nUbuntu 24.04 å®ä½“æœºéƒ¨ç½²\næŒ‰ nextpnr ä¸­çš„ next-pnr-ice40 çš„è¯´æ˜å®‰è£…å³å¯. i.e., é€æ¡æ‰§è¡Œ:\ngit clone https://github.com/YosysHQ/nextpnr.git\nsudo apt update\nsudo apt install libboost-all-dev libboost-filesystem-dev libboost-program-options-dev libboost-iostreams-dev libboost-system-dev libboost-thread-dev libeigen3-dev\ngit submodule update --init --recursive\nmkdir -p build && cd build\nsudo apt install fpga-icestorm\ncmake .. -DARCH=ice40 -DICESTORM_INSTALL_PREFIX=/usr -DICEBOX_DATADIR=/usr/share/fpga-icestorm/chipdb\nmake -j$(nproc)\n# Check if nextpnr-ice40 is built\nls -la nextpnr-ice40\n# Install placing, routing and binary database format files\nsudo make install\n\n\nblink ä¾‹å­æµ‹è¯•\nç”¨ My TinyML Repo çš„ blink ä¾‹å­æµ‹è¯•ä¸€ä¸‹. å°† iCESugar å¼€å‘æ¿è¿æ¥åˆ°ç”µè„‘ (æ³¨æ„ä¸è¦ç”¨ JTAG è°ƒè¯•å™¨, ç›´æ¥ç”¨ C å£è¿æ¥ç”µè„‘). æŒ‰ä»¥ä¸‹æ–¹å¼ç”Ÿæˆæ¯”ç‰¹æµ blink.bin:\ncd iCESugar/examples/blink\nmake\nåœ¨ Ubuntu ä¸Šå¯é€šè¿‡ä»¥ä¸‹æ–¹å¼çƒ§å½•:\nsudo icesprog blink.bin\nåœ¨ MacOS ä¸Š, å¥½åƒå®‰è£…ä¸ä¸Š icesprog, ç›´æ¥å°† blink.bin æ‹·è´åˆ° iCESugar è™šæ‹Ÿç£ç›˜ä¸Šå³å¯çƒ§å½•.\n\n\n\n\n\n\n\nçƒ§å½•æ–¹æ³•æ³¨æ„\n\n\n\n\n\n\nUbuntu\nä¸€å®šè¦ç”¨ sudo icesprog! å•ç”¨ iceprog ä¼šæŠ¥é”™:\ninit..\nCan't find iCE FTDI USB device (vendor_id 0x0403, device_id 0x6010 or 0x6014).\nABORT.\nMacOS\næ³¨æ„ MacOS ä¸Š iceprog å’Œ icesprog çƒ§å½•å·¥å…·éƒ½ä¸èƒ½ç”¨!\nMacOS ä¸Šçš„çƒ§å½•å·¥å…· iceprog ä¸èƒ½è¯†åˆ«åˆ° FTDI è®¾å¤‡, è¿™å¯èƒ½æ˜¯ MacOS ä¸Šçš„ USB è®¾å¤‡æƒé™é—®é¢˜, æœ¬äººå°è¯•è¿‡å®‰è£… FTDI é©±åŠ¨, å®‰è£…æ‰‹å†Œè§è¿™é‡Œ. å®‰è£…çš„æ—¶å€™å¦‚æœä¸å°å¿ƒç‚¹äº† OK, å®‰è£…ç¨‹åºä¼šæç¤º â€œawaiting approvalâ€, è§£å†³æ–¹æ³•è§è¿™é‡Œ. ä½†æ˜¯å®‰è£…å¥½äº†, Mac è¿˜æ˜¯è¯†åˆ«ä¸åˆ°å¼€å‘æ¿.",
    "crumbs": [
      "Environment Setup",
      "<span class='chapter-number'>5</span>Â  <span class='chapter-title'>FPGA å¼€å‘ç¯å¢ƒé…ç½®</span>"
    ]
  },
  {
    "objectID": "env-setup/env-setup.html#vivado-vitis-hls-å®‰è£…-ubuntu-24.04",
    "href": "env-setup/env-setup.html#vivado-vitis-hls-å®‰è£…-ubuntu-24.04",
    "title": "FPGA å¼€å‘ç¯å¢ƒé…ç½®",
    "section": "Vivado & Vitis HLS å®‰è£… (Ubuntu 24.04)",
    "text": "Vivado & Vitis HLS å®‰è£… (Ubuntu 24.04)\n\nè¿™ä¸ªæ˜¯å¤‡é€‰é¡¹, ä¸ä¸¥æ ¼è¦æ±‚. æœ‰ä¸€è¯´ä¸€ Vivado çš„ block diagram ç•Œé¢è¿˜æ˜¯æŒºå¥½çš„ (\n\n\nå»å®˜ç½‘ä¸‹è½½æœ€æ–°çš„ Vivado 2025.1 å³å¯.\næ³¨æ„ Vitis HLS å·¥å…·å’Œ Vivado è½¯ä»¶æ˜¯åˆ†å¼€çš„! å®‰è£…è½¯ä»¶çš„æ—¶å€™æˆ‘ä»¬å¯ä»¥å…ˆé€‰æ‹© Vivado ML Enterprise, è£…å®Œä¹‹åç”¨å®ƒçš„ Add Design Tools or Devices å·¥å…·æ¥ upgrade:\n\n\n\nupgrade çš„æ—¶å€™è¦é€‰æ‹© Vitis Unified Software Platform!!\n\n\nå®‰è£…å®Œæˆå, ä¼šå‘ç° Vitis 2025.1 GUI (FigureÂ fig-vitis-gui) æ‰“ä¸å¼€, æˆ‘ä»¬éœ€è¦æ¢è¿™ä¸ªåº“: libstdc++, è§£å†³æ–¹æ³•å‚è€ƒ è¿™é‡Œ. å¤§è‡´çš„æ­¥éª¤å°±æ˜¯:\ncd &lt;installation_path&gt;/Xilinx/2025.1/Vitis/lib/lnx64.o/Ubuntu\nsudo -s\napt update && apt install libstdc++6:amd64\nmv libstdc++.so libstdc++.so.origin\nmv libstdc++.so.6 libstdc++.so.6.origin\nln -s /usr/lib/x86_64-linux-gnu/libstdc++.so.6\nln -s /usr/lib/x86_64-linux-gnu/libstdc++.so.6 libstdc++.so\n\n\n\n\n\n\n\n\n\nFigureÂ 1: Vitis çš„ GUI åœ¨ Ubuntu 24.04 ä¸Šæ‰“ä¸å¼€\n\n\n\n\nFigureÂ fig-vitis-gui æ‰“å¼€åçš„ç•Œé¢:\n\n\n\nVitis ç•Œé¢\n\n\nHLS å¼€å‘ç•Œé¢ (å¥½åƒè¿˜èƒ½æ¥å—?)\n\n\n\nHLS ç•Œé¢",
    "crumbs": [
      "Environment Setup",
      "<span class='chapter-number'>5</span>Â  <span class='chapter-title'>FPGA å¼€å‘ç¯å¢ƒé…ç½®</span>"
    ]
  },
  {
    "objectID": "env-setup/env-setup.html#sbt-å®‰è£…-ubuntu-24.04",
    "href": "env-setup/env-setup.html#sbt-å®‰è£…-ubuntu-24.04",
    "title": "FPGA å¼€å‘ç¯å¢ƒé…ç½®",
    "section": "SBT å®‰è£… (Ubuntu 24.04)",
    "text": "SBT å®‰è£… (Ubuntu 24.04)\nVexRiscv æ˜¯ CFU-Playground çš„ä¸€ä¸ªé‡è¦å­æ¨¡å—, å®ƒæ˜¯ä¸€ä¸ª RISC-V è½¯æ ¸ CPU å†…æ ¸, ç”¨ SpinalHDL å†™çš„. æˆ‘ä»¬éœ€è¦å®‰è£… Scala Build Tool (SBT) æ¥å°† .scala æ–‡ä»¶è½¬æ¢ä¸º RTL ä»£ç . ä½†å®˜æ–¹æ–‡æ¡£ä¼šå®‰è£…å¾ˆå¤šä¸å¿…è¦çš„å·¥å…·, å¦‚æœåªè¦è£… SBT çš„è¯, å¯ä»¥åœ¨ Ubuntu 24.04 æ‰§è¡Œ:\n# æ›´æ–°åŒ…ç®¡ç†å™¨\nsudo apt-get update\n\n# å®‰è£…Java JDK 8 (SpinalHDLéœ€è¦)\nsudo apt-get install openjdk-8-jdk -y\n\n# è®¾ç½®Javaç‰ˆæœ¬ï¼ˆå¦‚æœç³»ç»Ÿæœ‰å¤šä¸ªJavaç‰ˆæœ¬ï¼‰\nsudo update-alternatives --config java\nsudo update-alternatives --config javac\n\n# å®‰è£…SBT (Scalaæ„å»ºå·¥å…·)\necho \"deb https://repo.scala-sbt.org/scalasbt/debian all main\" | sudo tee /etc/apt/sources.list.d/sbt.list\ncurl -sL \"https://keyserver.ubuntu.com/pks/lookup?op=get&search=0x2EE0EA64E40A89B84B2DF73499E82A75642AC823\" | sudo apt-key add\nsudo apt-get update\nsudo apt-get install sbt\néªŒè¯å®‰è£…:\nsbt --version\nç”Ÿæˆ VexRiscv çš„ RTL ä»£ç :\ngit clone https://github.com/SpinalHDL/VexRiscv.git\ncd VexRiscv\nsbt \"runMain vexriscv.demo.GenFull\"\nè¿è¡Œå®Œä¼šåœ¨æ ¹ç›®å½•äº§ç”Ÿ VexRiscv.v æ–‡ä»¶, å¯¼å…¥ Vivado å³å¯.",
    "crumbs": [
      "Environment Setup",
      "<span class='chapter-number'>5</span>Â  <span class='chapter-title'>FPGA å¼€å‘ç¯å¢ƒé…ç½®</span>"
    ]
  },
  {
    "objectID": "env-setup/env-setup.html#ysyx-ç¯å¢ƒæ­å»º",
    "href": "env-setup/env-setup.html#ysyx-ç¯å¢ƒæ­å»º",
    "title": "FPGA å¼€å‘ç¯å¢ƒé…ç½®",
    "section": "YSYX ç¯å¢ƒæ­å»º",
    "text": "YSYX ç¯å¢ƒæ­å»º\n\nè·Ÿè¸ªç¯å¢ƒæ­å»º (MacOS å’Œ Ubuntu 24.04)\nä¸ºäº†åŒæ—¶åœ¨ MacOS å’Œ Ubuntu 24.04 è¿›è¡Œ YSYX ä½œä¸šçš„æäº¤, å…ˆåœ¨ MacOS ä¸Šç”Ÿæˆä¸€å †å¯†é’¥:\nssh-keygen\nåå­—å¯ä»¥éšä¾¿èµ·, æ¯”å¦‚: ~/.ssh/id_ysyx_ed25519 å’Œ ~/.ssh/id_ysyx_ed25519.pub å³å¯, ç§é’¥ä¸è¦è®¾ç½®å¯†ç  (æŒ‰ Enter å³å¯). å…¬é’¥æ·»åŠ åˆ° GitHub çš„ SSH keys ä¸­. æ‰§è¡Œ:\nnslookup github.com\nå¦‚æœè¾“å‡ºç±»ä¼¼:\nServer:     198.18.0.2\nAddress:    198.18.0.2#53\n\nNon-authoritative answer:\nName:   github.com\nAddress: 198.18.0.57\nè¯´æ˜ç½‘ç»œç¯å¢ƒå­˜åœ¨ DNS åŠ«æŒ (å¯èƒ½æ˜¯æ¢¯å­æŠŠ æŠŠ github.com æ˜ å°„æˆäº†å‡çš„ IP åœ°å€ 198.18.0.57, æ‰€ä»¥ä½ çš„è®¾å¤‡æ ¹æœ¬æ²¡æ³•è®¿é—® GitHub çš„çœŸå®æœåŠ¡å™¨ (å¯¼è‡´ SSH å¤±è´¥)). è§£å†³æ–¹æ³•: é…ç½® ~/.ssh/config èµ°ç«¯å£ 443:\n\n\n~/.ssh/config\n\n# Add this to your ~/.ssh/config file\nHost github.com\n    HostName ssh.github.com\n    Port 443\n    User git\n    IdentityFile ~/.ssh/id_ysyx_ed25519\n    IdentitiesOnly yes\n\nè¿è¡Œ:\nssh -T git@github.com\nå¦‚æœè¾“å‡º:\nHi &lt;YourName&gt;! You've successfully authenticated, but GitHub does not provide shell access.\nè¯´æ˜ SSH è¿æ¥æˆåŠŸ. ç„¶åæŒ‰ç…§ YSYX E3 æ‰§è¡Œ:\ngit clone -b master git@github.com:OSCPU/ysyx-workbench.git\nå³å¯. æŒ‰ç…§å®˜æ–¹çš„è¯´æ³•å…ˆç©ä¸€ä¸‹, æŠŠè¯¥æ‰§è¡Œçš„éƒ½æ‰§è¡Œäº†, æ¯”å¦‚:\ngit branch -m master\nbash init.sh nemu\nbash init.sh abstract-machine\nç­‰ç­‰ (è®©ä»–å…ˆæœ‰ä¸€äº› git log). ç„¶ååˆ›å»ºä¸€ä¸ª Private çš„ GitHub Repo, ä¸ä½ æœ¬åœ°çš„ ysyx-workbench ç›®å½•å…³è”:\n# å…ˆæŠŠåŸæ¥çš„ origin æ”¹ä¸ªåå­—ï¼Œæ¯”å¦‚ oscpu\ngit remote rename origin oscpu\n\n# ç„¶åæ·»åŠ ä½ è‡ªå·±çš„ä»“åº“ä¸ºæ–°çš„ origin\ngit remote add origin https://github.com/&lt;Yourname&gt;/ysyx-workbench.git\nç„¶å push åˆ° origin (ä¸æ˜¯ oscpu) å³å¯.\nåœ¨ Ubuntu 24.04 ä¸Š, åŒæ ·å°†æ–‡ä»¶ ~/.ssh/id_ysyx_ed25519 å¤åˆ¶è¿‡å», ç„¶åæ‰§è¡Œ:\nchmod 600 ~/.ssh/id_ysyx_ed25519\nls -la ~/.ssh/id_ysyx_ed25519\nchmod 700 ~/.ssh\nls -ld ~/.ssh\nssh -T git@github.com\nå¦‚æœæˆåŠŸ, å°†ä½ è‡ªå·±çš„ ysyx-workbench ä»“åº“ clone åˆ° Ubuntu ä¸Š:\ngit clone git@github.com:&lt;Yourname&gt;/ysyx-workbench.git\nå¯ä»¥é€šè¿‡\ngit log tracer-ysyx\næŸ¥çœ‹ç³»ç»Ÿè·Ÿè¸ªæ—¥å¿—.\n\n\nNEMU ç¯å¢ƒæ­å»º (Ubuntu 24.04)\nå¦‚æœ make run å¤±è´¥, åˆ™å¯èƒ½éœ€è¦:\necho $NEMU_HOME # å¦‚æœæ²¡æœ‰è¾“å‡º, åˆ™éœ€è¦è®¾ç½® NEMU_HOME ç¯å¢ƒå˜é‡\necho \"export NEMU_HOME=/home/marcobisky/LocalFiles/LIYUN/proj/ysyx-workbench/nemu\" &gt;&gt; ~/.bashrc # æ¢æˆä½ çš„ nemu è·¯å¾„\nsource ~/.bashrc && echo $NEMU_HOME\n\nmake menuconfig # å¦‚æœå¤±è´¥, åˆ™å®‰è£…ç¼ºå¤±çš„åº“ç„¶åé‡æ–°è¿è¡Œ.\nsudo apt update && sudo apt install bison flex\n\nmake run # å¦‚æœå¤±è´¥, åˆ™éœ€è¦æ£€æŸ¥é”™è¯¯ä¿¡æ¯å¹¶å®‰è£…ç¼ºå¤±çš„åº“, æ¯”å¦‚:\nsudo apt install libreadline-dev\nmake run è¿è¡Œåä¼šæœ‰ä¸€ä¸ªæ–­è¨€å¤±è´¥, è¿™æ˜¯æ•…æ„çš„ç»ƒä¹ æç¤º:\nWelcome to riscv32-NEMU!\nFor help, type \"help\"\n[src/monitor/monitor.c:35 welcome] Exercise: Please remove me in the source code and compile NEMU again.\nriscv32-nemu-interpreter: src/monitor/monitor.c:36: welcome: Assertion `0' failed.\nmake: *** [/home/marcobisky/LocalFiles/LIYUN/proj/ysyx-workbench/nemu/scripts/native.mk:38: run] Aborted (core dumped)\nåˆ é™¤ä»¥ä¸‹è¡Œå³å¯:\n\n\nsrc/monitor/monitor.c\n\n    assert(0);",
    "crumbs": [
      "Environment Setup",
      "<span class='chapter-number'>5</span>Â  <span class='chapter-title'>FPGA å¼€å‘ç¯å¢ƒé…ç½®</span>"
    ]
  },
  {
    "objectID": "eda-notes/eda-notes.html",
    "href": "eda-notes/eda-notes.html",
    "title": "EDA Notes ç¬”è®°",
    "section": "",
    "text": "Takeaways",
    "crumbs": [
      "EDA",
      "<span class='chapter-number'>6</span>Â  <span class='chapter-title'>EDA Notes ç¬”è®°</span>"
    ]
  },
  {
    "objectID": "eda-notes/eda-notes.html#takeaways",
    "href": "eda-notes/eda-notes.html#takeaways",
    "title": "EDA Notes ç¬”è®°",
    "section": "",
    "text": "å¤„å¤„éƒ½æ˜¯ä¼˜åŒ–é—®é¢˜, ä¸€èˆ¬çš„æ€è·¯å°±æ˜¯å…ˆ brainstorm ä½ èƒ½æƒ³åˆ°çš„è¦å‡å°çš„ã€Œå› ç´ ã€ (è¦å¢å¤§çš„è¯å¡«è´Ÿå·å³å¯), ç„¶åä¸€è‚¡è„‘å…¨åŠ èµ·æ¥ä½œä¸º Loss function. ç„¶å:\n\n[1] ç»™æˆ‘ä»¬çš„å¯å‘å°±æ˜¯å°†è¿™ä¸ªé—®é¢˜ç­‰ä»·å˜æˆä¸€ä¸ªè®­ç»ƒç¥ç»ç½‘ç»œçš„é—®é¢˜, åˆ©ç”¨ torch çš„ç”Ÿæ€æ¥å¹¶è¡Œè®¡ç®—.\nå¦‚æœ Loss function é‡Œæœ‰ä¸å¯å¾®çš„éƒ¨åˆ†. ä¸¤ç§åŠæ³•:\n\nç›´æ¥åˆ†æ®µå‡½æ•°å“ˆå“ˆå“ˆ (åæ­£ torch é‡Œé¢ä¹Ÿæ˜¯ç”¨æŸ¥æ‰¾è¡¨ç®—çš„æ¢¯åº¦, å®ƒä¹Ÿä¸çŸ¥é“å®ƒä¼˜åŒ–çš„å‡½æ•°å¯ä¸å¯å¾®å“ˆå“ˆ, è¿™ä¸ªåŠæ³•åœ¨ [2] å«åš subgradient).\nç”¨æŸç§å¹³æ»‘çš„æ–¹æ³•æ¥å¼ºè¡Œå¯å¾®, æ–¹æ³•å¾ˆå¤š, ä½ ä¹Ÿå¯ä»¥è‡ªå·±è®¾è®¡.\n\n\nNet weight [1] çš„ idea å‘Šè¯‰æˆ‘ä»¬æœ‰äº›éš¾ä»¥å•è¯»å¼€ä¸€ä¸ªè¡¨è¾¾å¼çš„ã€Œå› ç´ ã€å¯ä»¥èå…¥å…¶å®ƒçš„ã€Œå› ç´ ã€é‡Œ!",
    "crumbs": [
      "EDA",
      "<span class='chapter-number'>6</span>Â  <span class='chapter-title'>EDA Notes ç¬”è®°</span>"
    ]
  },
  {
    "objectID": "eda-notes/eda-notes.html#sec-eda-terms",
    "href": "eda-notes/eda-notes.html#sec-eda-terms",
    "title": "EDA Notes ç¬”è®°",
    "section": "Some Terms",
    "text": "Some Terms\n\nHypergraph è¶…å›¾: å›¾çš„ä¸€ç§æ¨å¹¿, Netlist å¸¸è¢«å»ºæ¨¡æˆ (Directed [1]) hypergraph \\((V, E)\\) (edge å¯ä»¥æœ‰å¤šä¸ª vertex).\n\n\\(V\\) ä¸­çš„å…ƒç´ ä»£è¡¨ pin.\n\\(E\\) ä¸­çš„å…ƒç´ ç§°ä¸ºä¸€ä¸ª net.\n\nLayout: å…ƒä»¶æˆ–ç”µè·¯çš„ electric function çš„å‡ ä½•å›¾å½¢è¡¨ç¤º [3].\nStandard Cell (std cell) æ ‡å‡†å•å…ƒ: ä¸€ç»„å®ç°é€»è¾‘é—¨çš„ç‰©ç†å•å…ƒ (AND, OR, NOT, NAND, etc.) [3]. ä»–ä»¬è¿‡äºåŸºç¡€ä»¥è‡³äºè¢«ç§°ä¸º â€œstandardâ€.\n\n\n\n\n\n\nFigureÂ 1: NOT å’Œ NAND çš„ layout [3]\n\n\n\n\n\n\n\n\n\n\n\n\nFigureÂ 2: Std cell height ä¸ä¸€å®šç­‰äº row height [3].",
    "crumbs": [
      "EDA",
      "<span class='chapter-number'>6</span>Â  <span class='chapter-title'>EDA Notes ç¬”è®°</span>"
    ]
  },
  {
    "objectID": "eda-notes/eda-notes.html#placement-å¸ƒå±€",
    "href": "eda-notes/eda-notes.html#placement-å¸ƒå±€",
    "title": "EDA Notes ç¬”è®°",
    "section": "Placement å¸ƒå±€",
    "text": "Placement å¸ƒå±€\n\nä¸‰ä¸ªé˜¶æ®µ\n\nGlobal (coarse/initial) placement: æŠŠ cell/macro ç²—ç•¥åœ°æ”¾ç½®åœ¨èŠ¯ç‰‡ä¸Šçš„è¿‡ç¨‹ (ä¸å¿…å¯¹é½ row/site, å•å…ƒä¹‹é—´å…è®¸é‡å , ä½†å…¶å®ä¼šå°½é‡é¿å…é‡å ) [3].\n\n\n\n\n\n\nFigureÂ 3: Legalization æŠŠ cell/macro å¸é™„åˆ°æœ€è¿‘çš„ row/site ä¸Šå¹¶æ¨å¼€é‡å  [3]\n\n\n\nLegalization åˆæ³•åŒ–: æ¶ˆé™¤é‡å å’Œåœ¨ä¸¤ä¸ªæ–¹å‘å¯¹é½çš„è¿‡ç¨‹ (è§ FigureÂ fig-legalization). Cell/macro ä¸èƒ½éšä¾¿æ”¾ç½®, è€Œè¦åœ¨ä¸¤ä¸ªæ–¹å‘å¯¹é½:\n\nRow: è§ FigureÂ fig-layout, æ¯ä¸ª std cell çš„ä¸Šä¸‹ä¸ºè¯¥ cell çš„ä¾›ç”µ metal (ä¸Š VDD ä¸‹ GND), æˆ‘ä»¬å¸Œæœ›æ¯ä¸ª std cell çš„è¿™ä¸¤ä¸ª metal å…±çº¿, è¿™æ ·æ‰æ–¹ä¾¿æä¾›åŒæ„çš„ä¾›ç”µ. è‡ªç„¶çš„, æ‰€æœ‰ cell/macro ä¸èƒ½éšä¾¿æ”¾ç½®, è€Œè¦åœ¨æ°´å¹³æ–¹å‘æˆä¸€æ¡çº¿, ä½¿å¾— die æœ‰â€œä¸€å±‚ä¸€å±‚â€çš„æ¦‚å¿µ, æ¯ä¸€å±‚ç§°ä¸ºä¸€ä¸ª row. Row height ç­‰äº std cell height; Row åˆ†éš”çº¿ VDD å’Œ GND äº¤æ›¿.\nSite: Row å¼•å…¥äº†ã€Œå±‚ã€, è€Œ site ç»™æ¯ä¸€å±‚ä¹Ÿæ•°å­—åŒ–å¼•å…¥äº†ã€Œé—¨ç‰Œå·ã€, æ¯ä¸ª cell/macro å¿…é¡»å¯¹é½åˆ° row å’Œ site è¾¹ç•Œ!\n\n\n\n\n\n\n\n\n\n\n\nFigureÂ 4: Cell/macro å¿…é¡»æ”¾åœ¨ row ä¸Š [3].\n\n\n\n\n\n\n\n\n\n\n\nFigureÂ 5: Std cell å¿…é¡»ä¸Šä¸‹å¯¹é½ row, å·¦å³å¯¹é½ site [3].\n\n\n\n\n\n\n\nDetailed placement\n\n\n\nWirelength Model\n\n\n\n\n\n\nFigureÂ 6: ä¸¤ç§ä¼°è®¡åç»­å¸ƒçº¿æ—¶çº¿é•¿çš„æ¨¡å‹: 1. HPWL; 2. é€šè¿‡æ„å»º RSMT æ¥è®¡ç®— [4].\n\n\n\n\n\nDensity Model\n\nBin: ä»…ä»…æ˜¯ä¸ºäº†æ–¹ä¾¿è®¡ç®—1å¸ƒå±€çš„å¯†åº¦ [5] (å³æœ‰é™å…ƒæ–¹æ³•), æ•´ä¸ª die è¢«åˆ’åˆ†ä¸ºè‹¥å¹²ä¸ªå°çš„çŸ©å½¢åŒºåŸŸ (åšåº¦è·Ÿ die çš„åšåº¦ä¸€æ ·), æ¯ä¸ªå°åŒºåŸŸç§°ä¸ºä¸€ä¸ª bin [6] (è§ FigureÂ fig-bindemo). æ‰€æœ‰çš„ bin ç»„æˆçš„é›†åˆè®°ä½œ \\(B\\).\n\n\n\n\n\n\nFigureÂ 7: æ­¤å›¾ä¸­ bin çš„é«˜åº¦æ˜¯ row height çš„ \\(4\\) å€ [3]\n\n\n\n\n1Â æ³¨æ„åŒºåˆ† bin å’Œ row/site å›´æˆçš„å°æ–¹æ ¼! å‰è€…æ˜¯ä¸ºäº†è®¡ç®—å¯†åº¦è€Œäººä¸ºåˆ’åˆ†çš„åŒºåŸŸ, åè€…æ˜¯ä¸ºäº†æ”¾ç½® cell/macro è€Œåˆ’åˆ†çš„åŒºåŸŸ.\n\nTiming Model\n\nå•ç‹¬å¼•å…¥è¡¡é‡ Timing çš„ explicit form æ˜¯å›°éš¾çš„ (ä¸ºä»€ä¹ˆ?). äºæ˜¯ [1] å¤©æ‰èˆ¬åœ°é€šè¿‡å¼•å…¥ net weight å°† timing çš„ä¿¡æ¯èåˆè¿› wirelength model é‡Œ ä»è€Œä½¿å¾—ä¼˜åŒ–è¿‡ç¨‹è€ƒè™‘äº† timing å› ç´ !!\n\nTODO",
    "crumbs": [
      "EDA",
      "<span class='chapter-number'>6</span>Â  <span class='chapter-title'>EDA Notes ç¬”è®°</span>"
    ]
  },
  {
    "objectID": "eda-notes/eda-notes.html#references",
    "href": "eda-notes/eda-notes.html#references",
    "title": "EDA Notes ç¬”è®°",
    "section": "References",
    "text": "References\n\n\n\n\n[1] P. Liao, D. Guo, Z. Guo, S. Liu, Y. Lin, and B. Yu, â€œDREAMPlace 4.0: Timing-driven placement with momentum-based net weighting and lagrangian-based refinement,â€ IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 42, pp. 3374â€“3387, Jan. 2023, doi: 10.1109/tcad.2023.3240132\n\n\n[2] P. Liao, Y. Zhao, D. Guo, Y. Lin, and B. Yu, â€œAnalytical die-to-die 3D placement with bistratal wirelength model and GPU acceleration.â€ 2023. Available: https://arxiv.org/abs/2310.07424\n\n\n[3] J. Monteiro, â€œAlgorithms to improve area density utilization, routability and timing during detailed placement and legalization of VLSI circuits,â€ PhD thesis, 2019.\n\n\n[4] iEDA, â€œA7-VLSI auto placement for circuit cells.â€ Oscc.cc, Aug. 2024. Available: https://ieda.oscc.cc/en/train/practice/algorithms/a7.html. [Accessed: Dec. 05, 2025]\n\n\n[5] iEDA, â€œ8.3 layout problems and modeling.â€ Oscc.cc, Aug. 2024. Available: https://ieda.oscc.cc/en/train/eda/eda-model/8_3_palcement.html. [Accessed: Dec. 05, 2025]\n\n\n[6] Y. Zhao, P. Liao, S. Liu, J. Jiang, Y. Lin, and B. Yu, â€œAnalytical heterogeneous die-to-die 3D placement with macros.â€ 2024. Available: https://arxiv.org/abs/2403.09070",
    "crumbs": [
      "EDA",
      "<span class='chapter-number'>6</span>Â  <span class='chapter-title'>EDA Notes ç¬”è®°</span>"
    ]
  },
  {
    "objectID": "eda-3d-placement/eda-3d-placement.html",
    "href": "eda-3d-placement/eda-3d-placement.html",
    "title": "EDA: 3D IC Placement",
    "section": "",
    "text": "3D Global Placement",
    "crumbs": [
      "EDA",
      "<span class='chapter-number'>7</span>Â  <span class='chapter-title'>EDA: 3D IC Placement</span>"
    ]
  },
  {
    "objectID": "eda-3d-placement/eda-3d-placement.html#d-global-placement",
    "href": "eda-3d-placement/eda-3d-placement.html#d-global-placement",
    "title": "EDA: 3D IC Placement",
    "section": "",
    "text": "ç›®å‰ä¸ºä¹±åº. æ‰€æœ‰ terms è§ Glossary åè¯è§£é‡Š.\n\n\nProblem Formulation\nç»™å®š Netlist \\((V, E)\\), ç»™å‡ºæ¯ä¸ª cell çš„æ¯ä¸ª pin çš„ 3D åæ ‡ \\((x, y, z)\\), ä½¿å¾—æŸä¸ªç›®æ ‡å‡½æ•° \\(L\\) (å¦‚ wirelength + density + timing) æœ€å°.\n\nå·²çŸ¥:\n\ncell å’Œ macro éƒ½æ˜¯é•¿æ–¹ä½“, æ‰€æœ‰ cell çš„é«˜åº¦ \\(z\\) ç»Ÿä¸€ä¸ºæ‰€åœ¨ die çš„åšåº¦ (ä¸”ä¸¤ä¸ª die åšåº¦ä¸€æ ·) [1]. æ‰€æœ‰ std cell å®½åº¦å‡ä¸º row height. è€Œä¸”ç»™å®š Macro & std cell library.\n\\(z\\) ä¸ºäºŒå€¼ (top/bottom die).\nHBT å¤§å°å’Œ pitch å·²çŸ¥, pin spacing ä¸Šé™ å’Œ die boundary å·²çŸ¥.\nä¸Šä¸‹ die row ä¿¡æ¯.\n\nçº¦æŸ:\n\nHBT åœ¨ä¸¤ä¸ª die çš„è¡¨é¢ (æœ‰å¤§å°, pitch è¦æ±‚ (æ¯” cell size å¤§å¾ˆå¤š) å’Œæ•°é‡ä¸Šé™ (æ¯åŠ ä¸€ä¸ª HBT ä¼šæœ‰ç›¸åŒå¤§å°çš„æƒ©ç½š)).\nå¦‚æœä¸€ä¸ª net è·¨å±‚ (â€œSplit netâ€), åˆ™å¿…é¡»æ’å…¥ä¸”ä»…æ’å…¥ä¸€ä¸ª HBT.\nHeterogeneous tech ä¸åŒå·¥è‰º: ä¸Š die å’Œä¸‹ die çš„å·¥è‰ºä¸åŒ, æ¯”å¦‚å¦‚æœä¸Š die çš„å·¥è‰ºè¾ƒå·®, åŒä¸€ä¸ª AND é—¨æ”¾åœ¨ä¸Š die ä¸Šçš„å é¢ç§¯ä¼šæ›´å¤§. ä¸åŒå·¥è‰ºçš„ cell characteristic, cell height, cell size, cell pin locations å¯èƒ½ä¸åŒ [1].\n\n\n\n\n\n\nFigureÂ 1: ç”±äºä¸Šä¸‹ die å·¥è‰ºä¸åŒ, åŒä¸€ä¸ª cell/macro åœ¨ä¸åŒ die ä¸Šå é¢ç§¯ä¸åŒ [2]\n\n\n\næ‰€æœ‰ std cell å¿…é¡»æ”¾åœ¨ row ä¸Š (macro ä¸åšè¦æ±‚), ä¸”ä»»æ„ä¸¤ä¸ªå…ƒä»¶ä¸èƒ½é‡å  [1].\nä¸Šä¸‹ die çš„ utilization ratio (æ‰€æœ‰è¯¥ die çš„ cell/macro area ä¹‹å’Œé™¤ä»¥è¯¥ die é¢ç§¯) æœ‰ä¸Šé™ (åˆ†åˆ«è®°ä½œ \\(u^+, u^-\\) [1], cell ä¸èƒ½å…¨æŒ¤åœ¨ä¸€è¾¹).\nstd cell ä¸èƒ½æ—‹è½¬ (R0). Macroåªèƒ½æ—‹è½¬ R0/R90/R180/R270. cell å’Œ macro éƒ½ä¸èƒ½é•œåƒ.\n\næ±‚è§£:\n\nä¸Š/ä¸‹ die placement ç»“æœ (æ¯ä¸ª cell å·¦ä¸‹è§’åæ ‡å’Œæ—‹è½¬è§’åº¦).\nHBT placement ç»“æœ (åŠ ä¸Š net ä¿¡æ¯)\n\n\n\n\nLoss Function ç›®æ ‡å‡½æ•°æ„æˆ\n\nePlace\n\nåŠ¨æœº: ä¸ºäº†ä½¿ cell ä¹‹é—´ä¿æŒè·ç¦», ç”¨ç”µåœºçš„æ’æ–¥åŠ›æ¥å»ºæ¨¡è¿™ä¸ªè¿‡ç¨‹ [3].\nç”µè·é‡ \\(q\\) ç”¨ cell çš„ä½“ç§¯è¡¨ç¤º, å¤§ cell å¯¹å…¶å®ƒ cell çš„æ’æ–¥åŠ›å¾ˆå¤§.\nç”¨æ€» potential energy æ¥ä½œä¸º \\(L\\) çš„ä¸€éƒ¨åˆ† (å¸Œæœ› cell ä¹‹é—´è·ç¦»æ›´è¿œ), è·Ÿ wirelength æ˜¯å†²çªçš„ç›®æ ‡.\nFillers: ä¸ºäº†è§£å†³ maximum utilization constraint è€Œæå‡ºçš„å‡è±¡çš„å¸¦ç”µæ¶²ä½“. æœ‰ä¸¤ç±» fillers:\n\nz-fixed fillers: æƒ³è±¡ä¸Š/ä¸‹ die æ˜¯ä¸¤ä¸ªç‹¬ç«‹å°é—­çš„é•¿æ–¹ä½“å®¹å™¨, ä»¥ top die ä¸ºä¾‹, å¦‚æœ \\(u^+ = 80\\%\\), åˆ™åŠ å…¥ä½“ç§¯ä¸º top die æ€»ä½“ç§¯ \\(20\\%\\) çš„æ¶²ä½“ [1], bottom die åŒç†. è¯¥æ¶²ä½“å¯†åº¦å‡åŒ€, å®¹æ˜“æƒ³è±¡å½“ cell å¤ªå¤šæ—¶, æ¶²ä½“ä¼šæŠŠ cell æŒ¤åˆ°å¦ä¸€å±‚å» (è€Œæ¶²ä½“æœ¬èº«ä¸ä¼šè·¨å±‚).\n\nInitialization: å‡åŒ€åœ°æ»´çŒåœ¨è¯¥å±‚ die ä¸Š [3], [4].\n\nfree fillers: å°†ä¸Šä¸‹ die ä½œä¸ºä¸€ä¸ªæ•´ä½“çš„ã€Œå¤§å®¹å™¨ã€\\(\\Omega\\) [2], cell å’Œ macro æµ®åœ¨å…¶ä¸­, å®ƒä»¬æ€»ä½“ç§¯æ˜¯å›ºå®šçš„, é‚£ä¹ˆå‰©ä¸‹çš„ç©ºé—´ \\(\\text{vol}_{fr}\\) (ä¹Ÿæ˜¯å›ºå®šçš„) å¡«æ»¡äº† free fillers. å…·ä½“åŸå› ä¸æ˜, å¯èƒ½æ˜¯ä¸ºäº†ç¼“å†²? ä¹Ÿå¯ä»¥ä¸ç”¨ (E.g., [5] æ²¡æœ‰ç”¨ free fillers)\n\nInitialization: [2] çš„æ–¹æ³•æ˜¯: æƒ³è±¡æœ‰ä½“ç§¯ä¸º \\(\\text{vol}_{fr}\\) çš„æ¶²ä½“, ç”¨æ»´çŒæŒ‰ç…§ä»¥ \\(\\Omega\\) ä¸­å¿ƒä¸ºå‡å€¼çš„æ­£æ€åˆ†å¸ƒé€æ»´æ»´åœ¨ã€Œå¤§å®¹å™¨ã€å†… (é‡åˆçš„æ¶²æ»´ä¸åˆå¹¶, æ‰€ä»¥å¯†åº¦å¯èƒ½ä¸å‡åŒ€).\n\n\nCell å’Œ macro çš„ initialization: è·Ÿ free filler ä¸€æ¨¡ä¸€æ · [4], ä¹Ÿæ˜¯ç”¨æ»´çŒçš„æ–¹æ³•.\n\n\n\n\n\n\n\nFigureÂ 2: z-fixed fillers (gray); macros (red); std cells (top/bottom, blue); free filler (hide) [2]\n\n\n\n\n\nTotal half-perimeter wirelength (HPWL)\n\nåŠ¨æœº: åŒä¸€ä¸ª net çš„ pin ä¸è¦å¤ªåˆ†æ•£ä»¥è‡³äºè¿æ¥çš„å¯¼çº¿å¤ªé•¿.\nä¸Šä¸‹ die éƒ½å¯ä»¥åˆ†åˆ«ç®—å‡ºä¸€ä¸ª HPWL, ç„¶åæ±‚å’Œ. (HBT ç”¨ä¸­å¿ƒç‚¹ä½ç½®æ¥ç®— [1])\n\n\n\n\næ•°æ®æ ¼å¼è¦æ±‚\n\nä¸Šä¸‹ die çš„ bottom-left corner è§„å®šåæ ‡ä¸º \\((0, 0)\\), ä¸”åŒåæ ‡ä»£è¡¨ç‰©ç†ä¸Šçš„åŒä¸€ä½ç½® (E.g., top die çš„ (10, 20) å’Œ bottom die çš„ (10, 20) æ˜¯å‚ç›´å¯¹é½çš„) [1].",
    "crumbs": [
      "EDA",
      "<span class='chapter-number'>7</span>Â  <span class='chapter-title'>EDA: 3D IC Placement</span>"
    ]
  },
  {
    "objectID": "eda-3d-placement/eda-3d-placement.html#dreamplace-naming-manual-å‘½åæ³•",
    "href": "eda-3d-placement/eda-3d-placement.html#dreamplace-naming-manual-å‘½åæ³•",
    "title": "EDA: 3D IC Placement",
    "section": "DREAMPlace Naming Manual å‘½åæ³•",
    "text": "DREAMPlace Naming Manual å‘½åæ³•\n\nflat_netpin, netpin_start: è§ä¸‹æ–¹ pin-list è¡¨ç¤ºæ³• (CSR).\n\n\n\n\n\n\n\n\npin-list è¡¨ç¤ºæ³• (CSR)\n\n\n\n\n\næˆ‘ä»¬çš„ç›®æ ‡æ˜¯è®¾è®¡ä¸€ç§å‚¨å­˜ net-pin å¯¹åº”å…³ç³»çš„æ•°æ®ç»“æ„. é¦–å…ˆå°†æ‰€æœ‰ net çš„æ‰€æœ‰ pin å®‰æ’ä¸Šå…¨å±€ç´¢å¼•. E.g., å‡è®¾æˆ‘ä»¬æœ‰ \\(3\\) ä¸ª net, åˆ†åˆ«åŒ…å«ä»¥ä¸‹ pin (ç”¨å…¨å±€ç´¢å¼•è¡¨ç¤º):\nnet0 = [p1, p7, p3]\nnet1 = [p8, p2]\nnet2 = [p6, p5, p9, p4]\nå°†ä¸Šè¿° pin å±•å¹³æ¥å®šä¹‰ flat_netpin æ•°ç»„:\nflat_netpin = [p1, p7, p3, p8, p2, p6, p5, p9, p4]\nå½“ç„¶å®é™…ä¸Šæˆ‘ä»¬ä¼šç”¨ pin çš„å…¨å±€ç´¢å¼•å€¼æ¥è¡¨ç¤º pin:\nint flat_netpin[] = {1, 7, 3, 8, 2, 6, 5, 9, 4};\nå†å®šä¹‰ netpin_start æ•°ç»„æ¥è®°å½•æ¯ä¸ª net çš„èµ·å§‹ä½ç½®:\nint netpin_start[] = {0, 3, 5, 9};\nè¿™æ ·, net-pin å¯¹åº”å…³ç³»å°±ç¼–ç åœ¨äº†ä¸¤ä¸ªæ•°ç»„ flat_netpin å’Œ netpin_start ä¸­. è¿™ç§æ–¹æ³• èŠ‚çœå†…å­˜ç©ºé—´ã€æ–¹ä¾¿ GPU å¹¶è¡Œå¤„ç†.\n\n\n\n\n\nDatabase æ•°æ®åº“\n\nPlace2D\n\nIndex è§„åˆ™: layer = 0 (top), 1 (bottom), 2 (HBT).\nxl(0), yl(0), xh(0), yh(0): Top die å¯æ”¾ç½® cell çš„åŒºåŸŸ (xlow, ylow, xhigh, yhigh).\n\nxl(2), yl(2), xh(2), yh(2): ä¸­é—´å±‚æ”¾ç½® bonding terminal çš„åŒºåŸŸ (æœ‰ padding).\n\nraw_xl(0), raw_yl(0), raw_xh(0), raw_yh(0); gp_xl(0), gp_yl(0), gp_xh(0), gp_yh(0): è·Ÿä¸Šé¢æ²¡åŒºåˆ« (å°±æ˜¯å¤åˆ¶).\ndie_area: Die é¢ç§¯ (&gt; (xh(0)-xl(0)) * (yh(0)-yl(0)) ).\nsite_width, row_height: Site çš„å®½åº¦å’Œé«˜åº¦.\nnum_physical_nodesï¼šåŸå§‹ placedb é‡Œçš„æ‰€æœ‰ node æ•° (movable + å›ºå®š + IO + HBT), è¿˜æ²¡åŠ  filler.\nnum_movable_nodesï¼šæ‰€æœ‰ movable nodes æ•° (å¯¹ 2D æƒ…å½¢å°±æ˜¯ num_nodes - num_terminals).\nnum_total_all_nodesï¼šæŒ‰ pin map æ•°å‡ºæ¥çš„ node æ•°, è¦æ±‚å’Œ num_movable_nodes ä¸€è‡´ (æœ‰ assert).\nnum_nets / num_pinsï¼šæ™®é€šæ„ä¹‰ä¸Šçš„ nets / pins æ•°ç›®.\nnum_movable_pinsï¼šå¯åŠ¨èŠ‚ç‚¹ + IO èŠ‚ç‚¹ä¸Šçš„ pin æ€»æ•° (å› ä¸º IO ä¹Ÿè¦å‚ä¸å¸ƒçº¿ / timing).\nnum_bonding_terminalsï¼šæ’å…¥çš„ HBT ä¸ªæ•°.\n\n\n\nops/partition\n\nnode_partition_mask = [1, 1, 0, 0]: è¡¨ç¤ºå‰ä¸¤ä¸ª node åœ¨ bottom die, åä¸¤ä¸ªåœ¨ top die.\nnet_bonding_terminal_mask = [0, 1, 0]: è¡¨ç¤ºåªæœ‰ç¬¬äºŒä¸ª net è·¨å±‚ (éœ€è¦ HBT).",
    "crumbs": [
      "EDA",
      "<span class='chapter-number'>7</span>Â  <span class='chapter-title'>EDA: 3D IC Placement</span>"
    ]
  },
  {
    "objectID": "eda-3d-placement/eda-3d-placement.html#environment-setup",
    "href": "eda-3d-placement/eda-3d-placement.html#environment-setup",
    "title": "EDA: 3D IC Placement",
    "section": "Environment Setup",
    "text": "Environment Setup\n\n\n\n\n\n\n\nMacOS (æœªæˆåŠŸ)\n\n\n\n\n\nClone ä»“åº“:\ngit clone &lt;repository-url&gt;\ngit submodule update --init --recursive\nåˆ›å»º Python ç¯å¢ƒ:\nconda create -n cupid python=3.9\nconda activate cupid\npip install torch torchvision torchaudio\npip install pyunpack patool matplotlib cairocffi pkgconfig scipy\npip install \"numpy&gt;=1.15.4,&lt;2.0\"\npip install setuptools\nmkdir -p build\ncd build\nå®‰è£… openMP æ”¯æŒ:\nbrew install libomp\nbrew --prefix libomp\nexport OpenMP_ROOT=/opt/homebrew/opt/libomp\nexport OpenMP_CXX_FLAGS=\"-Xpreprocessor -fopenmp -I/opt/homebrew/opt/libomp/include\"\nexport OpenMP_CXX_LIB_NAMES=\"omp\"\nexport OpenMP_omp_LIBRARY=/opt/homebrew/opt/libomp/lib/libomp.dylib\nå®‰è£… bison:\nbrew install bison\n\n\n\n\n\n\n\n\n[1] K.-S. Hu, H.-Y. Chi, I.-J. Lin, Y.-H. Wu, W.-H. Chen, and Y.-T. Hsieh, â€œInvited paper: 2023 ICCAD CAD contest problem b: 3D placement with macros,â€ in 2023 IEEE/ACM international conference on computer aided design (ICCAD), 2023, pp. 1â€“6. doi: 10.1109/ICCAD57390.2023.10323747\n\n\n[2] Y. Zhao, P. Liao, S. Liu, J. Jiang, Y. Lin, and B. Yu, â€œAnalytical heterogeneous die-to-die 3D placement with macros.â€ 2024. Available: https://arxiv.org/abs/2403.09070\n\n\n[3] J. Lu et al., â€œePlace: Electrostatics-based placement using fast fourier transform and nesterovâ€™s method,â€ ACM Trans. Des. Autom. Electron. Syst., vol. 20, no. 2, Mar. 2015, doi: 10.1145/2699873. Available: https://doi.org/10.1145/2699873\n\n\n[4] P. Liao, Y. Zhao, D. Guo, Y. Lin, and B. Yu, â€œAnalytical die-to-die 3D placement with bistratal wirelength model and GPU acceleration.â€ 2023. Available: https://arxiv.org/abs/2310.07424\n\n\n[5] Y.-J. Chen, C.-H. Hsieh, P.-H. Su, S.-H. Chen, and Y.-W. Chang, â€œMixed-size 3D analytical placement with heterogeneous technology nodes,â€ in Proceedings of the 61st ACM/IEEE design automation conference, in DAC â€™24. New York, NY, USA: Association for Computing Machinery, 2024. doi: 10.1145/3649329.3657370. Available: https://doi.org/10.1145/3649329.3657370",
    "crumbs": [
      "EDA",
      "<span class='chapter-number'>7</span>Â  <span class='chapter-title'>EDA: 3D IC Placement</span>"
    ]
  },
  {
    "objectID": "c-riscv-asm/c-riscv-asm.html",
    "href": "c-riscv-asm/c-riscv-asm.html",
    "title": "C å’Œ RISCV æ±‡ç¼–",
    "section": "",
    "text": "C ç¼–è¯‘è¿‡ç¨‹\nè£…å¥½ RISCV ç¼–è¯‘å·¥å…·é“¾, åˆ›å»ºä¸€ä¸ªç®€å•çš„ C è¯­è¨€ç¨‹åº hello.c:\nè¿è¡Œ:\nç”¨ riscv32-unknown-elf-readelf æŸ¥çœ‹ç”Ÿæˆçš„ .o æ–‡ä»¶:\nå¾—åˆ°:\nå†æŸ¥çœ‹ Section ä¿¡æ¯:\nå¾—åˆ°:\nå¯¹ .o æ–‡ä»¶è¿›è¡Œåæ±‡ç¼–:\nå¾—åˆ°:",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>8</span>Â  <span class='chapter-title'>C å’Œ RISCV æ±‡ç¼–</span>"
    ]
  },
  {
    "objectID": "c-riscv-asm/c-riscv-asm.html#c-ç¼–è¯‘è¿‡ç¨‹",
    "href": "c-riscv-asm/c-riscv-asm.html#c-ç¼–è¯‘è¿‡ç¨‹",
    "title": "C å’Œ RISCV æ±‡ç¼–",
    "section": "",
    "text": "Compiler, Assembler, Linker:\n\nWatch this video\n\n\ngcc ç¼–è¯‘é€‰é¡¹:\n\n-E: åªé¢„å¤„ç†, ä¸ç¼–è¯‘.\n-S: ç”Ÿæˆæ±‡ç¼–ä»£ç  (.s æ–‡ä»¶)\n-c: åªç¼–è¯‘, ä¸é“¾æ¥. (ç”Ÿæˆ .o æ–‡ä»¶)\n-o &lt;file&gt;: æŒ‡å®šè¾“å‡ºæ–‡ä»¶å.\n-g: åœ¨è¾“å‡ºçš„æ–‡ä»¶ä¸­åŠ å…¥æ”¯æŒè°ƒè¯•çš„ä¿¡æ¯.\n-v (verbose): æ˜¾ç¤ºç¼–è¯‘è¿‡ç¨‹ä¸­çš„è¯¦ç»†ä¿¡æ¯.\n\n\n\n\n\n\n\nç¼–è¯‘è¿‡ç¨‹\n\n\n\n\n\nhello.c\n\n#include &lt;stdio.h&gt;\n\nint global_init = 0x11111111;\nconst int global_const = 0x22222222;\n\nvoid main()\n{\n    static int static_var = 0x33333333;\n    static int static_var_uninit;\n    int auto_var = 0x44444444;\n    printf(\"hello world!\\n\");\n    return;\n}\n\n\nriscv32-unknown-elf-gcc -c hello.c -o hello.o # åªç¼–è¯‘, ä¸é“¾æ¥\n\nriscv32-unknown-elf-readelf -h hello.o &gt; header_info.log # æŸ¥çœ‹ Header ä¿¡æ¯, å¹¶è¾“å‡ºåˆ°æ–‡ä»¶\n\n\n\nheader_info.log\n\nELF Header:\n  Magic:   7f 45 4c 46 01 01 01 00 00 00 00 00 00 00 00 00 \n  Class:                             ELF32\n  Data:                              2's complement, little endian\n  Version:                           1 (current)\n  OS/ABI:                            UNIX - System V\n  ABI Version:                       0\n  Type:                              REL (Relocatable file)\n  Machine:                           RISC-V\n  Version:                           0x1\n  Entry point address:               0x0\n  Start of program headers:          0 (bytes into file)\n  Start of section headers:          916 (bytes into file)\n  Flags:                             0x5, RVC, double-float ABI\n  Size of this header:               52 (bytes)\n  Size of program headers:           0 (bytes)\n  Number of program headers:         0\n  Size of section headers:           40 (bytes)\n  Number of section headers:         14\n  Section header string table index: 13\n\n\n\nriscv32-unknown-elf-readelf -S hello.o &gt; section_info.log # æŸ¥çœ‹ Section ä¿¡æ¯, å¹¶è¾“å‡ºåˆ°æ–‡ä»¶\n\n\n\nsection_info.log\n\nThere are 14 section headers, starting at offset 0x394:\n\nSection Headers:\n  [Nr] Name              Type            Addr     Off    Size   ES Flg Lk Inf Al\n  [ 0]                   NULL            00000000 000000 000000 00      0   0  0\n  [ 1] .text             PROGBITS        00000000 000034 00002e 00  AX  0   0  2\n  [ 2] .rela.text        RELA            00000000 0002d8 000048 0c   I 11   1  4\n  [ 3] .data             PROGBITS        00000000 000062 000000 00  WA  0   0  1\n  [ 4] .bss              NOBITS          00000000 000064 000004 00  WA  0   0  4\n  [ 5] .sdata            PROGBITS        00000000 000064 000008 00  WA  0   0  4\n  [ 6] .srodata          PROGBITS        00000000 00006c 000004 00   A  0   0  4\n  [ 7] .rodata           PROGBITS        00000000 000070 00000d 00   A  0   0  4\n  [ 8] .comment          PROGBITS        00000000 00007d 00001a 01  MS  0   0  1\n  [ 9] .note.GNU-stack   PROGBITS        00000000 000097 000000 00      0   0  1\n  [10] .riscv.attributes RISCV_ATTRIBUTE 00000000 000097 000066 00      0   0  1\n  [11] .symtab           SYMTAB          00000000 000100 000130 10     12  15  4\n  [12] .strtab           STRTAB          00000000 000230 0000a7 00      0   0  1\n  [13] .shstrtab         STRTAB          00000000 000320 000074 00      0   0  1\nKey to Flags:\n  W (write), A (alloc), X (execute), M (merge), S (strings), I (info),\n  L (link order), O (extra OS processing required), G (group), T (TLS),\n  C (compressed), x (unknown), o (OS specific), E (exclude),\n  D (mbind), p (processor specific)\n\n\n\nriscv32-unknown-elf-objdump -S hello.o &gt; disassembly.s # åæ±‡ç¼–, å¹¶è¾“å‡ºåˆ°æ–‡ä»¶\n\n\n\ndisassembly.s\n\n\nhello.o:     file format elf32-littleriscv\n\n\nDisassembly of section .text:\n\n00000000 &lt;main&gt;:\n   0:   1101                    addi    sp,sp,-32\n   2:   ce06                    sw  ra,28(sp)\n   4:   cc22                    sw  s0,24(sp)\n   6:   1000                    addi    s0,sp,32\n   8:   444447b7            lui a5,0x44444\n   c:   44478793            addi    a5,a5,1092 # 44444444 &lt;static_var.0+0x44444440&gt;\n  10:   fef42623            sw  a5,-20(s0)\n  14:   000007b7            lui a5,0x0\n  18:   00078513            mv  a0,a5\n  1c:   00000097            auipc   ra,0x0\n  20:   000080e7            jalr    ra # 1c &lt;main+0x1c&gt;\n  24:   0001                    nop\n  26:   40f2                    lw  ra,28(sp)\n  28:   4462                    lw  s0,24(sp)\n  2a:   6105                    addi    sp,sp,32\n  2c:   8082                    ret",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>8</span>Â  <span class='chapter-title'>C å’Œ RISCV æ±‡ç¼–</span>"
    ]
  },
  {
    "objectID": "c-riscv-asm/c-riscv-asm.html#riscv-æ±‡ç¼–è¯­è¨€",
    "href": "c-riscv-asm/c-riscv-asm.html#riscv-æ±‡ç¼–è¯­è¨€",
    "title": "C å’Œ RISCV æ±‡ç¼–",
    "section": "RISCV æ±‡ç¼–è¯­è¨€",
    "text": "RISCV æ±‡ç¼–è¯­è¨€\n\nåŸºæœ¬æ ¼å¼:\n&lt;label&gt;: &lt;operation&gt; # &lt;comment&gt;\n\n&lt;operation&gt; çš„ç±»å‹ [1]:\n\ninstruction (æŒ‡ä»¤)\npseudo-instruction (ä¼ªæŒ‡ä»¤): li x6, 5, nop, RISCV ä¸­æœ‰å®šä¹‰\ndirective (ä¼ªæ“ä½œ): .macro ... .endm, .end, .text, .global _start å‘ŠçŸ¥æ±‡ç¼–å™¨çš„æŒ‡ç¤º, ä¸ RISCV è§„èŒƒæ— å…³.\nmacro (å®):\n.macro do_nothing\n    nop\n.endm\n\n_start: do_nothing # è°ƒç”¨å®, æ±‡ç¼–å™¨ä¼šå°†å®ƒå±•å¼€\n\n\næ ‡ç­¾å…¶å®è¡¨ç¤ºåœ°å€:\n_start: li x6, 5 # _start æ ‡ç­¾å…¶å®å°±æ˜¯è¿™æ¡æŒ‡ä»¤çš„åœ°å€\n\n\n\n\n\n[1] Lazyparser, â€œCompilation and linker,â€ 2025, Available: https://www.bilibili.com/video/BV1Q5411w7z5?spm_id_from=333.788.videopod.episodes&vd_source=42579e22289b6144ba0b2bdcf99834e3&p=5",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>8</span>Â  <span class='chapter-title'>C å’Œ RISCV æ±‡ç¼–</span>"
    ]
  },
  {
    "objectID": "riscv/riscv.html",
    "href": "riscv/riscv.html",
    "title": "RISCV ISA",
    "section": "",
    "text": "RISCV Extensions\nIn RISC-V, extensions are optional instruction sets that extend the base ISA (RV32I, 32-bit integer instructions) to add extra functionality.\nSome extensions are listed here:\nFor example, RV32IMAC â†’ A 32-bit RISC-V CPU with Integer (I), Multiply (M), Atomic (A), and Compressed (C) extensions. RV32IMAFD can be reduced to written as RV32G.",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>9</span>Â  <span class='chapter-title'>RISCV ISA</span>"
    ]
  },
  {
    "objectID": "riscv/riscv.html#riscv-extensions",
    "href": "riscv/riscv.html#riscv-extensions",
    "title": "RISCV ISA",
    "section": "",
    "text": "Extension\nMeaning\nPurpose\n\n\n\n\nM\nInteger Multiplication & Division\nAdds mul, div, rem instructions\n\n\nA\nAtomic Instructions\nAdds atomic memory operations (e.g., amoadd.w)\n\n\nF\nSingle-Precision Floating Point\nSupports float (32-bit) operations\n\n\nD\nDouble-Precision Floating Point\nSupports double (64-bit) operations\n\n\nC\nCompressed Instructions\nReduces code size (e.g., c.add, c.sw)\n\n\n\n\n\nZicsr: Z (Standard), I (Integer), CSR (Support read and write to CSRs)",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>9</span>Â  <span class='chapter-title'>RISCV ISA</span>"
    ]
  },
  {
    "objectID": "riscv/riscv.html#æŒ‡ä»¤ç±»å‹",
    "href": "riscv/riscv.html#æŒ‡ä»¤ç±»å‹",
    "title": "RISCV ISA",
    "section": "æŒ‡ä»¤ç±»å‹",
    "text": "æŒ‡ä»¤ç±»å‹\n\nALU è¿ç®—\n\nOne category of instructions is arithmetic operations (abbr. aluop), which is just doing things between GPRs.\nCommonly Used aluop instructions:\nlui t0, 0x40000     ;t0 = 0x40000 &lt;&lt; 12 (load upper 20 bits of the imm)\n\nadd t0, t1, t2      ;t0 = t1 + t2\nsub t0, t1, t2      ;t0 = t1 - t2 (no imm version)\nor t0, t1, t2       ;t0 = t1 | t2\nand t0, t1, t2      ;t0 = t1 & t2\nxor t0, t1, t2      ;t0 = t1 ^ t2\n\naddi t0, t1, 10     ;t0 = t1 + 10 (decimal)\nori t0, t1, 0xF     ;t0 = t1 | 0xF\nandi t0, t1, 0xF    ;t0 = t1 & 0xF\nxori t0, t1, 0xF    ;t0 = t1 ^ 0xF\n\nsll t0, t1, t2      ;t0 = t1 &lt;&lt; t2 (shift left logical)\nsrl t0, t1, t2      ;t0 = t1 &gt;&gt; t2 (shift right logical)\nsra t0, t1, t2      ;t0 = t1 &gt;&gt; t2 (shift right arithmetic, preserve sign)\n\nslli t0, t1, 2      ;t0 = t1 &lt;&lt; 2\nsrli t0, t1, 2      ;t0 = t1 &gt;&gt; 2\nsrai t0, t1, 2      ;t0 = t1 &gt;&gt; 2 (preserve sign)\n\nslt t0, t1, t2      ;t0 = (t1 &lt; t2) (set if less than signed)\nsltu t0, t1, t2     ;t0 = (t1 &lt; t2) (set if less than unsigned)\n\nslti t0, t1, -5     ;t0 = (t1 &lt; -5) (imm signed)\nsltiu t0, t1, 10    ;t0 = (t1 &lt; 10) (imm unsigned)\n\n\n\nCSR å¯„å­˜å™¨åŠå…¶æ“ä½œ\n\nIntroduction\n\nCSR (Control and Status Registers)\nAre accessed using CSR instructions, not via memory-mapped I/O like GPIO registers.\nGPRs can be accessed at any privilege level, while CSRs are defined at a specific privilege level and can only be accessed by that level and any levels of higher privilege.\nEvery CSR has a unique address, each 32 bits share one address (instead of 8 bits).\nCSR addresses are 12-bits, meaning that up to 4,096 CSRs can be implemented (\\(2^12 = 4096\\)). The bits in a CSR address define its accessibility, use, and CSR number. \nWhile GPRs are used for storing data used to perform operations, CSRs typically modify the behavior of a hart (i.e.Â â€œControlâ€) or inform of its state and attributes (i.e.Â â€œStatusâ€), or both.\nWARL (Write any, read legal): Some field in a CPU register that allows any value to be written, but when read back, it returns only a valid (legal) value. For example, in MPP[12:11] field in mstatus register, we have:\n\n\n\n\nWrite Attempt (MPP)\nStored Value (MPP field)\n\n\n\n\n00 (User)\nâœ… 00 (User mode)\n\n\n11 (Machine)\nâœ… 11 (Machine mode)\n\n\n01 (Illegal)\nğŸ”„ Returns 00 or 11 (Legal)\n\n\n10 (Illegal)\nğŸ”„ Returns 00 or 11 (Legal)\n\n\n\n\nCSRs related intimitely to interrupts and exceptions (interrupts are external (â€œasynchroniseâ€), exceptions are internal (â€œsynchroniseâ€, usually through software or timer), some place confuse them though, but itâ€™s okay).\n\n\n\nCommonly Used CSRs and their sub-fields\nThe registers are labelled in this format: reg (addr, reset_val).\n\n\n\nPart of the registers\n\n\n\nmstatus (0x300, 0x00001800): Machine Status (lower 32 bits), controls global interrupt enable and privilege modes.\n\n\nmstatus.MPP[12:11]: Machine Previous Priviledge mode. When an mret is executed, the privilege mode is change to this value.\nmstatus.MIE[3]: Machine (global) Interrupt Enable.\nmstatus.MPIE[7]: Machine previous Interrupt Enable. When an interrupt occurs, the content in mstatus.MIE is loaded into this bit (and for simplicity, mstatus.MIE is changed to 0, so no other interrupts is allowed to come in), and after the interrupt is processed (after mret), this bit is restored into mstatus.MIE again.\n\n\nmisa (0x301, depends on RV32 and M_EXT):\nmie (0x304, 0x00000000): Machine Interrupt Enable, enables specific interrupts (not global). Also you should have a look at mip (0x344).\nmip (0x344): Machine Interrupt Pending Register, indicates which specific interrupts are pending. \n\nMSIP/MSIE[3]: Machine Software Interrupt Pending/Enable\nMTIP/MTIE[7]: Machine Timer Interrupt Pending/Enable\nMEIP/MEIE[11]: Machine External Interrupt Pending/Enable\n\nmtvec (0x305, ): Machine Trap-Handler Base Address, specifies where the CPU jumps on an interrupt/exception. \n\nMODE[1:0]:\n\n00: Direct. All traps (either interrupts or exceptions) set PC directly to BASE.\n01: Vectored. Exceptions will set PC directly to BASE, while (asynchronous) interrupts will set PC to BASE+4*mcause.Exception Code (See mcause register.)\nothers: invalid.\n\n\nmepc (0x341, 0x00000000): Machine Exception Program Counter, saves the address of the interrupted instruction.\n\nWhen an interrupt occurs, the current PC + 1 is saved in mepc.\nWhen an exception is encountered, the current PC is saved in mepc. (Why? The exception may triggered by the instruction at the current PC, maybe we solve the exception in the interrupt handler, so give it another chance to execute that instruction again.)\n\nand the core jumps to the exception address. When a mret instruction is executed, the value from mepc replaces the current program counter.\nmcause (0x342): Machine Trap Cause, identifies the cause of the interrupt/exception. \n\nInterrupt[31]:\n\n1: Exceptions\n0: Interrupts\n\nException Code[30:0]: (pay special attention to the number 3/7/11)\n\n\n\n\n\n\n\n\nInterrupt[31]\nException Code[30:0]\nDescription\n\n\n\n\n1\n0, 2, 4, 6, 8, 10, 12, 14-15\nReserved\n\n\n1\n1 / 3\nSupervisor/Machine software interrupt\n\n\n1\n5 / 7\nSupervisor/Machine timer interrupt\n\n\n1\n9 / 11\nSupervisor/Machine external interrupt\n\n\n1\n13\nCounter-overflow interrupt\n\n\n1\nâ‰¥16\nDesignated for platform use\n\n\n0\n0\nInstruction address misaligned\n\n\n0\n1\nInstruction access fault\n\n\n0\n2\nIllegal instruction\n\n\n0\n3\nBreakpoint\n\n\n0\n4\nLoad address misaligned\n\n\n0\n5\nLoad access fault\n\n\n0\n6 / 7\nStore/AMO address/access fault\n\n\n0\n8 / 9 / 11\nEnvironment call from U/S/M-mode\n\n\n0\n10, 14, 17, 20-23, 32-47, â‰¥64\nReserved\n\n\n0\n12\nInstruction page fault\n\n\n0\n13\nLoad page fault\n\n\n0\n15\nStore/AMO page fault\n\n\n0\n16\nDouble trap\n\n\n0\n18\nSoftware check\n\n\n0\n19\nHardware error\n\n\n0\n24-31, 48-63\nDesignated for custom use\n\n\n\n\nmtval (0x343): Machine Trap Value, provides extra information about exceptions (their addresses and so on)\n\n\n\nCommonly Used CSR instructions\n;register version:\ncsrrw x5, mstatus, x10  ;x5 = mstatus (read), mstatus = x10 (write)\ncsrw mtvec, t0          ;mtvec = t0 (write only)\ncsrrs x5, mie, x10      ;x5 = mie (read), mie |= x10 (set)\ncsrrc x5, mie, x10      ;x5 = mie (read), mie &= x10 (clear)\n\n;imm version:\ncsrrwi x5, mstatus, 0x1 ;x5 = mstatus (read), mstatus = 0x1 (write imm)\ncsrrsi x5, mie, 0x1     ;x5 = mie (read), mie |= 0x1 (set imm)\ncsrrc x5, mie, 0x1      ;x5 = mie (read), mie &= 0x1 (clear imm)\nConvenient pseudo-instructions:\ncsrr rd, csr    ;csrrs rd, csr, x0\ncsrw csr, rs    ;csrrw x0, csr, rs\ncsrs csr, rs    ;csrrs x0, csr, rs\ncsrc csr, rs    ;csrrc x0, csr, rs\ncsrwi csr, imm  ;csrrwi x0, csr, imm\ncsrsi csr, imm  ;csrrsi x0, csr, imm\ncsrci csr, imm  ;csrrci x0, csr, imm\n\n\n\nGPRs é€šç”¨å¯„å­˜å™¨\n\nIntroduction\nThe 32 registers in RISC-V are called general-purpose registers (GPRs, or â€œinteger registersâ€). They are used for various purposes, such as holding data, addresses, or temporary values during program execution. These registers are 32 bits wide in the RV32I ISA and are identified as x0 to x31.\nEach register has a conventional name that indicates its intended usage, although these names are just conventions, and you can use them for other purposes if needed.\n\n\n\né€šç”¨å¯„å­˜å™¨çš„ ABI è§„èŒƒ\n\n\n\n\nPartial Explanations\n\nra\nPurpose: Stores the return address for function calls.\njal ra, function_label  # Jump to function_label and store return address in ra\nret                     # Return to the address in ra\nsp\nPurpose: Points to the top of the stack (used for dynamic memory allocation during function calls).\naddi sp, sp, -16      # Allocate 16 bytes on the stack\nsw t0, 0(sp)          # Store t0 at the top of the stack\nlw t0, 0(sp)          # Retrieve t0 from the stack\naddi sp, sp, 16       # Deallocate 16 bytes\ngp\nPurpose: Points to global and static data in memory.\nlw t0, 0(gp)         # Load a value from the global data section\ntp\nPurpose: Points to thread-local storage (used in multi-threaded programs).\nlw t0, 0(tp)         # Load a thread-specific value\nt0-t6\nPurpose: Temporary values, not preserved across function calls.\n\n\n\n\nè·³è½¬æŒ‡ä»¤\n\nIntroduction\nOne category of instructions is jump operations (abbr. jmpop), which is just changing the value of PC (or some GPRs by the way)\n\n\nCommonly Used aluop instructions\n; unconditional:\njal ra, 0x10        ;ra = PC + 4, PC += 0x10 (link and jump, should be laj)\njalr ra, 8(t0)      ;ra = PC + 4, PC += t0+8 (wrt a register)\n\n; conditional:\nbeq t0, t1, 0x8     ;PC += 0x8 if t0 == t1 (branch if equal)\nbne t0, t1, 0x8     ;PC += 0x8 if t0 != t1 (branch if not equal)\nblt t0, t1, 0x8     ;PC += 0x8 if t0 &lt; t1 (signed less than)\nbge t0, t1, 0x8     ;PC += 0x8 if t0 &gt;= t1 (signed greater or equal)\nbltu t0, t1, 0x8    ;PC += 0x8 if t0 &lt; t1 (unsigned less than)\nbgeu t0, t1, 0x8    ;PC += 0x8 if t0 &gt;= t1 (unsigned greater or equal)\n\nauipc t0, 0x1000    ;t0 = PC + (0x1000 &lt;&lt; 12) (add upper imm and PC to a reg)\n\n\nNotes\nload:\n    lbu a1, 0(t1)\n    sb a1, 0(t2)\n    addi t1, t1, 1\n    addi t2, t2, 1\n    bltu t2, t3, load\nIf lbu a1, 0(t1) is at location 0x8000001a, then this line: bltu t2, t3, load does NOT mean\nPC += 0x8000001a if t2 &lt; t3\nbut\nPC = 0x8000001a if t2 &lt; t3\n(done by the smart compiler!)\n\n\n\nMachine Mode\n\nIntroduction\nOne category of instructions is machine operations (abbr. machineop), which is a set of privileged instructions in the RISC-V privileged architecture. These instructions are all related to the CSRs, so make sure you are familiar with those registers first.\n\n\nRISCV Privilege Levels from High to Low\n\nDebug (D)\nMachine (M): â€œmust-haveâ€\nSupervisor (S)\n\nHypervisor-extended Supervisor (HS)\nVirtual Supervisor (VS)\nVirtual User (VU)\n\nUser (U)\n\n\n\nCommonly Used machineop instructions\n\nmret: Return from Machine-mode to Supervisor-mode (or User-mode). Steps:\n\nRestore the privilege mode:\n\nThe processor sets the current privilege mode based on MPP from mstatus.\nMPP is cleared to user mode (00) or supervisor mode (01) if applicable.\n\nRestore the interrupt enable status:\n\nThe MIE bit in mstatus is set to MPIE.\nThe MPIE bit is cleared (0).\n\nRestore the program counter (PC):\n\nThe PC is set to the value stored in mepc, resuming execution where it was interrupted.\n\n\n\n\n\n\nå†…å­˜æ“ä½œ\n\nIntroduction\nOne category of instructions is memory operations (abbr. memop), which is just exchanging data between GPRs to memory locations.\nSo naturally, these signals are crucial for storing a data into memory:\n\nWE: Write enable. Whenever a memop intruction is detected, the memory block needs to be enabled.\n[31:0] data_mem: the 32-bit data to be stored.\n[31:0] mem_addr: where to be stored.\n[3:0] storebytes_size: Store a byte (0001), half word (0011), or a word (1111)?\n\n\n\nCommonly Used memop instructions\nlui t0, 0x40000 ;t0 = 0x40000 &lt;&lt; 12b (load unsigned imm)\nlb t0, 1(a0)    ;t0 = mem[a0 + 1] (load byte)\nlh t0, 2(a0)    ;t0 = mem[a0 + 2] (load half word)\nlw t0, 4(a0)    ;t0 = mem[a0 + 4] (load word)\nlbu t0, 1(a0)   ;unsigned (zero extending)\nlhu t0, 2(a0)   ;unsigned (zero extending)\n\nsb t0, 1(a0)    ;mem[a0 + 1] = t0 (store byte)\nsh t0, 2(a0)    ;mem[a0 + 2] = t0 (store half word)\nsw t0, 4(a0)    ;mem[a0 + 4] = t0 (store word)",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>9</span>Â  <span class='chapter-title'>RISCV ISA</span>"
    ]
  },
  {
    "objectID": "cc-os/cc-os.html",
    "href": "cc-os/cc-os.html",
    "title": "OS æ“ä½œç³»ç»ŸåŸç†",
    "section": "",
    "text": "æ“ä½œç³»ç»Ÿ:\n\nç‹­ä¹‰: å†…æ ¸\nå¹¿ä¹‰: å‘è¡Œç‰ˆ\n\nå¿«æ·å‚è€ƒè¡¨:\n\n\n\nUnit\n# Bytes\nHex\n\n\n\n\n1 KB\n\\(2^{10}\\) B\n0x00000400\n\n\n4 KB\n\\(2^{12}\\) B\n0x00001000\n\n\n1 MB\n\\(2^{20}\\) B\n0x00100000\n\n\n128 MB\n\\(2^{27}\\) B\n0x08000000\n\n\n1 GB\n\\(2^{30}\\) B\n0x40000000\n\n\n\n\n\nA process is an abstract data structure that represents all of the necessary information to run a program.\n\n\n\n\nä¸€ä¸ª Process åˆå§‹åŒ–ååœ¨å†…å­˜ä¸­çš„ç»“æ„ å’Œç»™ OS çš„ Process Control Block\n\n\n\n\n\nProcess Scheduling è¿›ç¨‹è°ƒåº¦",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>10</span>Â  <span class='chapter-title'>OS æ“ä½œç³»ç»ŸåŸç†</span>"
    ]
  },
  {
    "objectID": "cc-coding/cc-coding.html",
    "href": "cc-coding/cc-coding.html",
    "title": "Random Notes on Coding",
    "section": "",
    "text": "Some C++",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>11</span>Â  <span class='chapter-title'>Random Notes on Coding</span>"
    ]
  },
  {
    "objectID": "cc-coding/cc-coding.html#some-c",
    "href": "cc-coding/cc-coding.html#some-c",
    "title": "Random Notes on Coding",
    "section": "",
    "text": "C++ Basics\n\ninline å…³é”®å­—\n\nå…è®¸é‡å¤å®šä¹‰ (å¦‚æœä½ è¦åœ¨å¤´æ–‡ä»¶é‡Œå®šä¹‰ (è€Œä¸æ˜¯å£°æ˜) å‡½æ•°æœ€å¥½åŠ ä¸Š inline):\n\n\nadd.cpp\n\ninline int add(int a, int b) {return a + b;}\n\né¿å…å‡½æ•°è°ƒç”¨å¼€é”€, å¦‚æœ add() ç”¨ ListingÂ lst-addcpp æ¥å®šä¹‰, åˆ™:\nint x = add(3, 5);\nä¼šè¢«ç¼–è¯‘å™¨å±•å¼€æˆ:\nint x = 3 + 5;\n(å½“ç„¶è¿™ä¸ªå‡½æ•°ç”±äºè¿‡äºç®€å•, å¦‚æœä¸ç”¨ inline, ç¼–è¯‘å™¨ä¹Ÿä¼šè‡ªåŠ¨ä¼˜åŒ–æ‰å‡½æ•°è°ƒç”¨å¼€é”€).\n\n\n\nå‘½ä»¤è¡Œå‚æ•°\n\nargc: Argument Count, å‚æ•°ä¸ªæ•°\nargv: Argument Vector, å‚æ•°åˆ—è¡¨ (å­—ç¬¦ä¸²æ•°ç»„)\n\nint main(int argc, char* argv[]) {\n    return 0;\n}\nç¼–è¯‘è¿è¡Œ:\ng++ main.cpp -o main\n./main abc 999 test\nä¼šæœ‰:\nargc = 4\nargv[0] = \"./main\"\nargv[1] = \"abc\"\nargv[2] = \"999\"\nargv[3] = \"test\"\n\n\n\nMemory Management å†…å­˜ç®¡ç†\n\nnew å…³é”®å­—\nnew ç”¨æ¥åœ¨å †ä¸Šåˆ†é…å†…å­˜:\nint* p = new int[10]; // Allocate 10 integers on heap\nfor (int i = 0; i &lt; 10; i++) {\n    p[i] = i * i; // Assign values\n}\ndelete[] p; // Don't forget to free the memory!\nåˆ†é…å•ä¸ªå¯¹è±¡. æ³¨æ„ä¸‹é¢ä¸¤è¡Œä»£ç çš„å”¯ä¸€åŒºåˆ«æ˜¯ malloc æ²¡æœ‰è°ƒç”¨ Constructor!\nMyClass* obj = new MyClass(); // Allocate single object\nMyClass* obj2 = (MyClass*)malloc(sizeof(MyClass)); // C-style allocation\ndelete obj; // Free the memory!\nfree(obj2); // Free C-style allocated memory\n\n\nSmart Pointers æ™ºèƒ½æŒ‡é’ˆ\nSmart Pointers = new without delete. å³ä¸éœ€è¦æ‹…å¿ƒå†…å­˜æ³„æ¼é—®é¢˜.\n\nstd::unique_ptr&lt;T&gt;: ä¸èƒ½è¢«å¤åˆ¶:\nstd::unique_ptr&lt;int&gt; p1 = std::make_unique&lt;int&gt;(42); // Create unique_ptr\n// std::unique_ptr&lt;int&gt; p2 = p1; // Error: cannot copy unique_ptr\nstd::shared_ptr&lt;T&gt;: å¯ä»¥è¢«å¤åˆ¶ (ç”¨è¿‡å¼•ç”¨è®¡æ•°æ¥ç®¡ç†å†…å­˜).\nstd::weak_ptr&lt;T&gt;: ä¸ä¼šå¢åŠ å¼•ç”¨è®¡æ•°, ç”¨äºè§£å†³ shared_ptr å¾ªç¯å¼•ç”¨é—®é¢˜ (FigureÂ fig-cirref, a1 è¡¨ç¤º a çš„å¼•ç”¨è®¡æ•°ä¸º 1 (a.use_count() == 1)):\n\n\n\n\n\n\n\n\n\nFigureÂ 1: å¾ªç¯å¼•ç”¨é—®é¢˜\n\n\n\n\n\n\n\n\nsharedptr.cpp\n\n#include &lt;memory&gt;\n#include &lt;iostream&gt;\n\nclass B; // Let A know B\n\nclass A {\npublic:\n    std::shared_ptr&lt;B&gt; bptr;\n    ~A() { std::cout &lt;&lt; \"A destroyed\\n\"; }\n};\n\nclass B {\npublic:\n    std::shared_ptr&lt;A&gt; aptr;\n    ~B() { std::cout &lt;&lt; \"B destroyed\\n\"; }\n};\n\nint main() {\n    auto a = std::make_shared&lt;A&gt;(); // a1\n    auto b = std::make_shared&lt;B&gt;(); // b1\n\n    a-&gt;bptr = b; // b2\n    b-&gt;aptr = a; // a2\n\n    // No destroy messages!!! (Memory leak)\n} // b1 a1 (not 0!)\n\n\n\n\n\n\nweakptr.cpp\n\n#include &lt;memory&gt;\n#include &lt;iostream&gt;\n\nclass B; // Let A know B\n\nclass A {\npublic:\n    std::weak_ptr&lt;B&gt; bptr;\n    ~A() { std::cout &lt;&lt; \"A destroyed\\n\"; }\n};\n\nclass B {\npublic:\n    std::weak_ptr&lt;A&gt; aptr;\n    ~B() { std::cout &lt;&lt; \"B destroyed\\n\"; }\n};\n\nint main() {\n    auto a = std::make_shared&lt;A&gt;(); // a1\n    auto b = std::make_shared&lt;B&gt;(); // b1\n\n    a-&gt;bptr = b; // b1 still\n    b-&gt;aptr = a; // a1 still\n\n    // Destroy properly\n} // a0 b0\n\n\n\n\n\n\n\n\nClass ç±»\n\nConstructor, Init List æ„é€ å‡½æ•°ä¸åˆå§‹åŒ–åˆ—è¡¨\n\nConstructor: ç›¸å½“äº Python é‡Œçš„ __init__ æ–¹æ³•. æ¯æ¬¡åˆ›å»ºå¯¹è±¡æ—¶ä¼šè¢«è°ƒç”¨. å¯ä»¥æœ‰å¤šä¸ª Constructor (æ ¹æ®æ˜¯å¦å¸¦å‚æ•°åŒºåˆ†). åå­—æ˜¯ ClassName().\n\nDestructor: ç›¸å½“äº Python é‡Œçš„ __del__ æ–¹æ³•. æ¯æ¬¡å¯¹è±¡è¢«é”€æ¯æ—¶ä¼šè¢«è°ƒç”¨. åå­—æ˜¯ ~ClassName().\n\nConstructor member initializer list: ç”¨äºåœ¨ Constructor ä½“æ‰§è¡Œå‰åˆå§‹åŒ–æˆå‘˜å˜é‡ (ç”¨ : å¼•å‡º). é‚£è·Ÿæ”¾åœ¨ Constructor ä½“é‡Œåˆå§‹åŒ–æœ‰ä»€ä¹ˆåŒºåˆ«å‘¢? è§ä¸‹é¢ä¾‹å­:\n\n\n\n\n\n\nconstructor.cpp\n\n#include &lt;iostream&gt;\nusing namespace std;\n\nclass Small \n{\npublic:\n    Small()\n    {\n        cout &lt;&lt; 1 &lt;&lt; endl;\n    }\n\n    Small(int in)\n    {\n        cout &lt;&lt; 2 &lt;&lt; endl;\n    }\n};\n\nclass Big\n{\nprivate:\n    Small small;\npublic:\n    Big(int in)\n    {\n        small = Small(in);\n        cout &lt;&lt; 3 &lt;&lt; endl; \n    }\n};\n\nint main()\n{\n    Big big(7); // Output: 1 2 3\n    return 0;\n}\n\n\n\n\n\n\nconstructor_init.cpp\n\n#include &lt;iostream&gt;\nusing namespace std;\n\nclass Small \n{\npublic:\n    Small()\n    {\n        cout &lt;&lt; 1 &lt;&lt; endl;\n    }\n\n    Small(int in)\n    {\n        cout &lt;&lt; 2 &lt;&lt; endl;\n    }\n};\n\nclass Big\n{\nprivate:\n    Small small;\npublic:\n    Big(int in) \n        : small(in)\n    {\n        cout &lt;&lt; 3 &lt;&lt; endl; \n    }\n};\n\nint main()\n{\n    Big big(7); // Output: 2 3\n    return 0;\n}\n\n\n\n\n\n\n\nthis æŒ‡é’ˆ\nå°±æ˜¯ Python é‡Œçš„ self (å½“å‰å¯¹è±¡çš„åœ°å€):\nclass A {\nprivate:\n    int x;\n\npublic:\n    void setX(int x) {\n        this-&gt;x = x;   // Left: member variable; Right: parameter\n    }\n};\n\n\nç±»ç»§æ‰¿\nclass A : public B\nä¸Šé¢ä»£ç è¡¨ç¤ºè®© class A ç»§æ‰¿ class B. public è¡¨ç¤ºå…¬å¼€ç»§æ‰¿, å³ B çš„ public å’Œ protected æˆå‘˜åœ¨ A é‡Œä¾ç„¶æ˜¯ public å’Œ protected1.\n1Â protected å’Œ private åŒºåˆ«: å‰è€…ä»£è¡¨æœ¬ç±»å’Œå­ç±»å¯ä»¥è®¿é—®, åè€…åªèƒ½æœ¬ç±»è®¿é—® (å­ç±»ä¸è¡Œ).\n\nfriend å…³é”®å­—\nåœ¨ä¸€ä¸ªç±»é‡Œé¢å£°æ˜å¦ä¸€ä¸ªç±» (æˆ–å‡½æ•°) ä¸º friend, è¡¨ç¤ºåŒæ„å®ƒè®¿é—®è‡ªå·±çš„ private å’Œ protected æˆå‘˜ (æ³¨æ„æ˜¯è°è®¿é—®è°çš„ç§æœ‰æˆå‘˜!):\n\n\nfriend.cpp\n\n#include &lt;iostream&gt;\n\nclass B;  // Tell compiler that B exists\n\nclass A {\nprivate:\n    int secret = 7;\n\n    friend class B; // B is an intimate friend of A\n    // friend B;    // Alternative\n};\n\nclass B {\npublic:\n    void reveal(A& a) {\n        std::cout &lt;&lt; a.secret &lt;&lt; std::endl;\n    }\n};\n\nint main() {\n    A a;\n    B b;\n    b.reveal(a); // Outputs: 7\n    return 0;\n}\n\n\n\n\n\nAlias åˆ«å\n\nReference å¼•ç”¨\n\nReference ä»…ä»…æ˜¯ Syntax sugar!\nå¿…é¡»åˆå§‹åŒ–. int& ref; æ˜¯é”™è¯¯çš„.\nint& ref = a; åœ¨ç¼–è¯‘æ—¶ä¸ä¼šå‡ºç° ref è¿™ä¸ªå˜é‡, å®ƒåªæ˜¯ a çš„åˆ«å (alias).\n\n\n\nchange_val_ref.cpp\n\n#include &lt;iostream&gt;\nint main()\n{\n    int a = 5;\n    int& ref = a; // ref is an alias to a\n    ref = 10;     // Actually modifies a\n    std::cout &lt;&lt; \"a = \" &lt;&lt; a &lt;&lt; std::endl; // Outputs: a = 10\n    return 0;\n}\n\n\n\n\nincrement_val_ref.cpp\n\n#include &lt;iostream&gt;\nvoid increment(int& num) {num++;}\nint main()\n{\n    int value = 5;\n    increment(value); // Pass by reference\n    std::cout &lt;&lt; \"value = \" &lt;&lt; value &lt;&lt; std::endl; // Outputs: value = 6\n    return 0;\n}\n\n\n\n\ntypedef å’Œ using å…³é”®å­—\nä¸‹é¢ä¸¤ä¸ªéƒ½æ˜¯ç»™ std::vector&lt;int&gt; èµ·åˆ«å IntList, æ•ˆæœä¸€æ ·:\nusing IntList = std::vector&lt;int&gt;;\ntypedef std::vector&lt;int&gt; IntList;\n\n\n\nNamespace å‘½åç©ºé—´\n\næˆ‘ä»¬å¸Œæœ›åœ¨ä¸åŒçš„åœºæ™¯ä¸­ç»™åŠŸèƒ½ç±»ä¼¼çš„å‡½æ•°èµ·å®Œå…¨ç›¸åŒçš„åå­— (æ¯”å¦‚ä¸‹é¢ä¾‹å­çš„ print() å‡½æ•°), ä¸ºäº†é¿å…å‘½åå†²çª, æˆ‘ä»¬å¯ä»¥ä½¿ç”¨ namespace:\n\n\n\nnamespace.cpp\n\n#include &lt;iostream&gt;\n\nnamespace AppleSpace { namespace GoodApple {\n    void print(const char* msg)\n    {\n        std::cout &lt;&lt; \"Goodapple \" &lt;&lt; msg &lt;&lt; std::endl;\n    }\n}   namespace BadApple {\n    void print(const char* msg)\n    {\n        std::cout &lt;&lt; \"Badapple \" &lt;&lt; msg &lt;&lt; std::endl;\n    }\n} }\n\nnamespace OrangeSpace {\n    void print(const char* msg)\n    {\n        std::cout &lt;&lt; \"Orange \" &lt;&lt; msg &lt;&lt; std::endl;\n    }\n}\n\nint main() {\n    AppleSpace::GoodApple::print(\"Hello\");\n    AppleSpace::BadApple::print(\"Hello\");\n    OrangeSpace::print(\"Hello\");\n    return 0;\n}\n\n\nè¾“å‡º:\nGoodapple Hello\nBadapple Hello\nOrange Hello\n\nä¸è¦åˆ°å¤„æ‹‰ using namespace xxx; çš„ shit!\nå…¨å±€ä½œç”¨åŸŸè¿ç®—ç¬¦:\n\n\n\nglobalnamespace.cpp\n\n#include &lt;iostream&gt;\n\nint value = 10;  // Global namespace value\n\nnamespace A {\n    int value = 20;  // A::value\n\n    void print() {\n        std::cout &lt;&lt; value &lt;&lt; std::endl;      // Output 20\n        std::cout &lt;&lt; ::value &lt;&lt; std::endl;    // Output 10\n    }\n}\n\nint main() {\n    A::print();\n}\n\n\n\n:: å¯ç”¨äºè°ƒç”¨ namespace é‡Œçš„å‡½æ•° æˆ– class é‡Œçš„ static å˜é‡æˆ–æ–¹æ³•. åœ¨å¤–éƒ¨å®šä¹‰ç±»çš„æ–¹æ³•å®ç°æ—¶å¿…é¡»ç”¨ :: (è°ƒç”¨æ—¶ç”¨ .).\n\n\n\n\nå¸¸è§åº“ç”¨æ³•\n\nstd::copy()\n#include &lt;vector&gt;\n#include &lt;algorithm&gt;  // std::copy\n\nint main() {\n    std::vector&lt;int&gt; src = {1, 2, 3, 4, 5};\n    std::vector&lt;int&gt; dst(5);   // Must arrange space in advance\n\n    std::copy(src.begin(), src.end(), dst.begin()); // Copy src to dst\n}",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>11</span>Â  <span class='chapter-title'>Random Notes on Coding</span>"
    ]
  },
  {
    "objectID": "cc-coding/cc-coding.html#pybind11",
    "href": "cc-coding/cc-coding.html#pybind11",
    "title": "Random Notes on Coding",
    "section": "Pybind11",
    "text": "Pybind11\nPybind11 æ˜¯ä¸€ä¸ª C++ åº“, ä½¿å¾—æˆ‘ä»¬å¯ä»¥åœ¨ Python ä»£ç ä¸­è°ƒç”¨ C++ å‡½æ•°å’Œç±». æ¯”å¦‚:\n\n\n\n\n\nadd_op.cpp\n\n#include &lt;pybind11/pybind11.h&gt;\n\nint add(int a, int b) {\n    return a + b;\n}\n\n/// @param ops library name\nPYBIND11_MODULE(ops, m) {\n    m.def(\"add\", &add);\n}\n\n\n\n\n\n\nmain.py\n\nimport ops\n\nprint(ops.add(3, 5))\n\n\n\n\n\nè¿è¡Œç±»ä¼¼ä¸‹é¢çš„å‘½ä»¤:\nc++ -O3 -Wall -shared -std=c++11 -fPIC -undefined dynamic_lookup \\\n    -I/opt/homebrew/anaconda3/lib/python3.12/site-packages/pybind11/include \\\n    -I/opt/homebrew/anaconda3/include/python3.12 \\\n    add_op.cpp -o ops.cpython-312-darwin.so\n\npython main.py # output 8\nç¬¬ä¸€ä¸ªå‘½ä»¤ä¼šåœ¨å½“å‰ç›®å½•ä¸‹äº§ç”Ÿä¸€ä¸ª .so (shared object) æ–‡ä»¶. è¿è¡Œ python main.py çš„æ—¶å€™åœ¨ import ops çš„æ—¶å€™, Python ä¼šåœ¨ .so æ–‡ä»¶ä¸­æ‰¾åˆ° add å‡½æ•°.",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>11</span>Â  <span class='chapter-title'>Random Notes on Coding</span>"
    ]
  },
  {
    "objectID": "cc-coding/cc-coding.html#cmake",
    "href": "cc-coding/cc-coding.html#cmake",
    "title": "Random Notes on Coding",
    "section": "CMake",
    "text": "CMake\n\nCMakeLists\n\n\nMakefile\n\næ ¼å¼:\ntarget: prerequisites\n    recipe\nç¼ºçœè§„åˆ™\n.DEFAULT_GOAL := all\nall: ...\nä¼ªè§„åˆ™\n.PHONY: all clean\nAppend:\nCFLAGS += -Wall -O2\næ”¹åç¼€å:\nSRCS_ASM = start.S\nOBJS = $(SRCS_ASM:.S=.o)\nå†’å·å‰é¢å’Œåé¢:\n%.o : %.c\n    $(CC) $(CFLAGS) -c $&lt; -o $@\n\n% ä¸ºé€šé…ç¬¦, æ„æ€æ˜¯æ¯å½“ä½ éœ€è¦ä¸€ä¸ª .o æ–‡ä»¶, å¹¶ä¸”å½“å‰ç›®å½•ä¸‹æœ‰å¯¹åº”çš„ .c æ–‡ä»¶æ—¶, å°±ç”¨ä¸‹é¢çš„å‘½ä»¤æ¥ç”Ÿæˆå®ƒ\n$&lt;: ç¬¬ä¸€ä¸ªä¾èµ–æ–‡ä»¶\n$@: ç›®æ ‡æ–‡ä»¶\n$^: æ‰€æœ‰ä¾èµ–æ–‡ä»¶\n$?: æ‰€æœ‰æ¯”ç›®æ ‡æ–‡ä»¶æ–°çš„ä¾èµ–æ–‡ä»¶",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>11</span>Â  <span class='chapter-title'>Random Notes on Coding</span>"
    ]
  },
  {
    "objectID": "cc-coding/cc-coding.html#coding-techniques",
    "href": "cc-coding/cc-coding.html#coding-techniques",
    "title": "Random Notes on Coding",
    "section": "Coding Techniques",
    "text": "Coding Techniques\n\næ­£è´Ÿæ— ç©·\næ¶‰åŠæœ€å°/æœ€å¤§å€¼åˆå§‹åŒ–. ä¾‹å¦‚æˆ‘ä»¬è¦æ‰¾ arr ä¸­çš„æœ€å¤§å€¼:\n#include &lt;float.h&gt;   // for FLT_MAX\n\nint main() {\n    float arr[] = {3.2, -1.5, 7.8, 0.0, 4.4};\n    int n = sizeof(arr) / sizeof(arr[0]);\n    float max_val = -FLT_MAX;    // Initialize to -inf\n    for (int i = 0; i &lt; n; i++) {\n        if (arr[i] &gt; max_val)   max_val = arr[i];\n    }\n    std::cout &lt;&lt; \"Max value: \" &lt;&lt; max_val &lt;&lt; std::endl;\n    return 0;\n}\n\n\nå‘ä¸Šå–æ•´è½¬ä¸ºå‘ä¸‹å–æ•´\nå¯é€šè¿‡ \\[\\left\\lceil \\frac{x}{y} \\right\\rceil = \\left\\lfloor \\frac{x + y - 1}{y} \\right\\rfloor\\] å®ç° (ç”±äºæ•´æ•°é™¤æ³•é»˜è®¤å‘ä¸‹å–æ•´):\nint ceil_div(int x, int y) {\n    return (x + y - 1) / y; // Automatically does floor division\n}\n\n\né“¾å¼è°ƒç”¨\nè¿”å› *this çš„å¼•ç”¨å¯ä»¥å®ç°é“¾å¼è°ƒç”¨:\n\n\nchaining.cpp\n\n#include &lt;iostream&gt;\n\nclass Point {\nprivate:\n    int x_ = 0; int y_ = 0;\n\npublic:\n    Point& setX(int x) {\n        x_ = x;\n        return *this; \n    }\n\n    Point& setY(int y) {\n        y_ = y;\n        return *this;\n    }\n};\n\nint main() {\n    Point p;\n    // Set values by chaining\n    p.setX(10).setY(20);\n}",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>11</span>Â  <span class='chapter-title'>Random Notes on Coding</span>"
    ]
  },
  {
    "objectID": "cc-coding/cc-coding.html#coding-habits",
    "href": "cc-coding/cc-coding.html#coding-habits",
    "title": "Random Notes on Coding",
    "section": "Coding Habits",
    "text": "Coding Habits\n\nä»£ç é£æ ¼\n\nèƒ½å¼•ç”¨å°½é‡å¼•ç”¨ä¸è¦ç”¨æŒ‡é’ˆ!\nå‡½æ•°çš„å‚æ•°å°½é‡å°‘.\n\n\n\ngetters å’Œ Setters\nä¸ºäº†è®©å¤–éƒ¨ä»£ç è®¿é—®å’Œä¿®æ”¹ç±»çš„æˆå‘˜å˜é‡, ä¸€ç§åŠæ³•æ˜¯å°†æˆå‘˜å˜é‡å£°æ˜ä¸º public, ä½†ä¸€æ—¦å¤–éƒ¨ä»£ç å†™å…¥äº†ä¸åˆæ³•çš„å€¼, å°±ä¼šå¯¼è‡´ç±»çš„çŠ¶æ€å˜å¾—ä¸å¯é¢„æµ‹. å› æ­¤æˆ‘ä»¬ç”¨ private + getter/setter çš„æ–¹å¼æ¥æ§åˆ¶å¯¹æˆå‘˜å˜é‡çš„è®¿é—®å’Œä¿®æ”¹.\n\n\n\n\n\naccount_public.cpp\n\nclass Account {\npublic:\n    double balance;\n};\n\nint main() {\n    Account acc;\n    acc.balance = -999999; // Not recommended\n}\n\n\n\n\n\n\naccount_private.cpp\n\nclass Account {\nprivate:\n    double balance;\n\npublic:\n    // const: no modification to member variables\n    double getBalance() const { return balance; }\n\n    void deposit(double amount) {\n        if (amount &gt; 0)\n            balance += amount;\n    }\n};\n\n\n\n\n\n\n\nå¸¸å†™ const\n\nèƒ½åŠ ä¸Š const å°½é‡åŠ ä¸Š (æ¯”å¦‚ ListingÂ lst-account_private).\nconst ç”¨æ³•:\nconst int *p1; // p1 æœ¬èº«å¯ä»¥ä¿®æ”¹, ä½†æŒ‡å‘çš„å†…å®¹ä¸å¯ä»¥ä¿®æ”¹\nint * const p2; // p2 æœ¬èº«ä¸å¯ä»¥ä¿®æ”¹, ä½†æŒ‡å‘çš„å†…å®¹å¯ä»¥ä¿®æ”¹\nconst int * const p3; // éƒ½ä¸èƒ½ä¿®æ”¹\n\nint const& my_int; // å¼•ç”¨çš„å†…å®¹ä¸å¯ä»¥ä¿®æ”¹, åŒ const int&\n// int &const // ä¸åˆæ³•\nPytorch C++ API ä¸­æä¾› TORCH_ARG å®, ç”¨äºè‡ªåŠ¨ç”Ÿæˆç±»æˆå‘˜å˜é‡çš„ getter å’Œ setter æ–¹æ³•:\n#include &lt;torch/torch.h&gt;\nTORCH_ARG(double, balance) = 0;\nè‡ªåŠ¨å±•å¼€ä¸º:\nprivate:\n    double balance_ = 0;\n\npublic:\n    // getter\n    const double& balance() const { return balance_; }\n\n    // setter\n    double& balance() { return balance_; }\nè¿™ç§å†™æ³•ç±»ä¼¼ ListingÂ lst-account_private, const double& æ„æ€æ˜¯è¿”å›ä¸€ä¸ªä¸å¯ä¿®æ”¹çš„å¼•ç”¨ (è‹¥ç”¨å€¼æ‹·è´çš„è¯é€Ÿåº¦è¾ƒæ…¢). ç¬¬äºŒä¸ª const è¡¨ç¤º getter æ–¹æ³•æœ¬èº«ä¸ä¼šä¿®æ”¹è¿™ä¸ªç±»çš„æ‰€æœ‰æˆå‘˜å˜é‡ (balance_ in this case). ç”¨æˆ·å¯ä»¥é€šè¿‡ obj.balance() æ¥è·å–ä½™é¢, ä¹Ÿå¯ä»¥é€šè¿‡ obj.balance() = 100.0; æ¥ä¿®æ”¹ä½™é¢.",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>11</span>Â  <span class='chapter-title'>Random Notes on Coding</span>"
    ]
  },
  {
    "objectID": "cc-coding/cc-coding.html#tips-on-code-reading",
    "href": "cc-coding/cc-coding.html#tips-on-code-reading",
    "title": "Random Notes on Coding",
    "section": "Tips on Code Reading",
    "text": "Tips on Code Reading\n\nFirst Encounter\n\nTake it Easy: ä¸€ä¸ª C++ project ä¸è¿‡æ˜¯ä¸€å † class å’Œä¸€ä¸ª main.\nå¦‚æœæ˜¯ OOP, å…³æ³¨ç±»ä¼šæ”¹å˜å“ªäº›å¤–éƒ¨å˜é‡ (é€šå¸¸æ˜¯å¼•ç”¨ä¼ é€’) è€Œä¸æ˜¯æŸä¸ªæ–¹æ³•çš„å…·ä½“å®ç°.",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>11</span>Â  <span class='chapter-title'>Random Notes on Coding</span>"
    ]
  },
  {
    "objectID": "cc-coding/cc-coding.html#verilog",
    "href": "cc-coding/cc-coding.html#verilog",
    "title": "Random Notes on Coding",
    "section": "Verilog",
    "text": "Verilog\n\nChange of Mind: Hardware does not â€œexecuteâ€ the lines of code in sequence.\n\n\nassign\n\nå¤šä¸ª assign æ‰§è¡Œæ²¡æœ‰é¡ºåº, åŒæ—¶è¿›è¡Œ.\nassign æ˜¯ â€œcontinuous assignmentâ€, å³å€¼å˜åŒ–æ—¶, å·¦å€¼è·Ÿç€å˜åŒ–.\n\nOperation è¿ç®—ç¬¦: ~, ! (logical), &, && (logical), |, || (logical), ^ (XOR).\nif, else if æ˜¯æœ‰é¡ºåºçš„!!!\n(procedure ä¸€å®šè¦æ”¾åœ¨ always å—ä¸­å—?)\n(ä¸ºä»€ä¹ˆ wire ç±»å‹ä¸èƒ½åœ¨ always é‡Œé¢è¢«èµ‹å€¼?)\nalways å—ä¸­çš„ä»£ç æ˜¯é¡ºåºæ‰§è¡Œçš„ (ä½†åœ¨ always å—å¤–çš„ä»£ç æ˜¯å¹¶è¡Œæ‰§è¡Œçš„).\nmodule top (input my_in, output reg my_out);\n    always @(*) begin\n        my_out = 0;\n        my_out = 1; // This is valid! (Always block æŒ‰é¡ºåºæ‰§è¡Œ)\n    end\nendmodule\n\nLatch æ¨æ–­: ä¸‹é¢å¦‚æœ cpu_overheated = 0 åˆ™é»˜è®¤ä¼šè®© shut_off_computer ä¿æŒä¸Šä¸€ä¸ªå€¼, è¿™å°±æ˜¯ latch æ¨æ–­.\nalways @(*) begin\n    if (cpu_overheated)\n        shut_off_computer = 1;\nend\næœ‰æ—¶æˆ‘ä»¬å°±æ˜¯éœ€è¦è¿™ç§æ¨æ–­, ä½†ä¸ºäº†é¿å…, å¯ä»¥åˆ©ç”¨always çš„é¡ºåºæ€§å…ˆæå‰èµ‹å€¼:\nalways @(*) begin\n    shut_off_computer = 0; // å…ˆæå‰èµ‹å€¼\n    if (cpu_overheated)\n        shut_off_computer = 1;\nend\n\nConcatenation:\nassign out = {tmp, {3{3'b100}}}; // Concatenation, out = 0000011 100 100 100\nindex å¯ä»¥æ˜¯è´Ÿæ•°:\nreg [5:-1] my_reg; // index å¯ä»¥æ˜¯è´Ÿæ•°.\nwire [0:3] my_wire; // Big-endian, mywire[0] is MSB, use my_wire[3:0] later is illegal!\ninput a é»˜è®¤ä¸º wire.\nbegin end åœ¨åªæœ‰ä¸€è¡Œä»£ç æ—¶å¯ä»¥çœç•¥ (ç›¸å½“äº C ä¸­çš„ {}).\nwire ä¸èƒ½åœ¨ always å—ä¸­è¢«èµ‹å€¼. reg æ‰èƒ½åœ¨ always ä¸­è¢«èµ‹å€¼.\nwire a;\nalways @(*) begin\n    assign a = 1; // Error!\nend\nwire a;\nalways @(*) begin\n    a &lt;= 1; // Not an error, `a` is viewed as a reg.\nend\nSynchronous and Asynchronous Reset:\n\nsynchronous reset:\nalways @(posedge clk) begin\n    if (reset)\n        ...\nend\nasynchronous reset:\nalways @(posedge clk or posedge reset) begin\n    if (reset)\n        ...\nend\n\nor åªèƒ½åœ¨ always å—ä¸­ä½¿ç”¨, if () ä¸­è¦ç”¨ ||.\nInference å’Œ Instantiation:\n\nInference: é€šè¿‡ always å—çš„å†…å®¹æ¨æ–­å‡ºä¸€ä¸ªæ¨¡å—çš„åŠŸèƒ½.\nInstantiation: æ˜¾å¼åœ°å®ä¾‹åŒ–ä¸€ä¸ªæ¨¡å—, é€šè¿‡ module_name instance_name (port_map) çš„æ–¹å¼.\n\nå¾ªç¯ç¾¤ç»“æ„ (Torus, etc) å¦‚æœç”¨ % è¿ç®—ç¬¦æ¥å¤„ç†ä¼šæ¶ˆè€—å¤§é‡èµ„æº, å°½é‡ç”¨ if è¯­å¥:\nif (mm == 8'd59) begin\n    mm &lt;= 8'd0;\nend\n\nå¦‚æœç”¨ % è¿ç®—ç¬¦æ¥å¤„ç†:\n\n-1 % 16 çš„ç»“æœæ˜¯ -1, è€Œä¸æ˜¯ 15 (æ‰€ä»¥ (a-1)%16 åº”è¯¥å†™æˆ (a+15)%16).\n1~12 çš„å¾ªç¯å…ˆè½¬æ¢ä¸º 0~11 çš„å¾ªç¯, å†æ¢å…ƒ.\n\n\nBCD (Binary-Coded Decimal): ä¸€ç§ä» 0 åˆ° 9 çš„è®¡æ•°å™¨, è¾“å‡ºæ˜¯å››ä½äºŒè¿›åˆ¶ç¼–ç çš„åè¿›åˆ¶æ•°.\nBlocking å’Œ Non-blocking assignments:\n\n=: Blocking assignment, è‹¥åœ¨ always å—ä¸­ä½¿ç”¨, åˆ™å¿…é¡»æŒ‰ç…§é¡ºåºæ‰§è¡Œ!\n&lt;=: Non-blocking assignment, åœ¨ always å—ä¸­ä½¿ç”¨æ—¶, ä¼šåŒæ—¶æ‰§è¡Œæ‰€æœ‰èµ‹å€¼. (ä¸€èˆ¬ always é‡Œé¢éƒ½ç”¨è¿™ä¸ª!)\n\n\n\nVerilog Testbench\n`timescale 1ns / 1ps // #1 ä»£è¡¨ 1ns, æœ€ç²¾ç¡®å¯ä»¥åˆ° #1.001\n`timescale 1ns / 1ns // #1 ä»£è¡¨ 1ns, #1.01 ç­‰æ˜¯ä¸åˆæ³•çš„\n\n$stop //åœä¸‹æ¥",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>11</span>Â  <span class='chapter-title'>Random Notes on Coding</span>"
    ]
  },
  {
    "objectID": "cc-coding/cc-coding.html#chisel",
    "href": "cc-coding/cc-coding.html#chisel",
    "title": "Random Notes on Coding",
    "section": "Chisel",
    "text": "Chisel\n\n+&: å¦‚æœ io.in_a å’Œ io.in_b ä¸º 4.W æ—¶, åˆ™ sum ä¸º 5.W (å¸¦æº¢å‡º).\nval sum = io.in_a +& io.in_b\nå…è®¸å¤šä¸ª := èµ‹å€¼åˆ°åŒä¸€ä¸ªè¾“å‡º:\nio.out := 0.U\nio.out := 1.U // è¦†ç›–ä¸Šä¸€ä¸ª\nif å’Œ when çš„åŒºåˆ«:\n\nif ç”¨æ¥åœ¨ç¼–è¯‘é˜¶æ®µå†³å®šç”µè·¯æ˜¯å“ªä¸€ç§\nwhen ç”¨æ¥ç”Ÿæˆå›ºå®šçš„ verilog ç”µè·¯, ç›¸å½“äº verilog çš„ if.\n\norR: reduction OR, å¯¹æ‰€æœ‰ä½è¿›è¡Œ OR æ“ä½œ. æ¯”å¦‚ GPR è¯»å¯„å­˜å™¨æ—¶, åªè¦åœ°å€ä¸æ˜¯å…¨ 0ï¼Œå°±è¯»å‡ºå¯„å­˜å™¨çš„å€¼ (å³åˆ›å»ºäº†ä¸€ä¸ªè™šæ‹Ÿçš„ x0 å¯„å­˜å™¨ï¼Œå€¼æ’ä¸º 0):\nio.rdata1 := Mux(io.raddr1.orR, regs(io.raddr1), 0.U)\nio.rdata2 := Mux(io.raddr2.orR, regs(io.raddr2), 0.U)\n\n\nArea Optimization é¢ç§¯ä¼˜åŒ–æ–¹æ³•\n\næœ‰æ—¶å¯è¯»æ€§å¼ºçš„ä»£ç ä¼šå¯¼è‡´ä½¿ç”¨çš„é€»è¾‘é—¨æ›´å¤š, å ç”¨æ›´å¤šé¢ç§¯. æ‰€ä»¥ä¸€ä¸ªæ¨¡å—æœ‰æ—¶ä¼šå†™ä¸¤ç§ç‰ˆæœ¬, ä¸€ç§æ˜¯å¯è¯»æ€§å¼ºçš„, å¦ä¸€ç§æ˜¯é¢ç§¯ä¼˜åŒ–çš„ç‰ˆæœ¬.\n\n\nCSE å…¬å…±å­è¡¨è¾¾å¼æ¶ˆé™¤\nCommon Subexpression Elimination ä¹Ÿæ˜¯ç¼–è¯‘å™¨ä¼˜åŒ–çš„ä¸€ç§. ä¸¾ä¸ªç®€å•çš„ä¾‹å­:\nint x = a + b;\nint y = a + b;\nå¯ä»¥ä¼˜åŒ–ä¸º:\nint temp = a + b;\nint x = temp;\nint y = temp;\nè¿™æ ·å°±é¿å…äº†é‡å¤è®¡ç®— a + b ä¸¤æ¬¡.\nåœ¨ RTL è®¾è®¡ä¸­, æ¯”å¦‚ ListingÂ lst-AddSubSimple è¿™ä¸ªç®€å•çš„åŠ å‡æ³•æ¨¡å—, æ³¨æ„åˆ° â€œå‡æ³•â€ å…¶å®ç­‰ä»·äº â€œåŠ ä¸Š B çš„è¡¥ç â€, å¯ä»¥å¾—åˆ°æ›´ä¼˜åŒ–çš„ç‰ˆæœ¬ ListingÂ lst-AddSubArea:\n\n\n\n\n\nAddSubSimple.scala\n\nclass AddSubSimple extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val sub = Input(Bool())   // true è¡¨ç¤ºå‡æ³•\n    val out = Output(UInt(8.W))\n  })\n\n  // ä¸¤ä¸ªç‹¬ç«‹è¿ç®—å•å…ƒ\n  val addRes = io.a + io.b\n  val subRes = io.a - io.b\n\n  io.out := Mux(io.sub, subRes, addRes)\n}\n\n\n\n\n\n\nAddSubArea.scala\n\nclass AddSubOptimized extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val sub = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n\n  // å¦‚æœæ˜¯å‡æ³•ï¼Œå°±å– -Bï¼›å¦åˆ™å– B\n  val b_eff = Mux(io.sub, -io.b, io.b)\n  io.out := io.a + b_eff\n}\n\n\n\n\n\nå¯¹æ¯”ä»–ä»¬ä¸¤ä¸ª sbt å‡ºæ¥çš„ verilog ä»£ç :\n\n\n\n\n\nAddSubSimple.v\n\nmodule AddSubSimple(\n  input        clock,\n  input        reset,\n  input  [7:0] io_a,\n  input  [7:0] io_b,\n  input        io_sub,\n  output [7:0] io_out\n);\n  wire [7:0] addRes = io_a + io_b;\n  wire [7:0] subRes = io_a - io_b;\n  assign io_out = io_sub ? subRes : addRes;\nendmodule\n\n\n\n\n\n\nAddSubArea.v\n\nmodule AddSubArea(\n  input        clock,\n  input        reset,\n  input  [7:0] io_a,\n  input  [7:0] io_b,\n  input        io_sub,\n  output [7:0] io_out\n);\n  wire [7:0] _b_eff_T_1 = 8'h0 - io_b;\n  wire [7:0] b_eff = io_sub ? _b_eff_T_1 : io_b;\n  assign io_out = io_a + b_eff;\nendmodule",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>11</span>Â  <span class='chapter-title'>Random Notes on Coding</span>"
    ]
  },
  {
    "objectID": "cc-fpga/cc-fpga.html",
    "href": "cc-fpga/cc-fpga.html",
    "title": "FPGA åŸç†é€Ÿæˆ",
    "section": "",
    "text": "FPGA Structure ç»“æ„",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>12</span>Â  <span class='chapter-title'>FPGA åŸç†é€Ÿæˆ</span>"
    ]
  },
  {
    "objectID": "cc-fpga/cc-fpga.html#fpga-structure-ç»“æ„",
    "href": "cc-fpga/cc-fpga.html#fpga-structure-ç»“æ„",
    "title": "FPGA åŸç†é€Ÿæˆ",
    "section": "",
    "text": "PL (Programmable Logic) å¯ç¼–ç¨‹éƒ¨åˆ†\nè¿™ä¸ªéƒ¨åˆ†æ˜¯ä¸€ä¸ª FPGA å¼€å‘æ¿ â€œè½¯â€ çš„éƒ¨åˆ†, å³å¯ä»¥é€šè¿‡ verilog æ¥æ§åˆ¶ç¡¬ä»¶ç”µè·¯çš„éƒ¨åˆ†. è¦ç†æ¸…ä¸€ä¸‹å‡ ä¸ªæ¦‚å¿µ:\n\nBLE (Basic Logic Element): åŸºæœ¬é€»è¾‘å•å…ƒ. LUT å’Œ FF çš„ã€Œç»å…¸ã€çš„ç»„åˆ.\n\nè§ FigureÂ fig-ble, æ–¹æ¡†ä»£è¡¨ LUT (Look up Table), æœ¬è´¨ä¸Šå°±æ˜¯ä¸€ä¸ª Mux (Multiplexer, å¤šè·¯é€‰æ‹©å™¨).\nçº¢è‰²çš„ä½ç½®å°†æ¥çš„ bitstream ä¼šå†™å…¥ (ç”¨æ¥é…ç½®è¿™ä¸ª BLE çš„åŠŸèƒ½), i0-i3 æ˜¯è¿™ä¸ª BLE çš„è¾“å…¥, å³è¾¹æ˜¯è¾“å‡º.\n\n\n\n\n\n\nFigureÂ 1: è¿™ä¸ª BLE ç”± LUT-4 å’Œ D-FF ç»„æˆ\n\n\n\n\nCLB (Configurable Logic Block, Xilinx) å¯é…ç½®é€»è¾‘å—: ä¸€ä¸ªæˆ–è€…å¤šä¸ª BLE çš„ç»„åˆ.\n\nä¹Ÿå« Slice (Vivado HLS) æˆ– LAB (Logic Array Block) æˆ– ALM (Adaptive Logic Module, Intel).\n\n\n\n\n\n\n\n\nç”± 1 ä¸ª BLE æ„æˆçš„ CLB (e.g.Â Xilinx Spartan 6)\n\n\n\n\n\n\n\nç”± 4 ä¸ª BLE æ„æˆçš„ CLB\n\n\n\n\n\n\nSB (SwitchBox): è¿æ¥ä¸åŒ CLB çš„å¼€å…³ç›’.\n\n\n\n\n\n\nFigureÂ 2: Slice (è“è‰²) å’Œå…¶å‘¨å›´çš„ SB (SwitchBox) [1]\n\n\n\n\n\n\n\n\n\nFigureÂ fig-slice-sb çš„æ”¾å¤§ç»“æ„\n\n\n\n\nPS (Processing System) å¤„ç†å™¨éƒ¨åˆ†\nä¸è¦è®¤ä¸ºä¸€ä¸ªå¼€å‘æ¿åªæœ‰ â€œè½¯â€ éƒ¨åˆ†, æœ‰äº› (ZYNQ) ç»å¸¸ç”¨çš„æ¨¡å—ä¼šç”¨ç¡¬ä»¶ â€œç„Šæ­»â€ åœ¨æ¿å­ä¸Š (Heterogenous å¼‚æ„ã€SoC). è¿™äº›ç¡¬ä»¶é€šè¿‡ I/O å£ä¸ PL éƒ¨åˆ†é€šä¿¡, æ¯”å¦‚:\n\n\n\nZYNQ PS å’Œ PL é€šè¿‡ AXI é€šä¿¡\n\n\nä»¥ ZYNQ XC7Z010 ä¸ºä¾‹, åœ¨ Vivado ä¸­åˆ›å»ºå·¥ç¨‹ Create Block Design å, æ·»åŠ  ZYNQ7 Processing System IP æ ¸ (FigureÂ fig-zynq-xz7z-ps-pl), å¯ä»¥çœ‹åˆ° PS (ç™½è‰²) å’Œ PL (ç°è‰²) ä»¥åŠä»–ä»¬ä¹‹é—´çš„è¿æ¥:\n\n\n\n\n\n\nFigureÂ 3: ZYNQ XC7Z010 çš„ PS å’Œ PL",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>12</span>Â  <span class='chapter-title'>FPGA åŸç†é€Ÿæˆ</span>"
    ]
  },
  {
    "objectID": "cc-fpga/cc-fpga.html#axi4-æ€»çº¿åè®®",
    "href": "cc-fpga/cc-fpga.html#axi4-æ€»çº¿åè®®",
    "title": "FPGA åŸç†é€Ÿæˆ",
    "section": "AXI4 æ€»çº¿åè®®",
    "text": "AXI4 æ€»çº¿åè®®\n\nPort æ¥å£\n\nGP (General Purpose): é€šç”¨æ¥å£, ä½å®½ 32 bits, ä½¿ç”¨ AXI4_LITE åè®®, ä¼ è¾“å°æ•°æ®é‡ (æ¯”å¦‚å‘½ä»¤å’Œåœ°å€).\nHP (High Performance): é«˜æ€§èƒ½æ¥å£, ä½å®½ 32 æˆ– 64 bits, ä½¿ç”¨ AXI4_FULL åè®®, ä¼ è¾“å¤§æ•°æ®é‡.\nACP (Accelerator Coherency Port): åŠ é€Ÿå™¨ä¸€è‡´æ€§ç«¯å£, ä½å®½ 64 bits, ä½¿ç”¨ AXI_FULL åè®®, é€‚åˆé«˜é€Ÿé€šä¿¡ (ç”¨çš„æ¯”è¾ƒå°‘).\n\n\n\n\n\n\nFigureÂ 4: ä¸¤ç§ AXI å’Œåœ¨ ZYNQ 7010 ä¸Šé¢ä½¿ç”¨çš„æ¥å£",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>12</span>Â  <span class='chapter-title'>FPGA åŸç†é€Ÿæˆ</span>"
    ]
  },
  {
    "objectID": "cc-fpga/cc-fpga.html#ç¼–è¯‘è¿‡ç¨‹",
    "href": "cc-fpga/cc-fpga.html#ç¼–è¯‘è¿‡ç¨‹",
    "title": "FPGA åŸç†é€Ÿæˆ",
    "section": "ç¼–è¯‘è¿‡ç¨‹",
    "text": "ç¼–è¯‘è¿‡ç¨‹\n\nSynthesis ç»¼åˆ\n\nåŠ¨æœº: FPGA ä¸æ‡‚ â€œè¡Œä¸ºâ€, å®ƒéœ€è¦çš„æ˜¯ â€œä½ æƒ³ç”¨å“ªäº›é—¨, æ€ä¹ˆè¿çº¿â€. æ‰€ä»¥ Synthesis æ˜¯å°†ä½ å†™çš„ .v é€»è¾‘ç¿»è¯‘æˆå„ç§ Logic gates åº”è¯¥å¦‚ä½•è¿æ¥ (é—¨çº§ç½‘è¡¨) çš„è¿‡ç¨‹ (ä»¥ .json æ ¼å¼è¾“å‡º).",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>12</span>Â  <span class='chapter-title'>FPGA åŸç†é€Ÿæˆ</span>"
    ]
  },
  {
    "objectID": "cc-fpga/cc-fpga.html#references",
    "href": "cc-fpga/cc-fpga.html#references",
    "title": "FPGA åŸç†é€Ÿæˆ",
    "section": "References",
    "text": "References\n\n\n\n\n[1] R. Kastner, J. Matai, and S. Neuendorffer, â€œParallel Programming for FPGAs,â€ ArXiv e-prints, May 2018, Available: https://arxiv.org/abs/1805.03648",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>12</span>Â  <span class='chapter-title'>FPGA åŸç†é€Ÿæˆ</span>"
    ]
  },
  {
    "objectID": "cc-cpu/cc-cpu.html",
    "href": "cc-cpu/cc-cpu.html",
    "title": "CPU åŸç†é€Ÿæˆ",
    "section": "",
    "text": "Change of Mind",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>13</span>Â  <span class='chapter-title'>CPU åŸç†é€Ÿæˆ</span>"
    ]
  },
  {
    "objectID": "cc-cpu/cc-cpu.html#change-of-mind",
    "href": "cc-cpu/cc-cpu.html#change-of-mind",
    "title": "CPU åŸç†é€Ÿæˆ",
    "section": "",
    "text": "å¯¹äºæœ‰æ—¶é’Ÿçš„ç”µè·¯, æˆ‘ä»¬åº”è¯¥æƒ³è±¡æˆ: ç”µè·¯çš„çŠ¶æ€åªåœ¨æ—¶é’Ÿçš„ä¸Šå‡æ²¿ã€Œç¬é—´ã€å˜åŒ–. æ—¶é’Ÿçš„ä¸Šå‡æ²¿å‘ç”Ÿæ—¶ç”µè·¯åšäº†ä¸¤ä»¶äº‹æƒ…:\n\nå‰ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸçš„è®¡ç®—ç»“æœè¯¥é”å­˜çš„ é”å­˜åˆ°å¯„å­˜å™¨ ä¸­.\nä¸‹ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸçš„ç»“æœç¬é—´è®¡ç®—å‡ºæ¥å¹¶ æ”¾åœ¨çº¿ä¸Š (ä»–ä»¬ç›®å‰è¿˜ä¸èƒ½è¢« CPU â€œçœ‹åˆ°â€).",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>13</span>Â  <span class='chapter-title'>CPU åŸç†é€Ÿæˆ</span>"
    ]
  },
  {
    "objectID": "cc-cpu/cc-cpu.html#cpu-æ˜¯å¦‚ä½•æˆä¸ºç°åœ¨è¿™ä¸ªæ ·å­çš„",
    "href": "cc-cpu/cc-cpu.html#cpu-æ˜¯å¦‚ä½•æˆä¸ºç°åœ¨è¿™ä¸ªæ ·å­çš„",
    "title": "CPU åŸç†é€Ÿæˆ",
    "section": "CPU æ˜¯å¦‚ä½•æˆä¸ºç°åœ¨è¿™ä¸ªæ ·å­çš„?",
    "text": "CPU æ˜¯å¦‚ä½•æˆä¸ºç°åœ¨è¿™ä¸ªæ ·å­çš„?\n\nThe following is a critical path towards understanding CPU. You canâ€™t drop any of them. ä»¥ä¸‹æ˜¯ç†è§£ CPU çš„å¿…ç»ä¹‹è·¯.\n\n\nåˆ†è€Œæ²»ä¹‹, ç©·ä¸¾ + æ§åˆ¶ä¿¡å·\n\nåˆ†è€Œæ²»ä¹‹: ä¸€æ¡æŒ‡ä»¤çš„æ‰§è¡Œå¯ä»¥æ‹†åˆ†ä¸ºè¿™å‡ ä¸ªé˜¶æ®µ (phase):\n\nIF (Instruction Fetch): å–æŒ‡.\nID (Instruction Decode): è¯‘ç .\n\nID åé¢æœ‰äº›åœ°æ–¹ [1] åé¢è¿˜ç»†åˆ†äº† Evaluate Address å’Œ Fetch Operands.\n\nEX (Execute): æ‰§è¡Œ.\nME (Memory Access): è®¿å­˜.\nWB (Write Back): å†™å›.\næ¯ä¸ª phase éƒ½å¯ä»¥æœ‰å›ºå®šçš„è¾“å…¥å’Œè¾“å‡º, æ‰€ä»¥æ¯ä¸ª phase éƒ½å¯¹åº”ä¸€ä¸ª (æˆ–å¤šä¸ª) ç”µè·¯æ¨¡å—.\n\n\n\nè¿™ä¸ª phase çš„ CPU å¯ä»¥é€šè¿‡æˆ‘çš„ my-riscv é¡¹ç›® å¯è§†åŒ–åœ°ç†è§£\n\n\n\n\n\n\n\n\n\n\n\nRISC-V æŒ‡ä»¤åˆ†ç±»\n\n\n\n\n\n\nArithmetic è¿ç®—: è¯»å–æŸäº›å¯„å­˜å™¨çš„å€¼, è¿ç®—ä¹‹åå†æ”¾å›æŸä¸ªå¯„å­˜å™¨ä¸­ (ä¸èƒ½è¯»å†™å†…å­˜)\nLoad/Store è®¿å­˜: å”¯ä¸€èƒ½è®¿é—®å†…å­˜çš„æŒ‡ä»¤. å°†æŸä¸ªå¯„å­˜å™¨çš„å€¼å†™åˆ°æŸä¸ªå†…å­˜åœ°å€ (æˆ–è€…åè¿‡æ¥)\nControl æ§åˆ¶æµ: è·³è½¬ (å…¶å®å°±æ˜¯æ”¹å˜ pc å¯„å­˜å™¨çš„å€¼ (è¿˜æœ‰é¡ºå¸¦æ”¹å˜ä¸€ä¸‹ ra å¯„å­˜å™¨))\n\n\n\n\n\n\nç©·ä¸¾ + æ§åˆ¶ä¿¡å· æ€æƒ³: æ¯ä¸ªç”µè·¯æ¨¡å—ç”¨ç¡¬ä»¶å†™æ­», ä»¥ ALU å•å…ƒ (Execute çš„å…¶ä¸­ä¸€ä¸ªæ¨¡å—) ä¸ºä¾‹, æ‰€æœ‰å¯èƒ½çš„è¾“å‡ºéƒ½è®¡ç®—å‡ºæ¥ (è¯´æ˜¯è®¡ç®—, å…¶å®å°±æ˜¯ä¸€ä¸ªæ•°å­—ç”µè·¯é€šäº†è€Œå·², ç”µè·¯é€šäº†ç»“æœè‡ªç„¶å°±åœ¨è¾“å‡ºç«¯å£æ˜¾ç¤ºå‡ºæ¥äº†, æ²¡æœ‰ã€Œè®¡ç®—ã€çš„è¿‡ç¨‹. æ¯”å¦‚ ALU), åªä¸è¿‡åœ¨è¾“å‡ºä¹‹å‰ç”¨æ§åˆ¶ä¿¡å·æ¥å†³å®šå“ªä¸ªè®¡ç®—ç»“æœæ‰æ˜¯æˆ‘ä»¬è¦çš„ (ä¸€èˆ¬æ§åˆ¶ä¿¡å·éƒ½ç”± Decoder äº§ç”Ÿ, å› ä¸º Decoder çš„ä½œç”¨å°±æ˜¯ (æ ¹æ® Opcode) å°†ä¸€æ¡æŒ‡ä»¤è§£è¯»ä¸ºå¦‚ä½•æ§åˆ¶å„ä¸ªæ¨¡å—åº”è¯¥è¾“å‡ºä»€ä¹ˆç»“æœ).\n\n\n\nç©·ä¸¾ + æ§åˆ¶ä¿¡å· æ€æƒ³åœ¨ ALU å†…éƒ¨çš„ä½“ç°\n\n\nä¸€æ¡æŒ‡ä»¤çš„æ‰§è¡Œçš„é‚£å‡ ä¸ª phase å¯ä»¥è®¾è®¡æˆ:\n\nSingle-Cycle: åœ¨ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸå†…å®Œæˆæ‰€æœ‰ phases. ç”±äºç”µè·¯æœ‰å»¶è¿Ÿ, æ‰€æœ‰ phase çš„ç”µè·¯å¾ˆé•¿, è¦æ±‚æ—¶é’Ÿé¢‘ç‡ä¸èƒ½å¾ˆé«˜.\nMulti-Cycle: æ¯ä¸ªæ—¶é’Ÿå‘¨æœŸåªæ‰§è¡Œä¸€ä¸ª phase.\n\n\n\n\n\n\nFigureÂ 1: ä¸ºäº†æå‡æŒ‡ä»¤æ‰§è¡Œæ•ˆç‡å¼•å…¥äº† Pipeline [2]\n\n\n\n\nè¿™æ ·çš„ CPU: simple, general, ä½†æ˜¯ not efficient!\n\n\n\næµæ°´çº¿\n\nPipeline æµæ°´çº¿: è§ FigureÂ fig-single-mult-pipelined.\nåœ¨æ¯ä¸¤ä¸ª phase ä¹‹é—´æ’å…¥ä¸€äº›å—å§‹ç»ˆæ§åˆ¶çš„å¯„å­˜å™¨:\n\nIF-ID ä¹‹é—´: å½“å‰æŒ‡ä»¤, PC å€¼ (jal è¦ç”¨)\nID-EX ä¹‹é—´: æŒ‡ä»¤ç±»å‹, rs1, rs2, rd, imm.\n\n\n\n\nç¬¬ä¸‰é˜¶æ®µ\n\næ€»çº¿: ARM å…¬å¸ç ”å‘äº†å¾ˆå¤šæ€»çº¿, ä»–ä»¬çš„é›†åˆç§°ä¸º AMBA (Advanced Microcontroller Bus Architecture). åŒ…æ‹¬: APB, AHB, AXI. Xilinx å…¬å¸å¾ˆå¤šå¼‚æ„çš„ FPGAéƒ½éœ€è¦å¼•å…¥ AXI æ€»çº¿.\nAXI ç‰¹ç‚¹:\n\né¢å‘å­˜å‚¨: æŒ‡ä¸»ã€ä»æœºåœ¨è¯»åˆ°æ•°æ®ä¹‹åä¸€èˆ¬éƒ½ä¼šå°†è¿™äº›æ•°æ®å…ˆæ”¾åœ¨æŸç§å‚¨å­˜é‡Œé¢.\nçªå‘æ€»çº¿:\n\n\n\n\nCache\n\n\nMemory\n\nå†…å­˜: working memory, main memory\nDRAM & SSD å†…å­˜ä¸ç¡¬ç›˜\n\nè¯»å†™é€Ÿåº¦ (3000 å€): 17 ns vs 50 ms, è¶…éŸ³é€Ÿé£æœºå’Œé¾Ÿé€Ÿ\nå®¹é‡: 16GB vs 4TB\n\nSIMM & DIMM\n\nDIMM (Dual In-line Memory Module)",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>13</span>Â  <span class='chapter-title'>CPU åŸç†é€Ÿæˆ</span>"
    ]
  },
  {
    "objectID": "cc-cpu/cc-cpu.html#macros-å®",
    "href": "cc-cpu/cc-cpu.html#macros-å®",
    "title": "CPU åŸç†é€Ÿæˆ",
    "section": "Macros å®",
    "text": "Macros å®\n\nxlen = 32: Word length å­—é•¿, å³ GPR å¯„å­˜å™¨å®½åº¦ (ç”±äºé€šç”¨å¯„å­˜å™¨è¢«å‘½åä¸º x0~x31)\n\n\n\n\n\n[1] Y. N. Patt and S. J. Patel, Introduction to computing systems : From bits and gates to c/c++ & beyond. Mcgraw-Hill, 2020.\n\n\n[2] Slchoi, â€œMulti-cycle implementation & pipelining,â€ 2025, Available: https://velog.io/@taegon1998/4.2-4.3-Multi-Cycle-Implementation-Pipelining",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>13</span>Â  <span class='chapter-title'>CPU åŸç†é€Ÿæˆ</span>"
    ]
  },
  {
    "objectID": "cc-gpu/cc-gpu.html",
    "href": "cc-gpu/cc-gpu.html",
    "title": "GPU åŸç†é€Ÿæˆ",
    "section": "",
    "text": "CUDA",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>14</span>Â  <span class='chapter-title'>GPU åŸç†é€Ÿæˆ</span>"
    ]
  },
  {
    "objectID": "cc-gpu/cc-gpu.html#cuda",
    "href": "cc-gpu/cc-gpu.html#cuda",
    "title": "GPU åŸç†é€Ÿæˆ",
    "section": "",
    "text": "2026 å¹´ä¹‹å‰ GPU åªèƒ½åšç‰¹å®šçš„å‡½æ•°è¿ç®—, 2026 å¹´ä¹‹åå¼•å…¥äº† GPGPU (General Purpose GPU), æœ‰ä¸€æ•´å¥—åº“å‡½æ•°æ¥å¯¹ GPU è¿›è¡Œç¼–ç¨‹.\n\nCUDA: Compute Unified Device Architecture (NVIDIA, é—­æº)\nOpenCL: Open Computing Language (Apple Inc., å¼€æº)\n\nGPU device memory å¯ä»¥è¢«æ‰€æœ‰ CUDA æ ¸å¿ƒå…±äº«:\n\n\n\n\n\n\nFigureÂ 2: NVidia GPU æ¶æ„ [1]\n\n\n\nè¿æ¥æœ‰ GPU çš„ CPU äºŒè€…çš„ memory æ˜¯ä¸å…±äº«çš„ [1], äºŒè€…ä¹‹é—´çš„æ•°æ®ç”± DMA æ¬è¿.\n\n\n\n\n\n\nFigureÂ 3: Seperate memory systems [1]\n\n\n\nKernel functions [1]:\n\n__host__: é»˜è®¤åœ¨ CPU (host) ä¸Šè¿è¡Œçš„å‡½æ•°.\n__global__: åœ¨ GPU ä¸Šè¿è¡Œ, å¯è¢« CPU è°ƒç”¨çš„å‡½æ•°.\n__device__: åœ¨ GPU ä¸Šè¿è¡Œ, åªèƒ½è¢« GPU è°ƒç”¨çš„å‡½æ•°.\n\n\n\nUnified Memory ç»Ÿä¸€å†…å­˜\n\nå…¨å±€å˜é‡: å¯ä»¥è¢« CPU å’Œ GPU è®¿é—®çš„å˜é‡, ä¸èƒ½ç”¨ local variable çš„æ–¹å¼å£°æ˜!\n__managed__ int x;\nç»Ÿä¸€å†…å­˜å…è®¸ CPU å’Œ GPU å…±äº«åŒä¸€å—å†…å­˜åŒºåŸŸ, æ¯”å¦‚ ListingÂ lst-managed ä¸­çš„ CPU å’Œ GPU éƒ½èƒ½è®¿é—®å’Œæ”¹å˜ x å˜é‡:\n\n\n\nmanaged.cu\n\n#include &lt;stdio.h&gt;\n#include &lt;cuda_runtime.h&gt;\n\n__global__ void my_kernel(int* x_ptr) {\n    *x_ptr = 1;\n    printf(\"GPU sees x = %d\\n\", *x_ptr);\n}\n\nint main() {\n    int x = 0;\n    int* x_ptr = &x;\n    cudaMallocManaged(&x_ptr, sizeof(int));\n\n    my_kernel&lt;&lt;&lt;1,1&gt;&gt;&gt;(x_ptr);\n\n    printf(\"CPU sees x = %d\\n\", x);\n\n    cudaFree(x_ptr);\n    return 0;\n}\n\nè¾“å‡º:\nCPU sees x = 0\nGPU sees x = 1\næ³¨æ„æ˜¯ CPU å…ˆæ‰“å° (å› ä¸ºæ²¡æœ‰ç”¨ cudaDeviceSynchronize())!\n\n\nSynchronization åŒæ­¥\nCPU å°†æŒ‡ä»¤å‘åˆ° GPU ä¹‹åä¸ä¼šç­‰ GPU æ‰§è¡Œå®Œå†ç»§ç»­å¾€ä¸‹æ‰§è¡Œ (é»˜è®¤ async), å¦‚æœéœ€è¦ç­‰ GPU æ‰§è¡Œå®Œå†ç»§ç»­, å°† my_kernel&lt;&lt;&lt;1,1&gt;&gt;&gt;(x_ptr); æ”¹ä¸º:\nmy_kernel&lt;&lt;&lt;1,1&gt;&gt;&gt;(x_ptr);\ncudaDeviceSynchronize(); // Wait for GPU to finish\nè¾“å‡º:\nGPU sees x = 1\nCPU sees x = 1\n\n\nStream æµ",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>14</span>Â  <span class='chapter-title'>GPU åŸç†é€Ÿæˆ</span>"
    ]
  },
  {
    "objectID": "cc-gpu/cc-gpu.html#references",
    "href": "cc-gpu/cc-gpu.html#references",
    "title": "GPU åŸç†é€Ÿæˆ",
    "section": "References",
    "text": "References\n\n\n\n\n[1] S. Y. Cheung, â€œLecture notes on computer science courses: Computer architecture (CS355),â€ 2025, Available: https://www.cs.emory.edu/~cheung/Courses/355/Syllabus/syl.html#CURRENT",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>14</span>Â  <span class='chapter-title'>GPU åŸç†é€Ÿæˆ</span>"
    ]
  },
  {
    "objectID": "nn-essence/nn-essence.html",
    "href": "nn-essence/nn-essence.html",
    "title": "The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨",
    "section": "",
    "text": "Change of Mind",
    "crumbs": [
      "Neural Network",
      "<span class='chapter-number'>15</span>Â  <span class='chapter-title'>The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨</span>"
    ]
  },
  {
    "objectID": "nn-essence/nn-essence.html#change-of-mind",
    "href": "nn-essence/nn-essence.html#change-of-mind",
    "title": "The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨",
    "section": "",
    "text": "I donâ€™t think view neural networks as black boxes does any help towards understanding and inventing new networks.\nå¯¹ä¸€ä¸ªç¥ç»ç½‘ç»œæ¥è¯´, æˆ‘ä»¬è¦ç«™åœ¨å®ƒçš„è§’åº¦è€ƒè™‘ up to what extend it could tell the difference of data? æ¯”å¦‚å›¾åƒå¤„ç†çš„ç¥ç»ç½‘ç»œ, å®ƒè‚¯å®šä¸çŸ¥é“è¾“å…¥çš„æ˜¯ä¸€å¼ å›¾, å¦‚æœæ˜¯ä¸€æ®µæ–‡å­—å‘¢? å¦‚æœå¯¹äºå¾ˆå¤šç±»å‹çš„æ•°æ®å®ƒéƒ½ä¸èƒ½åŒºåˆ†, è¯´æ˜è¿™ä¸ªç½‘ç»œéå¸¸ general ä½†æ€§èƒ½è‚¯å®šå¾ˆå·®.",
    "crumbs": [
      "Neural Network",
      "<span class='chapter-number'>15</span>Â  <span class='chapter-title'>The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨</span>"
    ]
  },
  {
    "objectID": "nn-essence/nn-essence.html#questions",
    "href": "nn-essence/nn-essence.html#questions",
    "title": "The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨",
    "section": "Questions",
    "text": "Questions\n\næ¢¯åº¦ä¸‹é™å’Œåå‘ä¼ æ’­çš„å…³ç³»æ˜¯ä»€ä¹ˆ?\næˆ‘ä»¬ç®—æ¢¯åº¦æ˜¯åœ¨ä»€ä¹ˆç©ºé—´é‡Œé¢?\næ¢¯åº¦ä¸‹é™åœ¨ Transformer é‡Œé¢æ˜¯å¦‚ä½•å·¥ä½œçš„?",
    "crumbs": [
      "Neural Network",
      "<span class='chapter-number'>15</span>Â  <span class='chapter-title'>The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨</span>"
    ]
  },
  {
    "objectID": "nn-essence/nn-essence.html#neural-network-is-not-so-different",
    "href": "nn-essence/nn-essence.html#neural-network-is-not-so-different",
    "title": "The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨",
    "section": "Neural Network is Not So Different",
    "text": "Neural Network is Not So Different\n\nç›®æ ‡: æ‰¾ä¸€ä¸ªæ˜ å°„.\n\nä¸–ç•Œä¸Šå¾ˆå¤šé—®é¢˜å…¶å®å°±æ˜¯ä¸€ä¸ªå¤æ‚çš„æ˜ å°„, æ¯”å¦‚å›¾åƒè¯†åˆ«å°±æ˜¯è¾“å…¥æ˜¯å›¾ç‰‡, è¾“å‡ºæ˜¯å›¾ç‰‡ä¸­çš„å„ç§å†…å®¹. åªä¸è¿‡è¿™ä¸ªå‡½æ•°å­˜åœ¨äºäººç±»çš„å¤§è„‘ä¸­, æ— æ³•å†™å‡ºæ˜¾å¼çš„è¡¨è¾¾å¼. äººç±»æƒ³è¦å¼ºè¡ŒæŠŠè¿™ä¸ªå‡½æ•°çš„è¡¨è¾¾å¼æ‰¾åˆ°! æ€ä¹ˆæ‰¾å‘¢? æˆ‘ä»¬çœ‹åˆ°ä¸€æ£µæ ‘, å®ƒä¸ºä»€ä¹ˆæ˜¯ä¸€æ£µæ ‘å‘¢? æ¯ä¸ªåƒç´ éƒ½å¯¹å®ƒæ˜¯ä¸€æ£µæ ‘åšå‡ºäº†è´¡çŒ®, ä½†å¥½åƒæ•´ä½“æ˜¯ä¸€æ£µæ ‘åˆä¸å•ä¸ªåƒç´ æ¯«æ— å…³ç³». å¦‚æœè¿™ä¸ªè¡¨è¾¾å¼å­˜åœ¨, é‚£ä¹ˆå®ƒè‚¯å®šéå¸¸å¤æ‚ (è¿™é‡Œä¸èƒ½è¿½æ±‚æ‰€è°“çš„ â€œç®€æ´ä¸ä¼˜ç¾â€). ä½†æˆ‘ä»¬å¯ä»¥ç¼©å°ä¸€ç‚¹èŒƒå›´, ç”¨æŸç§ç‰¹å®šå½¢å¼çš„å‡½æ•°æ¥é€¼è¿‘æ‰€æ±‚. ä¹Ÿå°±æ˜¯:\n\nåœ¨ä¸€å †æŸç§å½¢å¼çš„æ˜ å°„é‡Œé¢ (å‚æ•°åŒ–çš„å‡½æ•°ç©ºé—´ \\(\\mathcal{\\hat{F}}\\)) æ‰¾åˆ°ä¸€ä¸ªæ˜ å°„ \\(\\hat{f}\\) æ¥æ‹Ÿåˆä¸€ä¸ªå¤æ‚çš„æ˜ å°„ \\(f: \\mathcal{X}\\to \\mathcal{Y}\\)\n\näººä»¬é¦–å…ˆå‘ç°é•¿æˆ EquationÂ eq-fcnn è¿™ç§æ ·å­çš„æ˜ å°„ä»¿ä½›æœ‰å¾ˆå¼ºçš„æ‹Ÿåˆèƒ½åŠ›, ä¹Ÿå°±æ˜¯ä¸ç®¡ä½ äººè„‘ä¸­çš„æ¨¡å‹æœ‰å¤šå¤æ‚, æ€»æ˜¯å¯ä»¥åœ¨ä¸‹é¢å½¢å¼çš„æ˜ å°„ä¸­æ‰¾åˆ°åˆé€‚çš„æ‹Ÿåˆ.\n\\[\n\\hat{f}(x) = \\sigma (W^{[L]} \\cdots \\sigma (W^{[2]} \\sigma (W^{[1]} x + b^{[1]}) + b^{[2]}) + \\cdots + b^{[L]})\n\\tag{1}\\]\nEquationÂ eq-fcnn å¾ˆå¤æ‚å¯¹å§. ä½†æ˜¯å®ƒå¯ä»¥ç”¨ä¸‹é¢çš„å›¾å¯è§†åŒ–å‡ºæ¥:\n\n\n\n\n\n\nFigureÂ 1: ä»…ä»…æ˜¯ EquationÂ eq-fcnn çš„å¯è§†åŒ–\n\n\n\nè¿™å¼ å›¾æ”¾åœ¨è¿™é‡Œå¤ª clichÃ© äº†, ä½†æ˜¯æˆ‘æƒ³è¯´çš„æ˜¯: æˆ‘ä»¬å¯¹å®ƒå¤ªè¿‡ç†Ÿæ‚‰äº†, ä»¥è‡³äºè®¤ä¸ºé€‰æ‹©è¿™ç§å‚æ•°åŒ–æ–¹æ³•æ˜¯ç†æ‰€åº”å½“ã€ç‹¬ä¸€æ— äºŒçš„.\n(FCNN, CNN, Transformeræ˜¯åŒä¸€å±‚é¢ä¸Šçš„æ¦‚å¿µ? FCNN èƒ½åšåˆ°çš„äº‹æƒ…å¾ˆå¤š, ä½†æ˜¯å¤ªgeneral äº†, æ‰€ä»¥å…ˆçŒœæµ‹ä»€ä¹ˆæ ·çš„ç»“æ„èƒ½æ›´å¥½åœ°æ­ç¤ºè§„å¾‹ (æ¯”å¦‚å·ç§¯ (å°Šé‡äº† \\(\\mathcal{X}\\) ç»“æ„ä»è€Œå¾ˆå¯èƒ½èƒ½åŠ é€Ÿç¥ç»ç½‘ç»œå‘ç°è§„å¾‹çš„è¿‡ç¨‹?), å†æ¯”å¦‚ GNN), ç„¶ååŠ å…¥å®ƒä»¬æ¥ å¸®åŠ©ç¥ç»ç½‘ç»œå‘ç°è§„å¾‹? â€œDifferential Modelâ€ æˆ‘æ„Ÿè§‰ FCNN å’Œ CNN çš„æœ¬è´¨æ˜¯ä¸€æ ·çš„? CNN çš„æœ¬è´¨æ˜¯ pre-trained FCNN (æˆ–è€…è¯´?))\n\näº‹å®è¯æ˜å½¢å¦‚ç¥ç»ç½‘ç»œçš„é‚£äº›å‚æ•°åŒ–å‡½æ•°ç©ºé—´èƒ½å¤Ÿæ‹Ÿåˆç»å¤§å¤šæ•°çš„å¤æ‚æ˜ å°„, æ‰€ä»¥æ— è„‘é€‰æ‹©è¿™æ ·çš„ \\(\\mathcal{\\hat{F}}\\) å°±è¡Œäº†.\n\n\nå¦‚æœä¸€ä¸ªé—®é¢˜å¯ä»¥ç”¨ä»¥ä¸‹çš„æ¡†æ¶é‡Œé¢æè¿°, é‚£ä¹ˆè¿™ä¸ªé—®é¢˜å°±å¯ä»¥ç”¨ç¥ç»ç½‘ç»œæ¥è§£å†³!\n\n\nã€Œå¤æ‚çš„æ˜ å°„ã€\nã€Œå¤æ‚çš„æ˜ å°„ã€è¿™ä¸ªæ€æƒ³å¯ä»¥åˆ»ç”»å’Œæè¿°æ‰€æœ‰ä»¥ä¸‹é—®é¢˜:\n\nClassification åˆ†ç±»é—®é¢˜: \\(\\mathcal{Y}\\) ä»…ä»…æ˜¯æ²¡æœ‰ä»»ä½•ç»“æ„çš„é›†åˆ.\n\nè¯·è¯´å‡ºä¸‹é¢ä¾‹å­çš„ \\(\\mathcal{X}\\) å’Œ \\(\\mathcal{Y}\\):\n\nImage Classification: è¾“å…¥ä¸€å¼ å›¾ç‰‡, åˆ¤æ–­æ˜¯çŒ«è¿˜æ˜¯ç‹—è¿˜æ˜¯å…¶å®ƒçš„.\nFace Detection: è¾“å…¥ä¸€å¼ å›¾ç‰‡, åˆ¤æ–­æœ‰æ²¡æœ‰äººè„¸.\nHandwriting Recognition: è¾“å…¥ä¸€å¼ æ‰‹å†™çš„æ•°å­—, åˆ¤æ–­æ˜¯å‡ . (è™½ç„¶ \\(\\mathcal{Y}\\) æœ‰åºç»“æ„, ä½†ä¸å…³å¿ƒ)\n\n\\(\\mathcal{X}\\) æ˜¯æ‰€æœ‰å›¾ç‰‡çš„é›†åˆ, \\(\\mathcal{Y}\\) æ˜¯æ‰€æœ‰ç±»åˆ«çš„é›†åˆ.\n\nRegression å›å½’é—®é¢˜: \\(\\mathcal{Y}\\) æœ‰åºç»“æ„. (Generally speaking, æœ‰æ‹“æ‰‘ç»“æ„1)\n\nè¯·è¯´å‡ºä¸‹é¢ä¾‹å­ [1] çš„ \\(\\mathcal{X}\\) å’Œ \\(\\mathcal{Y}\\):\n\nLinear Regression: ç»™å®šä¸€ä¸ªæ ‡é‡åœº, ç”¨çº¿æ€§æ ‡é‡åœºæ¥æ‹Ÿåˆ. (ç›¸å½“äºæŒ‡å®šäº† \\(\\mathcal{\\hat{F}}\\))\nQuantization: æ ¹æ®å¸‚åœºæƒ…å†µã€å†å²æ•°æ®ç­‰, é¢„æµ‹æ˜å¤©çš„è‚¡ç¥¨ä»·æ ¼.\né¢„æµ‹æŸä¸ªè§†é¢‘è§‚çœ‹è€…å¹´é¾„.\næ ¹æ®å‘é€çš„æ§åˆ¶ä¿¡å·, é¢„æµ‹æœºæ¢°è‡‚åœ¨ä¸‰ç»´ç©ºé—´çš„åæ ‡.\næ ¹æ®å†å²æ¹¿åº¦ã€æ¸©åº¦ç­‰å¤©æ°”ä¿¡æ¯, é¢„æµ‹æŸåœ°æ˜å¤©çš„æ¸©åº¦.\n\n\n\n1Â åºç»“æ„è¯±å¯¼çš„æ‹“æ‰‘ç§°ä¸º Alexandrov æ‹“æ‰‘.\n\nå‚æ•°åŒ–\n\nå¦‚æœä¸€ä¸ªå‡½æ•°ç©ºé—´çš„æ‰€æœ‰å…ƒç´ éƒ½èƒ½ç”¨å½¢å¼ä¸Šç›¸åŒçš„å¼å­è¡¨è¾¾ (è¿™ä¸ªå¼å­é‡Œé¢æœ‰ä¸€äº›å¯å˜çš„å‚æ•°), é‚£ä¹ˆè¿™ä¸ªå‡½æ•°ç©ºé—´å°±æ˜¯å‚æ•°åŒ–çš„.\n\n\nLinear Regression çš„å‚æ•°åŒ–å‡½æ•°ç©ºé—´åŒæ„2äº \\(\\mathbb{R}^2\\):\n\n\n\nåŒæ„çš„ Mental picture\n\n\n\n2Â åœ¨æ‹“æ‰‘å‘é‡ç©ºé—´çš„æ„ä¹‰ä¸Š: \\[\\{f: \\mathbb{R}\\to \\mathbb{R} \\mid f(x) = wx + b, w, b \\in \\mathbb{R}\\} \\simeq \\{(w, b) \\mid w, b \\in \\mathbb{R}\\}\\]\næŸä¸ª CNN çš„å‚æ•°åŒ–å‡½æ•°ç©ºé—´åŒæ„äº \\(\\mathbb{R}^{200}\\):",
    "crumbs": [
      "Neural Network",
      "<span class='chapter-number'>15</span>Â  <span class='chapter-title'>The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨</span>"
    ]
  },
  {
    "objectID": "nn-essence/nn-essence.html#å¦‚ä½•è®¾è®¡-mathcalhatf",
    "href": "nn-essence/nn-essence.html#å¦‚ä½•è®¾è®¡-mathcalhatf",
    "title": "The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨",
    "section": "å¦‚ä½•è®¾è®¡ \\(\\mathcal{\\hat{F}}\\) ?",
    "text": "å¦‚ä½•è®¾è®¡ \\(\\mathcal{\\hat{F}}\\) ?\n\nå³å¦‚ä½•ã€Œè®¾è®¡ã€ç¥ç»ç½‘ç»œ.\n\n\nå°Šé‡ \\(\\mathcal{X}, \\mathcal{Y}\\) ä¸­å…ƒç´ çš„ç»“æ„\n(å‡ç»´ã€ask a lot of binary questionsã€ç¼–è§£ç å™¨ã€æ¿€æ´»å‡½æ•°ç”¨ä»€ä¹ˆç±»å‹ è¿™äº›çš„è”ç³»æ˜¯ä»€ä¹ˆ?)\n(\\(\\mathcal{X}\\) ä¸ºå›¾ç‰‡é›†åˆã€æ–‡å­—ã€ç”µè·¯æ¿ã€å£°éŸ³æ—¶åˆ†åˆ«æœ‰ä»€ä¹ˆç»“æ„?)\n(curse of dimensionæ€ä¹ˆè§£å†³?)\nå¦‚æœ \\(\\mathcal{X}\\) æ˜¯ä¸€å¼ å›¾ç‰‡çš„è¯, æˆ‘ä»¬æœ‰ â€œç›¸é‚»â€ ç‚¹è¿™ç§æ¦‚å¿µ, ä¹Ÿå°±æ˜¯è¯´è¾“å…¥è¿› \\(\\hat{f}\\) çš„å¯¹è±¡å†…éƒ¨æ˜¯æœ‰æŸäº›ç»“æ„çš„, ä½†æ˜¯ FCNN (a.k.a., MLP) å¹¶ä¸çŸ¥é“è¿™äº›ç»“æ„.\n(å¼•å‡º CNN å’Œ GNN)",
    "crumbs": [
      "Neural Network",
      "<span class='chapter-number'>15</span>Â  <span class='chapter-title'>The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨</span>"
    ]
  },
  {
    "objectID": "nn-essence/nn-essence.html#å¦‚ä½•æ‰¾åˆ°-hatf",
    "href": "nn-essence/nn-essence.html#å¦‚ä½•æ‰¾åˆ°-hatf",
    "title": "The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨",
    "section": "å¦‚ä½•æ‰¾åˆ° \\(\\hat{f}\\) ?",
    "text": "å¦‚ä½•æ‰¾åˆ° \\(\\hat{f}\\) ?\n\nå³å¦‚ä½•ã€Œè®­ç»ƒã€ç¥ç»ç½‘ç»œ.\n\n(æ¢¯åº¦ä¸‹é™, å„ç§ä¼˜åŒ–å™¨)\n(æ¢¯åº¦æ¶ˆå¤±é—®é¢˜æ€ä¹ˆè§£å†³ã€æ­£åˆ™åŒ–ã€ResNet, ä¸ºä»€ä¹ˆResNetæœ‰æ•ˆç­‰ç­‰è¯é¢˜)\n\nGradient Descent æ¢¯åº¦ä¸‹é™\n\nLoss function æŸå¤±å‡½æ•°: å‡½æ•°ç©ºé—´ \\(\\mathcal{\\hat{F}}\\) æ˜ åˆ° \\(\\mathbb{R}\\) çš„æ ‡é‡åœº \\(L: \\mathcal{\\hat{F}} \\to \\mathbb{R}\\), ç”±äº \\(\\mathcal{\\hat{F}}\\) å‚æ•°åŒ–, æ‰€ä»¥ \\(L\\) ä¹Ÿå¯ä»¥çœ‹ä½œæ˜¯ \\(\\mathbb{R}^n \\to \\mathbb{R}\\) çš„å‡½æ•°.\n\n\\(L\\) æ ‡é‡åœºå¦‚ä½•ç¡®å®šå‘¢?\n\nç”¨è®­ç»ƒé›†ä¸­çš„æ‰€æœ‰æ ·æœ¬ç‚¹å–å¹³å‡æ¥ç¡®å®šæ ‡é‡åœº (â€œGDâ€, è®¡ç®—é‡å¤ªå¤§).\né€šè¿‡ (ä¸æ”¾å›åœ°) æŠ½å–è®­ç»ƒé›†ä¸­çš„ä¸€ä¸ª Mini batch æ¥ä¼°è®¡æ ‡é‡åœº (â€œSGD / Minibatch SGDâ€)\n\n\ntorch.optim å…¶å®ƒä¼˜åŒ–å™¨:\n\nMomentum: é€šè¿‡åŠ å…¥å†å²é€Ÿåº¦æ¥æ¨¡æ‹Ÿæƒ¯æ€§ (Moving Average), å—å™ªå£°å½±å“æ›´å°.\nAdaGrad(Adaptive Gradient Descent)\n\nä¸€äº›å‚æ•°\n\nLearning Rate å­¦ä¹ ç‡",
    "crumbs": [
      "Neural Network",
      "<span class='chapter-number'>15</span>Â  <span class='chapter-title'>The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨</span>"
    ]
  },
  {
    "objectID": "nn-essence/nn-essence.html#æ‚é¡¹",
    "href": "nn-essence/nn-essence.html#æ‚é¡¹",
    "title": "The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨",
    "section": "æ‚é¡¹",
    "text": "æ‚é¡¹\n\næˆ‘å‘ç°è¦ä»¥çº¿æ€§çš„é¡ºåºæ¥å†™è¿™ç¯‡ blog çš„è¯ä¼šå¢åŠ å¾ˆå¤šä¸å¿…è¦çš„å¤æ‚æ€§, æ‰€ä»¥æ¥ä¸‹æ¥æˆ‘ç›´æ¥æŒ‰ç…§æœ¬äººçš„å­¦ä¹ é¡ºåºè¿›è¡Œæ•´ç†.\n\n\nCNN Padding:\nä¸ºäº†è§£å†³è¾“å…¥è¾“å‡ºå¤§å°ä¸ä¸€è‡´çš„é—®é¢˜, å¯ä»¥å¼•å…¥ Padding.\n\n\n\nä¸åŒçš„ Padding, Pytorch çš„é»˜è®¤ä¸º zero padding (æœ€å¸¸ç”¨ [2])\n\n\nè¦å°†å„ç§é—®é¢˜è®¾è®¡æˆç”¨æœºå™¨å­¦ä¹ çš„æ–¹æ³•çš„ idea éå¸¸é‡è¦. å®ƒå¾€å¾€æ˜¯ä¸€ç¯‡è®ºæ–‡çš„æ ¸å¿ƒ idea. æ¯”å¦‚ word2vec ä¸­æåˆ°çš„æ–¹æ³•.\n\n\n\n\n\n[1] K. P. Murphy, Machine learning : A probabilistic perspective. Mit Press, 2012.\n\n\n[2] M. H. Lab, â€œLecture 2 - basics of neural networks (MIT 6.5940, fall 2023),â€ 2025, Available: https://www.youtube.com/watch?v=ieg0RJb7TeI&list=PL80kAHvQbh-pT4lCkDT53zT8DKmhE0idB&index=4",
    "crumbs": [
      "Neural Network",
      "<span class='chapter-number'>15</span>Â  <span class='chapter-title'>The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨</span>"
    ]
  },
  {
    "objectID": "yolo/yolo.html",
    "href": "yolo/yolo.html",
    "title": "YOLO Object Detection ç›®æ ‡æ£€æµ‹",
    "section": "",
    "text": "Task Objective ä»»åŠ¡ç›®æ ‡",
    "crumbs": [
      "Neural Network",
      "<span class='chapter-number'>16</span>Â  <span class='chapter-title'>YOLO Object Detection ç›®æ ‡æ£€æµ‹</span>"
    ]
  },
  {
    "objectID": "yolo/yolo.html#task-objective-ä»»åŠ¡ç›®æ ‡",
    "href": "yolo/yolo.html#task-objective-ä»»åŠ¡ç›®æ ‡",
    "title": "YOLO Object Detection ç›®æ ‡æ£€æµ‹",
    "section": "",
    "text": "è¯†åˆ«ä¸œè¥¿æ˜¯ä»€ä¹ˆ\nå°†ä¸œè¥¿çš„ä½ç½®æ¡†èµ·æ¥\n\n\nä¸¤ç±»æ–¹æ³•\nè§£å†³è¿™ä¸ªé—®é¢˜çš„æ–¹æ³•æœ‰ä¸¤ç±»:\n\nOne-stage: æ¨ç†é€Ÿåº¦å¿«, å¯å®æ—¶\n\nE.g., YOLO, SSD, RetinaNet\n\nTwo-stage: å‡†ç¡®ç‡é«˜\n\nRegion Proposal å€™é€‰åŒº: å…ˆä»å›¾ç‰‡ä¸­æå–å‡ºå¯èƒ½åŒ…å«ç›®æ ‡çš„ 1000-2000 ä¸ªåŒºåŸŸ, ç„¶åå¯¹æ¯ä¸ªå€™é€‰åŒºè¿›è¡Œç›®æ ‡å¯¹è±¡è¯†åˆ«æ“ä½œ.\nE.g., Faster R-CNN, Mask R-CNN, Cascade R-CNN\n\n\n\n\n\nOne stage å’Œ Two stage æµç¨‹æ¡†å›¾å¯¹æ¯”\n\n\n\n\n\n\n\nMSCOCO æ•°æ®é›†æœ‰ç‰©ä½“åå­—å’Œä½ç½®æ ‡æ³¨\n\n\n\n\næŸå¤±å‡½æ•°\n\n\n\näº¤å¹¶æ¯”ç”¨æ¥è¡¡é‡é¢„æµ‹åœ°å¥½ä¸å¥½",
    "crumbs": [
      "Neural Network",
      "<span class='chapter-number'>16</span>Â  <span class='chapter-title'>YOLO Object Detection ç›®æ ‡æ£€æµ‹</span>"
    ]
  },
  {
    "objectID": "yolo/yolo.html#yolo-v1",
    "href": "yolo/yolo.html#yolo-v1",
    "title": "YOLO Object Detection ç›®æ ‡æ£€æµ‹",
    "section": "YOLO V1",
    "text": "YOLO V1\n\nNetwork Structure ç½‘ç»œç»“æ„\n\n\n\n\n\n\nFigureÂ 1: YOLO V1 çš„ç½‘ç»œç»“æ„ [1]\n\n\n\n\n\n\n\n\n\nFigureÂ 2: FigureÂ fig-yolo-v1 çš„ Back-Bone ç½‘ç»œå…¶å®æ˜¯è‹¥å¹²çš„å·ç§¯ç½‘ç»œ [2]\n\n\n\nè¯´æ˜:\n\nFigureÂ fig-back-bone: -s-2 è¡¨ç¤º stride æ­¥é•¿ä¸º 2.\nè¾“å…¥è¾“å‡º:\n\nè¾“å…¥æ˜¯ä¸€å¼ æ­£æ–¹å½¢çš„å›¾ç‰‡ (é•¿å®½åƒç´ å„ä¸º \\(448\\), æœ‰ 3 ä¸ªé€šé“: RGB).\nè¾“å‡ºçš„ tensor å¤§å°ä¸º \\(7 \\times 7 \\times 30\\)\n\n\n\n\nLabel Tensor æ ‡ç­¾å¼ é‡\n\nMSCOCO æ•°æ®é›†éœ€è¦å…ˆè½¬æ¢æˆå¦å¤–ä¸€ç§å½¢å¼ (FigureÂ fig-yolo-v1-data-labeling) å†å–‚ç»™ TOLO V1 ç¥ç»ç½‘ç»œ (å³æ¢ä¸€ç§å½¢å¼æ‰“æ ‡ç­¾è€Œå·²).\n\n\n\n\n\n\nFigureÂ 3: YOLO V1: \\(S = 7\\), æ€»å…±\n\n\n\næ¯å¼ å›¾ç‰‡éƒ½æœ‰ \\(S \\times S = 49\\) ä¸ª grid cell, æ¯ä¸€ä¸ª grid cell éƒ½è¢«ä¸€ä¸ª \\(30 \\times 1\\) çš„å‘é‡æè¿°, ç›¸å½“äºä¸€å¼ å›¾ç‰‡éƒ½å¯¹åº”äº†ä¸€ä¸ª \\(7 \\times 7 \\times 30\\) çš„ label tensor.\n\nFigureÂ fig-back-bone ä¸­ç½‘ç»œçš„è¾“å‡ºä¹Ÿæ˜¯ä¸€ä¸ª \\(7 \\times 7 \\times 30\\) çš„ tensor, ä½†è¿™æ˜¯ Prediction Tensor é¢„æµ‹å¼ é‡ (sec-prediction-tensor), ä¸èƒ½æ··ä¸ºä¸€è°ˆ.\n\nå¦‚æœæœ‰ä¸¤ä¸ªç‰©ä½“çš„ä¸­å¿ƒç‚¹éƒ½è½åœ¨åŒä¸€ä¸ª grid cell ä¸­, YOLO V1 åªä¼šä¿ç•™å…¶ä¸­ä¸€ä¸ª.\n\n\n\nPrediction Tensor é¢„æµ‹å¼ é‡",
    "crumbs": [
      "Neural Network",
      "<span class='chapter-number'>16</span>Â  <span class='chapter-title'>YOLO Object Detection ç›®æ ‡æ£€æµ‹</span>"
    ]
  },
  {
    "objectID": "yolo/yolo.html#references",
    "href": "yolo/yolo.html#references",
    "title": "YOLO Object Detection ç›®æ ‡æ£€æµ‹",
    "section": "References",
    "text": "References\n\n\n\n\n[1] ä¸Šä¸‹æ±‚ç´¢ç”µå­Er, â€œ[YOLO V1] æ•°æ®æ ‡æ³¨å’Œè¾“å‡ºå¼ é‡_å“”å“©å“”å“©_bilibili,â€ 2025, Available: https://www.bilibili.com/video/BV1gKwAeWEo4/?spm_id_from=333.788.player.switch&vd_source=42579e22289b6144ba0b2bdcf99834e3&p=3\n\n\n[2] J. Redmon, S. Divvala, R. Girshick, and A. Farhadi, â€œYou only look once: Unified, real-time object detection.â€ 2016. Available: https://arxiv.org/abs/1506.02640",
    "crumbs": [
      "Neural Network",
      "<span class='chapter-number'>16</span>Â  <span class='chapter-title'>YOLO Object Detection ç›®æ ‡æ£€æµ‹</span>"
    ]
  },
  {
    "objectID": "hls-design/HLS-design.html",
    "href": "hls-design/HLS-design.html",
    "title": "HLS Design FPGA å¹¶è¡Œç¼–ç¨‹",
    "section": "",
    "text": "Test\nOngoing",
    "crumbs": [
      "ML Accelerators",
      "<span class='chapter-number'>17</span>Â  <span class='chapter-title'>HLS Design FPGA å¹¶è¡Œç¼–ç¨‹</span>"
    ]
  },
  {
    "objectID": "cfu-proj-struct/cfu-proj-struct.html",
    "href": "cfu-proj-struct/cfu-proj-struct.html",
    "title": "CFU-Playground å·¥ç¨‹ç»“æ„",
    "section": "",
    "text": "Folder æ–‡ä»¶å¤¹æè¿°",
    "crumbs": [
      "CFU Playground",
      "<span class='chapter-number'>18</span>Â  <span class='chapter-title'>CFU-Playground å·¥ç¨‹ç»“æ„</span>"
    ]
  },
  {
    "objectID": "cfu-proj-struct/cfu-proj-struct.html#folder-æ–‡ä»¶å¤¹æè¿°",
    "href": "cfu-proj-struct/cfu-proj-struct.html#folder-æ–‡ä»¶å¤¹æè¿°",
    "title": "CFU-Playground å·¥ç¨‹ç»“æ„",
    "section": "",
    "text": "soc: å­˜æ”¾ä¸€ä¸ªå®Œæ•´çš„ CPU çš„ verilog è®¾è®¡.\n\næœ‰å¾ˆå¤šç§ CPU, æ¯”å¦‚å¸¦æˆ–ä¸å¸¦ CFU æ¥å£çš„.",
    "crumbs": [
      "CFU Playground",
      "<span class='chapter-number'>18</span>Â  <span class='chapter-title'>CFU-Playground å·¥ç¨‹ç»“æ„</span>"
    ]
  }
]