#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Jun 26 13:36:43 2024
# Process ID: 16496
# Current directory: E:/SOC codes/new/pic16hardware
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17764 E:\SOC codes\new\pic16hardware\pic16hardware.xpr
# Log file: E:/SOC codes/new/pic16hardware/vivado.log
# Journal file: E:/SOC codes/new/pic16hardware\vivado.jou
# Running On: AutPC2, OS: Windows, CPU Frequency: 3192 MHz, CPU Physical cores: 6, Host memory: 17010 MB
#-----------------------------------------------------------
start_guioopen_project {E:/SOC codes/new/pic16hardware/pic16hardware.xpr}INFO: [Project 1-313] Project file moved from 'C:/mueller/SOCL3/pic16hardware' since last save.
IINFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'E:/Users/dmplab/AppData/Roaming/Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store'; using path 'C:/Users/dmplab/AppData/Roaming/Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store' instead.SScanning sources...FFinished scanning sourcesWARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/SOC codes/new/pic16hardware/ip_repo/pictrlip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'e:/SOC codes/new/pic16hardware/ip_repo/pictrlip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/SOC codes/new/pic16hardware/ip_repo/pictrlip_1.0'.
IINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.oopen_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 1626.457 ; gain = 0.000
eupdate_compile_order -fileset sources_1
open_bd_design {E:/SOC codes/new/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd}
Reading block design file <E:/SOC codes/new/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:pictrlip:1.0 - pictrlip_0
Successfully read diagram <zedpi_sys> from block design file <E:/SOC codes/new/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1594.852 ; gain = 108.734
ipx::edit_ip_in_project -upgrade true -name pictrlip_v1_0_project -directory {E:/SOC\ codes/new/pic16hardware/pic16hardware.tmp/pictrlip_v1_0_project} {e:/SOC codes/new/pic16hardware/ip_repo/pictrlip_1.0/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1739.785 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/SOC codes/new/pic16hardware/ip_repo/pictrlip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'e:/SOC codes/new/pic16hardware/ip_repo/pictrlip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/SOC codes/new/pic16hardware/ip_repo/pictrlip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1756.312 ; gain = 16.527
update_compile_order -fileset sources_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 26 13:40:42 2024...
