Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Nov 20 15:44:29 2023
| Host         : 8d920e292c80 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file game_top_timing_summary_routed.rpt -pb game_top_timing_summary_routed.pb -rpx game_top_timing_summary_routed.rpx -warn_on_violation
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (795)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1690)
5. checking no_input_delay (10)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (795)
--------------------------
 There are 795 register/latch pins with no clock driven by root clock pin: logclk_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1690)
---------------------------------------------------
 There are 1690 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.815        0.000                      0                  196        0.236        0.000                      0                  196        1.790        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 5.992}        11.983          83.448          
  clk_out2_clk_wiz_0  {0.000 105.785}      211.570         4.727           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        6.815        0.000                      0                  162        0.236        0.000                      0                  162        5.492        0.000                       0                    78  
  clk_out2_clk_wiz_0      206.886        0.000                      0                   34        0.267        0.000                      0                   34        1.790        0.000                       0                    19  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.815ns  (required time - arrival time)
  Source:                 vga/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_x_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 1.056ns (22.346%)  route 3.670ns (77.654%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 10.481 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          1.640    -0.900    vga/clk_out1
    SLICE_X37Y93         FDRE                                         r  vga/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  vga/hcount_reg[2]/Q
                         net (fo=12, routed)          1.103     0.659    vga/hcount_reg[2]
    SLICE_X36Y92         LUT4 (Prop_lut4_I0_O)        0.150     0.809 f  vga/curr_x[8]_i_2/O
                         net (fo=14, routed)          0.859     1.668    vga/curr_x[8]_i_2_n_0
    SLICE_X35Y92         LUT4 (Prop_lut4_I3_O)        0.326     1.994 r  vga/curr_x[10]_i_3/O
                         net (fo=5, routed)           0.980     2.974    vga/curr_x[10]_i_3_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I3_O)        0.124     3.098 r  vga/curr_x[10]_i_1/O
                         net (fo=30, routed)          0.728     3.826    vga/curr_x0
    SLICE_X39Y93         FDRE                                         r  vga/curr_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          1.518    10.481    vga/clk_out1
    SLICE_X39Y93         FDRE                                         r  vga/curr_x_reg[0]/C
                         clock pessimism              0.559    11.041    
                         clock uncertainty           -0.195    10.846    
    SLICE_X39Y93         FDRE (Setup_fdre_C_CE)      -0.205    10.641    vga/curr_x_reg[0]
  -------------------------------------------------------------------
                         required time                         10.641    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  6.815    

Slack (MET) :             6.826ns  (required time - arrival time)
  Source:                 vga/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_x_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 1.056ns (22.401%)  route 3.658ns (77.599%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 10.480 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          1.640    -0.900    vga/clk_out1
    SLICE_X37Y93         FDRE                                         r  vga/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  vga/hcount_reg[2]/Q
                         net (fo=12, routed)          1.103     0.659    vga/hcount_reg[2]
    SLICE_X36Y92         LUT4 (Prop_lut4_I0_O)        0.150     0.809 f  vga/curr_x[8]_i_2/O
                         net (fo=14, routed)          0.859     1.668    vga/curr_x[8]_i_2_n_0
    SLICE_X35Y92         LUT4 (Prop_lut4_I3_O)        0.326     1.994 r  vga/curr_x[10]_i_3/O
                         net (fo=5, routed)           0.980     2.974    vga/curr_x[10]_i_3_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I3_O)        0.124     3.098 r  vga/curr_x[10]_i_1/O
                         net (fo=30, routed)          0.716     3.814    vga/curr_x0
    SLICE_X39Y91         FDRE                                         r  vga/curr_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          1.517    10.480    vga/clk_out1
    SLICE_X39Y91         FDRE                                         r  vga/curr_x_reg[1]/C
                         clock pessimism              0.559    11.040    
                         clock uncertainty           -0.195    10.845    
    SLICE_X39Y91         FDRE (Setup_fdre_C_CE)      -0.205    10.640    vga/curr_x_reg[1]
  -------------------------------------------------------------------
                         required time                         10.640    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                  6.826    

Slack (MET) :             6.826ns  (required time - arrival time)
  Source:                 vga/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_x_reg[3]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 1.056ns (22.401%)  route 3.658ns (77.599%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 10.480 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          1.640    -0.900    vga/clk_out1
    SLICE_X37Y93         FDRE                                         r  vga/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  vga/hcount_reg[2]/Q
                         net (fo=12, routed)          1.103     0.659    vga/hcount_reg[2]
    SLICE_X36Y92         LUT4 (Prop_lut4_I0_O)        0.150     0.809 f  vga/curr_x[8]_i_2/O
                         net (fo=14, routed)          0.859     1.668    vga/curr_x[8]_i_2_n_0
    SLICE_X35Y92         LUT4 (Prop_lut4_I3_O)        0.326     1.994 r  vga/curr_x[10]_i_3/O
                         net (fo=5, routed)           0.980     2.974    vga/curr_x[10]_i_3_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I3_O)        0.124     3.098 r  vga/curr_x[10]_i_1/O
                         net (fo=30, routed)          0.716     3.814    vga/curr_x0
    SLICE_X39Y91         FDRE                                         r  vga/curr_x_reg[3]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          1.517    10.480    vga/clk_out1
    SLICE_X39Y91         FDRE                                         r  vga/curr_x_reg[3]_rep__0/C
                         clock pessimism              0.559    11.040    
                         clock uncertainty           -0.195    10.845    
    SLICE_X39Y91         FDRE (Setup_fdre_C_CE)      -0.205    10.640    vga/curr_x_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         10.640    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                  6.826    

Slack (MET) :             6.849ns  (required time - arrival time)
  Source:                 vga/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_x_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 1.056ns (22.429%)  route 3.652ns (77.571%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 10.481 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          1.640    -0.900    vga/clk_out1
    SLICE_X37Y93         FDRE                                         r  vga/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  vga/hcount_reg[2]/Q
                         net (fo=12, routed)          1.103     0.659    vga/hcount_reg[2]
    SLICE_X36Y92         LUT4 (Prop_lut4_I0_O)        0.150     0.809 f  vga/curr_x[8]_i_2/O
                         net (fo=14, routed)          0.859     1.668    vga/curr_x[8]_i_2_n_0
    SLICE_X35Y92         LUT4 (Prop_lut4_I3_O)        0.326     1.994 r  vga/curr_x[10]_i_3/O
                         net (fo=5, routed)           0.980     2.974    vga/curr_x[10]_i_3_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I3_O)        0.124     3.098 r  vga/curr_x[10]_i_1/O
                         net (fo=30, routed)          0.710     3.809    vga/curr_x0
    SLICE_X37Y91         FDRE                                         r  vga/curr_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          1.518    10.481    vga/clk_out1
    SLICE_X37Y91         FDRE                                         r  vga/curr_x_reg[2]/C
                         clock pessimism              0.576    11.058    
                         clock uncertainty           -0.195    10.863    
    SLICE_X37Y91         FDRE (Setup_fdre_C_CE)      -0.205    10.658    vga/curr_x_reg[2]
  -------------------------------------------------------------------
                         required time                         10.658    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                  6.849    

Slack (MET) :             6.849ns  (required time - arrival time)
  Source:                 vga/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_x_reg[2]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 1.056ns (22.429%)  route 3.652ns (77.571%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 10.481 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          1.640    -0.900    vga/clk_out1
    SLICE_X37Y93         FDRE                                         r  vga/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  vga/hcount_reg[2]/Q
                         net (fo=12, routed)          1.103     0.659    vga/hcount_reg[2]
    SLICE_X36Y92         LUT4 (Prop_lut4_I0_O)        0.150     0.809 f  vga/curr_x[8]_i_2/O
                         net (fo=14, routed)          0.859     1.668    vga/curr_x[8]_i_2_n_0
    SLICE_X35Y92         LUT4 (Prop_lut4_I3_O)        0.326     1.994 r  vga/curr_x[10]_i_3/O
                         net (fo=5, routed)           0.980     2.974    vga/curr_x[10]_i_3_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I3_O)        0.124     3.098 r  vga/curr_x[10]_i_1/O
                         net (fo=30, routed)          0.710     3.809    vga/curr_x0
    SLICE_X37Y91         FDRE                                         r  vga/curr_x_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          1.518    10.481    vga/clk_out1
    SLICE_X37Y91         FDRE                                         r  vga/curr_x_reg[2]_rep/C
                         clock pessimism              0.576    11.058    
                         clock uncertainty           -0.195    10.863    
    SLICE_X37Y91         FDRE (Setup_fdre_C_CE)      -0.205    10.658    vga/curr_x_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         10.658    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                  6.849    

Slack (MET) :             6.959ns  (required time - arrival time)
  Source:                 vga/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/hcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 1.056ns (24.784%)  route 3.205ns (75.216%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 10.479 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          1.640    -0.900    vga/clk_out1
    SLICE_X37Y93         FDRE                                         r  vga/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  vga/hcount_reg[2]/Q
                         net (fo=12, routed)          1.103     0.659    vga/hcount_reg[2]
    SLICE_X36Y92         LUT4 (Prop_lut4_I0_O)        0.150     0.809 f  vga/curr_x[8]_i_2/O
                         net (fo=14, routed)          0.784     1.593    vga/curr_x[8]_i_2_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.919 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          0.466     2.385    vga/vcount[9]_i_2_n_0
    SLICE_X30Y90         LUT2 (Prop_lut2_I0_O)        0.124     2.509 r  vga/hcount[10]_i_1/O
                         net (fo=11, routed)          0.852     3.361    vga/hcount[10]_i_1_n_0
    SLICE_X38Y90         FDRE                                         r  vga/hcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          1.516    10.479    vga/clk_out1
    SLICE_X38Y90         FDRE                                         r  vga/hcount_reg[1]/C
                         clock pessimism              0.559    11.039    
                         clock uncertainty           -0.195    10.844    
    SLICE_X38Y90         FDRE (Setup_fdre_C_R)       -0.524    10.320    vga/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                         10.320    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                  6.959    

Slack (MET) :             6.959ns  (required time - arrival time)
  Source:                 vga/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/hcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 1.056ns (24.784%)  route 3.205ns (75.216%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 10.479 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          1.640    -0.900    vga/clk_out1
    SLICE_X37Y93         FDRE                                         r  vga/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  vga/hcount_reg[2]/Q
                         net (fo=12, routed)          1.103     0.659    vga/hcount_reg[2]
    SLICE_X36Y92         LUT4 (Prop_lut4_I0_O)        0.150     0.809 f  vga/curr_x[8]_i_2/O
                         net (fo=14, routed)          0.784     1.593    vga/curr_x[8]_i_2_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.919 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          0.466     2.385    vga/vcount[9]_i_2_n_0
    SLICE_X30Y90         LUT2 (Prop_lut2_I0_O)        0.124     2.509 r  vga/hcount[10]_i_1/O
                         net (fo=11, routed)          0.852     3.361    vga/hcount[10]_i_1_n_0
    SLICE_X38Y90         FDRE                                         r  vga/hcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          1.516    10.479    vga/clk_out1
    SLICE_X38Y90         FDRE                                         r  vga/hcount_reg[3]/C
                         clock pessimism              0.559    11.039    
                         clock uncertainty           -0.195    10.844    
    SLICE_X38Y90         FDRE (Setup_fdre_C_R)       -0.524    10.320    vga/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         10.320    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                  6.959    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 vga/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_x_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.056ns (23.091%)  route 3.517ns (76.909%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 10.479 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          1.640    -0.900    vga/clk_out1
    SLICE_X37Y93         FDRE                                         r  vga/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  vga/hcount_reg[2]/Q
                         net (fo=12, routed)          1.103     0.659    vga/hcount_reg[2]
    SLICE_X36Y92         LUT4 (Prop_lut4_I0_O)        0.150     0.809 f  vga/curr_x[8]_i_2/O
                         net (fo=14, routed)          0.859     1.668    vga/curr_x[8]_i_2_n_0
    SLICE_X35Y92         LUT4 (Prop_lut4_I3_O)        0.326     1.994 r  vga/curr_x[10]_i_3/O
                         net (fo=5, routed)           0.980     2.974    vga/curr_x[10]_i_3_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I3_O)        0.124     3.098 r  vga/curr_x[10]_i_1/O
                         net (fo=30, routed)          0.575     3.674    vga/curr_x0
    SLICE_X39Y90         FDRE                                         r  vga/curr_x_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          1.516    10.479    vga/clk_out1
    SLICE_X39Y90         FDRE                                         r  vga/curr_x_reg[0]_rep/C
                         clock pessimism              0.559    11.039    
                         clock uncertainty           -0.195    10.844    
    SLICE_X39Y90         FDRE (Setup_fdre_C_CE)      -0.205    10.639    vga/curr_x_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         10.639    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  6.965    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 vga/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_x_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.056ns (23.091%)  route 3.517ns (76.909%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 10.479 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          1.640    -0.900    vga/clk_out1
    SLICE_X37Y93         FDRE                                         r  vga/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  vga/hcount_reg[2]/Q
                         net (fo=12, routed)          1.103     0.659    vga/hcount_reg[2]
    SLICE_X36Y92         LUT4 (Prop_lut4_I0_O)        0.150     0.809 f  vga/curr_x[8]_i_2/O
                         net (fo=14, routed)          0.859     1.668    vga/curr_x[8]_i_2_n_0
    SLICE_X35Y92         LUT4 (Prop_lut4_I3_O)        0.326     1.994 r  vga/curr_x[10]_i_3/O
                         net (fo=5, routed)           0.980     2.974    vga/curr_x[10]_i_3_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I3_O)        0.124     3.098 r  vga/curr_x[10]_i_1/O
                         net (fo=30, routed)          0.575     3.674    vga/curr_x0
    SLICE_X39Y90         FDRE                                         r  vga/curr_x_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          1.516    10.479    vga/clk_out1
    SLICE_X39Y90         FDRE                                         r  vga/curr_x_reg[0]_rep__0/C
                         clock pessimism              0.559    11.039    
                         clock uncertainty           -0.195    10.844    
    SLICE_X39Y90         FDRE (Setup_fdre_C_CE)      -0.205    10.639    vga/curr_x_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         10.639    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  6.965    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 vga/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_x_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.056ns (23.091%)  route 3.517ns (76.909%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 10.479 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          1.640    -0.900    vga/clk_out1
    SLICE_X37Y93         FDRE                                         r  vga/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  vga/hcount_reg[2]/Q
                         net (fo=12, routed)          1.103     0.659    vga/hcount_reg[2]
    SLICE_X36Y92         LUT4 (Prop_lut4_I0_O)        0.150     0.809 f  vga/curr_x[8]_i_2/O
                         net (fo=14, routed)          0.859     1.668    vga/curr_x[8]_i_2_n_0
    SLICE_X35Y92         LUT4 (Prop_lut4_I3_O)        0.326     1.994 r  vga/curr_x[10]_i_3/O
                         net (fo=5, routed)           0.980     2.974    vga/curr_x[10]_i_3_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I3_O)        0.124     3.098 r  vga/curr_x[10]_i_1/O
                         net (fo=30, routed)          0.575     3.674    vga/curr_x0
    SLICE_X39Y90         FDRE                                         r  vga/curr_x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          1.516    10.479    vga/clk_out1
    SLICE_X39Y90         FDRE                                         r  vga/curr_x_reg[3]/C
                         clock pessimism              0.559    11.039    
                         clock uncertainty           -0.195    10.844    
    SLICE_X39Y90         FDRE (Setup_fdre_C_CE)      -0.205    10.639    vga/curr_x_reg[3]
  -------------------------------------------------------------------
                         required time                         10.639    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  6.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_y_reg[6]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.307%)  route 0.207ns (52.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          0.571    -0.593    vga/clk_out1
    SLICE_X29Y90         FDRE                                         r  vga/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga/vcount_reg[4]/Q
                         net (fo=15, routed)          0.207    -0.245    vga/vcount_reg__0[4]
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.200 r  vga/curr_y[6]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.200    vga/curr_y[6]_rep__0_i_1_n_0
    SLICE_X30Y91         FDRE                                         r  vga/curr_y_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          0.841    -0.832    vga/clk_out1
    SLICE_X30Y91         FDRE                                         r  vga/curr_y_reg[6]_rep__0/C
                         clock pessimism              0.275    -0.557    
    SLICE_X30Y91         FDRE (Hold_fdre_C_D)         0.121    -0.436    vga/curr_y_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_x_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.510%)  route 0.168ns (47.490%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          0.569    -0.595    vga/clk_out1
    SLICE_X36Y91         FDRE                                         r  vga/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga/hcount_reg[5]/Q
                         net (fo=19, routed)          0.168    -0.286    vga/hcount_reg[5]
    SLICE_X35Y92         LUT4 (Prop_lut4_I2_O)        0.045    -0.241 r  vga/curr_x[6]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.241    vga/curr_x[6]_rep_i_1_n_0
    SLICE_X35Y92         FDRE                                         r  vga/curr_x_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          0.840    -0.833    vga/clk_out1
    SLICE_X35Y92         FDRE                                         r  vga/curr_x_reg[6]_rep/C
                         clock pessimism              0.254    -0.579    
    SLICE_X35Y92         FDRE (Hold_fdre_C_D)         0.092    -0.487    vga/curr_x_reg[6]_rep
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_x_reg[5]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.749%)  route 0.181ns (49.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          0.569    -0.595    vga/clk_out1
    SLICE_X36Y91         FDRE                                         r  vga/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga/hcount_reg[5]/Q
                         net (fo=19, routed)          0.181    -0.274    vga/hcount_reg[5]
    SLICE_X37Y92         LUT6 (Prop_lut6_I0_O)        0.045    -0.229 r  vga/curr_x[5]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga/curr_x[5]_rep__0_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  vga/curr_x_reg[5]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          0.840    -0.833    vga/clk_out1
    SLICE_X37Y92         FDRE                                         r  vga/curr_x_reg[5]_rep__0/C
                         clock pessimism              0.254    -0.579    
    SLICE_X37Y92         FDRE (Hold_fdre_C_D)         0.092    -0.487    vga/curr_x_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.651%)  route 0.181ns (46.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          0.567    -0.597    vga/clk_out1
    SLICE_X38Y90         FDRE                                         r  vga/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  vga/hcount_reg[1]/Q
                         net (fo=13, routed)          0.181    -0.253    vga/hcount_reg[1]
    SLICE_X36Y91         LUT6 (Prop_lut6_I2_O)        0.045    -0.208 r  vga/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    vga/p_0_in__0[5]
    SLICE_X36Y91         FDRE                                         r  vga/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          0.840    -0.833    vga/clk_out1
    SLICE_X36Y91         FDRE                                         r  vga/hcount_reg[5]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X36Y91         FDRE (Hold_fdre_C_D)         0.092    -0.466    vga/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_x_reg[7]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.337%)  route 0.184ns (49.663%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          0.569    -0.595    vga/clk_out1
    SLICE_X36Y91         FDRE                                         r  vga/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga/hcount_reg[5]/Q
                         net (fo=19, routed)          0.184    -0.271    vga/hcount_reg[5]
    SLICE_X37Y92         LUT5 (Prop_lut5_I2_O)        0.045    -0.226 r  vga/curr_x[7]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.226    vga/curr_x[7]_rep__0_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  vga/curr_x_reg[7]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          0.840    -0.833    vga/clk_out1
    SLICE_X37Y92         FDRE                                         r  vga/curr_x_reg[7]_rep__0/C
                         clock pessimism              0.254    -0.579    
    SLICE_X37Y92         FDRE (Hold_fdre_C_D)         0.092    -0.487    vga/curr_x_reg[7]_rep__0
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vga/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.598%)  route 0.188ns (47.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          0.569    -0.595    vga/clk_out1
    SLICE_X30Y89         FDRE                                         r  vga/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  vga/vcount_reg[2]/Q
                         net (fo=23, routed)          0.188    -0.243    vga/vcount_reg__0[2]
    SLICE_X29Y90         LUT6 (Prop_lut6_I3_O)        0.045    -0.198 r  vga/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    vga/vcount[5]_i_1_n_0
    SLICE_X29Y90         FDRE                                         r  vga/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          0.841    -0.832    vga/clk_out1
    SLICE_X29Y90         FDRE                                         r  vga/vcount_reg[5]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X29Y90         FDRE (Hold_fdre_C_D)         0.092    -0.465    vga/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_x_reg[5]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.503%)  route 0.190ns (50.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          0.569    -0.595    vga/clk_out1
    SLICE_X36Y91         FDRE                                         r  vga/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga/hcount_reg[5]/Q
                         net (fo=19, routed)          0.190    -0.265    vga/hcount_reg[5]
    SLICE_X36Y92         LUT6 (Prop_lut6_I0_O)        0.045    -0.220 r  vga/curr_x[5]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.220    vga/curr_x[5]_rep_i_1_n_0
    SLICE_X36Y92         FDRE                                         r  vga/curr_x_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          0.840    -0.833    vga/clk_out1
    SLICE_X36Y92         FDRE                                         r  vga/curr_x_reg[5]_rep/C
                         clock pessimism              0.254    -0.579    
    SLICE_X36Y92         FDRE (Hold_fdre_C_D)         0.092    -0.487    vga/curr_x_reg[5]_rep
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          0.569    -0.595    vga/clk_out1
    SLICE_X30Y89         FDRE                                         r  vga/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  vga/vcount_reg[0]/Q
                         net (fo=10, routed)          0.197    -0.234    vga/vcount_reg[0]
    SLICE_X30Y89         LUT2 (Prop_lut2_I0_O)        0.043    -0.191 r  vga/vcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    vga/p_0_in__1[1]
    SLICE_X30Y89         FDRE                                         r  vga/vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          0.840    -0.833    vga/clk_out1
    SLICE_X30Y89         FDRE                                         r  vga/vcount_reg[1]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X30Y89         FDRE (Hold_fdre_C_D)         0.131    -0.464    vga/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          0.569    -0.595    vga/clk_out1
    SLICE_X30Y89         FDRE                                         r  vga/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  vga/vcount_reg[0]/Q
                         net (fo=10, routed)          0.197    -0.234    vga/vcount_reg[0]
    SLICE_X30Y89         LUT4 (Prop_lut4_I1_O)        0.043    -0.191 r  vga/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    vga/vcount[3]_i_1_n_0
    SLICE_X30Y89         FDRE                                         r  vga/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          0.840    -0.833    vga/clk_out1
    SLICE_X30Y89         FDRE                                         r  vga/vcount_reg[3]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X30Y89         FDRE (Hold_fdre_C_D)         0.131    -0.464    vga/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vga/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.183ns (47.185%)  route 0.205ns (52.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          0.571    -0.593    vga/clk_out1
    SLICE_X29Y90         FDRE                                         r  vga/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga/vcount_reg[4]/Q
                         net (fo=15, routed)          0.205    -0.247    vga/vcount_reg__0[4]
    SLICE_X29Y90         LUT5 (Prop_lut5_I0_O)        0.042    -0.205 r  vga/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    vga/p_0_in__1[4]
    SLICE_X29Y90         FDRE                                         r  vga/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=76, routed)          0.841    -0.832    vga/clk_out1
    SLICE_X29Y90         FDRE                                         r  vga/vcount_reg[4]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X29Y90         FDRE (Hold_fdre_C_D)         0.105    -0.488    vga/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.992 }
Period(ns):         11.983
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         11.983      9.828      BUFGCTRL_X0Y16   clock_wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         11.983      10.734     MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X39Y93     vga/curr_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X39Y90     vga/curr_x_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X39Y90     vga/curr_x_reg[0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X37Y89     vga/curr_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X36Y87     vga/curr_x_reg[10]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X39Y91     vga/curr_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X42Y90     vga/curr_x_reg[1]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X42Y90     vga/curr_x_reg[1]_rep__0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.983      201.377    MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X39Y93     vga/curr_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X30Y89     vga/vcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X30Y89     vga/vcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X30Y89     vga/vcount_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X30Y89     vga/vcount_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X29Y90     vga/vcount_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X29Y90     vga/vcount_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X29Y90     vga/vcount_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X29Y90     vga/vcount_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X30Y90     vga/vcount_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X39Y93     vga/curr_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X39Y90     vga/curr_x_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X39Y90     vga/curr_x_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X37Y89     vga/curr_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X39Y91     vga/curr_x_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X42Y90     vga/curr_x_reg[1]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X42Y90     vga/curr_x_reg[1]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X37Y91     vga/curr_x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X37Y91     vga/curr_x_reg[2]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X37Y92     vga/curr_x_reg[2]_rep__0/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      206.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.790ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             206.886ns  (required time - arrival time)
  Source:                 logclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.890ns (23.387%)  route 2.915ns (76.613%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 210.052 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.624    -0.916    prelogclk
    SLICE_X54Y92         FDRE                                         r  logclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  logclk_reg[8]/Q
                         net (fo=2, routed)           0.822     0.424    logclk_reg__0[8]
    SLICE_X55Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.548 f  logclk[0]_i_6/O
                         net (fo=1, routed)           0.665     1.213    logclk[0]_i_6_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.337 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.421     1.759    logclk[0]_i_3_n_0
    SLICE_X52Y93         LUT5 (Prop_lut5_I0_O)        0.124     1.883 r  logclk[0]_i_1/O
                         net (fo=17, routed)          1.007     2.890    logclk[0]_i_1_n_0
    SLICE_X54Y90         FDRE                                         r  logclk_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.502   210.052    prelogclk
    SLICE_X54Y90         FDRE                                         r  logclk_reg[0]/C
                         clock pessimism              0.576   210.629    
                         clock uncertainty           -0.329   210.300    
    SLICE_X54Y90         FDRE (Setup_fdre_C_R)       -0.524   209.776    logclk_reg[0]
  -------------------------------------------------------------------
                         required time                        209.776    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                206.886    

Slack (MET) :             206.886ns  (required time - arrival time)
  Source:                 logclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.890ns (23.387%)  route 2.915ns (76.613%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 210.052 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.624    -0.916    prelogclk
    SLICE_X54Y92         FDRE                                         r  logclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  logclk_reg[8]/Q
                         net (fo=2, routed)           0.822     0.424    logclk_reg__0[8]
    SLICE_X55Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.548 f  logclk[0]_i_6/O
                         net (fo=1, routed)           0.665     1.213    logclk[0]_i_6_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.337 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.421     1.759    logclk[0]_i_3_n_0
    SLICE_X52Y93         LUT5 (Prop_lut5_I0_O)        0.124     1.883 r  logclk[0]_i_1/O
                         net (fo=17, routed)          1.007     2.890    logclk[0]_i_1_n_0
    SLICE_X54Y90         FDRE                                         r  logclk_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.502   210.052    prelogclk
    SLICE_X54Y90         FDRE                                         r  logclk_reg[1]/C
                         clock pessimism              0.576   210.629    
                         clock uncertainty           -0.329   210.300    
    SLICE_X54Y90         FDRE (Setup_fdre_C_R)       -0.524   209.776    logclk_reg[1]
  -------------------------------------------------------------------
                         required time                        209.776    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                206.886    

Slack (MET) :             206.886ns  (required time - arrival time)
  Source:                 logclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.890ns (23.387%)  route 2.915ns (76.613%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 210.052 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.624    -0.916    prelogclk
    SLICE_X54Y92         FDRE                                         r  logclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  logclk_reg[8]/Q
                         net (fo=2, routed)           0.822     0.424    logclk_reg__0[8]
    SLICE_X55Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.548 f  logclk[0]_i_6/O
                         net (fo=1, routed)           0.665     1.213    logclk[0]_i_6_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.337 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.421     1.759    logclk[0]_i_3_n_0
    SLICE_X52Y93         LUT5 (Prop_lut5_I0_O)        0.124     1.883 r  logclk[0]_i_1/O
                         net (fo=17, routed)          1.007     2.890    logclk[0]_i_1_n_0
    SLICE_X54Y90         FDRE                                         r  logclk_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.502   210.052    prelogclk
    SLICE_X54Y90         FDRE                                         r  logclk_reg[2]/C
                         clock pessimism              0.576   210.629    
                         clock uncertainty           -0.329   210.300    
    SLICE_X54Y90         FDRE (Setup_fdre_C_R)       -0.524   209.776    logclk_reg[2]
  -------------------------------------------------------------------
                         required time                        209.776    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                206.886    

Slack (MET) :             206.886ns  (required time - arrival time)
  Source:                 logclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.890ns (23.387%)  route 2.915ns (76.613%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 210.052 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.624    -0.916    prelogclk
    SLICE_X54Y92         FDRE                                         r  logclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  logclk_reg[8]/Q
                         net (fo=2, routed)           0.822     0.424    logclk_reg__0[8]
    SLICE_X55Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.548 f  logclk[0]_i_6/O
                         net (fo=1, routed)           0.665     1.213    logclk[0]_i_6_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.337 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.421     1.759    logclk[0]_i_3_n_0
    SLICE_X52Y93         LUT5 (Prop_lut5_I0_O)        0.124     1.883 r  logclk[0]_i_1/O
                         net (fo=17, routed)          1.007     2.890    logclk[0]_i_1_n_0
    SLICE_X54Y90         FDRE                                         r  logclk_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.502   210.052    prelogclk
    SLICE_X54Y90         FDRE                                         r  logclk_reg[3]/C
                         clock pessimism              0.576   210.629    
                         clock uncertainty           -0.329   210.300    
    SLICE_X54Y90         FDRE (Setup_fdre_C_R)       -0.524   209.776    logclk_reg[3]
  -------------------------------------------------------------------
                         required time                        209.776    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                206.886    

Slack (MET) :             206.979ns  (required time - arrival time)
  Source:                 logclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.890ns (23.967%)  route 2.823ns (76.033%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 210.053 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.624    -0.916    prelogclk
    SLICE_X54Y92         FDRE                                         r  logclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  logclk_reg[8]/Q
                         net (fo=2, routed)           0.822     0.424    logclk_reg__0[8]
    SLICE_X55Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.548 f  logclk[0]_i_6/O
                         net (fo=1, routed)           0.665     1.213    logclk[0]_i_6_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.337 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.421     1.759    logclk[0]_i_3_n_0
    SLICE_X52Y93         LUT5 (Prop_lut5_I0_O)        0.124     1.883 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.915     2.798    logclk[0]_i_1_n_0
    SLICE_X54Y91         FDRE                                         r  logclk_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.503   210.053    prelogclk
    SLICE_X54Y91         FDRE                                         r  logclk_reg[4]/C
                         clock pessimism              0.576   210.630    
                         clock uncertainty           -0.329   210.301    
    SLICE_X54Y91         FDRE (Setup_fdre_C_R)       -0.524   209.777    logclk_reg[4]
  -------------------------------------------------------------------
                         required time                        209.777    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                206.979    

Slack (MET) :             206.979ns  (required time - arrival time)
  Source:                 logclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.890ns (23.967%)  route 2.823ns (76.033%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 210.053 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.624    -0.916    prelogclk
    SLICE_X54Y92         FDRE                                         r  logclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  logclk_reg[8]/Q
                         net (fo=2, routed)           0.822     0.424    logclk_reg__0[8]
    SLICE_X55Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.548 f  logclk[0]_i_6/O
                         net (fo=1, routed)           0.665     1.213    logclk[0]_i_6_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.337 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.421     1.759    logclk[0]_i_3_n_0
    SLICE_X52Y93         LUT5 (Prop_lut5_I0_O)        0.124     1.883 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.915     2.798    logclk[0]_i_1_n_0
    SLICE_X54Y91         FDRE                                         r  logclk_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.503   210.053    prelogclk
    SLICE_X54Y91         FDRE                                         r  logclk_reg[5]/C
                         clock pessimism              0.576   210.630    
                         clock uncertainty           -0.329   210.301    
    SLICE_X54Y91         FDRE (Setup_fdre_C_R)       -0.524   209.777    logclk_reg[5]
  -------------------------------------------------------------------
                         required time                        209.777    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                206.979    

Slack (MET) :             206.979ns  (required time - arrival time)
  Source:                 logclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.890ns (23.967%)  route 2.823ns (76.033%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 210.053 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.624    -0.916    prelogclk
    SLICE_X54Y92         FDRE                                         r  logclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  logclk_reg[8]/Q
                         net (fo=2, routed)           0.822     0.424    logclk_reg__0[8]
    SLICE_X55Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.548 f  logclk[0]_i_6/O
                         net (fo=1, routed)           0.665     1.213    logclk[0]_i_6_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.337 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.421     1.759    logclk[0]_i_3_n_0
    SLICE_X52Y93         LUT5 (Prop_lut5_I0_O)        0.124     1.883 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.915     2.798    logclk[0]_i_1_n_0
    SLICE_X54Y91         FDRE                                         r  logclk_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.503   210.053    prelogclk
    SLICE_X54Y91         FDRE                                         r  logclk_reg[6]/C
                         clock pessimism              0.576   210.630    
                         clock uncertainty           -0.329   210.301    
    SLICE_X54Y91         FDRE (Setup_fdre_C_R)       -0.524   209.777    logclk_reg[6]
  -------------------------------------------------------------------
                         required time                        209.777    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                206.979    

Slack (MET) :             206.979ns  (required time - arrival time)
  Source:                 logclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.890ns (23.967%)  route 2.823ns (76.033%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 210.053 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.624    -0.916    prelogclk
    SLICE_X54Y92         FDRE                                         r  logclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  logclk_reg[8]/Q
                         net (fo=2, routed)           0.822     0.424    logclk_reg__0[8]
    SLICE_X55Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.548 f  logclk[0]_i_6/O
                         net (fo=1, routed)           0.665     1.213    logclk[0]_i_6_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.337 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.421     1.759    logclk[0]_i_3_n_0
    SLICE_X52Y93         LUT5 (Prop_lut5_I0_O)        0.124     1.883 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.915     2.798    logclk[0]_i_1_n_0
    SLICE_X54Y91         FDRE                                         r  logclk_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.503   210.053    prelogclk
    SLICE_X54Y91         FDRE                                         r  logclk_reg[7]/C
                         clock pessimism              0.576   210.630    
                         clock uncertainty           -0.329   210.301    
    SLICE_X54Y91         FDRE (Setup_fdre_C_R)       -0.524   209.777    logclk_reg[7]
  -------------------------------------------------------------------
                         required time                        209.777    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                206.979    

Slack (MET) :             207.053ns  (required time - arrival time)
  Source:                 logclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.890ns (24.288%)  route 2.774ns (75.712%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 210.053 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.624    -0.916    prelogclk
    SLICE_X54Y92         FDRE                                         r  logclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  logclk_reg[8]/Q
                         net (fo=2, routed)           0.822     0.424    logclk_reg__0[8]
    SLICE_X55Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.548 f  logclk[0]_i_6/O
                         net (fo=1, routed)           0.665     1.213    logclk[0]_i_6_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.337 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.421     1.759    logclk[0]_i_3_n_0
    SLICE_X52Y93         LUT5 (Prop_lut5_I0_O)        0.124     1.883 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.866     2.749    logclk[0]_i_1_n_0
    SLICE_X54Y92         FDRE                                         r  logclk_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.503   210.053    prelogclk
    SLICE_X54Y92         FDRE                                         r  logclk_reg[10]/C
                         clock pessimism              0.601   210.655    
                         clock uncertainty           -0.329   210.326    
    SLICE_X54Y92         FDRE (Setup_fdre_C_R)       -0.524   209.802    logclk_reg[10]
  -------------------------------------------------------------------
                         required time                        209.802    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                207.053    

Slack (MET) :             207.053ns  (required time - arrival time)
  Source:                 logclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.890ns (24.288%)  route 2.774ns (75.712%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 210.053 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.624    -0.916    prelogclk
    SLICE_X54Y92         FDRE                                         r  logclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  logclk_reg[8]/Q
                         net (fo=2, routed)           0.822     0.424    logclk_reg__0[8]
    SLICE_X55Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.548 f  logclk[0]_i_6/O
                         net (fo=1, routed)           0.665     1.213    logclk[0]_i_6_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.337 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.421     1.759    logclk[0]_i_3_n_0
    SLICE_X52Y93         LUT5 (Prop_lut5_I0_O)        0.124     1.883 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.866     2.749    logclk[0]_i_1_n_0
    SLICE_X54Y92         FDRE                                         r  logclk_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.503   210.053    prelogclk
    SLICE_X54Y92         FDRE                                         r  logclk_reg[11]/C
                         clock pessimism              0.601   210.655    
                         clock uncertainty           -0.329   210.326    
    SLICE_X54Y92         FDRE (Setup_fdre_C_R)       -0.524   209.802    logclk_reg[11]
  -------------------------------------------------------------------
                         required time                        209.802    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                207.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 logclk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.563    -0.601    prelogclk
    SLICE_X54Y92         FDRE                                         r  logclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  logclk_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.311    logclk_reg__0[10]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.201 r  logclk_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.201    logclk_reg[8]_i_1_n_5
    SLICE_X54Y92         FDRE                                         r  logclk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.833    -0.840    prelogclk
    SLICE_X54Y92         FDRE                                         r  logclk_reg[10]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X54Y92         FDRE (Hold_fdre_C_D)         0.134    -0.467    logclk_reg[10]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 logclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564    -0.600    prelogclk
    SLICE_X54Y93         FDRE                                         r  logclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  logclk_reg[14]/Q
                         net (fo=2, routed)           0.127    -0.310    logclk_reg__0[14]
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.200 r  logclk_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.200    logclk_reg[12]_i_1_n_5
    SLICE_X54Y93         FDRE                                         r  logclk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.834    -0.839    prelogclk
    SLICE_X54Y93         FDRE                                         r  logclk_reg[14]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X54Y93         FDRE (Hold_fdre_C_D)         0.134    -0.466    logclk_reg[14]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 logclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.563    -0.601    prelogclk
    SLICE_X54Y91         FDRE                                         r  logclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  logclk_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.311    logclk_reg__0[6]
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.201 r  logclk_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.201    logclk_reg[4]_i_1_n_5
    SLICE_X54Y91         FDRE                                         r  logclk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.833    -0.840    prelogclk
    SLICE_X54Y91         FDRE                                         r  logclk_reg[6]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X54Y91         FDRE (Hold_fdre_C_D)         0.134    -0.467    logclk_reg[6]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 logclk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.563    -0.601    prelogclk
    SLICE_X54Y92         FDRE                                         r  logclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  logclk_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.311    logclk_reg__0[10]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.165 r  logclk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.165    logclk_reg[8]_i_1_n_4
    SLICE_X54Y92         FDRE                                         r  logclk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.833    -0.840    prelogclk
    SLICE_X54Y92         FDRE                                         r  logclk_reg[11]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X54Y92         FDRE (Hold_fdre_C_D)         0.134    -0.467    logclk_reg[11]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 logclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564    -0.600    prelogclk
    SLICE_X54Y93         FDRE                                         r  logclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  logclk_reg[14]/Q
                         net (fo=2, routed)           0.127    -0.310    logclk_reg__0[14]
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.164 r  logclk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.164    logclk_reg[12]_i_1_n_4
    SLICE_X54Y93         FDRE                                         r  logclk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.834    -0.839    prelogclk
    SLICE_X54Y93         FDRE                                         r  logclk_reg[15]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X54Y93         FDRE (Hold_fdre_C_D)         0.134    -0.466    logclk_reg[15]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 logclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.563    -0.601    prelogclk
    SLICE_X54Y91         FDRE                                         r  logclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  logclk_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.311    logclk_reg__0[6]
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.165 r  logclk_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.165    logclk_reg[4]_i_1_n_4
    SLICE_X54Y91         FDRE                                         r  logclk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.833    -0.840    prelogclk
    SLICE_X54Y91         FDRE                                         r  logclk_reg[7]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X54Y91         FDRE (Hold_fdre_C_D)         0.134    -0.467    logclk_reg[7]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 logclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.563    -0.601    prelogclk
    SLICE_X54Y90         FDRE                                         r  logclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  logclk_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.274    logclk_reg_n_0_[0]
    SLICE_X54Y90         LUT1 (Prop_lut1_I0_O)        0.045    -0.229 r  logclk[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.229    logclk[0]_i_4_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.159 r  logclk_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.159    logclk_reg[0]_i_2_n_7
    SLICE_X54Y90         FDRE                                         r  logclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.833    -0.840    prelogclk
    SLICE_X54Y90         FDRE                                         r  logclk_reg[0]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.134    -0.467    logclk_reg[0]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 logclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.279ns (60.583%)  route 0.182ns (39.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.563    -0.601    prelogclk
    SLICE_X54Y92         FDRE                                         r  logclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  logclk_reg[8]/Q
                         net (fo=2, routed)           0.182    -0.256    logclk_reg__0[8]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.141 r  logclk_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.141    logclk_reg[8]_i_1_n_7
    SLICE_X54Y92         FDRE                                         r  logclk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.833    -0.840    prelogclk
    SLICE_X54Y92         FDRE                                         r  logclk_reg[8]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X54Y92         FDRE (Hold_fdre_C_D)         0.134    -0.467    logclk_reg[8]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 logclk_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.275ns (59.636%)  route 0.186ns (40.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564    -0.600    prelogclk
    SLICE_X54Y93         FDRE                                         r  logclk_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  logclk_reg[13]/Q
                         net (fo=2, routed)           0.186    -0.250    logclk_reg__0[13]
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.139 r  logclk_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.139    logclk_reg[12]_i_1_n_6
    SLICE_X54Y93         FDRE                                         r  logclk_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.834    -0.839    prelogclk
    SLICE_X54Y93         FDRE                                         r  logclk_reg[13]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X54Y93         FDRE (Hold_fdre_C_D)         0.134    -0.466    logclk_reg[13]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 logclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.275ns (59.552%)  route 0.187ns (40.448%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.563    -0.601    prelogclk
    SLICE_X54Y92         FDRE                                         r  logclk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  logclk_reg[9]/Q
                         net (fo=2, routed)           0.187    -0.250    logclk_reg__0[9]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.139 r  logclk_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.139    logclk_reg[8]_i_1_n_6
    SLICE_X54Y92         FDRE                                         r  logclk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.833    -0.840    prelogclk
    SLICE_X54Y92         FDRE                                         r  logclk_reg[9]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X54Y92         FDRE (Hold_fdre_C_D)         0.134    -0.467    logclk_reg[9]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.328    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 105.785 }
Period(ns):         211.570
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         211.570     209.415    BUFGCTRL_X0Y17   clock_wizard/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         211.570     210.321    MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X54Y90     logclk_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X54Y92     logclk_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X54Y92     logclk_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X54Y93     logclk_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X54Y93     logclk_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X54Y93     logclk_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X54Y93     logclk_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X54Y94     logclk_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       211.570     1.790      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X54Y92     logclk_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X54Y92     logclk_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X54Y91     logclk_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X54Y91     logclk_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X54Y91     logclk_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X54Y91     logclk_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X54Y92     logclk_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X54Y92     logclk_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X54Y90     logclk_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X54Y90     logclk_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X54Y90     logclk_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X54Y92     logclk_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X54Y92     logclk_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X54Y90     logclk_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X54Y90     logclk_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X54Y90     logclk_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X54Y91     logclk_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X54Y91     logclk_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X54Y91     logclk_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X54Y91     logclk_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   clock_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT



