<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › sysdev › ppc4xx_soc.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>ppc4xx_soc.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * IBM/AMCC PPC4xx SoC setup code</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2008 DENX Software Engineering, Stefan Roese &lt;sr@denx.de&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * L2 cache routines cloned from arch/ppc/syslib/ibm440gx_common.c which is:</span>
<span class="cm"> *   Eugene Surovegin &lt;eugene.surovegin@zultys.com&gt; or &lt;ebs@ebshome.net&gt;</span>
<span class="cm"> *   Copyright (c) 2003 - 2006 Zultys Technologies</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> * under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/stddef.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/of_platform.h&gt;</span>

<span class="cp">#include &lt;asm/dcr.h&gt;</span>
<span class="cp">#include &lt;asm/dcr-regs.h&gt;</span>
<span class="cp">#include &lt;asm/reg.h&gt;</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">dcrbase_l2c</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * L2-cache</span>
<span class="cm"> */</span>

<span class="cm">/* Issue L2C diagnostic command */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">l2c_diag</span><span class="p">(</span><span class="n">u32</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mtdcr</span><span class="p">(</span><span class="n">dcrbase_l2c</span> <span class="o">+</span> <span class="n">DCRN_L2C0_ADDR</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="n">mtdcr</span><span class="p">(</span><span class="n">dcrbase_l2c</span> <span class="o">+</span> <span class="n">DCRN_L2C0_CMD</span><span class="p">,</span> <span class="n">L2C_CMD_DIAG</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">mfdcr</span><span class="p">(</span><span class="n">dcrbase_l2c</span> <span class="o">+</span> <span class="n">DCRN_L2C0_SR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">L2C_SR_CC</span><span class="p">))</span>
		<span class="p">;</span>

	<span class="k">return</span> <span class="n">mfdcr</span><span class="p">(</span><span class="n">dcrbase_l2c</span> <span class="o">+</span> <span class="n">DCRN_L2C0_DATA</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">l2c_error_handler</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">sr</span> <span class="o">=</span> <span class="n">mfdcr</span><span class="p">(</span><span class="n">dcrbase_l2c</span> <span class="o">+</span> <span class="n">DCRN_L2C0_SR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sr</span> <span class="o">&amp;</span> <span class="n">L2C_SR_CPE</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Read cache trapped address */</span>
		<span class="n">u32</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">l2c_diag</span><span class="p">(</span><span class="mh">0x42000000</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_EMERG</span> <span class="s">&quot;L2C: Cache Parity Error, addr[16:26] = 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">addr</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sr</span> <span class="o">&amp;</span> <span class="n">L2C_SR_TPE</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Read tag trapped address */</span>
		<span class="n">u32</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">l2c_diag</span><span class="p">(</span><span class="mh">0x82000000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_EMERG</span> <span class="s">&quot;L2C: Tag Parity Error, addr[16:26] = 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">addr</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Clear parity errors */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">L2C_SR_CPE</span> <span class="o">|</span> <span class="n">L2C_SR_TPE</span><span class="p">)){</span>
		<span class="n">mtdcr</span><span class="p">(</span><span class="n">dcrbase_l2c</span> <span class="o">+</span> <span class="n">DCRN_L2C0_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">mtdcr</span><span class="p">(</span><span class="n">dcrbase_l2c</span> <span class="o">+</span> <span class="n">DCRN_L2C0_CMD</span><span class="p">,</span> <span class="n">L2C_CMD_CCP</span> <span class="o">|</span> <span class="n">L2C_CMD_CTE</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_EMERG</span> <span class="s">&quot;L2C: LRU error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">ppc4xx_l2c_probe</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">r</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="o">*</span><span class="n">dcrreg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dcrbase_isram</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">len</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="o">*</span><span class="n">prop</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">l2_size</span><span class="p">;</span>

	<span class="n">np</span> <span class="o">=</span> <span class="n">of_find_compatible_node</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;ibm,l2-cache&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">np</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Get l2 cache size */</span>
	<span class="n">prop</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;cache-size&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">prop</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s: Can&#39;t get cache-size!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">np</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>
		<span class="n">of_node_put</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">l2_size</span> <span class="o">=</span> <span class="n">prop</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>

	<span class="cm">/* Map DCRs */</span>
	<span class="n">dcrreg</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;dcr-reg&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">len</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dcrreg</span> <span class="o">||</span> <span class="p">(</span><span class="n">len</span> <span class="o">!=</span> <span class="mi">4</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s: Can&#39;t get DCR register base !&quot;</span><span class="p">,</span>
		       <span class="n">np</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>
		<span class="n">of_node_put</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dcrbase_isram</span> <span class="o">=</span> <span class="n">dcrreg</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">dcrbase_l2c</span> <span class="o">=</span> <span class="n">dcrreg</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

	<span class="cm">/* Get and map irq number from device tree */</span>
	<span class="n">irq</span> <span class="o">=</span> <span class="n">irq_of_parse_and_map</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">==</span> <span class="n">NO_IRQ</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;irq_of_parse_and_map failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">of_node_put</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Install error handler */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">request_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">l2c_error_handler</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="s">&quot;L2C&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Cannot install L2C error handler&quot;</span>
		       <span class="s">&quot;, cache is not enabled</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">of_node_put</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">asm</span> <span class="k">volatile</span> <span class="p">(</span><span class="s">&quot;sync&quot;</span> <span class="o">:::</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>

	<span class="cm">/* Disable SRAM */</span>
	<span class="n">mtdcr</span><span class="p">(</span><span class="n">dcrbase_isram</span> <span class="o">+</span> <span class="n">DCRN_SRAM0_DPC</span><span class="p">,</span>
	      <span class="n">mfdcr</span><span class="p">(</span><span class="n">dcrbase_isram</span> <span class="o">+</span> <span class="n">DCRN_SRAM0_DPC</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">SRAM_DPC_ENABLE</span><span class="p">);</span>
	<span class="n">mtdcr</span><span class="p">(</span><span class="n">dcrbase_isram</span> <span class="o">+</span> <span class="n">DCRN_SRAM0_SB0CR</span><span class="p">,</span>
	      <span class="n">mfdcr</span><span class="p">(</span><span class="n">dcrbase_isram</span> <span class="o">+</span> <span class="n">DCRN_SRAM0_SB0CR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">SRAM_SBCR_BU_MASK</span><span class="p">);</span>
	<span class="n">mtdcr</span><span class="p">(</span><span class="n">dcrbase_isram</span> <span class="o">+</span> <span class="n">DCRN_SRAM0_SB1CR</span><span class="p">,</span>
	      <span class="n">mfdcr</span><span class="p">(</span><span class="n">dcrbase_isram</span> <span class="o">+</span> <span class="n">DCRN_SRAM0_SB1CR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">SRAM_SBCR_BU_MASK</span><span class="p">);</span>
	<span class="n">mtdcr</span><span class="p">(</span><span class="n">dcrbase_isram</span> <span class="o">+</span> <span class="n">DCRN_SRAM0_SB2CR</span><span class="p">,</span>
	      <span class="n">mfdcr</span><span class="p">(</span><span class="n">dcrbase_isram</span> <span class="o">+</span> <span class="n">DCRN_SRAM0_SB2CR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">SRAM_SBCR_BU_MASK</span><span class="p">);</span>
	<span class="n">mtdcr</span><span class="p">(</span><span class="n">dcrbase_isram</span> <span class="o">+</span> <span class="n">DCRN_SRAM0_SB3CR</span><span class="p">,</span>
	      <span class="n">mfdcr</span><span class="p">(</span><span class="n">dcrbase_isram</span> <span class="o">+</span> <span class="n">DCRN_SRAM0_SB3CR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">SRAM_SBCR_BU_MASK</span><span class="p">);</span>

	<span class="cm">/* Enable L2_MODE without ICU/DCU */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">mfdcr</span><span class="p">(</span><span class="n">dcrbase_l2c</span> <span class="o">+</span> <span class="n">DCRN_L2C0_CFG</span><span class="p">)</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="p">(</span><span class="n">L2C_CFG_ICU</span> <span class="o">|</span> <span class="n">L2C_CFG_DCU</span> <span class="o">|</span> <span class="n">L2C_CFG_SS_MASK</span><span class="p">);</span>
	<span class="n">r</span> <span class="o">|=</span> <span class="n">L2C_CFG_L2M</span> <span class="o">|</span> <span class="n">L2C_CFG_SS_256</span><span class="p">;</span>
	<span class="n">mtdcr</span><span class="p">(</span><span class="n">dcrbase_l2c</span> <span class="o">+</span> <span class="n">DCRN_L2C0_CFG</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>

	<span class="n">mtdcr</span><span class="p">(</span><span class="n">dcrbase_l2c</span> <span class="o">+</span> <span class="n">DCRN_L2C0_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Hardware Clear Command */</span>
	<span class="n">mtdcr</span><span class="p">(</span><span class="n">dcrbase_l2c</span> <span class="o">+</span> <span class="n">DCRN_L2C0_CMD</span><span class="p">,</span> <span class="n">L2C_CMD_HCC</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">mfdcr</span><span class="p">(</span><span class="n">dcrbase_l2c</span> <span class="o">+</span> <span class="n">DCRN_L2C0_SR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">L2C_SR_CC</span><span class="p">))</span>
		<span class="p">;</span>

	<span class="cm">/* Clear Cache Parity and Tag Errors */</span>
	<span class="n">mtdcr</span><span class="p">(</span><span class="n">dcrbase_l2c</span> <span class="o">+</span> <span class="n">DCRN_L2C0_CMD</span><span class="p">,</span> <span class="n">L2C_CMD_CCP</span> <span class="o">|</span> <span class="n">L2C_CMD_CTE</span><span class="p">);</span>

	<span class="cm">/* Enable 64G snoop region starting at 0 */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">mfdcr</span><span class="p">(</span><span class="n">dcrbase_l2c</span> <span class="o">+</span> <span class="n">DCRN_L2C0_SNP0</span><span class="p">)</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="p">(</span><span class="n">L2C_SNP_BA_MASK</span> <span class="o">|</span> <span class="n">L2C_SNP_SSR_MASK</span><span class="p">);</span>
	<span class="n">r</span> <span class="o">|=</span> <span class="n">L2C_SNP_SSR_32G</span> <span class="o">|</span> <span class="n">L2C_SNP_ESR</span><span class="p">;</span>
	<span class="n">mtdcr</span><span class="p">(</span><span class="n">dcrbase_l2c</span> <span class="o">+</span> <span class="n">DCRN_L2C0_SNP0</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">mfdcr</span><span class="p">(</span><span class="n">dcrbase_l2c</span> <span class="o">+</span> <span class="n">DCRN_L2C0_SNP1</span><span class="p">)</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="p">(</span><span class="n">L2C_SNP_BA_MASK</span> <span class="o">|</span> <span class="n">L2C_SNP_SSR_MASK</span><span class="p">);</span>
	<span class="n">r</span> <span class="o">|=</span> <span class="mh">0x80000000</span> <span class="o">|</span> <span class="n">L2C_SNP_SSR_32G</span> <span class="o">|</span> <span class="n">L2C_SNP_ESR</span><span class="p">;</span>
	<span class="n">mtdcr</span><span class="p">(</span><span class="n">dcrbase_l2c</span> <span class="o">+</span> <span class="n">DCRN_L2C0_SNP1</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>

	<span class="n">asm</span> <span class="k">volatile</span> <span class="p">(</span><span class="s">&quot;sync&quot;</span> <span class="o">:::</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>

	<span class="cm">/* Enable ICU/DCU ports */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">mfdcr</span><span class="p">(</span><span class="n">dcrbase_l2c</span> <span class="o">+</span> <span class="n">DCRN_L2C0_CFG</span><span class="p">);</span>
	<span class="n">r</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">L2C_CFG_DCW_MASK</span> <span class="o">|</span> <span class="n">L2C_CFG_PMUX_MASK</span> <span class="o">|</span> <span class="n">L2C_CFG_PMIM</span>
	       <span class="o">|</span> <span class="n">L2C_CFG_TPEI</span> <span class="o">|</span> <span class="n">L2C_CFG_CPEI</span> <span class="o">|</span> <span class="n">L2C_CFG_NAM</span> <span class="o">|</span> <span class="n">L2C_CFG_NBRM</span><span class="p">);</span>
	<span class="n">r</span> <span class="o">|=</span> <span class="n">L2C_CFG_ICU</span> <span class="o">|</span> <span class="n">L2C_CFG_DCU</span> <span class="o">|</span> <span class="n">L2C_CFG_TPC</span> <span class="o">|</span> <span class="n">L2C_CFG_CPC</span> <span class="o">|</span> <span class="n">L2C_CFG_FRAN</span>
		<span class="o">|</span> <span class="n">L2C_CFG_CPIM</span> <span class="o">|</span> <span class="n">L2C_CFG_TPIM</span> <span class="o">|</span> <span class="n">L2C_CFG_LIM</span> <span class="o">|</span> <span class="n">L2C_CFG_SMCM</span><span class="p">;</span>

	<span class="cm">/* Check for 460EX/GT special handling */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">of_device_is_compatible</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;ibm,l2-cache-460ex&quot;</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">of_device_is_compatible</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;ibm,l2-cache-460gt&quot;</span><span class="p">))</span>
		<span class="n">r</span> <span class="o">|=</span> <span class="n">L2C_CFG_RDBW</span><span class="p">;</span>

	<span class="n">mtdcr</span><span class="p">(</span><span class="n">dcrbase_l2c</span> <span class="o">+</span> <span class="n">DCRN_L2C0_CFG</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>

	<span class="n">asm</span> <span class="k">volatile</span> <span class="p">(</span><span class="s">&quot;sync; isync&quot;</span> <span class="o">:::</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;%dk L2-cache enabled</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">l2_size</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">);</span>

	<span class="n">of_node_put</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">ppc4xx_l2c_probe</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Apply a system reset. Alternatively a board specific value may be</span>
<span class="cm"> * provided via the &quot;reset-type&quot; property in the cpu node.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">ppc4xx_reset_system</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">cmd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reset_type</span> <span class="o">=</span> <span class="n">DBCR0_RST_SYSTEM</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="o">*</span><span class="n">prop</span><span class="p">;</span>

	<span class="n">np</span> <span class="o">=</span> <span class="n">of_find_node_by_type</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;cpu&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">np</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">prop</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;reset-type&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * Check if property exists and if it is in range:</span>
<span class="cm">		 * 1 - PPC4xx core reset</span>
<span class="cm">		 * 2 - PPC4xx chip reset</span>
<span class="cm">		 * 3 - PPC4xx system reset (default)</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">prop</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">((</span><span class="n">prop</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;=</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">prop</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">3</span><span class="p">)))</span>
			<span class="n">reset_type</span> <span class="o">=</span> <span class="n">prop</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">mtspr</span><span class="p">(</span><span class="n">SPRN_DBCR0</span><span class="p">,</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_DBCR0</span><span class="p">)</span> <span class="o">|</span> <span class="n">reset_type</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span>
		<span class="p">;</span>	<span class="cm">/* Just in case the reset doesn&#39;t work */</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
