// Seed: 2623137090
module module_0;
  wire id_1;
  assign module_1.id_1 = 0;
  wand id_2 = 1'b0;
endmodule
module module_0 (
    input  wire  id_0,
    input  tri1  module_1,
    input  logic id_2,
    input  uwire id_3,
    input  wor   id_4,
    input  wire  id_5,
    input  wand  id_6,
    output logic id_7,
    input  tri1  id_8
);
  always @(id_3 or id_4) id_7 <= id_2;
  module_0 modCall_1 ();
  wire id_10;
endmodule
module module_2 (
    input supply0 id_0
    , id_8,
    input tri1 id_1,
    input wand id_2,
    input tri1 id_3,
    input tri1 id_4,
    input supply0 id_5,
    output wor id_6
);
  supply0 id_9 = 1'b0;
  module_0 modCall_1 ();
  wire id_10;
  notif0 primCall (id_6, id_8, id_9);
  id_11(
      id_3, 1
  );
endmodule
