<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.38.0 (20140413.2041)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1226pt" height="638pt"
 viewBox="0.00 0.00 1226.01 638.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 634)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-634 1222.01,-634 1222.01,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;full_system&#61;false&#10;sim_quantum&#61;0&#10;time_sync_enable&#61;false&#10;time_sync_period&#61;100000000000&#10;time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M23.0061,-8C23.0061,-8 1198.01,-8 1198.01,-8 1204.01,-8 1210.01,-14 1210.01,-20 1210.01,-20 1210.01,-610 1210.01,-610 1210.01,-616 1204.01,-622 1198.01,-622 1198.01,-622 23.0061,-622 23.0061,-622 17.0061,-622 11.0061,-616 11.0061,-610 11.0061,-610 11.0061,-20 11.0061,-20 11.0061,-14 17.0061,-8 23.0061,-8"/>
<text text-anchor="middle" x="610.506" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="610.506" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;cache_line_size&#61;64&#10;eventq_index&#61;0&#10;exit_on_work_items&#61;false&#10;init_param&#61;0&#10;kernel&#61;&#10;kernel_addr_check&#61;true&#10;kernel_extras&#61;&#10;kvm_vm&#61;Null&#10;load_addr_mask&#61;18446744073709551615&#10;load_offset&#61;0&#10;mem_mode&#61;timing&#10;mem_ranges&#61;0:536870911:0:0:0:0&#10;memories&#61;system.mem_ctrls&#10;mmap_using_noreserve&#61;false&#10;multi_thread&#61;false&#10;num_work_ids&#61;16&#10;readfile&#61;&#10;redirect_paths&#61;&#10;symbolfile&#61;&#10;thermal_components&#61;&#10;thermal_model&#61;Null&#10;work_begin_ckpt_count&#61;0&#10;work_begin_cpu_id_exit&#61;&#45;1&#10;work_begin_exit_count&#61;0&#10;work_cpus_ckpt_count&#61;0&#10;work_end_ckpt_count&#61;0&#10;work_end_exit_count&#61;0&#10;work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M31.0061,-16C31.0061,-16 1190.01,-16 1190.01,-16 1196.01,-16 1202.01,-22 1202.01,-28 1202.01,-28 1202.01,-564 1202.01,-564 1202.01,-570 1196.01,-576 1190.01,-576 1190.01,-576 31.0061,-576 31.0061,-576 25.0061,-576 19.0061,-570 19.0061,-564 19.0061,-564 19.0061,-28 19.0061,-28 19.0061,-22 25.0061,-16 31.0061,-16"/>
<text text-anchor="middle" x="610.506" y="-560.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="610.506" y="-545.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;4&#10;frontend_latency&#61;3&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;true&#10;point_of_unification&#61;true&#10;power_model&#61;&#10;response_latency&#61;2&#10;snoop_filter&#61;system.membus.snoop_filter&#10;snoop_response_latency&#61;4&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M769.006,-354C769.006,-354 893.006,-354 893.006,-354 899.006,-354 905.006,-360 905.006,-366 905.006,-366 905.006,-433 905.006,-433 905.006,-439 899.006,-445 893.006,-445 893.006,-445 769.006,-445 769.006,-445 763.006,-445 757.006,-439 757.006,-433 757.006,-433 757.006,-366 757.006,-366 757.006,-360 763.006,-354 769.006,-354"/>
<text text-anchor="middle" x="831.006" y="-429.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="831.006" y="-414.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust5" class="cluster"><title>cluster_system_tol2bus</title>
<g id="a_clust5"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;0&#10;frontend_latency&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;false&#10;point_of_unification&#61;true&#10;power_model&#61;&#10;response_latency&#61;1&#10;snoop_filter&#61;system.tol2bus.snoop_filter&#10;snoop_response_latency&#61;1&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;32">
<path fill="#6f798c" stroke="#000000" d="M194.006,-163C194.006,-163 318.006,-163 318.006,-163 324.006,-163 330.006,-169 330.006,-175 330.006,-175 330.006,-242 330.006,-242 330.006,-248 324.006,-254 318.006,-254 318.006,-254 194.006,-254 194.006,-254 188.006,-254 182.006,-248 182.006,-242 182.006,-242 182.006,-175 182.006,-175 182.006,-169 188.006,-163 194.006,-163"/>
<text text-anchor="middle" x="256.006" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="256.006" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust9" class="cluster"><title>cluster_system_l2</title>
<g id="a_clust9"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;16&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;compressor&#61;Null&#10;data_latency&#61;20&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;20&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.l2.replacement_policy&#10;response_latency&#61;20&#10;sequential_access&#61;false&#10;size&#61;2097152&#10;system&#61;system&#10;tag_latency&#61;20&#10;tags&#61;system.l2.tags&#10;tgts_per_mshr&#61;12&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M62.0061,-32C62.0061,-32 230.006,-32 230.006,-32 236.006,-32 242.006,-38 242.006,-44 242.006,-44 242.006,-111 242.006,-111 242.006,-117 236.006,-123 230.006,-123 230.006,-123 62.0061,-123 62.0061,-123 56.0061,-123 50.0061,-117 50.0061,-111 50.0061,-111 50.0061,-44 50.0061,-44 50.0061,-38 56.0061,-32 62.0061,-32"/>
<text text-anchor="middle" x="146.006" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="146.006" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust14" class="cluster"><title>cluster_system_mem_ctrls</title>
<g id="a_clust14"><a xlink:title="IDD0&#61;0.055&#10;IDD02&#61;0.0&#10;IDD2N&#61;0.032&#10;IDD2N2&#61;0.0&#10;IDD2P0&#61;0.0&#10;IDD2P02&#61;0.0&#10;IDD2P1&#61;0.032&#10;IDD2P12&#61;0.0&#10;IDD3N&#61;0.038&#10;IDD3N2&#61;0.0&#10;IDD3P0&#61;0.0&#10;IDD3P02&#61;0.0&#10;IDD3P1&#61;0.038&#10;IDD3P12&#61;0.0&#10;IDD4R&#61;0.157&#10;IDD4R2&#61;0.0&#10;IDD4W&#61;0.125&#10;IDD4W2&#61;0.0&#10;IDD5&#61;0.235&#10;IDD52&#61;0.0&#10;IDD6&#61;0.02&#10;IDD62&#61;0.0&#10;VDD&#61;1.5&#10;VDD2&#61;0.0&#10;activation_limit&#61;4&#10;addr_mapping&#61;RoRaBaCoCh&#10;bank_groups_per_rank&#61;0&#10;banks_per_rank&#61;8&#10;burst_length&#61;8&#10;channels&#61;1&#10;clk_domain&#61;system.clk_domain&#10;conf_table_reported&#61;true&#10;default_p_state&#61;UNDEFINED&#10;device_bus_width&#61;8&#10;device_rowbuffer_size&#61;1024&#10;device_size&#61;536870912&#10;devices_per_rank&#61;8&#10;dll&#61;true&#10;eventq_index&#61;0&#10;in_addr_map&#61;true&#10;kvm_map&#61;true&#10;max_accesses_per_row&#61;16&#10;mem_sched_policy&#61;frfcfs&#10;min_writes_per_switch&#61;16&#10;null&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;page_policy&#61;open_adaptive&#10;power_model&#61;&#10;qos_masters&#61; &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_policy&#61;Null&#10;qos_priorities&#61;1&#10;qos_priority_escalation&#61;false&#10;qos_q_policy&#61;fifo&#10;qos_syncro_scheduler&#61;false&#10;qos_turnaround_policy&#61;Null&#10;range&#61;0:536870911:6:19:0:0&#10;ranks_per_channel&#61;2&#10;read_buffer_size&#61;32&#10;static_backend_latency&#61;10000&#10;static_frontend_latency&#61;10000&#10;tBURST&#61;5000&#10;tCCD_L&#61;0&#10;tCCD_L_WR&#61;0&#10;tCK&#61;1250&#10;tCL&#61;13750&#10;tCS&#61;2500&#10;tRAS&#61;35000&#10;tRCD&#61;13750&#10;tREFI&#61;7800000&#10;tRFC&#61;260000&#10;tRP&#61;13750&#10;tRRD&#61;6000&#10;tRRD_L&#61;0&#10;tRTP&#61;7500&#10;tRTW&#61;2500&#10;tWR&#61;15000&#10;tWTR&#61;7500&#10;tXAW&#61;30000&#10;tXP&#61;6000&#10;tXPDLL&#61;0&#10;tXS&#61;270000&#10;tXSDLL&#61;0&#10;write_buffer_size&#61;64&#10;write_high_thresh_perc&#61;85&#10;write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M49.0061,-163C49.0061,-163 162.006,-163 162.006,-163 168.006,-163 174.006,-169 174.006,-175 174.006,-175 174.006,-242 174.006,-242 174.006,-248 168.006,-254 162.006,-254 162.006,-254 49.0061,-254 49.0061,-254 43.0061,-254 37.0061,-248 37.0061,-242 37.0061,-242 37.0061,-175 37.0061,-175 37.0061,-169 43.0061,-163 49.0061,-163"/>
<text text-anchor="middle" x="105.506" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="105.506" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: DDR3_1600_8x8</text>
</a>
</g>
</g>
<g id="clust17" class="cluster"><title>cluster_system_cpu</title>
<g id="a_clust17"><a xlink:title="LFSTSize&#61;1024&#10;LQEntries&#61;32&#10;LSQCheckLoads&#61;true&#10;LSQDepCheckShift&#61;4&#10;SQEntries&#61;32&#10;SSITSize&#61;1024&#10;activity&#61;0&#10;backComSize&#61;5&#10;branchPred&#61;system.cpu.branchPred&#10;cacheLoadPorts&#61;200&#10;cacheStorePorts&#61;200&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;commitToDecodeDelay&#61;1&#10;commitToFetchDelay&#61;1&#10;commitToIEWDelay&#61;1&#10;commitToRenameDelay&#61;1&#10;commitWidth&#61;8&#10;cpu_id&#61;0&#10;decodeToFetchDelay&#61;1&#10;decodeToRenameDelay&#61;1&#10;decodeWidth&#61;8&#10;default_p_state&#61;UNDEFINED&#10;dispatchWidth&#61;8&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dtb&#61;system.cpu.dtb&#10;eventq_index&#61;0&#10;fetchBufferSize&#61;64&#10;fetchQueueSize&#61;32&#10;fetchToDecodeDelay&#61;1&#10;fetchTrapLatency&#61;1&#10;fetchWidth&#61;8&#10;forwardComSize&#61;5&#10;fuPool&#61;system.cpu.fuPool&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;iewToCommitDelay&#61;1&#10;iewToDecodeDelay&#61;1&#10;iewToFetchDelay&#61;1&#10;iewToRenameDelay&#61;1&#10;interrupts&#61;system.cpu.interrupts&#10;isa&#61;system.cpu.isa&#10;issueToExecuteDelay&#61;1&#10;issueWidth&#61;8&#10;itb&#61;system.cpu.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;needsTSO&#61;true&#10;numIQEntries&#61;64&#10;numPhysCCRegs&#61;1280&#10;numPhysFloatRegs&#61;256&#10;numPhysIntRegs&#61;256&#10;numPhysVecPredRegs&#61;32&#10;numPhysVecRegs&#61;256&#10;numROBEntries&#61;192&#10;numRobs&#61;1&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_gating_on_idle&#61;false&#10;power_model&#61;&#10;profile&#61;0&#10;progress_interval&#61;0&#10;pwr_gating_latency&#61;300&#10;renameToDecodeDelay&#61;1&#10;renameToFetchDelay&#61;1&#10;renameToIEWDelay&#61;2&#10;renameToROBDelay&#61;1&#10;renameWidth&#61;8&#10;simpoint_start_insts&#61;&#10;smtCommitPolicy&#61;RoundRobin&#10;smtFetchPolicy&#61;SingleThread&#10;smtIQPolicy&#61;Partitioned&#10;smtIQThreshold&#61;100&#10;smtLSQPolicy&#61;Partitioned&#10;smtLSQThreshold&#61;100&#10;smtNumFetchingThreads&#61;1&#10;smtROBPolicy&#61;Partitioned&#10;smtROBThreshold&#61;100&#10;socket_id&#61;0&#10;squashWidth&#61;8&#10;store_set_clear_period&#61;250000&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu.tracer&#10;trapLatency&#61;13&#10;wait_for_remote_gdb&#61;false&#10;wbWidth&#61;8&#10;workload&#61;system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M350.006,-24C350.006,-24 1182.01,-24 1182.01,-24 1188.01,-24 1194.01,-30 1194.01,-36 1194.01,-36 1194.01,-334 1194.01,-334 1194.01,-340 1188.01,-346 1182.01,-346 1182.01,-346 350.006,-346 350.006,-346 344.006,-346 338.006,-340 338.006,-334 338.006,-334 338.006,-36 338.006,-36 338.006,-30 344.006,-24 350.006,-24"/>
<text text-anchor="middle" x="766.006" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="766.006" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: DerivO3CPU</text>
</a>
</g>
</g>
<g id="clust78" class="cluster"><title>cluster_system_cpu_dtb</title>
<g id="a_clust78"><a xlink:title="eventq_index&#61;0&#10;size&#61;64&#10;walker&#61;system.cpu.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M1024.01,-155C1024.01,-155 1174.01,-155 1174.01,-155 1180.01,-155 1186.01,-161 1186.01,-167 1186.01,-167 1186.01,-288 1186.01,-288 1186.01,-294 1180.01,-300 1174.01,-300 1174.01,-300 1024.01,-300 1024.01,-300 1018.01,-300 1012.01,-294 1012.01,-288 1012.01,-288 1012.01,-167 1012.01,-167 1012.01,-161 1018.01,-155 1024.01,-155"/>
<text text-anchor="middle" x="1099.01" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1099.01" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust79" class="cluster"><title>cluster_system_cpu_dtb_walker</title>
<g id="a_clust79"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;num_squash_per_cycle&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;system&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M1032.01,-163C1032.01,-163 1166.01,-163 1166.01,-163 1172.01,-163 1178.01,-169 1178.01,-175 1178.01,-175 1178.01,-242 1178.01,-242 1178.01,-248 1172.01,-254 1166.01,-254 1166.01,-254 1032.01,-254 1032.01,-254 1026.01,-254 1020.01,-248 1020.01,-242 1020.01,-242 1020.01,-175 1020.01,-175 1020.01,-169 1026.01,-163 1032.01,-163"/>
<text text-anchor="middle" x="1099.01" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1099.01" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust80" class="cluster"><title>cluster_system_cpu_interrupts</title>
<g id="a_clust80"><a xlink:title="clk_domain&#61;system.cpu.apic_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;int_latency&#61;1000&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;2305843009213693952&#10;pio_latency&#61;100000&#10;power_model&#61;&#10;system&#61;system">
<path fill="#c7a793" stroke="#000000" d="M754.006,-163C754.006,-163 992.006,-163 992.006,-163 998.006,-163 1004.01,-169 1004.01,-175 1004.01,-175 1004.01,-242 1004.01,-242 1004.01,-248 998.006,-254 992.006,-254 992.006,-254 754.006,-254 754.006,-254 748.006,-254 742.006,-248 742.006,-242 742.006,-242 742.006,-175 742.006,-175 742.006,-169 748.006,-163 754.006,-163"/>
<text text-anchor="middle" x="873.006" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="873.006" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust81" class="cluster"><title>cluster_system_cpu_itb_walker_cache</title>
<g id="a_clust81"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;compressor&#61;Null&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;10&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu.itb_walker_cache.replacement_policy&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu.itb_walker_cache.tags&#10;tgts_per_mshr&#61;12&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M758.006,-32C758.006,-32 926.006,-32 926.006,-32 932.006,-32 938.006,-38 938.006,-44 938.006,-44 938.006,-111 938.006,-111 938.006,-117 932.006,-123 926.006,-123 926.006,-123 758.006,-123 758.006,-123 752.006,-123 746.006,-117 746.006,-111 746.006,-111 746.006,-44 746.006,-44 746.006,-38 752.006,-32 758.006,-32"/>
<text text-anchor="middle" x="842.006" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="842.006" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust85" class="cluster"><title>cluster_system_cpu_itb</title>
<g id="a_clust85"><a xlink:title="eventq_index&#61;0&#10;size&#61;64&#10;walker&#61;system.cpu.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M572.006,-155C572.006,-155 722.006,-155 722.006,-155 728.006,-155 734.006,-161 734.006,-167 734.006,-167 734.006,-288 734.006,-288 734.006,-294 728.006,-300 722.006,-300 722.006,-300 572.006,-300 572.006,-300 566.006,-300 560.006,-294 560.006,-288 560.006,-288 560.006,-167 560.006,-167 560.006,-161 566.006,-155 572.006,-155"/>
<text text-anchor="middle" x="647.006" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="647.006" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust86" class="cluster"><title>cluster_system_cpu_itb_walker</title>
<g id="a_clust86"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;num_squash_per_cycle&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;system&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M580.006,-163C580.006,-163 714.006,-163 714.006,-163 720.006,-163 726.006,-169 726.006,-175 726.006,-175 726.006,-242 726.006,-242 726.006,-248 720.006,-254 714.006,-254 714.006,-254 580.006,-254 580.006,-254 574.006,-254 568.006,-248 568.006,-242 568.006,-242 568.006,-175 568.006,-175 568.006,-169 574.006,-163 580.006,-163"/>
<text text-anchor="middle" x="647.006" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="647.006" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust87" class="cluster"><title>cluster_system_cpu_dtb_walker_cache</title>
<g id="a_clust87"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;compressor&#61;Null&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;10&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu.dtb_walker_cache.replacement_policy&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu.dtb_walker_cache.tags&#10;tgts_per_mshr&#61;12&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M958.006,-32C958.006,-32 1126.01,-32 1126.01,-32 1132.01,-32 1138.01,-38 1138.01,-44 1138.01,-44 1138.01,-111 1138.01,-111 1138.01,-117 1132.01,-123 1126.01,-123 1126.01,-123 958.006,-123 958.006,-123 952.006,-123 946.006,-117 946.006,-111 946.006,-111 946.006,-44 946.006,-44 946.006,-38 952.006,-32 958.006,-32"/>
<text text-anchor="middle" x="1042.01" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1042.01" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust91" class="cluster"><title>cluster_system_cpu_icache</title>
<g id="a_clust91"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;compressor&#61;Null&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu.icache.replacement_policy&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu.icache.tags&#10;tgts_per_mshr&#61;20&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M558.006,-32C558.006,-32 726.006,-32 726.006,-32 732.006,-32 738.006,-38 738.006,-44 738.006,-44 738.006,-111 738.006,-111 738.006,-117 732.006,-123 726.006,-123 726.006,-123 558.006,-123 558.006,-123 552.006,-123 546.006,-117 546.006,-111 546.006,-111 546.006,-44 546.006,-44 546.006,-38 552.006,-32 558.006,-32"/>
<text text-anchor="middle" x="642.006" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="642.006" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster"><title>cluster_system_cpu_dcache</title>
<g id="a_clust95"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;compressor&#61;Null&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu.dcache.replacement_policy&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu.dcache.tags&#10;tgts_per_mshr&#61;20&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M358.006,-32C358.006,-32 526.006,-32 526.006,-32 532.006,-32 538.006,-38 538.006,-44 538.006,-44 538.006,-111 538.006,-111 538.006,-117 532.006,-123 526.006,-123 526.006,-123 358.006,-123 358.006,-123 352.006,-123 346.006,-117 346.006,-111 346.006,-111 346.006,-44 346.006,-44 346.006,-38 352.006,-32 358.006,-32"/>
<text text-anchor="middle" x="442.006" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="442.006" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M756.506,-493.5C756.506,-493.5 827.506,-493.5 827.506,-493.5 833.506,-493.5 839.506,-499.5 839.506,-505.5 839.506,-505.5 839.506,-517.5 839.506,-517.5 839.506,-523.5 833.506,-529.5 827.506,-529.5 827.506,-529.5 756.506,-529.5 756.506,-529.5 750.506,-529.5 744.506,-523.5 744.506,-517.5 744.506,-517.5 744.506,-505.5 744.506,-505.5 744.506,-499.5 750.506,-493.5 756.506,-493.5"/>
<text text-anchor="middle" x="792.006" y="-507.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M777.006,-362.5C777.006,-362.5 807.006,-362.5 807.006,-362.5 813.006,-362.5 819.006,-368.5 819.006,-374.5 819.006,-374.5 819.006,-386.5 819.006,-386.5 819.006,-392.5 813.006,-398.5 807.006,-398.5 807.006,-398.5 777.006,-398.5 777.006,-398.5 771.006,-398.5 765.006,-392.5 765.006,-386.5 765.006,-386.5 765.006,-374.5 765.006,-374.5 765.006,-368.5 771.006,-362.5 777.006,-362.5"/>
<text text-anchor="middle" x="792.006" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M792.006,-493.37C792.006,-471.781 792.006,-434.412 792.006,-408.852"/>
<polygon fill="black" stroke="black" points="795.506,-408.701 792.006,-398.701 788.506,-408.701 795.506,-408.701"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M849.006,-362.5C849.006,-362.5 885.006,-362.5 885.006,-362.5 891.006,-362.5 897.006,-368.5 897.006,-374.5 897.006,-374.5 897.006,-386.5 897.006,-386.5 897.006,-392.5 891.006,-398.5 885.006,-398.5 885.006,-398.5 849.006,-398.5 849.006,-398.5 843.006,-398.5 837.006,-392.5 837.006,-386.5 837.006,-386.5 837.006,-374.5 837.006,-374.5 837.006,-368.5 843.006,-362.5 849.006,-362.5"/>
<text text-anchor="middle" x="867.006" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node8" class="node"><title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M124.006,-171.5C124.006,-171.5 154.006,-171.5 154.006,-171.5 160.006,-171.5 166.006,-177.5 166.006,-183.5 166.006,-183.5 166.006,-195.5 166.006,-195.5 166.006,-201.5 160.006,-207.5 154.006,-207.5 154.006,-207.5 124.006,-207.5 124.006,-207.5 118.006,-207.5 112.006,-201.5 112.006,-195.5 112.006,-195.5 112.006,-183.5 112.006,-183.5 112.006,-177.5 118.006,-171.5 124.006,-171.5"/>
<text text-anchor="middle" x="139.006" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls_port -->
<g id="edge4" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M845.416,-362.326C840.021,-358.924 834.042,-355.839 828.006,-354 810.733,-348.738 192.174,-357.194 178.006,-346 139.611,-315.664 135.559,-253.654 136.787,-217.783"/>
<polygon fill="black" stroke="black" points="140.295,-217.719 137.306,-207.554 133.304,-217.364 140.295,-217.719"/>
</g>
<!-- system_cpu_interrupts_int_slave -->
<g id="node12" class="node"><title>system_cpu_interrupts_int_slave</title>
<path fill="#9f8575" stroke="#000000" d="M864.006,-171.5C864.006,-171.5 912.006,-171.5 912.006,-171.5 918.006,-171.5 924.006,-177.5 924.006,-183.5 924.006,-183.5 924.006,-195.5 924.006,-195.5 924.006,-201.5 918.006,-207.5 912.006,-207.5 912.006,-207.5 864.006,-207.5 864.006,-207.5 858.006,-207.5 852.006,-201.5 852.006,-195.5 852.006,-195.5 852.006,-183.5 852.006,-183.5 852.006,-177.5 858.006,-171.5 864.006,-171.5"/>
<text text-anchor="middle" x="888.006" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_slave</text>
</g>
<!-- system_membus_master&#45;&gt;system_cpu_interrupts_int_slave -->
<g id="edge3" class="edge"><title>system_membus_master&#45;&gt;system_cpu_interrupts_int_slave</title>
<path fill="none" stroke="black" d="M868.907,-362.394C872.56,-329.516 880.588,-257.261 884.983,-217.704"/>
<polygon fill="black" stroke="black" points="888.469,-218.029 886.095,-207.703 881.512,-217.256 888.469,-218.029"/>
</g>
<!-- system_cpu_interrupts_pio -->
<g id="node14" class="node"><title>system_cpu_interrupts_pio</title>
<path fill="#9f8575" stroke="#000000" d="M954.006,-171.5C954.006,-171.5 984.006,-171.5 984.006,-171.5 990.006,-171.5 996.006,-177.5 996.006,-183.5 996.006,-183.5 996.006,-195.5 996.006,-195.5 996.006,-201.5 990.006,-207.5 984.006,-207.5 984.006,-207.5 954.006,-207.5 954.006,-207.5 948.006,-207.5 942.006,-201.5 942.006,-195.5 942.006,-195.5 942.006,-183.5 942.006,-183.5 942.006,-177.5 948.006,-171.5 954.006,-171.5"/>
<text text-anchor="middle" x="969.006" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_master&#45;&gt;system_cpu_interrupts_pio -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_cpu_interrupts_pio</title>
<path fill="none" stroke="black" d="M897.062,-370.659C909.899,-365.438 923.975,-357.534 933.006,-346 962.296,-308.594 968.501,-251.547 969.404,-217.944"/>
<polygon fill="black" stroke="black" points="972.904,-217.956 969.534,-207.912 965.905,-217.866 972.904,-217.956"/>
</g>
<!-- system_l2_mem_side -->
<g id="node6" class="node"><title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M70.0061,-40.5C70.0061,-40.5 130.006,-40.5 130.006,-40.5 136.006,-40.5 142.006,-46.5 142.006,-52.5 142.006,-52.5 142.006,-64.5 142.006,-64.5 142.006,-70.5 136.006,-76.5 130.006,-76.5 130.006,-76.5 70.0061,-76.5 70.0061,-76.5 64.0061,-76.5 58.0061,-70.5 58.0061,-64.5 58.0061,-64.5 58.0061,-52.5 58.0061,-52.5 58.0061,-46.5 64.0061,-40.5 70.0061,-40.5"/>
<text text-anchor="middle" x="100.006" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_slave&#45;&gt;system_l2_mem_side -->
<g id="edge5" class="edge"><title>system_membus_slave&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M754.629,-379.268C605.281,-378.162 58.1905,-372.321 33.0061,-346 -25.6811,-284.665 7.44248,-235.948 33.0061,-155 42.7646,-124.099 66.4969,-94.5196 82.9237,-76.6805"/>
<polygon fill="black" stroke="black" points="754.658,-382.768 764.682,-379.34 754.708,-375.769 754.658,-382.768"/>
</g>
<!-- system_cpu_interrupts_int_master -->
<g id="node13" class="node"><title>system_cpu_interrupts_int_master</title>
<path fill="#9f8575" stroke="#000000" d="M762.506,-171.5C762.506,-171.5 821.506,-171.5 821.506,-171.5 827.506,-171.5 833.506,-177.5 833.506,-183.5 833.506,-183.5 833.506,-195.5 833.506,-195.5 833.506,-201.5 827.506,-207.5 821.506,-207.5 821.506,-207.5 762.506,-207.5 762.506,-207.5 756.506,-207.5 750.506,-201.5 750.506,-195.5 750.506,-195.5 750.506,-183.5 750.506,-183.5 750.506,-177.5 756.506,-171.5 762.506,-171.5"/>
<text text-anchor="middle" x="792.006" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_master</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_interrupts_int_master -->
<g id="edge6" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_interrupts_int_master</title>
<path fill="none" stroke="black" d="M792.006,-352.16C792.006,-312.613 792.006,-240.589 792.006,-207.703"/>
<polygon fill="black" stroke="black" points="788.506,-352.394 792.006,-362.394 795.506,-352.394 788.506,-352.394"/>
</g>
<!-- system_tol2bus_master -->
<g id="node4" class="node"><title>system_tol2bus_master</title>
<path fill="#586070" stroke="#000000" d="M202.006,-171.5C202.006,-171.5 238.006,-171.5 238.006,-171.5 244.006,-171.5 250.006,-177.5 250.006,-183.5 250.006,-183.5 250.006,-195.5 250.006,-195.5 250.006,-201.5 244.006,-207.5 238.006,-207.5 238.006,-207.5 202.006,-207.5 202.006,-207.5 196.006,-207.5 190.006,-201.5 190.006,-195.5 190.006,-195.5 190.006,-183.5 190.006,-183.5 190.006,-177.5 196.006,-171.5 202.006,-171.5"/>
<text text-anchor="middle" x="220.006" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_l2_cpu_side -->
<g id="node7" class="node"><title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M171.506,-40.5C171.506,-40.5 222.506,-40.5 222.506,-40.5 228.506,-40.5 234.506,-46.5 234.506,-52.5 234.506,-52.5 234.506,-64.5 234.506,-64.5 234.506,-70.5 228.506,-76.5 222.506,-76.5 222.506,-76.5 171.506,-76.5 171.506,-76.5 165.506,-76.5 159.506,-70.5 159.506,-64.5 159.506,-64.5 159.506,-52.5 159.506,-52.5 159.506,-46.5 165.506,-40.5 171.506,-40.5"/>
<text text-anchor="middle" x="197.006" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_master&#45;&gt;system_l2_cpu_side -->
<g id="edge7" class="edge"><title>system_tol2bus_master&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M216.952,-171.37C213.103,-149.781 206.44,-112.412 201.883,-86.852"/>
<polygon fill="black" stroke="black" points="205.274,-85.9314 200.073,-76.7011 198.383,-87.1602 205.274,-85.9314"/>
</g>
<!-- system_tol2bus_slave -->
<g id="node5" class="node"><title>system_tol2bus_slave</title>
<path fill="#586070" stroke="#000000" d="M280.006,-171.5C280.006,-171.5 310.006,-171.5 310.006,-171.5 316.006,-171.5 322.006,-177.5 322.006,-183.5 322.006,-183.5 322.006,-195.5 322.006,-195.5 322.006,-201.5 316.006,-207.5 310.006,-207.5 310.006,-207.5 280.006,-207.5 280.006,-207.5 274.006,-207.5 268.006,-201.5 268.006,-195.5 268.006,-195.5 268.006,-183.5 268.006,-183.5 268.006,-177.5 274.006,-171.5 280.006,-171.5"/>
<text text-anchor="middle" x="295.006" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_cpu_itb_walker_cache_mem_side -->
<g id="node15" class="node"><title>system_cpu_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M766.006,-40.5C766.006,-40.5 826.006,-40.5 826.006,-40.5 832.006,-40.5 838.006,-46.5 838.006,-52.5 838.006,-52.5 838.006,-64.5 838.006,-64.5 838.006,-70.5 832.006,-76.5 826.006,-76.5 826.006,-76.5 766.006,-76.5 766.006,-76.5 760.006,-76.5 754.006,-70.5 754.006,-64.5 754.006,-64.5 754.006,-52.5 754.006,-52.5 754.006,-46.5 760.006,-40.5 766.006,-40.5"/>
<text text-anchor="middle" x="796.006" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_tol2bus_slave&#45;&gt;system_cpu_itb_walker_cache_mem_side -->
<g id="edge10" class="edge"><title>system_tol2bus_slave&#45;&gt;system_cpu_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M318.165,-164.589C323.038,-160.776 328.409,-157.327 334.006,-155 501.962,-85.1791 580.018,-205.728 742.006,-123 761.983,-112.798 777.565,-91.6713 786.751,-76.5891"/>
<polygon fill="black" stroke="black" points="315.771,-162.032 310.486,-171.215 320.343,-167.332 315.771,-162.032"/>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side -->
<g id="node18" class="node"><title>system_cpu_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M966.006,-40.5C966.006,-40.5 1026.01,-40.5 1026.01,-40.5 1032.01,-40.5 1038.01,-46.5 1038.01,-52.5 1038.01,-52.5 1038.01,-64.5 1038.01,-64.5 1038.01,-70.5 1032.01,-76.5 1026.01,-76.5 1026.01,-76.5 966.006,-76.5 966.006,-76.5 960.006,-76.5 954.006,-70.5 954.006,-64.5 954.006,-64.5 954.006,-52.5 954.006,-52.5 954.006,-46.5 960.006,-40.5 966.006,-40.5"/>
<text text-anchor="middle" x="996.006" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_tol2bus_slave&#45;&gt;system_cpu_dtb_walker_cache_mem_side -->
<g id="edge11" class="edge"><title>system_tol2bus_slave&#45;&gt;system_cpu_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M317.842,-164.688C322.791,-160.8 328.274,-157.297 334.006,-155 459.596,-104.673 820.732,-182.984 942.006,-123 962.112,-113.055 977.667,-91.8744 986.811,-76.7093"/>
<polygon fill="black" stroke="black" points="315.315,-162.248 310.067,-171.452 319.909,-167.529 315.315,-162.248"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node20" class="node"><title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M566.006,-40.5C566.006,-40.5 626.006,-40.5 626.006,-40.5 632.006,-40.5 638.006,-46.5 638.006,-52.5 638.006,-52.5 638.006,-64.5 638.006,-64.5 638.006,-70.5 632.006,-76.5 626.006,-76.5 626.006,-76.5 566.006,-76.5 566.006,-76.5 560.006,-76.5 554.006,-70.5 554.006,-64.5 554.006,-64.5 554.006,-52.5 554.006,-52.5 554.006,-46.5 560.006,-40.5 566.006,-40.5"/>
<text text-anchor="middle" x="596.006" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_tol2bus_slave&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge8" class="edge"><title>system_tol2bus_slave&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M318.938,-164.432C323.627,-160.778 328.735,-157.425 334.006,-155 418.978,-115.91 460.347,-168.608 542.006,-123 561.463,-112.133 577.052,-91.361 586.386,-76.5336"/>
<polygon fill="black" stroke="black" points="316.343,-162.044 311.007,-171.197 320.886,-167.37 316.343,-162.044"/>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node22" class="node"><title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M366.006,-40.5C366.006,-40.5 426.006,-40.5 426.006,-40.5 432.006,-40.5 438.006,-46.5 438.006,-52.5 438.006,-52.5 438.006,-64.5 438.006,-64.5 438.006,-70.5 432.006,-76.5 426.006,-76.5 426.006,-76.5 366.006,-76.5 366.006,-76.5 360.006,-76.5 354.006,-70.5 354.006,-64.5 354.006,-64.5 354.006,-52.5 354.006,-52.5 354.006,-46.5 360.006,-40.5 366.006,-40.5"/>
<text text-anchor="middle" x="396.006" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_tol2bus_slave&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge9" class="edge"><title>system_tol2bus_slave&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M314.769,-163.258C334.771,-137.711 365.155,-98.9036 382.539,-76.7011"/>
<polygon fill="black" stroke="black" points="311.827,-161.338 308.418,-171.37 317.339,-165.654 311.827,-161.338"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node9" class="node"><title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M472.506,-171.5C472.506,-171.5 539.506,-171.5 539.506,-171.5 545.506,-171.5 551.506,-177.5 551.506,-183.5 551.506,-183.5 551.506,-195.5 551.506,-195.5 551.506,-201.5 545.506,-207.5 539.506,-207.5 539.506,-207.5 472.506,-207.5 472.506,-207.5 466.506,-207.5 460.506,-201.5 460.506,-195.5 460.506,-195.5 460.506,-183.5 460.506,-183.5 460.506,-177.5 466.506,-171.5 472.506,-171.5"/>
<text text-anchor="middle" x="506.006" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node21" class="node"><title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M667.506,-40.5C667.506,-40.5 718.506,-40.5 718.506,-40.5 724.506,-40.5 730.506,-46.5 730.506,-52.5 730.506,-52.5 730.506,-64.5 730.506,-64.5 730.506,-70.5 724.506,-76.5 718.506,-76.5 718.506,-76.5 667.506,-76.5 667.506,-76.5 661.506,-76.5 655.506,-70.5 655.506,-64.5 655.506,-64.5 655.506,-52.5 655.506,-52.5 655.506,-46.5 661.506,-40.5 667.506,-40.5"/>
<text text-anchor="middle" x="693.006" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge12" class="edge"><title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M533.558,-171.413C543.038,-165.852 553.829,-159.864 564.006,-155 599.676,-137.95 615.675,-147.113 647.006,-123 660.028,-112.979 670.996,-98.2907 678.953,-85.5646"/>
<polygon fill="black" stroke="black" points="682.098,-87.1237 684.2,-76.7396 676.081,-83.5459 682.098,-87.1237"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node10" class="node"><title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M358.006,-171.5C358.006,-171.5 430.006,-171.5 430.006,-171.5 436.006,-171.5 442.006,-177.5 442.006,-183.5 442.006,-183.5 442.006,-195.5 442.006,-195.5 442.006,-201.5 436.006,-207.5 430.006,-207.5 430.006,-207.5 358.006,-207.5 358.006,-207.5 352.006,-207.5 346.006,-201.5 346.006,-195.5 346.006,-195.5 346.006,-183.5 346.006,-183.5 346.006,-177.5 352.006,-171.5 358.006,-171.5"/>
<text text-anchor="middle" x="394.006" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node23" class="node"><title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M467.506,-40.5C467.506,-40.5 518.506,-40.5 518.506,-40.5 524.506,-40.5 530.506,-46.5 530.506,-52.5 530.506,-52.5 530.506,-64.5 530.506,-64.5 530.506,-70.5 524.506,-76.5 518.506,-76.5 518.506,-76.5 467.506,-76.5 467.506,-76.5 461.506,-76.5 455.506,-70.5 455.506,-64.5 455.506,-64.5 455.506,-52.5 455.506,-52.5 455.506,-46.5 461.506,-40.5 467.506,-40.5"/>
<text text-anchor="middle" x="493.006" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge13" class="edge"><title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M408.208,-171.461C419.029,-158.357 434.198,-139.723 447.006,-123 456.439,-110.685 466.588,-96.7514 474.947,-85.0806"/>
<polygon fill="black" stroke="black" points="477.995,-86.8356 480.949,-76.6611 472.295,-82.7723 477.995,-86.8356"/>
</g>
<!-- system_cpu_dtb_walker_port -->
<g id="node11" class="node"><title>system_cpu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1078.01,-171.5C1078.01,-171.5 1108.01,-171.5 1108.01,-171.5 1114.01,-171.5 1120.01,-177.5 1120.01,-183.5 1120.01,-183.5 1120.01,-195.5 1120.01,-195.5 1120.01,-201.5 1114.01,-207.5 1108.01,-207.5 1108.01,-207.5 1078.01,-207.5 1078.01,-207.5 1072.01,-207.5 1066.01,-201.5 1066.01,-195.5 1066.01,-195.5 1066.01,-183.5 1066.01,-183.5 1066.01,-177.5 1072.01,-171.5 1078.01,-171.5"/>
<text text-anchor="middle" x="1093.01" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_dtb_walker_cache_cpu_side -->
<g id="node19" class="node"><title>system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1067.51,-40.5C1067.51,-40.5 1118.51,-40.5 1118.51,-40.5 1124.51,-40.5 1130.51,-46.5 1130.51,-52.5 1130.51,-52.5 1130.51,-64.5 1130.51,-64.5 1130.51,-70.5 1124.51,-76.5 1118.51,-76.5 1118.51,-76.5 1067.51,-76.5 1067.51,-76.5 1061.51,-76.5 1055.51,-70.5 1055.51,-64.5 1055.51,-64.5 1055.51,-52.5 1055.51,-52.5 1055.51,-46.5 1061.51,-40.5 1067.51,-40.5"/>
<text text-anchor="middle" x="1093.01" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side -->
<g id="edge14" class="edge"><title>system_cpu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1093.01,-171.37C1093.01,-149.781 1093.01,-112.412 1093.01,-86.852"/>
<polygon fill="black" stroke="black" points="1096.51,-86.701 1093.01,-76.7011 1089.51,-86.7011 1096.51,-86.701"/>
</g>
<!-- system_cpu_itb_walker_cache_cpu_side -->
<g id="node16" class="node"><title>system_cpu_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M867.506,-40.5C867.506,-40.5 918.506,-40.5 918.506,-40.5 924.506,-40.5 930.506,-46.5 930.506,-52.5 930.506,-52.5 930.506,-64.5 930.506,-64.5 930.506,-70.5 924.506,-76.5 918.506,-76.5 918.506,-76.5 867.506,-76.5 867.506,-76.5 861.506,-76.5 855.506,-70.5 855.506,-64.5 855.506,-64.5 855.506,-52.5 855.506,-52.5 855.506,-46.5 861.506,-40.5 867.506,-40.5"/>
<text text-anchor="middle" x="893.006" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_itb_walker_port -->
<g id="node17" class="node"><title>system_cpu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M676.006,-171.5C676.006,-171.5 706.006,-171.5 706.006,-171.5 712.006,-171.5 718.006,-177.5 718.006,-183.5 718.006,-183.5 718.006,-195.5 718.006,-195.5 718.006,-201.5 712.006,-207.5 706.006,-207.5 706.006,-207.5 676.006,-207.5 676.006,-207.5 670.006,-207.5 664.006,-201.5 664.006,-195.5 664.006,-195.5 664.006,-183.5 664.006,-183.5 664.006,-177.5 670.006,-171.5 676.006,-171.5"/>
<text text-anchor="middle" x="691.006" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side -->
<g id="edge15" class="edge"><title>system_cpu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M712.054,-171.221C719.851,-165.45 728.994,-159.38 738.006,-155 783.416,-132.93 805.76,-152.118 847.006,-123 860.608,-113.397 871.714,-98.475 879.603,-85.5085"/>
<polygon fill="black" stroke="black" points="882.822,-86.931 884.768,-76.5165 876.752,-83.444 882.822,-86.931"/>
</g>
</g>
</svg>
