// Seed: 1218189201
module module_0 (
    input supply1 id_0,
    output uwire id_1,
    input tri0 id_2,
    output supply1 id_3,
    input uwire id_4,
    input supply0 id_5,
    input supply1 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input tri id_9,
    output uwire id_10
);
  wire id_12;
  id_13(
      1, id_6, id_2, id_3,
  );
  initial begin
    $display(id_5);
    $display(1, 1 - id_5);
  end
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    output tri1 id_2,
    input tri0 id_3,
    output supply0 id_4,
    output wire id_5,
    output supply0 id_6,
    input tri1 id_7,
    input wand id_8,
    output supply1 id_9,
    input tri1 id_10
);
  logic [7:0] id_12;
  assign id_9 = id_1 - 1 ^ id_8;
  module_0(
      id_10, id_4, id_8, id_5, id_1, id_7, id_3, id_7, id_6, id_8, id_0
  );
  wire id_13;
  assign id_12[1'b0 : 1] = id_10;
  wire id_14;
  id_15(
      .id_0(1 == 1),
      .id_1(1),
      .id_2(id_6),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(id_5),
      .id_7(id_2),
      .id_8(1),
      .id_9(1)
  );
endmodule
