# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../carry_lookahead_adder.srcs/sources_1/new/4bit_CLA.vhd" \
"../../../../carry_lookahead_adder.srcs/sources_1/new/CLA.vhd" \
"../../../../carry_lookahead_adder.srcs/sim_1/new/test_CLA.vhd" \

# Do not sort compile order
nosort
