
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: _690_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _690_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _690_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.012586    0.318809    1.374243    1.374243 v _690_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.318809    0.000000    1.374243 v _389_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004329    0.503231    0.369785    1.744028 ^ _389_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _143_ (net)
                      0.503231    0.000000    1.744028 ^ _390_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.261947    0.243446    1.987474 v _390_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.261947    0.000000    1.987474 v _690_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.987474   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _690_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.198909    0.448909   library hold time
                                              0.448909   data required time
---------------------------------------------------------------------------------------------
                                              0.448909   data required time
                                             -1.987474   data arrival time
---------------------------------------------------------------------------------------------
                                              1.538565   slack (MET)


Startpoint: _688_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _688_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _688_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.011196    0.298454    1.358387    1.358387 v _688_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.298454    0.000000    1.358387 v _384_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004177    0.420878    0.356613    1.715001 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _140_ (net)
                      0.420878    0.000000    1.715001 ^ _385_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.300669    0.299844    2.014845 v _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.300669    0.000000    2.014845 v _688_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.014845   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _688_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.190205    0.440205   library hold time
                                              0.440205   data required time
---------------------------------------------------------------------------------------------
                                              0.440205   data required time
                                             -2.014845   data arrival time
---------------------------------------------------------------------------------------------
                                              1.574639   slack (MET)


Startpoint: _687_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _687_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _687_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.019590    0.421374    1.454136    1.454136 v _687_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.421374    0.000000    1.454136 v _381_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004329    0.476973    0.491545    1.945682 ^ _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _138_ (net)
                      0.476973    0.000000    1.945682 ^ _382_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.261947    0.239315    2.184997 v _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.261947    0.000000    2.184997 v _687_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.184997   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _687_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.198909    0.448909   library hold time
                                              0.448909   data required time
---------------------------------------------------------------------------------------------
                                              0.448909   data required time
                                             -2.184997   data arrival time
---------------------------------------------------------------------------------------------
                                              1.736088   slack (MET)


Startpoint: _686_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _686_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _686_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.023590    0.811273    2.000503    2.000503 ^ _686_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.811273    0.000000    2.000503 ^ _380_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.293241    0.208790    2.209293 v _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.293241    0.000000    2.209293 v _686_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.209293   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _686_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.191875    0.441875   library hold time
                                              0.441875   data required time
---------------------------------------------------------------------------------------------
                                              0.441875   data required time
                                             -2.209293   data arrival time
---------------------------------------------------------------------------------------------
                                              1.767418   slack (MET)


Startpoint: _689_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _689_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _689_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.012494    0.317462    1.373193    1.373193 v _689_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.317462    0.000000    1.373193 v _387_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.002874    0.264886    0.709759    2.082952 v _387_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _142_ (net)
                      0.264886    0.000000    2.082952 v _388_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003014    0.199220    0.614876    2.697828 v _388_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.199220    0.000000    2.697828 v _689_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.697828   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _689_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.214582    0.464582   library hold time
                                              0.464582   data required time
---------------------------------------------------------------------------------------------
                                              0.464582   data required time
                                             -2.697828   data arrival time
---------------------------------------------------------------------------------------------
                                              2.233246   slack (MET)


Startpoint: _693_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _682_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _693_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004298    0.303190    1.661080    1.661080 ^ _693_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.303190    0.000000    1.661080 ^ _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004900    0.268814    0.246145    1.907225 v _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _134_ (net)
                      0.268814    0.000000    1.907225 v _377_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.012006    0.637144    0.461859    2.369084 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _135_ (net)
                      0.637144    0.000000    2.369084 ^ _433_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.002791    0.265678    0.202763    2.571847 v _433_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _174_ (net)
                      0.265678    0.000000    2.571847 v _434_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003014    0.174050    0.468856    3.040703 v _434_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.174050    0.000000    3.040703 v _682_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.040703   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _682_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.221279    0.471279   library hold time
                                              0.471279   data required time
---------------------------------------------------------------------------------------------
                                              0.471279   data required time
                                             -3.040703   data arrival time
---------------------------------------------------------------------------------------------
                                              2.569425   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _682_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _682_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _682_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.227103    1.477103   library removal time
                                              1.477103   data required time
---------------------------------------------------------------------------------------------
                                              1.477103   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              8.082899   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _686_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _686_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _686_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.227103    1.477103   library removal time
                                              1.477103   data required time
---------------------------------------------------------------------------------------------
                                              1.477103   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              8.082899   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _687_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _687_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _687_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.227103    1.477103   library removal time
                                              1.477103   data required time
---------------------------------------------------------------------------------------------
                                              1.477103   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              8.082899   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _688_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _688_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _688_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.227103    1.477103   library removal time
                                              1.477103   data required time
---------------------------------------------------------------------------------------------
                                              1.477103   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              8.082899   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _689_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _689_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _689_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.227103    1.477103   library removal time
                                              1.477103   data required time
---------------------------------------------------------------------------------------------
                                              1.477103   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              8.082899   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _690_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _690_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _690_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.227103    1.477103   library removal time
                                              1.477103   data required time
---------------------------------------------------------------------------------------------
                                              1.477103   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              8.082899   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _691_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _691_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _691_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.227103    1.477103   library removal time
                                              1.477103   data required time
---------------------------------------------------------------------------------------------
                                              1.477103   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              8.082899   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _692_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _692_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _692_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.227103    1.477103   library removal time
                                              1.477103   data required time
---------------------------------------------------------------------------------------------
                                              1.477103   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              8.082899   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _693_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _693_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _693_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.227103    1.477103   library removal time
                                              1.477103   data required time
---------------------------------------------------------------------------------------------
                                              1.477103   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              8.082899   slack (MET)



