//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-27506705
// Cuda compilation tools, release 10.2, V10.2.89
// Based on LLVM 3.4svn
//

.version 6.5
.target sm_30
.address_size 64

	// .globl	PerfectHashCudaSeededHashAllMultiplyShiftR2

.visible .entry PerfectHashCudaSeededHashAllMultiplyShiftR2(
	.param .u64 PerfectHashCudaSeededHashAllMultiplyShiftR2_param_0,
	.param .u32 PerfectHashCudaSeededHashAllMultiplyShiftR2_param_1,
	.param .u64 PerfectHashCudaSeededHashAllMultiplyShiftR2_param_2,
	.param .u64 PerfectHashCudaSeededHashAllMultiplyShiftR2_param_3,
	.param .u32 PerfectHashCudaSeededHashAllMultiplyShiftR2_param_4
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd3, [PerfectHashCudaSeededHashAllMultiplyShiftR2_param_0];
	ld.param.u32 	%r10, [PerfectHashCudaSeededHashAllMultiplyShiftR2_param_1];
	ld.param.u64 	%rd4, [PerfectHashCudaSeededHashAllMultiplyShiftR2_param_2];
	ld.param.u64 	%rd5, [PerfectHashCudaSeededHashAllMultiplyShiftR2_param_3];
	.loc 1 129 10
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %tid.x;
	mad.lo.s32 	%r20, %r1, %r11, %r12;
	.loc 1 129 5
	setp.ge.u32	%p1, %r20, %r10;
	@%p1 bra 	BB0_3;

	.loc 1 125 5
	cvta.to.global.u64 	%rd6, %rd5;
	ld.global.u32 	%r3, [%rd6];
	.loc 1 126 5
	ld.global.u32 	%r4, [%rd6+4];
	.loc 1 127 5
	ld.global.u32 	%r13, [%rd6+8];
	.loc 1 132 9
	and.b32  	%r5, %r13, 255;
	.loc 1 133 9
	bfe.u32 	%r6, %r13, 8, 8;
	.loc 1 129 79
	mov.u32 	%r14, %nctaid.x;
	mul.lo.s32 	%r7, %r14, %r1;
	.loc 1 125 5
	cvta.to.global.u64 	%rd1, %rd3;
	cvta.to.global.u64 	%rd2, %rd4;

BB0_2:
	.loc 1 130 9
	mul.wide.u32 	%rd7, %r20, 4;
	add.s64 	%rd8, %rd1, %rd7;
	ld.global.u32 	%r15, [%rd8];
	.loc 1 132 9
	mul.lo.s32 	%r16, %r15, %r3;
	.loc 1 133 9
	mul.lo.s32 	%r17, %r15, %r4;
	.loc 1 135 9
	mul.wide.u32 	%rd9, %r20, 8;
	add.s64 	%rd10, %rd2, %rd9;
	.loc 1 133 9
	shr.u32 	%r18, %r17, %r6;
	.loc 1 132 9
	shr.u32 	%r19, %r16, %r5;
	.loc 1 136 9
	st.global.v2.u32 	[%rd10], {%r19, %r18};
	.loc 1 129 79
	add.s32 	%r20, %r7, %r20;
	.loc 1 129 5
	setp.lt.u32	%p2, %r20, %r10;
	@%p2 bra 	BB0_2;

BB0_3:
	.loc 1 138 1
	ret;
}

	// .globl	PerfectHashCudaEnterSolvingLoop
.visible .entry PerfectHashCudaEnterSolvingLoop(
	.param .u64 PerfectHashCudaEnterSolvingLoop_param_0
)
{
	.reg .pred 	%p<2>;
	.reg .b64 	%rd<5>;


	.loc 2 193 22
	// inline asm
	mov.u64 	%rd2, %clock64;
	// inline asm

BB1_1:
	.loc 2 196 18
	// inline asm
	mov.u64 	%rd3, %clock64;
	// inline asm
	sub.s64 	%rd4, %rd3, %rd2;
	.loc 1 146 5
	setp.lt.s64	%p1, %rd4, 1000;
	@%p1 bra 	BB1_1;

	.loc 1 147 1
	ret;
}

	.file	1 "c:\\src\\perfecthash\\src\\PerfectHash\\../PerfectHashCuda/Graph.cu", 1595881408, 3073
	.file	2 "c:\\src\\perfecthash\\src\\PerfectHashCuda\\../PerfectHash/Cu.cuh", 1595880544, 4451

