#--------------------------------------------------------------
# CACE circuit characterization file
#--------------------------------------------------------------

name:           CR_CMRR_jean
description:    Folded cascode CMRR
PDK:            sky130A

cace_format:    5.2

authorship:
  designer:         Jeanpaull Valencia
  company:          OnChip UIS
  creation_date:    May 9, 2025
  license:          Apache 2.0

paths:
  root:             ..
  schematic:        xschem
  layout:           gds
  netlist:          netlist
  documentation:    docs

pins:
  VDD:
    description: Positive analog power supply
    type: power
    direction: inout
    Vmin: 1.7
    Vmax: 1.9
  VSS:
    description: Analog ground
    type: ground
    direction: inout
  Vout:
    description: Output voltage
    type: signal
    direction: inout
  Vref:
    description: Reference voltage
    type: signal
    direction: input
  Vcomn:
    description: Compensation pin
    type: signal
    direction: inout
  V+:
    description: Non inverting input
    type: signal
    direction: input
  V-:
    description: Inverting input
    type: signal
    direction: input

default_conditions:
  VDD:
    description: Analog power supply voltage
    display: VDD
    unit: V
    typical: 1.8
  Vref:
    description: Voltage reference from BandGAP
    display: VrefBG
    unit: V
    typical: 1.2
  corner:
    description: Process corner
    display: Corner
    typical: tt
  temperature:
    description: Ambient temperature
    display: Temp
    unit: °C
    typical: 27

parameters:
  ac_params:
    display: AC Params
    spec:
      CMRR:
        display: CMRR
        description: Common mode rejection ratio
        unit: dB
        minimum:
          value: any
        typical:
          value: any
        maximum:
          value: any
    tool:
      ngspice:
        template: CR_CMRR_jean.sch
        format: ascii
        suffix: .data
        variables: [CMRR]
    conditions:
      corner:
        enumerate: [ss, tt, sf, fs, ff]
      VDD:
        minimum: 1.7
        typical: 1.8
        maximum: 1.9
      temperature:
        minimum: -40
        typical: 27
        maximum: 130

  magic_area:
    spec:
      area:
        display: Area
        description: Total circuit layout area
        unit: µm²
        maximum:
          value: any
      width:
        display: Width
        description: Total circuit layout width
        unit: µm
        maximum:
          value: any
      height:
        display: Height
        description: Total circuit layout height
        unit: µm
        maximum:
          value: any
    tool:
      magic_area
      
  magic_drc:
    description: Magic DRC
    display: Magic DRC
    spec:
      drc_errors:
        maximum:
          value: 0
    tool:
      magic_drc:
        gds_flatten: true

  netgen_lvs:
    description: Netgen LVS
    display: Netgen LVS
    spec:
      lvs_errors:
        maximum:
          value: 0
    tool:
      netgen_lvs:
        script: run_project_lvs.tcl

  klayout_drc_feol:
    description: KLayout DRC feol
    display: KLayout DRC feol
    spec:
      drc_errors:
        maximum:
          value: 0
    tool:
        klayout_drc:
            args: ['-rd', 'feol=true']

  klayout_drc_beol:
    description: KLayout DRC beol
    display: KLayout DRC beol
    spec:
      drc_errors:
        maximum:
          value: 0
    tool:
        klayout_drc:
            args: ['-rd', 'beol=true']

  klayout_drc_full:
    description: KLayout DRC full
    display: KLayout DRC full
    spec:
      drc_errors:
        maximum:
          value: 0
    tool:
        klayout_drc:
            args: ['-rd', 'feol=true', '-rd', 'beol=true', '-rd', 'offgrid=true']
      