INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.ip_user_files/bd/sa_engine_ip_v1_0_bfm_1/ipshared/305c/hdl/sa_engine_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_engine_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.ip_user_files/bd/sa_engine_ip_v1_0_bfm_1/ip/sa_engine_ip_v1_0_bfm_1_sa_engine_ip_0_0/sim/sa_engine_ip_v1_0_bfm_1_sa_engine_ip_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_engine_ip_v1_0_bfm_1_sa_engine_ip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.ip_user_files/bd/sa_engine_ip_v1_0_bfm_1/sim/sa_engine_ip_v1_0_bfm_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_engine_ip_v1_0_bfm_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.gen/sources_1/bd/sa_engine_ip_v1_0_bfm_1/hdl/sa_engine_ip_v1_0_bfm_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_engine_ip_v1_0_bfm_1_wrapper
