<stg><name>fn1</name>


<trans_list>

<trans id="114" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13 %p_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_9

]]></Node>
<StgValue><ssdm name="p_9_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14 %p_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_5

]]></Node>
<StgValue><ssdm name="p_5_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="16">
<![CDATA[
:16 %zext_ln17 = zext i16 %p_5_read

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="17" op_0_bw="16">
<![CDATA[
:17 %zext_ln17_1 = zext i16 %p_5_read

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:18 %add_ln18 = add i17 %zext_ln17_1, i17 721

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="19" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:19 %udiv_ln18 = udiv i17 14899, i17 %add_ln18

]]></Node>
<StgValue><ssdm name="udiv_ln18"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="16">
<![CDATA[
:20 %trunc_ln17 = trunc i16 %p_5_read

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25 %add_ln20 = add i32 %p_9_read, i32 480

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="21" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="18" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:19 %udiv_ln18 = udiv i17 14899, i17 %add_ln18

]]></Node>
<StgValue><ssdm name="udiv_ln18"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="20" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="17" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:19 %udiv_ln18 = udiv i17 14899, i17 %add_ln18

]]></Node>
<StgValue><ssdm name="udiv_ln18"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="19" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="16" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:19 %udiv_ln18 = udiv i17 14899, i17 %add_ln18

]]></Node>
<StgValue><ssdm name="udiv_ln18"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="18" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="39" st_id="5" stage="15" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:19 %udiv_ln18 = udiv i17 14899, i17 %add_ln18

]]></Node>
<StgValue><ssdm name="udiv_ln18"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="17" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="41" st_id="6" stage="14" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:19 %udiv_ln18 = udiv i17 14899, i17 %add_ln18

]]></Node>
<StgValue><ssdm name="udiv_ln18"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="16" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="43" st_id="7" stage="13" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:19 %udiv_ln18 = udiv i17 14899, i17 %add_ln18

]]></Node>
<StgValue><ssdm name="udiv_ln18"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="15" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="45" st_id="8" stage="12" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:19 %udiv_ln18 = udiv i17 14899, i17 %add_ln18

]]></Node>
<StgValue><ssdm name="udiv_ln18"/></StgValue>
</operation>

<operation id="46" st_id="8" stage="14" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="47" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12 %p_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_11

]]></Node>
<StgValue><ssdm name="p_11_read"/></StgValue>
</operation>

<operation id="48" st_id="9" stage="11" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:19 %udiv_ln18 = udiv i17 14899, i17 %add_ln18

]]></Node>
<StgValue><ssdm name="udiv_ln18"/></StgValue>
</operation>

<operation id="49" st_id="9" stage="13" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="50" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="16">
<![CDATA[
:32 %sext_ln21 = sext i16 %p_11_read

]]></Node>
<StgValue><ssdm name="sext_ln21"/></StgValue>
</operation>

<operation id="51" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:33 %sub_ln21 = sub i17 830, i17 %sext_ln21

]]></Node>
<StgValue><ssdm name="sub_ln21"/></StgValue>
</operation>

<operation id="52" st_id="9" stage="14" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:34 %sdiv_ln21 = sdiv i17 255, i17 %sub_ln21

]]></Node>
<StgValue><ssdm name="sdiv_ln21"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="53" st_id="10" stage="10" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:19 %udiv_ln18 = udiv i17 14899, i17 %add_ln18

]]></Node>
<StgValue><ssdm name="udiv_ln18"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="12" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="13" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:34 %sdiv_ln21 = sdiv i17 255, i17 %sub_ln21

]]></Node>
<StgValue><ssdm name="sdiv_ln21"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="56" st_id="11" stage="9" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:19 %udiv_ln18 = udiv i17 14899, i17 %add_ln18

]]></Node>
<StgValue><ssdm name="udiv_ln18"/></StgValue>
</operation>

<operation id="57" st_id="11" stage="11" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="12" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:34 %sdiv_ln21 = sdiv i17 255, i17 %sub_ln21

]]></Node>
<StgValue><ssdm name="sdiv_ln21"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="59" st_id="12" stage="8" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:19 %udiv_ln18 = udiv i17 14899, i17 %add_ln18

]]></Node>
<StgValue><ssdm name="udiv_ln18"/></StgValue>
</operation>

<operation id="60" st_id="12" stage="10" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="61" st_id="12" stage="11" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:34 %sdiv_ln21 = sdiv i17 255, i17 %sub_ln21

]]></Node>
<StgValue><ssdm name="sdiv_ln21"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="62" st_id="13" stage="7" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:19 %udiv_ln18 = udiv i17 14899, i17 %add_ln18

]]></Node>
<StgValue><ssdm name="udiv_ln18"/></StgValue>
</operation>

<operation id="63" st_id="13" stage="9" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="64" st_id="13" stage="10" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:34 %sdiv_ln21 = sdiv i17 255, i17 %sub_ln21

]]></Node>
<StgValue><ssdm name="sdiv_ln21"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="65" st_id="14" stage="6" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:19 %udiv_ln18 = udiv i17 14899, i17 %add_ln18

]]></Node>
<StgValue><ssdm name="udiv_ln18"/></StgValue>
</operation>

<operation id="66" st_id="14" stage="8" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="67" st_id="14" stage="9" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:34 %sdiv_ln21 = sdiv i17 255, i17 %sub_ln21

]]></Node>
<StgValue><ssdm name="sdiv_ln21"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="68" st_id="15" stage="5" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:19 %udiv_ln18 = udiv i17 14899, i17 %add_ln18

]]></Node>
<StgValue><ssdm name="udiv_ln18"/></StgValue>
</operation>

<operation id="69" st_id="15" stage="7" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="70" st_id="15" stage="8" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:34 %sdiv_ln21 = sdiv i17 255, i17 %sub_ln21

]]></Node>
<StgValue><ssdm name="sdiv_ln21"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="71" st_id="16" stage="4" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:19 %udiv_ln18 = udiv i17 14899, i17 %add_ln18

]]></Node>
<StgValue><ssdm name="udiv_ln18"/></StgValue>
</operation>

<operation id="72" st_id="16" stage="6" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="73" st_id="16" stage="7" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:34 %sdiv_ln21 = sdiv i17 255, i17 %sub_ln21

]]></Node>
<StgValue><ssdm name="sdiv_ln21"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="74" st_id="17" stage="3" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:19 %udiv_ln18 = udiv i17 14899, i17 %add_ln18

]]></Node>
<StgValue><ssdm name="udiv_ln18"/></StgValue>
</operation>

<operation id="75" st_id="17" stage="5" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="76" st_id="17" stage="6" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:34 %sdiv_ln21 = sdiv i17 255, i17 %sub_ln21

]]></Node>
<StgValue><ssdm name="sdiv_ln21"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="77" st_id="18" stage="2" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:19 %udiv_ln18 = udiv i17 14899, i17 %add_ln18

]]></Node>
<StgValue><ssdm name="udiv_ln18"/></StgValue>
</operation>

<operation id="78" st_id="18" stage="4" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="79" st_id="18" stage="5" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:34 %sdiv_ln21 = sdiv i17 255, i17 %sub_ln21

]]></Node>
<StgValue><ssdm name="sdiv_ln21"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="80" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15 %p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="81" st_id="19" stage="1" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:19 %udiv_ln18 = udiv i17 14899, i17 %add_ln18

]]></Node>
<StgValue><ssdm name="udiv_ln18"/></StgValue>
</operation>

<operation id="82" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
:21 %trunc_ln17_1 = trunc i64 %p_read

]]></Node>
<StgValue><ssdm name="trunc_ln17_1"/></StgValue>
</operation>

<operation id="83" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8">
<![CDATA[
:22 %trunc_ln17_2 = trunc i8 %udiv_ln18

]]></Node>
<StgValue><ssdm name="trunc_ln17_2"/></StgValue>
</operation>

<operation id="84" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:23 %add_ln17 = add i8 %trunc_ln17_1, i8 %trunc_ln17

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="85" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:24 %or_ln20 = or i8 %add_ln17, i8 %trunc_ln17_2

]]></Node>
<StgValue><ssdm name="or_ln20"/></StgValue>
</operation>

<operation id="86" st_id="19" stage="3" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="87" st_id="19" stage="4" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:34 %sdiv_ln21 = sdiv i17 255, i17 %sub_ln21

]]></Node>
<StgValue><ssdm name="sdiv_ln21"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="88" st_id="20" stage="2" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="89" st_id="20" stage="3" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:34 %sdiv_ln21 = sdiv i17 255, i17 %sub_ln21

]]></Node>
<StgValue><ssdm name="sdiv_ln21"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="90" st_id="21" stage="1" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="91" st_id="21" stage="2" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:34 %sdiv_ln21 = sdiv i17 255, i17 %sub_ln21

]]></Node>
<StgValue><ssdm name="sdiv_ln21"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="92" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6">
<![CDATA[
:27 %trunc_ln20 = trunc i6 %sdiv_ln19

]]></Node>
<StgValue><ssdm name="trunc_ln20"/></StgValue>
</operation>

<operation id="93" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="6">
<![CDATA[
:28 %zext_ln18 = zext i6 %trunc_ln20

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="94" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:29 %lshr_ln18 = lshr i64 4294949774, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="lshr_ln18"/></StgValue>
</operation>

<operation id="95" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="64">
<![CDATA[
:30 %trunc_ln18 = trunc i64 %lshr_ln18

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="96" st_id="22" stage="1" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="17" op_1_bw="17">
<![CDATA[
:34 %sdiv_ln21 = sdiv i17 255, i17 %sub_ln21

]]></Node>
<StgValue><ssdm name="sdiv_ln21"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="97" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="98" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="99" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="100" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="102" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="104" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="106" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="107" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="108" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_15, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:31 %sub_ln20 = sub i8 %or_ln20, i8 %trunc_ln18

]]></Node>
<StgValue><ssdm name="sub_ln20"/></StgValue>
</operation>

<operation id="110" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8">
<![CDATA[
:35 %trunc_ln20_1 = trunc i8 %sdiv_ln21

]]></Node>
<StgValue><ssdm name="trunc_ln20_1"/></StgValue>
</operation>

<operation id="111" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:36 %v = add i8 %sub_ln20, i8 %trunc_ln20_1

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="112" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="8">
<![CDATA[
:37 %sext_ln22 = sext i8 %v

]]></Node>
<StgValue><ssdm name="sext_ln22"/></StgValue>
</operation>

<operation id="113" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32">
<![CDATA[
:38 %ret_ln23 = ret i32 %sext_ln22

]]></Node>
<StgValue><ssdm name="ret_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
