//
// Module mopshub_lib.canakari_interface.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 13:06:36 08/26/21
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module canakari_interface #(
   // synopsys template
   parameter max_cnt_size = 5,
   parameter n_buses      = 5'b11111
)
( 
   // Port Declarations
   input   wire            abort, 
   input   wire            bus_comp, 
   input   wire    [4:0]   can_rec_select, 
   input   wire            clk,                 // posedge
   input   wire    [15:0]  data_init,           // Initialization data for canakari registers coming from the initialization block 
   input   wire    [75:0]  data_tra_mes,        // complete CAN message to be written on the CAN bus 
   input   wire    [4:0]   data_tra_select, 
   input   wire            end_cnt_dbg, 
   input   wire            init,                // start initialization 
   input   wire    [15:0]  read_can,            // data read from Canakari
   input   wire            reset_irq_can,       // reset interrupt from Canakari
   input   wire            reset_irq_can_all, 
   input   wire            reset_irq_rec_can, 
   input   wire            reset_irq_tra_can, 
   input   wire            rst,                 // synchronous low active
   input   wire            send_mes,            // start sending message 
   input   wire            start_read,          // start reading canakari registers 
   input   wire            start_write,         // start writing Canakari register 
   input   wire            timeoutrst,          // gobal timeout reset to get back the state machines in a known state
   output  wire    [4:0]   addr_can,            // addr given to the initialization block 
   output  wire            bus_match, 
   output  wire    [4:0]   can_tra_select, 
   output  wire            cs_can,              // chip select signal for Canakari 
   output  wire            en_rec_reg, 
   output  wire            end_init,            // signal to bridge state machine to end initialization phase 
   output  wire            end_read,            // signal to end read phase 
   output  wire            end_write,           // signal to end write phase 
   output  wire            read_sig_can_n,      // low active signal to read data from one of the registers of Cankari 
   output  wire            reset_irq_rec_done, 
   output  wire            reset_irq_tra_done, 
   output  wire    [5:0]   statedebcan, 
   output  wire    [15:0]  write_can,           // data to be written to Canakari 
   output  wire            write_sig_can_n      // low active signal to write data into one of the registers of Canakari 
);

//tmrg default triplicate
//tmrg tmr_error false 
// Internal Declarations


// Local declarations

// Internal signal declarations
reg   [4:0] bus_select_reg       = 5'b0;
wire  [4:0] can_rec_comp;
wire  [4:0] can_tra_comp;
wire  [4:0] can_tra_select_cnt;
wire  [3:0] cmd;
wire  [4:0] data_tra_select_sig;
wire        initi;                         // initial signal from interface state machine to interface block 
reg         out_request_trig;
wire        reset_sig_can_n;
wire        rst_cnt;
wire        set_bus_id;
wire        start_cnt;


// Instances 
bit_counter bit_counter0( 
   .ext_rst    (rst_cnt), 
   .rst        (rst), 
   .data_out   (can_tra_select_cnt), 
   .clk        (clk), 
   .cnt_enable (start_cnt)
); 

buffer_tristate_busid buffer_tristate_busid0( 
   .clk          (clk), 
   .data_tra_in0 (can_rec_select), 
   .data_tra_in1 (data_tra_select), 
   .data_tra_in2 (can_tra_select_cnt), 
   .data_tra_in3 (data_tra_select), 
   .buffer_en0   (reset_irq_rec_can), 
   .buffer_en1   (reset_irq_tra_can), 
   .buffer_en2   (init), 
   .buffer_en3   (set_bus_id), 
   .rst          (rst), 
   .data_tra_out (data_tra_select_sig)
); 

bus_comp bus_comp0( 
   .can_rec_select (can_rec_comp), 
   .can_tra_select (can_tra_comp), 
   .bus_match      (bus_match)
); 

can_interface can_interface0( 
   .clock           (clk), 
   .rst             (rst), 
   .addr            (addr_can), 
   .data_init       (data_init), 
   .initi           (initi), 
   .read            (read_sig_can_n), 
   .write           (write_sig_can_n), 
   .bus_comp        (bus_comp), 
   .reset_can       (reset_sig_can_n), 
   .read_can        (read_can), 
   .data_tra_mes    (data_tra_mes), 
   .can_rec_select  (can_rec_select), 
   .data_tra_select (data_tra_select_sig), 
   .write_can       (write_can), 
   .can_tra_select  (can_tra_select), 
   .can_tra_comp    (can_tra_comp), 
   .can_rec_comp    (can_rec_comp)
); 

can_interface_SM interface_SM0( 
   .abort              (abort), 
   .clk                (clk), 
   .end_cnt            (out_request_trig), 
   .end_cnt_dbg        (end_cnt_dbg), 
   .init               (init), 
   .reset_irq_can      (reset_irq_can), 
   .reset_irq_can_all  (reset_irq_can_all), 
   .rst                (rst), 
   .send_mes           (send_mes), 
   .start_read         (start_read), 
   .start_write        (start_write), 
   .timeoutrst         (timeoutrst), 
   .addr               (addr_can), 
   .cs_can             (cs_can), 
   .en_rec_reg         (en_rec_reg), 
   .end_init           (end_init), 
   .end_read           (end_read), 
   .end_write          (end_write), 
   .initi              (initi), 
   .read               (read_sig_can_n), 
   .reset_irq_rec_done (reset_irq_rec_done), 
   .reset_irq_tra_done (reset_irq_tra_done), 
   .reset_sig_can      (reset_sig_can_n), 
   .rst_cnt            (rst_cnt), 
   .set_bus_id         (set_bus_id), 
   .start_cnt          (start_cnt), 
   .statedeb           (statedebcan), 
   .write              (write_sig_can_n)
); 

// HDL Embedded Text Block 1 trigger_signal
// eb1 1                             
 // Counter over the Clock signal
  always @(posedge clk)
  begin
    if (!rst)
    out_request_trig <= 0;
    else 
    begin
      case(can_tra_select_cnt)
       n_buses:begin
          out_request_trig <= 1;
        end
      default:begin
          out_request_trig <= 0;
        end
      endcase
  end
end









// HDL Embedded Text Block 2 assigning
//assign data_tra_select_sig =(set_bus_id ==1) ? data_tra_out:can_tra_select_cnt;
//assign data_tra_select_sig =bus_select_reg;
assign cmd  = {initi,read_sig_can_n,write_sig_can_n,reset_sig_can_n};  

always @ (posedge clk)
if (!rst)
bus_select_reg <=5'b0;
else
begin  
   case (cmd)
   4'b1100 : begin //Initialize
      bus_select_reg<=can_tra_select_cnt;
   end
   4'b0100 : begin//Write
      bus_select_reg<=data_tra_select;
   end
   4'b0010 : begin//read
      bus_select_reg<=can_rec_select;
   end
   4'b0101 : begin//reset
      bus_select_reg<=can_tra_select_cnt;
   end
   4'b0110 : begin
      bus_select_reg<=can_tra_select_cnt;
   end
   default : bus_select_reg<=bus_select_reg;
   endcase
end
























































endmodule // canakari_interface

