`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: May  4 2021 17:09:37 CST (May  4 2021 09:09:37 UTC)

module DC_Filter_Add2u1Mul2i3u2_1(in2, in1, out1);
  input [1:0] in2;
  input in1;
  output [3:0] out1;
  wire [1:0] in2;
  wire in1;
  wire [3:0] out1;
  wire csa_tree_add_25_2_groupi_n_0, csa_tree_add_25_2_groupi_n_2;
  ADDHX1 csa_tree_add_25_2_groupi_g81(.A (in2[1]), .B
       (csa_tree_add_25_2_groupi_n_2), .CO (out1[3]), .S (out1[2]));
  ADDFX1 csa_tree_add_25_2_groupi_g82(.A (in2[1]), .B (in2[0]), .CI
       (csa_tree_add_25_2_groupi_n_0), .CO
       (csa_tree_add_25_2_groupi_n_2), .S (out1[1]));
  ADDHX1 csa_tree_add_25_2_groupi_g83(.A (in2[0]), .B (in1), .CO
       (csa_tree_add_25_2_groupi_n_0), .S (out1[0]));
endmodule


