{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 01 12:02:27 2020 " "Info: Processing started: Sun Nov 01 12:02:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sled_4 -c sled_4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sled_4 -c sled_4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 2 -1 0 } } { "d:/1---apps/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/1---apps/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register a\[1\] a\[1\] 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"a\[1\]\" and destination register \"a\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.676 ns + Longest register register " "Info: + Longest register to register delay is 1.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns a\[1\] 1 REG LCFF_X17_Y18_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y18_N9; Fanout = 6; REG Node = 'a\[1\]'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.370 ns) 0.841 ns LED7S~0 2 COMB LCCOMB_X17_Y18_N20 3 " "Info: 2: + IC(0.471 ns) + CELL(0.370 ns) = 0.841 ns; Loc. = LCCOMB_X17_Y18_N20; Fanout = 3; COMB Node = 'LED7S~0'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.841 ns" { a[1] LED7S~0 } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.460 ns) 1.676 ns a\[1\] 3 REG LCFF_X17_Y18_N9 6 " "Info: 3: + IC(0.375 ns) + CELL(0.460 ns) = 1.676 ns; Loc. = LCFF_X17_Y18_N9; Fanout = 6; REG Node = 'a\[1\]'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.835 ns" { LED7S~0 a[1] } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.830 ns ( 49.52 % ) " "Info: Total cell delay = 0.830 ns ( 49.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.846 ns ( 50.48 % ) " "Info: Total interconnect delay = 0.846 ns ( 50.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.676 ns" { a[1] LED7S~0 a[1] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "1.676 ns" { a[1] {} LED7S~0 {} a[1] {} } { 0.000ns 0.471ns 0.375ns } { 0.000ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.883 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.666 ns) 2.883 ns a\[1\] 3 REG LCFF_X17_Y18_N9 6 " "Info: 3: + IC(0.938 ns) + CELL(0.666 ns) = 2.883 ns; Loc. = LCFF_X17_Y18_N9; Fanout = 6; REG Node = 'a\[1\]'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.604 ns" { clk~clkctrl a[1] } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.64 % ) " "Info: Total cell delay = 1.806 ns ( 62.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.077 ns ( 37.36 % ) " "Info: Total interconnect delay = 1.077 ns ( 37.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.883 ns" { clk clk~clkctrl a[1] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "2.883 ns" { clk {} clk~combout {} clk~clkctrl {} a[1] {} } { 0.000ns 0.000ns 0.139ns 0.938ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.883 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.666 ns) 2.883 ns a\[1\] 3 REG LCFF_X17_Y18_N9 6 " "Info: 3: + IC(0.938 ns) + CELL(0.666 ns) = 2.883 ns; Loc. = LCFF_X17_Y18_N9; Fanout = 6; REG Node = 'a\[1\]'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.604 ns" { clk~clkctrl a[1] } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.64 % ) " "Info: Total cell delay = 1.806 ns ( 62.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.077 ns ( 37.36 % ) " "Info: Total interconnect delay = 1.077 ns ( 37.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.883 ns" { clk clk~clkctrl a[1] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "2.883 ns" { clk {} clk~combout {} clk~clkctrl {} a[1] {} } { 0.000ns 0.000ns 0.139ns 0.938ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.883 ns" { clk clk~clkctrl a[1] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "2.883 ns" { clk {} clk~combout {} clk~clkctrl {} a[1] {} } { 0.000ns 0.000ns 0.139ns 0.938ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.676 ns" { a[1] LED7S~0 a[1] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "1.676 ns" { a[1] {} LED7S~0 {} a[1] {} } { 0.000ns 0.471ns 0.375ns } { 0.000ns 0.370ns 0.460ns } "" } } { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.883 ns" { clk clk~clkctrl a[1] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "2.883 ns" { clk {} clk~combout {} clk~clkctrl {} a[1] {} } { 0.000ns 0.000ns 0.139ns 0.938ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { a[1] {} } {  } {  } "" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 8 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk LED7S\[5\] a\[0\] 10.226 ns register " "Info: tco from clock \"clk\" to destination pin \"LED7S\[5\]\" through register \"a\[0\]\" is 10.226 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.883 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.666 ns) 2.883 ns a\[0\] 3 REG LCFF_X17_Y18_N3 7 " "Info: 3: + IC(0.938 ns) + CELL(0.666 ns) = 2.883 ns; Loc. = LCFF_X17_Y18_N3; Fanout = 7; REG Node = 'a\[0\]'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.604 ns" { clk~clkctrl a[0] } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.64 % ) " "Info: Total cell delay = 1.806 ns ( 62.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.077 ns ( 37.36 % ) " "Info: Total interconnect delay = 1.077 ns ( 37.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.883 ns" { clk clk~clkctrl a[0] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "2.883 ns" { clk {} clk~combout {} clk~clkctrl {} a[0] {} } { 0.000ns 0.000ns 0.139ns 0.938ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.039 ns + Longest register pin " "Info: + Longest register to pin delay is 7.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns a\[0\] 1 REG LCFF_X17_Y18_N3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y18_N3; Fanout = 7; REG Node = 'a\[0\]'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.624 ns) 1.436 ns Decoder0~0 2 COMB LCCOMB_X17_Y18_N8 3 " "Info: 2: + IC(0.812 ns) + CELL(0.624 ns) = 1.436 ns; Loc. = LCCOMB_X17_Y18_N8; Fanout = 3; COMB Node = 'Decoder0~0'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.436 ns" { a[0] Decoder0~0 } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.347 ns) + CELL(3.256 ns) 7.039 ns LED7S\[5\] 3 PIN PIN_168 0 " "Info: 3: + IC(2.347 ns) + CELL(3.256 ns) = 7.039 ns; Loc. = PIN_168; Fanout = 0; PIN Node = 'LED7S\[5\]'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.603 ns" { Decoder0~0 LED7S[5] } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.880 ns ( 55.12 % ) " "Info: Total cell delay = 3.880 ns ( 55.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.159 ns ( 44.88 % ) " "Info: Total interconnect delay = 3.159 ns ( 44.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "7.039 ns" { a[0] Decoder0~0 LED7S[5] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "7.039 ns" { a[0] {} Decoder0~0 {} LED7S[5] {} } { 0.000ns 0.812ns 2.347ns } { 0.000ns 0.624ns 3.256ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.883 ns" { clk clk~clkctrl a[0] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "2.883 ns" { clk {} clk~combout {} clk~clkctrl {} a[0] {} } { 0.000ns 0.000ns 0.139ns 0.938ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "7.039 ns" { a[0] Decoder0~0 LED7S[5] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "7.039 ns" { a[0] {} Decoder0~0 {} LED7S[5] {} } { 0.000ns 0.812ns 2.347ns } { 0.000ns 0.624ns 3.256ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4361 " "Info: Peak virtual memory: 4361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 01 12:02:28 2020 " "Info: Processing ended: Sun Nov 01 12:02:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
