<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="generator" content="Asciidoctor 2.0.10">
<meta name="author" content="Andy Glew">
<title>Ri5 CMOs proposal: Cache Management Operations</title>
<style>
/* Shared CSS for AsciiDoc xhtml11 and html5 backends */

/* Default font. */
body {
  font-family: Georgia,serif;
}

/* Title font. */
h1, h2, h3, h4, h5, h6,
div.title, caption.title,
thead, p.table.header,
#toctitle,
#author, #revnumber, #revdate, #revremark,
#footer {
  font-family: Arial,Helvetica,sans-serif;
}

body {
  margin: 1em 5% 1em 5%;
}

a {
  /*color: red;*/
  /*text-decoration:none;*/
  /*line-height:inherit*/
  text-decoration: underline;
}
#toc li{
   /* kluge to make the list buHimllet disappear */
   color: white;
}

#toc a{
   /*text-decoration:none;*/
   /*color:#2156a5;*/
   color: blue;
}
#toc a:active{
   color: red;
   text-decoration:underline;
}

#toc a:visited {
  /* color: fuchsia; */
  color: purple;
  text-decoration: dotted!important;
}

em {
  font-style: italic;
  color: navy;
}

strong {
  font-weight: bold;
  color: #083194;
}

h1, h2, h3, h4, h5, h6 {
  color: #527bbd;
  margin-top: 1.2em;
  margin-bottom: 0.5em;
  line-height: 1.3;
}

h1, h2, h3 {
  border-bottom: 2px solid silver;
}
h2 {
  padding-top: 0.5em;
}
h3 {
  float: left;
}
h3 + * {
  clear: left;
}
h5 {
  font-size: 1.0em;
}

div.sectionbody {
  margin-left: 0;
}

hr {
  border: 1px solid silver;
}

p {
  margin-top: 0.5em;
  margin-bottom: 0.5em;
}

ul, ol, li > p {
  margin-top: 0;
}
ul > li     { color: #aaa; }
ul > li > * { color: black; }

.monospaced, code, pre {
  font-family: "Courier New", Courier, monospace;
  font-size: inherit;
  color: navy;
  padding: 0;
  margin: 0;
}
pre {
  white-space: pre-wrap;
}

#author {
  color: #527bbd;
  font-weight: bold;
  font-size: 1.1em;
}
#email {
}
#revnumber, #revdate, #revremark {
}

#footer {
  font-size: small;
  border-top: 2px solid silver;
  padding-top: 0.5em;
  margin-top: 4.0em;
}
#footer-text {
  float: left;
  padding-bottom: 0.5em;
}
#footer-badges {
  float: right;
  padding-bottom: 0.5em;
}

#preamble {
  margin-top: 1.5em;
  margin-bottom: 1.5em;
}
div.imageblock, div.exampleblock, div.verseblock,
div.quoteblock, div.literalblock, div.listingblock, div.sidebarblock,
div.admonitionblock {
  margin-top: 1.0em;
  margin-bottom: 1.5em;
}
div.admonitionblock {
  margin-top: 2.0em;
  margin-bottom: 2.0em;
  margin-right: 10%;
  color: #606060;
}

div.content { /* Block element content. */
  padding: 0;
}

/* Block element titles. */
div.title, caption.title {
  color: #527bbd;
  font-weight: bold;
  text-align: left;
  margin-top: 1.0em;
  margin-bottom: 0.5em;
}
div.title + * {
  margin-top: 0;
}

td div.title:first-child {
  margin-top: 0.0em;
}
div.content div.title:first-child {
  margin-top: 0.0em;
}
div.content + div.title {
  margin-top: 0.0em;
}

div.sidebarblock > div.content {
  background: #ffffee;
  border: 1px solid #dddddd;
  border-left: 4px solid #f0f0f0;
  padding: 0.5em;
}

div.listingblock > div.content {
  border: 1px solid #dddddd;
  border-left: 5px solid #f0f0f0;
  background: #f8f8f8;
  padding: 0.5em;
}

div.quoteblock, div.verseblock {
  padding-left: 1.0em;
  margin-left: 1.0em;
  margin-right: 10%;
  border-left: 5px solid #f0f0f0;
  color: #888;
}

div.quoteblock > div.attribution {
  padding-top: 0.5em;
  text-align: right;
}

div.verseblock > pre.content {
  font-family: inherit;
  font-size: inherit;
}
div.verseblock > div.attribution {
  padding-top: 0.75em;
  text-align: left;
}
/* DEPRECATED: Pre version 8.2.7 verse style literal block. */
div.verseblock + div.attribution {
  text-align: left;
}

div.admonitionblock .icon {
  vertical-align: top;
  font-size: 1.1em;
  font-weight: bold;
  text-decoration: underline;
  color: #527bbd;
  padding-right: 0.5em;
}
div.admonitionblock td.content {
  padding-left: 0.5em;
  border-left: 3px solid #dddddd;
}

div.exampleblock > div.content {
  border-left: 3px solid #dddddd;
  padding-left: 0.5em;
}

div.imageblock div.content { padding-left: 0; }
span.image img { border-style: none; vertical-align: text-bottom; }
a.image:visited { color: white; }

dl {
  margin-top: 0.8em;
  margin-bottom: 0.8em;
}
dt {
  margin-top: 0.5em;
  margin-bottom: 0;
  font-style: normal;
  color: navy;
}
dd > *:first-child {
  margin-top: 0.1em;
}

ul, ol {
    list-style-position: outside;
}
ol.arabic {
  list-style-type: decimal;
}
ol.loweralpha {
  list-style-type: lower-alpha;
}
ol.upperalpha {
  list-style-type: upper-alpha;
}
ol.lowerroman {
  list-style-type: lower-roman;
}
ol.upperroman {
  list-style-type: upper-roman;
}

div.compact ul, div.compact ol,
div.compact p, div.compact p,
div.compact div, div.compact div {
  margin-top: 0.1em;
  margin-bottom: 0.1em;
}

tfoot {
  font-weight: bold;
}
td > div.verse {
  white-space: pre;
}

div.hdlist {
  margin-top: 0.8em;
  margin-bottom: 0.8em;
}
div.hdlist tr {
  padding-bottom: 15px;
}
dt.hdlist1.strong, td.hdlist1.strong {
  font-weight: bold;
}
td.hdlist1 {
  vertical-align: top;
  font-style: normal;
  padding-right: 0.8em;
  color: navy;
}
td.hdlist2 {
  vertical-align: top;
}
div.hdlist.compact tr {
  margin: 0;
  padding-bottom: 0;
}

.comment {
  background: yellow;
}

.footnote, .footnoteref {
  font-size: 0.8em;
}

span.footnote, span.footnoteref {
  vertical-align: super;
}

#footnotes {
  margin: 20px 0 20px 0;
  padding: 7px 0 0 0;
}

#footnotes div.footnote {
  margin: 0 0 5px 0;
}

#footnotes hr {
  border: none;
  border-top: 1px solid silver;
  height: 1px;
  text-align: left;
  margin-left: 0;
  width: 20%;
  min-width: 100px;
}

div.colist td {
  padding-right: 0.5em;
  padding-bottom: 0.3em;
  vertical-align: top;
}
div.colist td img {
  margin-top: 0.3em;
}

@media print {
  #footer-badges { display: none; }
}

#toc {
  margin-bottom: 2.5em;
}

#toctitle {
  color: #527bbd;
  font-size: 1.1em;
  font-weight: bold;
  margin-top: 1.0em;
  margin-bottom: 0.1em;
}

div.toclevel0, div.toclevel1, div.toclevel2, div.toclevel3, div.toclevel4 {
  margin-top: 0;
  margin-bottom: 0;
}
div.toclevel2 {
  margin-left: 2em;
  font-size: 0.9em;
}
div.toclevel3 {
  margin-left: 4em;
  font-size: 0.9em;
}
div.toclevel4 {
  margin-left: 6em;
  font-size: 0.9em;
}

span.aqua { color: aqua; }
span.black { color: black; }
span.blue { color: blue; }
span.fuchsia { color: fuchsia; }
span.gray { color: gray; }
span.green { color: green; }
span.lime { color: lime; }
span.maroon { color: maroon; }
span.navy { color: navy; }
span.olive { color: olive; }
span.purple { color: purple; }
span.red { color: red; }
span.silver { color: silver; }
span.teal { color: teal; }
span.white { color: white; }
span.yellow { color: yellow; }

span.aqua-background { background: aqua; }
span.black-background { background: black; }
span.blue-background { background: blue; }
span.fuchsia-background { background: fuchsia; }
span.gray-background { background: gray; }
span.green-background { background: green; }
span.lime-background { background: lime; }
span.maroon-background { background: maroon; }
span.navy-background { background: navy; }
span.olive-background { background: olive; }
span.purple-background { background: purple; }
span.red-background { background: red; }
span.silver-background { background: silver; }
span.teal-background { background: teal; }
span.white-background { background: white; }
span.yellow-background { background: yellow; }

span.big { font-size: 2em; }
span.small { font-size: 0.6em; }

span.underline { text-decoration: underline; }
span.overline { text-decoration: overline; }
span.line-through { text-decoration: line-through; }

div.unbreakable { page-break-inside: avoid; }


/*
 * xhtml11 specific
 *
 * */

div.tableblock {
  margin-top: 1.0em;
  margin-bottom: 1.5em;
}
div.tableblock > table {
  border: 3px solid #527bbd;
}
thead, p.table.header {
  font-weight: bold;
  color: #527bbd;
}
p.table {
  margin-top: 0;
}
/* Because the table frame attribute is overriden by CSS in most browsers. */
div.tableblock > table[frame="void"] {
  border-style: none;
}
div.tableblock > table[frame="hsides"] {
  border-left-style: none;
  border-right-style: none;
}
div.tableblock > table[frame="vsides"] {
  border-top-style: none;
  border-bottom-style: none;
}


/*
 * html5 specific
 *
 * */

table.tableblock {
  margin-top: 1.0em;
  margin-bottom: 1.5em;
}
thead, p.tableblock.header {
  font-weight: bold;
  color: #527bbd;
}
p.tableblock {
  margin-top: 0;
}
table.tableblock {
  border-width: 3px;
  border-spacing: 0px;
  border-style: solid;
  border-color: #527bbd;
  border-collapse: collapse;
}
th.tableblock, td.tableblock {
  border-width: 1px;
  padding: 4px;
  border-style: solid;
  border-color: #527bbd;
}

table.tableblock.frame-topbot {
  border-left-style: hidden;
  border-right-style: hidden;
}
table.tableblock.frame-sides {
  border-top-style: hidden;
  border-bottom-style: hidden;
}
table.tableblock.frame-none {
  border-style: hidden;
}

th.tableblock.halign-left, td.tableblock.halign-left {
  text-align: left;
}
th.tableblock.halign-center, td.tableblock.halign-center {
  text-align: center;
}
th.tableblock.halign-right, td.tableblock.halign-right {
  text-align: right;
}

th.tableblock.valign-top, td.tableblock.valign-top {
  vertical-align: top;
}
th.tableblock.valign-middle, td.tableblock.valign-middle {
  vertical-align: middle;
}
th.tableblock.valign-bottom, td.tableblock.valign-bottom {
  vertical-align: bottom;
}


/*
 * manpage specific
 *
 * */

body.manpage h1 {
  padding-top: 0.5em;
  padding-bottom: 0.5em;
  border-top: 2px solid silver;
  border-bottom: 2px solid silver;
}
body.manpage h2 {
  border-style: none;
}
body.manpage div.sectionbody {
  margin-left: 3em;
}

@media print {
  body.manpage div#toc { display: none; }
}

</style>
</head>
<body class="article">
<div id="header">
<h1>Ri5 CMOs proposal: Cache Management Operations</h1>
<div class="details">
<span id="author" class="author">Andy Glew</span><br>
<span id="email" class="email"><a href="mailto:andy.glew@sifive.com">andy.glew@sifive.com</a></span><br>
<span id="revnumber">version 0.3,</span>
<span id="revdate">June 6, 2020</span>
<br><span id="revremark">Fixed Block Prefetches + CMOs, + Privilege for CMOs, + CMO.VAR and CMO.UR</span>
</div>
</div>
<div id="content">
<div id="preamble">
<div class="sectionbody">
<div class="paragraph">
<p>2020-06-03 21:05:31 -0700 - When this draft was generated. Not necessarily modified.
See <a href="#_techpubs_information">Techpubs Information</a> section below for more details.</p>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_about_this_document">About this document</h2>
<div class="sectionbody">
<div class="paragraph">
<p>This document is a proposal for cache management operations for RISC-V.</p>
</div>
</div>
</div>
<div class="sect1">
<h2 id="">.</h2>
<div class="sectionbody">
<div id="toc" class="toc">
<div id="toctitle" class="title">Table of Contents</div>
<ul class="sectlevel1">
<li><a href="#_about_this_document">About this document</a></li>
<li><a href="#">.</a></li>
<li><a href="#_cmo_instruction_formats_and_cmo_operation_types">1. CMO instruction formats and CMO operation types</a></li>
<li><a href="#_2">.</a></li>
<li><a href="#_cmo_instruction_formats">2. CMO instruction formats</a></li>
<li><a href="#_fixed_block_size_prefetches_and_cmos">3. Fixed Block Size Prefetches and CMOs</a>
<ul class="sectlevel2">
<li><a href="#_summary_fixed_block_size_prefetches_and_cmos">3.1. SUMMARY: Fixed Block Size Prefetches and CMOs</a>
<ul class="sectlevel3">
<li><a href="#_fixed_block_size_prefetches">3.1.1. Fixed Block Size Prefetches</a></li>
<li><a href="#_fixed_block_size_clean_and_flush_cmos">3.1.2. Fixed Block Size Clean and Flush CMOs</a></li>
</ul>
</li>
<li><a href="#_details">3.2. DETAILS</a>
<ul class="sectlevel3">
<li><a href="#_the_usual_details">3.2.1. The Usual Details</a></li>
<li><a href="#_rationale">3.2.2. Rationale</a>
<ul class="sectlevel4">
<li><a href="#_addressing_modes">3.2.2.1. Addressing Modes</a></li>
<li><a href="#_fixed_minimum_block_size_not_cache_line_size">3.2.2.2. Fixed minimum block size - NOT cache line size</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li><a href="#_variable_address_range_cmos">4. Variable Address Range CMOs</a>
<ul class="sectlevel2">
<li><a href="#_summary_variable_address_range_cmos">4.1. SUMMARY: Variable Address Range CMOs</a>
<ul class="sectlevel3">
<li><a href="#_range_specification">4.1.1. Range specification</a></li>
<li><a href="#_return_value_rd">4.1.2. Return value RD</a></li>
<li><a href="#_common_cmo_operation_type_and_caches_involved_cmo_specifier">4.1.3. COMMON: CMO Operation Type and Caches Involved - .&lt;cmo-specifier&gt;</a></li>
</ul>
</li>
<li><a href="#_details_2">4.2. DETAILS</a>
<ul class="sectlevel3">
<li><a href="#_range_definition_rs1lwbrs2upb">4.2.1. Range Definition [RS1:lwb,RS2:upb)</a></li>
<li><a href="#_commoncmo_var_possible_implementations_ranging_from_cache_line_at_a_time_to_full_address_range">4.2.2. COMMON+CMO.VAR: Possible implementations ranging from cache line at a time to full address range</a>
<ul class="sectlevel4">
<li><a href="#_commoncmo_var_loop_to_support_cacheline_at_a_time_implementations">4.2.2.1. COMMON+CMO.VAR: Loop to support cacheline at a time implementations</a></li>
<li><a href="#_rationale_variable_address_range_cmo_loop_construct">4.2.2.2. RATIONALE: Variable Address Range CMO loop construct</a></li>
</ul>
</li>
<li><a href="#_commonsome_specific_exceptions">4.2.3. COMMON+some specific: Exceptions</a></li>
<li><a href="#_ecc_and_other_machine_check_exceptions_during_cmos">4.2.4. ECC and other machine check exceptions during CMOs</a></li>
<li><a href="#_common_permissions_for_cmos">4.2.5. COMMON: Permissions for CMOs</a>
<ul class="sectlevel4">
<li><a href="#_cmo_var_memory_address_based_permissions_for_cmos">4.2.5.1. CMO.VAR: Memory address based permissions for CMOs</a></li>
<li><a href="#_common_permissions_by_cmo_type">4.2.5.2. COMMON: Permissions by CMO type</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li><a href="#_microarchitecture_structure_range_cmos">5. Microarchitecture Structure Range CMOs</a>
<ul class="sectlevel2">
<li><a href="#_summary_microarchitecture_structure_range_cmos">5.1. SUMMARY: Microarchitecture Structure Range CMOs</a></li>
<li><a href="#_details_3">5.2. DETAILS</a>
<ul class="sectlevel3">
<li><a href="#_microarchitecture_entry_range_countdown">5.2.1. Microarchitecture Entry Range - countdown</a></li>
<li><a href="#_cmo_common_advisory_vs_mandatory_cmos">5.2.2. CMO-COMMON: <strong><em>Advisory vs Mandatory CMOs</em></strong></a></li>
<li><a href="#_cmo_common_possible_implementations_ranging_from_cache_line_at_a_time_to_whole_cache">5.2.3. CMO-COMMON: Possible implementations ranging from cache line at a time to whole cache</a></li>
<li><a href="#_cmo_common_cmo_operations_actual_cmo_operations">5.2.4. CMO-COMMON: CMO-OPERATIONS: <strong><em>Actual CMO Operations</em></strong></a>
<ul class="sectlevel4">
<li><a href="#_cmo_common_discussion">5.2.4.1. CMO-COMMON: Discussion:</a></li>
</ul>
</li>
<li><a href="#_cmo_ur_exceptions">5.2.5. CMO.UR: Exceptions</a></li>
<li><a href="#_cmo_common_ecc_and_other_machine_check_exceptions_during_cmos">5.2.6. CMO-COMMON: ECC and other machine check exceptions during CMOs</a></li>
<li><a href="#_permissions_for_cmos">5.2.7. Permissions for CMOs</a>
<ul class="sectlevel4">
<li><a href="#_memory_address_based_permissions_for_cmos">5.2.7.1. Memory address based permissions for CMOs</a></li>
<li><a href="#_cmo_common_cmo_ur_permissions_by_cmo_type">5.2.7.2. CMO-COMMON + CMO.UR: <strong><em>Permissions by CMO type</em></strong></a></li>
</ul>
</li>
<li><a href="#_multiple_caches_and_cmo_ur">5.2.8. Multiple Caches and CMO.UR</a></li>
</ul>
</li>
<li><a href="#_obsolete_remove_cmo_descriptor_what_is_affected">5.3. OBSOLETE: REMOVE: <strong><em>CMO descriptor</em></strong> - what is affected</a></li>
<li><a href="#_cmo_ur_index">5.4. <strong><em>CMO UR index</em></strong></a>
<ul class="sectlevel3">
<li><a href="#_traditional_microarchitecture_cache_invalidation_loops">5.4.1. Traditional microarchitecture cache invalidation loops</a></li>
<li><a href="#_obsolete_discussion_cmo_ur_abstracts_and_unifies_microarchitecture_cache_invalidation_loops">5.4.2. OBSOLETE - DISCUSSION - CMO.UR abstracts and unifies microarchitecture cache invalidation loops</a></li>
</ul>
</li>
<li><a href="#_keep_cmo_ur_indexes_should_not_be_created_out_of_thin_air">5.5. KEEP: CMO.UR indexes should not be created out of thin air</a></li>
<li><a href="#_keep_but_move_out_of_proposal_errors_during_cmo_ur">5.6. KEEP, BUT MOVE OUT OF PROPOSAL: Errors during CMO.UR</a></li>
</ul>
</li>
<li><a href="#_3">.</a></li>
<li><a href="#_cmo_operation_types">6. CMO operation types</a></li>
<li><a href="#_4">.</a></li>
<li><a href="#_considerations_common_to_cmo_instruction_formats">7. Considerations common to CMO instruction formats</a>
<ul class="sectlevel2">
<li><a href="#_cmo_common_sourcedest_to_support_exception_transparency">7.1. CMO-COMMON: <strong><em>Source/dest</em></strong> to support <strong><em>exception transparency</em></strong></a></li>
<li><a href="#_privilege_for_cmos">7.2. Privilege for CMOs</a>
<ul class="sectlevel3">
<li><a href="#_summary_privilege_for_cmos_and_prefetches">7.2.1. SUMMARY: Privilege for CMOs and Prefetches</a></li>
<li><a href="#_rationale_privilege_for_cmos_and_prefetches">7.2.2. RATIONALE: Privilege for CMOs and Prefetches</a></li>
</ul>
</li>
</ul>
</li>
<li><a href="#_5">.</a></li>
<li><a href="#_techpubs_information">Appendix A: Techpubs Information</a>
<ul class="sectlevel2">
<li><a href="#_conventions_specific_to_this_document">A.1. Conventions specific to this document.</a></li>
<li><a href="#_techpubs_information_2">A.2. Techpubs Information</a></li>
</ul>
</li>
</ul>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_cmo_instruction_formats_and_cmo_operation_types">1. CMO instruction formats and CMO operation types</h2>
<div class="sectionbody">
<div class="paragraph">
<p>There are 3 formats of CMO instructions:
* <a href="#_fixed_block_size_prefetches_and_cmos">Fixed Block Size Prefetches and CMOs</a>
operating on 64B naturally aligned regions of memory
* <a href="#_variable_address_range_cmos">Variable Address Range CMOs</a>
operating on arbitrary address ranges
* <a href="#_microarchitecture_structure_range_cmos">Microarchitecture Structure Range CMOs</a>
supporting whole cache operations
operating on "cache entry numbers" or "indexes"
which generalize and abstract cache set + way</p>
</div>
<div class="paragraph">
<p>There are <em>many</em> types of CMO operations,
which are formed by the combination of
* which caches the operation applies to (and/or other parts of the memory system)
* what operation is actually performed (e.g. invalidate, flush dirty data)</p>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_2">.</h2>
<div class="sectionbody">

</div>
</div>
<div class="sect1">
<h2 id="_cmo_instruction_formats">2. CMO instruction formats</h2>
<div class="sectionbody">

</div>
</div>
<div class="sect1">
<h2 id="_fixed_block_size_prefetches_and_cmos">3. Fixed Block Size Prefetches and CMOs</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_summary_fixed_block_size_prefetches_and_cmos">3.1. SUMMARY: Fixed Block Size Prefetches and CMOs</h3>
<div class="sect3">
<h4 id="_fixed_block_size_prefetches">3.1.1. Fixed Block Size Prefetches</h4>
<div class="paragraph">
<p>Proposed name: PREFETCH.64B.R</p>
</div>
<div class="ulist">
<ul>
<li>
<p>encoding: ORI with RD=R0, i.e. M[rs1+offset12]</p>
<div class="ulist">
<ul>
<li>
<p>imm12.rs1:5.110.rd=00000.0010011</p>
</li>
</ul>
</div>
</li>
<li>
<p>affects cache line containing virtual address M[rs1+offset12]</p>
</li>
<li>
<p>see <strong><em>Mnemonics and Names</em></strong> for a discussion of proposed mnemonics and names</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>Proposed name: PREFETCH.64B.W [^mnemonics]</p>
</div>
<div class="ulist">
<ul>
<li>
<p>encoding: ANDI with RD=R0, i.e. M[rs1+offset12]</p>
<div class="ulist">
<ul>
<li>
<p>imm12.rs1:5.110.rd=00000.0110011</p>
</li>
</ul>
</div>
</li>
<li>
<p>affects cache line containing virtual address M[rs1+offset12]</p>
</li>
<li>
<p>see <strong><em>Mnemonics and Names</em></strong> for a discussion of proposed mnemonics and names</p>
</li>
</ul>
</div>
</div>
<div class="sect3">
<h4 id="_fixed_block_size_clean_and_flush_cmos">3.1.2. Fixed Block Size Clean and Flush CMOs</h4>
<div class="paragraph">
<p>Proposed name: CMO.64B.CLEAN.toL2</p>
</div>
<div class="ulist">
<ul>
<li>
<p>more descriptive name: D1-Clean-to-L2 64B</p>
</li>
<li>
<p>OR format with RD=R0, RS2=R0</p>
<div class="ulist">
<ul>
<li>
<p>funct7=0000000.rs2=00000.rs1:5.110.rd=00000.0110011</p>
</li>
</ul>
</div>
</li>
<li>
<p>affects cache line containing virtual address M[rs1]</p>
</li>
<li>
<p>"clean"</p>
<div class="ulist">
<ul>
<li>
<p>write dirty back,</p>
</li>
<li>
<p>keep clean copy of all lines in cache, both originally dirty and clean</p>
</li>
</ul>
</div>
</li>
<li>
<p>see <strong><em>Mnemonics and Names</em></strong> for a discussion of proposed mnemonics and names</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>Proposed name: CMO.64B.FLUSH.toL2</p>
</div>
<div class="ulist">
<ul>
<li>
<p>more descriptive name: D1-Flush-to-L2 64B</p>
</li>
<li>
<p>encoding: AND format with RD=R0, RS2=R0</p>
<div class="ulist">
<ul>
<li>
<p>funct7=0000000.rs2=00000.rs1:5.111.rd=00000.0110011</p>
</li>
</ul>
</div>
</li>
<li>
<p>affects cache line containing virtual address M[rs1]</p>
</li>
<li>
<p>"flush"</p>
<div class="ulist">
<ul>
<li>
<p>write dirty back,</p>
</li>
<li>
<p>invalidate all lines in cache, both originally dirty and clean</p>
</li>
</ul>
</div>
</li>
<li>
<p>see <strong><em>Mnemonics and Names</em></strong> for a discussion of proposed mnemonics and names</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>The more descriptive names "D1-Clean-to-L2" and "D1-Flush-to-L2" are more descriptive of the implementation &amp; intent on a typical system at the time this is being written. The proposed names such as CMO.64B.FLUSH.toL2 are more generic, and may apply when the cache hierarchy is different. (Obviously "toL2" is microarchitecture specific, and should be replaced by something like "SHARED-LEVEL".) See <strong><em>Mnemonics and Names</em></strong> for a discussion of proposed mnemonics and names.</p>
</div>
<div class="paragraph">
<p>The intent is that dirty data be flushed to some cache level common or shared between all or most processors of interest. E.g. if all processors share the L2, flush their L1s to the L2. If all processors share and L3, then flush their L1s and L2s to the L3. And so on. Obviously, exactly what level flushes done to depends on the cache hierarchy and platform.</p>
</div>
<div class="paragraph">
<p>(More precise control is found in the variable address range CMOs. We do not want to spend all of the increasingly scarce instruction encodings to encode all hypothetically desirable prefetches and CMOs in the instruction format that touches Mem[reg+imm12]. Some other instructions use register operands to allow more prefetch and CMO types.)</p>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_details">3.2. DETAILS</h3>
<div class="sect3">
<h4 id="_the_usual_details">3.2.1. The Usual Details</h4>
<div class="ulist">
<ul>
<li>
<p>Page Fault: NOT taken for PREFETCH</p>
<div class="ulist">
<ul>
<li>
<p>The intent is that loops may access data right up to a page boundary beyond which they are not allowed, and may contain prefetches that are an arbitrary stride past the current ordinary memory access. Therefore, such address range prefetches should be ignored.</p>
<div class="ulist">
<ul>
<li>
<p>&#8658; Not useful for initiating virtual memory swaps from disk, copy-on-write, and prefetches in some "Two Level Memory" systems, e.g. with NVRAM, etc., which may involve OS page table management in a deferred manner. (TBD: link to paper (CW))</p>
</li>
</ul>
</div>
</li>
</ul>
</div>
</li>
<li>
<p>Page Fault: NOT taken for CMO.CLEAN/FLUSH</p>
<div class="ulist">
<ul>
<li>
<p>again, the intent is that the CMOs defined on this page may be treated as NOPs or hints by an implementation. I.e. they are for performance only.</p>
</li>
<li>
<p>Note that this implies that these CMOs /may/ not be suitable for cache flushing related to software consistency or persistence.</p>
<div class="ulist">
<ul>
<li>
<p>Some OSs treat the hardware page tables as a cache for a larger data structure that translates virtual to physical memory address translation</p>
</li>
<li>
<p>This means that physical addresses in the cache may be present even the translations from their virtual address those physical addresses are no longer present in the page tables. In such a situation a true guaranteed flush might require taking page faults.</p>
</li>
<li>
<p>Obviously this is OS specific. Software with knowledge of the OS behavior may use these instructions for guaranteed flushes. However, it is not possible for the instruction set architecture to make this guarantee.</p>
</li>
</ul>
</div>
</li>
</ul>
</div>
</li>
<li>
<p>Debug exceptions, e.g. data address breakpoints: YES taken.</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>Note that page table protections are sometimes used as part of a debugging strategy. Therefore, ignoring page table faults is inconsistent with permitting debug exceptions</p>
</div>
<div class="ulist">
<ul>
<li>
<p>ECC and other machine check exceptions: taken?</p>
<div class="ulist">
<ul>
<li>
<p>In the interest of finding bugs earlier.</p>
</li>
<li>
<p>Although this is somewhat incompatible with allowing these prefetches and CMOs to become NOPs</p>
</li>
</ul>
</div>
</li>
</ul>
</div>
</div>
<div class="sect3">
<h4 id="_rationale">3.2.2. Rationale</h4>
<div class="sect4">
<h5 id="_addressing_modes">3.2.2.1. Addressing Modes</h5>
<div class="paragraph">
<p>Want full addressing mode for fixed block size prefetches, <code>Reg+Offset</code>, so that compiler can just add a prefetch stride rto the offset, doesn&#8217;t neeed to allocate extra registers for the prefedtch address</p>
</div>
<div class="paragraph">
<p>CMO clean/flushes with full Offset addressing mode would be nice to have, but consumes encoding space.</p>
</div>
</div>
<div class="sect4">
<h5 id="_fixed_minimum_block_size_not_cache_line_size">3.2.2.2. Fixed minimum block size - NOT cache line size</h5>
<div class="paragraph">
<p>These instructions are associated with a fixed block
size - actually a minimum fixed block size. NOT the microarchitecture
specific cache line size.</p>
</div>
<div class="paragraph">
<p>Currently the fixed block size is only defined to be 64 bytes.
Instruction encodings are reserves for other block sizes, e.g. 256
bytes. However, there is unlikely to be room to support all possible
cache line sizes in these instructions.</p>
</div>
<div class="paragraph">
<p>The fixed block size of these instructions is NOT a cache line
size. The intention is to hide the microarchitecture cache line size,
which may even be different on different cache levels in the same
machine, while allowing reasonably good performance across machines
with different cache line sizes.</p>
</div>
<div class="paragraph">
<p>The fixed minimum block size (FSZ) is essentially a contract that
tells software that it does not need to prefetch more often than that
size.  Implementations are permitted to "round up" FSZ: e.g. on a
machine with 256 byte cache lines, each PREFETCH.64B.[RW] and
CMO.64B.{CLEAN,FLUSH} may apply to an entire 256 byte cache
line. Conversely, on a machine with 32 byte cache lines, it is
recommended that implementations of these instructions to address A
apply similar operations to cache lines containing address A and
A+32. "It is recommended" because it is permissible for all of these
operations defined on this page to be ignored, treated as NOPs or
hints.</p>
</div>
<div class="paragraph">
<p>The intent of the fixed minimum block size is to set an upper bound on
prefetch instruction overhead. E.g. if standing an array of 32 byte
items <code>LOOP A[i] ENDLOOP</code>, one might prefetch at every iteration of
the loop <code>LOOP A[i]; prefetch A[i+delta] ENDLOOP</code>. However, prefetch
instruction overhead often outweighs the memory latency benefit of
prefetch instructions. If one knows that the cache line size is 256
bytes, i.e. once every 256/4=64 iterations of the loop, one might
unroll the loop 64 times <code>LOOP A[i+0]; &#8230;&#8203; A[i+63]; prefetch
A[i+63+delta] ENDLOOP</code>, thereby reducing the prefetch instruction
overhead to 1/64.  But if the cache line size is 64 bytes you only
need to enroll 64/4=16 times: <code>LOOP A[i+0]; &#8230;&#8203; A[i+15]; prefetch
A[i+15+delta] ENDLOOP</code>.  The prefetches are relatively more important,
but the overhead of unrolling code to exactly match the line size is
greatly reduced.</p>
</div>
<div class="paragraph">
<p>The fixed minimum block size is an indication that the user does not
need to place prefetches any closer together to get the benefit of
prefetching all of a contiguous memory region.</p>
</div>
</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_variable_address_range_cmos">4. Variable Address Range CMOs</h2>
<div class="sectionbody">
<div class="paragraph">
<p>Traditional CMOs are performed a cache line at a time, in a loop.
This exposes the cache line size,
and inhibits performance for some implementations.</p>
</div>
<div class="paragraph">
<p>Some use cases require or prefer CMOs that apply to a set of memory addresses, typically a contiguous range.
Furthermore, address ranges permit optimizations that perform better on some implementations than looping a cache line at a time.</p>
</div>
<div class="paragraph">
<p>This proposal defines the instruction in such a way that allows <a href="#_possible_implementations_ranging_from_cache_line_at_a_time_to_full_address_range">[_possible_implementations_ranging_from_cache_line_at_a_time_to_full_address_range]</a>,
with a loop such as that below</p>
</div>
<div class="paragraph">
<p>In pseudocode:</p>
</div>
<div class="listingblock">
<div class="content">
<pre>x11 := lwb
x12 := upb (= lwb + size_in_bytes)
LOOP
   CMO.VAR.&lt;&gt; x11,x11,x12
UNTIL x1 ==x12</pre>
</div>
</div>
<div class="paragraph">
<p>In assembly code:</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    x11 := lwb
    x12 := upb
L:  CMO.VAR.&lt;&gt; x11,x11,x12
    bne x11,x12,L</pre>
</div>
</div>
<div class="paragraph">
<p>See below, <a href="#_possible_implementations_ranging_from_cache_line_at_a_time_to_full_address_range">[_possible_implementations_ranging_from_cache_line_at_a_time_to_full_address_range]</a>,
for more details.</p>
</div>
<div class="sect2">
<h3 id="_summary_variable_address_range_cmos">4.1. SUMMARY: Variable Address Range CMOs</h3>
<div class="paragraph">
<p>Proposed name: CMO.VAR.&lt;cmo-specifier&gt;</p>
</div>
<div class="paragraph">
<p>Encoding: R-format</p>
</div>
<div class="ulist">
<ul>
<li>
<p>R-format: 3 registers: RD, RS1, RS2</p>
<div class="ulist">
<ul>
<li>
<p>Register numbers in RD and RS1 are required to be the same</p>
<div class="ulist">
<ul>
<li>
<p>If the register numbers in RD and RS1 are not the same an illegal instruction exception is raised
(unless such encodings have been reused for other instructions in the future).</p>
</li>
<li>
<p>The term RD/RS1 will refer to this register number</p>
</li>
</ul>
</div>
</li>
</ul>
</div>
</li>
<li>
<p>numeric encoding: TBD</p>
<div class="ulist">
<ul>
<li>
<p>2 funct7 encodings &#8658; 256 possible &lt;cmo-specifiers&gt;</p>
</li>
</ul>
</div>
</li>
</ul>
</div>
<div class="paragraph">
<p>Assembly Syntax:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>CMO.VAR.&lt;cmo-specifier&gt; rd,rs1,rs2</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>But, since register numbers in RD and RS1 are required to be the same, assemblers may choose to provide the two register operand version</p>
</div>
<div class="ulist">
<ul>
<li>
<p>CMO.VAR.&lt;cmo-specifier&gt; rd_and_rs1,rs2</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>Operands:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>Input:</p>
<div class="ulist">
<ul>
<li>
<p>memory address range:</p>
<div class="ulist">
<ul>
<li>
<p>RS1 (RD/RS1) contains <code>lwb</code>, the lower bound, the address at which the CMO will start</p>
</li>
<li>
<p>RS2 contains <code>upb</code>, the upper bound of the range</p>
</li>
</ul>
</div>
</li>
<li>
<p>type of operation and caches involved</p>
<div class="ulist">
<ul>
<li>
<p>.<strong><em>&lt;cmo-specifier&gt;</em></strong>: i.e. specified by the encoding of the particular CMO.VAR instruction</p>
</li>
</ul>
</div>
</li>
</ul>
</div>
</li>
<li>
<p>Output</p>
<div class="ulist">
<ul>
<li>
<p>RD (RSD/RS1) contains <code>stop_address</code>, the memory address at which the CMO operation stopped</p>
<div class="ulist">
<ul>
<li>
<p>if RD = RS2:`upb`, the operation was completed</p>
</li>
</ul>
</div>
</li>
<li>
<p>if RD = RS1:`lwb`, the operation stopped immediately, e.g. an exception such as a page fault or a data address breakpoint at lwb</p>
</li>
<li>
<p>if <code>lwb</code> &lt; RD &lt; <code>upb</code>, the operation has been partially completed</p>
<div class="ulist">
<ul>
<li>
<p>e.g. at an exception</p>
</li>
</ul>
</div>
</li>
</ul>
</div>
</li>
</ul>
</div>
<div class="sect3">
<h4 id="_range_specification">4.1.1. Range specification</h4>
<div class="paragraph">
<p>The CMO is applied to the range [RS1,RS2), i.e. to all memory addresses A such that RS1 &lt;= A &lt; RS2.
Not that the upper bound <code>upb</code> is exclusive, one past the end of the region.
This allows the calculation <code>upb=lwb+size_in_bytes</code>.</p>
</div>
<div class="paragraph">
<p>Pedantically, the range is all memory addresses <code>A</code> such that <code>0 &#8656; A  &lt; upb-lwb</code>.
This permits wrapping around the address space.
To specify a range that reaches the maximum possible (unsigned) address, specify <code>upb=0</code>.</p>
</div>
</div>
<div class="sect3">
<h4 id="_return_value_rd">4.1.2. Return value RD</h4>
<div class="paragraph">
<p>This instruction family is <strong><em>restartable after partial completion</em></strong>. E.g. on an exception such as a page fault or debug address breakpoint the output register RD is set to the data address of the exception,
and since the instruction is <strong><em>source/dest</em></strong>, with the register numbers in RD and RS1 required to be the same, returning from the exception to the CMO.VAR instruction will pick up execution where it left off.</p>
</div>
<div class="paragraph">
<p>Similarly, implementations may only process part of the range specified by [RS1,RS2), e.g. only the 1st cache line, setting RD to an address <em>within</em> the next cache line, typically the start,
Software using this instruction is required to wrap it in a loop to process the entire range.</p>
</div>
<div class="paragraph">
<p>See <a href="#_loop_to_support_cacheline_at_a_time_implementations">[_loop_to_support_cacheline_at_a_time_implementations]</a>.</p>
</div>
</div>
<div class="sect3">
<h4 id="_common_cmo_operation_type_and_caches_involved_cmo_specifier">4.1.3. COMMON: CMO Operation Type and Caches Involved - .&lt;cmo-specifier&gt;</h4>
<div class="paragraph">
<p>The .&lt;cmo-specifier&gt; is derived from the instruction encoding.
This proposal asks for a total of 256, two funct7 R-format encoding groups.</p>
</div>
<div class="paragraph">
<p>The .&lt;cmo-specifier&gt; specifies both the caches involved in the CMO - more precisely, the parts of the cache hierarchy involved - as well as the actual cache management operation.</p>
</div>
<div class="paragraph">
<p>The cache management operations specified include</p>
</div>
<div class="ulist">
<ul>
<li>
<p>CLEAN (write back dirty data, leaving clean data in cache)</p>
</li>
<li>
<p>FLUSH (writeback dirty data, leaving invalid data in cache)
and other operations, as well as the caches involved. See <strong><em>CMO (Cache Management Operation) Types</em></strong>.
(TBD: I expect that one or more of the .&lt;cmo-specifier&gt; will be something like a number identifying a group of CSRs loaded with an extended CMO type specification.)</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>In assembly code certain CMO specifiers will be hardlined, and others may be indicated by the group number:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>CMO.VAR.CLEAN</p>
</li>
<li>
<p>CMO.VAR.FLUSH</p>
</li>
<li>
<p>CMO.VAR.0</p>
</li>
<li>
<p>CMO.VAR.1</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>TBD: full list of CMOs .&lt;cmo-specifiers&gt; is in a spreadsheet.
TBD: include here.</p>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_details_2">4.2. DETAILS</h3>
<div class="sect3">
<h4 id="_range_definition_rs1lwbrs2upb">4.2.1. Range Definition [RS1:lwb,RS2:upb)</h4>
<div class="paragraph">
<p>The CMO is applied to the range [RS1,RS2), i.e. to all memory addresses A such that RS1 &lt;= A &lt; RS2.
Not that the upper bound <code>upb</code> is exclusive, one past the end of the region.
This allows the calculation <code>upb=lwb+size_in_bytes</code>.</p>
</div>
<div class="paragraph">
<p>Pedantically, the range is all memory addresses <code>A</code> such that <code>0 &#8656; A  &lt; upb-lwb</code>.
This permits wrapping around the address space.
To specify a range that reaches the maximum possible address, spercify <code>upb=0</code>.</p>
</div>
<div class="paragraph">
<p>CMOs (Cache Maintenance Operations) operate on <strong><em>NAPOT</em></strong> memory blocks such as cache lines, e.g. 64B, that are  implementation specific, and which may be different for different caches in the system.</p>
</div>
<div class="paragraph">
<p>CMO.VAR is defined to always apply to at least such memory block, even if RS1 &gt;= RS2.</p>
</div>
<div class="paragraph">
<p>The range&#8217;s upper and lower bounds, RS1:<code>lwb</code> and <code>upb</code> are <em>not</em> required to be aligned to the relevant block size.
Therefore RS1:<code>lwb</code> is an address <em>within</em> the first memory block to which the operation will apply.
Similarly, <code>upb</code>, the highest address in the range specified by the user, may lie within such a memory block, so the operation may include and apply beyond <code>upb</code> to the next block boundary.</p>
</div>
<div class="paragraph">
<p>As described in <strong><em>Advisory vs Mandatory CMOs</em></strong>:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>Some CMOs are optional or advisory: they may or may not be performed,</p>
<div class="ulist">
<ul>
<li>
<p>Such advisory CMOs may be performed beyond the range [<code>lwb</code>,<code>upb</code>)</p>
</li>
</ul>
</div>
</li>
<li>
<p>However, some CMOs are mandatory, and may affect the values observed by <strong><em>timing independent code</em></strong>.</p>
<div class="ulist">
<ul>
<li>
<p>if <code>upb</code> lies in a memory block that does not overlap any of the blocks in [<code>lwb</code>,<code>upb</code>)
then the implementation must guarantee that the mandatory or destructive CML has not been applied to the memory block starting at address <code>upb</code>.</p>
</li>
</ul>
</div>
</li>
</ul>
</div>
<div class="paragraph">
<p>Security timing channel related CMOs are mandatory but do not affect the values observed by <strong><em>timing independent code</em></strong>.
TBD: are such CMOs required not to apply beyond the <strong><em>address range rounded to block granularity</em></strong>?
POR: it is permitted for any non-value changing operations to apply beyond the range.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
there is much disagreement with respect to terminology,
whether operations that directly affect values (such as <strong><em>DISCARD cache line</em></strong>)
are to be considered CMOs at all, or whether they might be
specified by the CMO instructions such as CMO.VAR.
For the purposes of this discussion we will assume that they could be specified by these
instructions.
</td>
</tr>
</table>
</div>
</div>
<div class="sect3">
<h4 id="_commoncmo_var_possible_implementations_ranging_from_cache_line_at_a_time_to_full_address_range">4.2.2. COMMON+CMO.VAR: Possible implementations ranging from cache line at a time to full address range</h4>
<div class="paragraph">
<p>The CMO.VAR instruction family permits implementations that include</p>
</div>
<div class="olist arabic">
<ol class="arabic">
<li>
<p>operating a cache line at a time</p>
</li>
<li>
<p>trapping and emulating (e.g. in M-mode)</p>
</li>
<li>
<p>HW state machines that can operate on the full range</p>
<div class="ulist">
<ul>
<li>
<p>albeit stopping at the first page fault or exception.</p>
</li>
</ul>
</div>
</li>
</ol>
</div>
<div class="paragraph">
<p>First: Cache line at a time implementations are typical of many other ISAs, RISC and otherwise.</p>
</div>
<div class="paragraph">
<p>Second: On some implementations the actual cache management interface is
non-standard, e.g. containing sequences of CSRs or MMIO accesses to control
external caches. Such implementations may trap the CMO instruction,
and emulate it using the idiosyncratic mechanisms.
Such trap and emulation would have a high-performance cost if performed a cache line at a time.
Hence, the address range semantics, permitting the trap ciost to b e amortized.</p>
</div>
<div class="paragraph">
<p>Third: While hardware state machines have some advantages, it is not
acceptable to block interrupts for a long time while cache flushes are
applied to every cache line in address range. Furthermore, address range CMOs
may be subject to address related exceptions such as page-faults and debug breakpoints.</p>
</div>
<div class="sect4">
<h5 id="_commoncmo_var_loop_to_support_cacheline_at_a_time_implementations">4.2.2.1. COMMON+CMO.VAR: Loop to support cacheline at a time implementations</h5>
<div class="paragraph">
<p>The CMO.VAR instruction is intended to be used in a software loop such as that below:</p>
</div>
<div class="paragraph">
<p>In pseudocode:</p>
</div>
<div class="listingblock">
<div class="content">
<pre>x11 := lwb
x12 := upb (= lwb + size_in_bytes)
LOOP
   CMO.VAR.&lt;&gt; x11,x11,x12
UNTIL x1 ==x12</pre>
</div>
</div>
<div class="paragraph">
<p>In assembly code:</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    x11 := lwb
    x12 := upb
L:  CMO.VAR.&lt;&gt; x11,x11,x12
    bne x11,x12,L</pre>
</div>
</div>
<div class="paragraph">
<p>Note that the closing comparison BNE is exact.
The CMO.VAR instruction is required to return the exact upper bound when it terminates</p>
</div>
<div class="paragraph">
<p>RATIONALE: returning the exact upper bound rather than an address in a cache block containing or just past the upper bound,
allows the exact comparison BNE in the reference loop, and hence permits the exclusive range to apply right up to last address, and to wrap,
at the cost of a more complicated address computation.</p>
</div>
</div>
<div class="sect4">
<h5 id="_rationale_variable_address_range_cmo_loop_construct">4.2.2.2. RATIONALE: Variable Address Range CMO loop construct</h5>
<div class="paragraph">
<p>The software loop around the CMO range instructions is required only to support cache line at a time implementations.
If this proposal only wanted to support hardware state machines or trap and emulate, the software loop would not be needed.</p>
</div>
<div class="paragraph">
<p>Similarly, the upper bound operand RS2:<code>upb?</code>, is only required to support address range aware implementations,
such as trap and emulate or hardware state machines.
Cache line at a time implementations may ignore the RS2 operand.
Therefore, the operation is always applied to at least one memory address.</p>
</div>
<div class="paragraph">
<p>To guarantee that the loop wrapped around the CMO range instructions makes forward progress
in the absence of an exception the value output to RD must always be greater than the value input from RS1,
recalling that register numbers RD and RS1 are required to be the same.
(On an exception output RD may be unchanged from input RS1.)</p>
</div>
<div class="paragraph">
<p>Typically, the output value RD will be the start address of the next cache block.</p>
</div>
<div class="paragraph">
<p>To guarantee that the loop terminates, on the final iteration the output value RD must be equal to RS2.</p>
</div>
<div class="paragraph">
<p>In other words
<sub>~</sub>~
IF rs1 &amp;&amp; rs2 are in the same cache line
   perform CMO for cache line containing rs1 IF not at beginning of cache line
   rd := rs2
ELSE
   perform CMO for cache line containing rs1
   rd := (rs1 + CL_SIZE) &amp; ((1&lt;&lt;CL_SIZE)-1)
<sub>~</sub>~</p>
</div>
<div class="paragraph">
<p>Although some CMOs may be optional or advisory, that refers to their effect upon memory or cache.
The range oriented CMOs like CMO.VAR cannot simply be made into NOPs, because the loops above would never terminate.
The cache management operation may be dropped or ignored,
but RD must always be set to guarantee that the loop will make eventually terminate,</p>
</div>
</div>
</div>
<div class="sect3">
<h4 id="_commonsome_specific_exceptions">4.2.3. COMMON+some specific: Exceptions</h4>
<div class="ulist">
<ul>
<li>
<p>Illegal Instruction Exceptions: taken, if the CMO.VAR.&lt;cmo-specifier&gt; is not supported.</p>
</li>
<li>
<p>Permission Exception: for CMO not permitted</p>
<div class="ulist">
<ul>
<li>
<p>Certain CMO (Cache Management Operations) may be permitted to a high privilege level such as M-mode, but may be forbidden to lower privilege lebels such as S-mode or U-mode.</p>
</li>
<li>
<p>TBD: exactly how this is reported. Probably like a read/write permission exception. Possibly requiring a new exception because identifier</p>
</li>
</ul>
</div>
</li>
<li>
<p>Page Faults: taken</p>
</li>
<li>
<p>Other memory permissions exceptions (e.g. PMP violations): taken</p>
</li>
<li>
<p>Debug exceptions, e.g. data address breakpoints: taken.</p>
</li>
<li>
<p>ECC and other machine checks: taken or logged</p>
<div class="ulist">
<ul>
<li>
<p>see below</p>
</li>
</ul>
</div>
</li>
</ul>
</div>
</div>
<div class="sect3">
<h4 id="_ecc_and_other_machine_check_exceptions_during_cmos">4.2.4. ECC and other machine check exceptions during CMOs</h4>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
the term "machine check" refers to an error reporting mechanism for errors such as ECC or lockstep execution mismatches. TBD: determine and use the appropriate RISC-V terminology for "machine checks".
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>Machine checks may be reported as exceptions or recorded in logging registers or counters without producing exceptions.</p>
</div>
<div class="paragraph">
<p>In general, machine checks should be reported if enabled and if an error is detected that might produce loss of data.
This consideration applies to CMOs: e.g. if a CMO tries to flush a dirty cache line that contains an uncorrectable error, a machine check should be reported.
However, an uncorrectable error in a clean cache line may be ignorable since it is about to be invalidated and will never be used in the future.</p>
</div>
<div class="paragraph">
<p>Similarly, a DISCARD cache line CMO may invalidate dirty cache line data without writing it back. In which case, even an uncorrectable error might be ignored, or might be reported without causing an exception.</p>
</div>
<div class="paragraph">
<p>Such machine check behavior is implementation dependent.</p>
</div>
</div>
<div class="sect3">
<h4 id="_common_permissions_for_cmos">4.2.5. COMMON: Permissions for CMOs</h4>
<div class="sect4">
<h5 id="_cmo_var_memory_address_based_permissions_for_cmos">4.2.5.1. CMO.VAR: Memory address based permissions for CMOs</h5>
<div class="paragraph">
<p>The CMO.VAR.&lt;cmo-specifier&gt; instructions affect one or more memory addresses,
and therefore are subject to memory access permissions.</p>
</div>
<div class="paragraph">
<p>Most CMO (Cache Management Ops) require only read permission:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>CLEAN (write out dirty data, leaving clean data in cache)</p>
</li>
<li>
<p>FLUSH (Write out dirty data, invalidate all lines)</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>Even though "clean" and "flush" may seem to be like write operations, and the dirty data can only have occurred as result of write operations,
the dirty cache lines may have been written by a previous mode that shares memory with the current mode that has only read access.</p>
</div>
<div class="paragraph">
<p>The overall principal is, if software could have accomplished the same operation e.g. flushing dirty data or evicting lines, using ordinary loads and stores, then only read permissions are required.</p>
</div>
<div class="paragraph">
<p>If the operation is performed read permissions are required to all bytes in the range.</p>
</div>
<div class="paragraph">
<p>(If an optional or advisory operation is not performed, no read permissions checks or exceptions are required.)</p>
</div>
<div class="paragraph">
<p>Some CMOs affect values, and therefore require at least write permission:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>ZALLOC (Allocate Zero Filled Cache Line without RFO)</p>
<div class="ulist">
<ul>
<li>
<p>e.g. IBM POWER DCBZ</p>
</li>
</ul>
</div>
</li>
</ul>
</div>
</div>
<div class="sect4">
<h5 id="_common_permissions_by_cmo_type">4.2.5.2. COMMON: Permissions by CMO type</h5>
<div class="paragraph">
<p>Some CMOs not only affect value, but might also affect the cache protocol and/or expose data from other privileged domains.
If implemented, these require privileges beyond those specified for memory addresses.
Such operations include:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>CLALLOC (Allocate Cache Line with neither RFO nor zero fill)</p>
<div class="ulist">
<ul>
<li>
<p>e.g. IBM POWER DCBA</p>
</li>
</ul>
</div>
</li>
<li>
<p>DISCARD cache line</p>
<div class="ulist">
<ul>
<li>
<p>discard dirty data without writing back</p>
</li>
</ul>
</div>
</li>
</ul>
</div>
<div class="paragraph">
<p>Similarly, while it might be possible for an ordinary user to arrange to flush a line out of a particular level of the cache hierarchy,
doing so with ordinary loads and stores might be a very slow process,
whereas doing so with a CMO instruction would be much more efficient, possibly leading to DOS (Denial of Service) attacks.
Therefore, even CMOs that might otherwise require only read permission
may be "modulated" by privileged software.</p>
</div>
<div class="paragraph">
<p>See section <a href="#_privilege_for_cmos">Privilege for CMOs</a>
which applies to both address range CMO.VAR.&lt;cmo-specifier&gt; and microarchitecture entry range CMO.UR.&lt;cmo-specifier&gt;
CMOs, as well as to <strong><em>Fixed Block Size CMOs</em></strong> and prefetches.</p>
</div>
</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_microarchitecture_structure_range_cmos">5. Microarchitecture Structure Range CMOs</h2>
<div class="sectionbody">
<div class="paragraph">
<p>Some situations require cache management operations that are NOT associated with a single address or an address range.</p>
</div>
<div class="paragraph">
<p>E.g. if an entire cache needs to be invalidated, it is inefficient to iterate over every possible address that might be in the cache.</p>
</div>
<div class="paragraph">
<p>Some traditional RISC ISAs instructions that invalidate by (set,way).
Problems with this include:
exposing microarchitecture details to code that might otherwise be portable,
inability to take advantage of hardware optimizations like bulk invalidates and state machines,
etc.</p>
</div>
<div class="paragraph">
<p>This proposal defines instructions in such a way that allows <a href="#possible_implementations_ranging_from_cache_line_at_a_time_to_full_address_range">[possible_implementations_ranging_from_cache_line_at_a_time_to_full_address_range]</a>,
with a loop such as that below:</p>
</div>
<div class="paragraph">
<p>In pseudocode:</p>
</div>
<div class="listingblock">
<div class="content">
<pre>x11 := -1
LOOP
   CMO.UR.&lt;&gt; x11,x11
UNTIL X11 &lt; 0</pre>
</div>
</div>
<div class="paragraph">
<p>In assembly code:</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    ADDI x11,x0,-1
L:  CMO.UR.&lt;&gt; x11,x11
    BGEZ x11,L</pre>
</div>
</div>
<div class="sect2">
<h3 id="_summary_microarchitecture_structure_range_cmos">5.1. SUMMARY: Microarchitecture Structure Range CMOs</h3>
<div class="paragraph">
<p>Proposed name: CMO.UR.&lt;cmo-specifier&gt;</p>
</div>
<div class="paragraph">
<p>Encoding: R-format</p>
</div>
<div class="ulist">
<ul>
<li>
<p>2 registers: RD, RS1</p>
<div class="ulist">
<ul>
<li>
<p>R format actually has three registers: unused register RS2 is required to be zero</p>
</li>
<li>
<p>Register numbers in RD and RS1 are required to be the same</p>
<div class="ulist">
<ul>
<li>
<p>Why?: restartability</p>
</li>
<li>
<p>If the register numbers in RD and RS1 are not the same an illegal instruction exception is raised
(unless such encodings have been reused for other instructions in the future).</p>
</li>
<li>
<p>The term RD/RS1 will refer to this register number</p>
</li>
</ul>
</div>
</li>
</ul>
</div>
</li>
</ul>
</div>
<div class="paragraph">
<p>Assembly Syntax:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>CMO.UR.&lt;cmo-specifier&gt; rd,rs1,x0</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>But, since register numbers in RD and RS1 are required to be the same, and RS2 is required X0, assemblers are encouraged to provide the single register operand version</p>
</div>
<div class="ulist">
<ul>
<li>
<p>CMO.UR.&lt;cmo-specifier&gt; rd_and_rs1</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>Operands:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>Input:</p>
<div class="ulist">
<ul>
<li>
<p>memory address range:</p>
<div class="ulist">
<ul>
<li>
<p>RS1 (RD/RS1) contains <code>start_entry</code> or <code>index</code>, the <strong><em>microarchitecture entry number</em></strong> for the specified cache at which the CMO will start</p>
<div class="ulist">
<ul>
<li>
<p>RS1 = zero is the first entry</p>
</li>
</ul>
</div>
</li>
</ul>
</div>
</li>
<li>
<p>type of operation and caches to which it is applied</p>
<div class="ulist">
<ul>
<li>
<p>.<strong><em>&lt;cmo-specifier&gt;</em></strong>: i.e. specified by the encoding of the particular CMO.UR instruction</p>
</li>
</ul>
</div>
</li>
</ul>
</div>
</li>
<li>
<p>Output</p>
<div class="ulist">
<ul>
<li>
<p>RD (RSD/RS1) contains <code>stop_entry</code>, the microarchitecture entry number at which the CMO operation stopped</p>
<div class="ulist">
<ul>
<li>
<p>if RD is negative the operation has completed</p>
<div class="ulist">
<ul>
<li>
<p>IF RD=-1 (all 1s unsigned, ~0) the operation completed successfully</p>
</li>
<li>
<p>Other negative values of RD are reserved</p>
</li>
</ul>
</div>
</li>
</ul>
</div>
</li>
</ul>
</div>
</li>
</ul>
</div>
<div class="paragraph">
<p>This instruction family is <strong><em>restartable after partial completion</em></strong>. E.g. on and exception such as a <strong><em>machine check error</em></strong> or a debug address breakpoint the output register RD is to the microarchitecture entry number where the exception was incurred.
Since the instruction is <strong><em>source/dest</em></strong>, with the register numbers in RD and RS1 required to be the same, returning from the exception to the CMO.UR instruction will pick up execution where it left off.</p>
</div>
<div class="paragraph">
<p>Similarly, implementations may only process part of the range specified by microarchitecture entry numbers [0,num_entries),
e.g. only the 1st cache line, setting RD/RS1 to an address <em>within</em> the next cache line.
Software using this instruction is required to wrap it in a loop to process the entire range.</p>
</div>
<div class="paragraph">
<p>The .&lt;cmo-specifier&gt; derived from the instruction encoding (not a general-purpose register operand) specifies operations such as</p>
</div>
<div class="ulist">
<ul>
<li>
<p>CLEAN (write back dirty data, leaving clean data in cache)</p>
</li>
<li>
<p>FLUSH (writeback dirty data, leaving invalid data in cache)
and other operations, as well as the caches involved. See <strong><em>CMO (Cache Management Operation) Types</em></strong>.
(TBD: I expect that one or more of the .&lt;cmo-specifier&gt; will be something like a number identifying a group of CSRs loaded with an extended CMO type specification.)</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>In assembly code certain CMO specifiers will be hardlined, and others may be indicated by the group number:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>CMO.UR.CLEAN</p>
</li>
<li>
<p>CMO.UR.FLUSH</p>
</li>
<li>
<p>CMO.UR.0</p>
</li>
<li>
<p>CMO.UR.1</p>
</li>
</ul>
</div>
<h5 id="_loops_to_support_cacheline_at_a_time_implementations_cmo_ur" class="discrete">Loops to support cacheline at a time implementations - CMO.UR</h5>
<div class="paragraph">
<p>In pseudocode:</p>
</div>
<div class="listingblock">
<div class="content">
<pre>x11 := -1
LOOP
   CMO.UR.&lt;&gt; x11,x11
UNTIL X11 &lt; 0</pre>
</div>
</div>
<div class="paragraph">
<p>In assembly code:</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    ADDI x11,x0,-1
L:  CMO.UR.&lt;&gt; x11,x11
    BGEZ x11,L</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_details_3">5.2. DETAILS</h3>
<div class="sect3">
<h4 id="_microarchitecture_entry_range_countdown">5.2.1. Microarchitecture Entry Range - countdown</h4>
<div class="paragraph">
<p>When used in a loop such as <code>X11:= ~0; LOOP CMO.UR X1; UNTIL X11 &lt; 0</code>
the cache management operation is applied to a range of microarchitecture entry numbers
for the cache specified by the .&lt;cmo-type&gt; field of the CMO.UR instruction.</p>
</div>
<div class="paragraph">
<p>For the purposes of this instruction,
a cache has entries numbered from 0
extending to some maximum entry number.</p>
</div>
<div class="paragraph">
<p>The CMO.UR instructions avoid the need for the user to know or discover the number of lines in the cache,
by starting the iteration at the possible number (all set bits, i.e. -1 or ~0)
and modifying the index until &lt;0.
The implementation is therefore required to "skip" index numbers that are not valid.</p>
</div>
<div class="paragraph">
<p>Typical cache entries have have (set,way) coordinates.<br>
The microarchitecture entry number may be a simple transformation such as
<code>e = set*nways+way</code>
or <code>e = way*nsets+set</code>,
and the iteration may simply decrement by one for every cache line affected until the maximum number of entries  is reached.</p>
</div>
<div class="paragraph">
<p>Pseudocode for a simple CMO.UR instruction implementation might look like:</p>
</div>
<div class="literalblock">
<div class="content">
<pre>CMO.UR rd,rs1  // where register numbers rd and rs1 are required to be the same
    index := rs1 &amp; (CACHE_ENTRIES - 1)
    perform CMO for cache entry #index
    index := index-1</pre>
</div>
</div>
<div class="paragraph">
<p>Other recurrences for the index are possible.
All that is required is that the sequence begin with -1 and terminate with -1, with all intermediate values positive and no repetitions,
so that the reference CMO.UR loop loop is guaranteed to make forward progress and eventually terminate, after visiting all of the entries in the cache,
It is not required that the index be monotonically decreasing.</p>
</div>
<div class="paragraph">
<p>Indeed "twisting" the index sequence might be used to hide microarchitecture details and mitigate information leaks.
(The twisting might even be PC dependent.)</p>
</div>
<div class="paragraph">
<p>The sequence of indexes may contain values that do not map to actual cache lines, so long as those invalid mappings do not cause exceptions.
(E.g. <strong><em>Way Locking and CMO.UR</em></strong> or <strong><em>Multiple Caches and CMO.UR</em></strong>.)
Such implementations should not, however, "waste too much time" on invalid entries.</p>
</div>
<div class="paragraph">
<p>Users should not assume or rely on a simple mapping of CMO.UR indexes to (set,way).
E.g. users should not assume that they can invalidatean entire of a 4-way set associative cache by stepping the index by -4
in a non-standard loop structure.</p>
</div>
<div class="paragraph">
<p>See <a href="#_cmo_ur_indexes_should_not_be_created_out_of_thin_air">[_cmo_ur_indexes_should_not_be_created_out_of_thin_air]</a>.</p>
</div>
</div>
<div class="sect3">
<h4 id="_cmo_common_advisory_vs_mandatory_cmos">5.2.2. CMO-COMMON: <strong><em>Advisory vs Mandatory CMOs</em></strong></h4>
<div class="paragraph">
<p>As described in <strong><em>Advisory vs Mandatory CMOs</em></strong>:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>Some CMOs are optional or advisory: they may or may not be performed,</p>
<div class="ulist">
<ul>
<li>
<p>Such advisory CMOs may be performed beyond the range of microarchitecture entry numbers specified</p>
</li>
</ul>
</div>
</li>
<li>
<p>However, some CMOs are mandatory, and may affect the values observed by <strong><em>timing independent code</em></strong>.</p>
<div class="ulist">
<ul>
<li>
<p>Such architectural CMOs are guaranteed not to be performed beyond the range of microarchitecture entry numbers specified (?? TBD: is this possible, if cache line size is very ??)</p>
</li>
</ul>
</div>
</li>
</ul>
</div>
<div class="paragraph">
<p>Security timing channel related CMOs are mandatory but do not affect the values observed by <strong><em>timing independent code</em></strong>.
POR: it is permitted for any non-value changing operations to apply beyond the range.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
there is much disagreement with respect to terminology, whether
operations that directly affect values (such as <strong><em>DISCARD cache
line</em></strong>) are to be considered CMOs at all, or whether they might be
specified by the CMO instructions such as CMO.UR. For the purposes of
this discussion we will assume that they could be specified by these
instructions.
</td>
</tr>
</table>
</div>
</div>
<div class="sect3">
<h4 id="_cmo_common_possible_implementations_ranging_from_cache_line_at_a_time_to_whole_cache">5.2.3. CMO-COMMON: Possible implementations ranging from cache line at a time to whole cache</h4>
<div class="paragraph">
<p>The CMO.UR instruction family permits implementations that include</p>
</div>
<div class="olist arabic">
<ol class="arabic">
<li>
<p>operating a cache line at a time</p>
</li>
<li>
<p>trapping and emulating (e.g. in M-mode)</p>
</li>
<li>
<p>HW state machines that can operate on the full range</p>
<div class="ulist">
<ul>
<li>
<p>albeit stopping at the first page fault or exception.</p>
</li>
</ul>
</div>
</li>
</ol>
</div>
<div class="paragraph">
<p>First: Cache line at a time implementations using (set,way) are typical of many other ISAs, RISC and otherwise.</p>
</div>
<div class="paragraph">
<p>Second: On some implementations the actual cache management interface is
non-standard, e.g. containing sequences of CSRs or MMIO accesses to control
external caches. Such implementations may trap the CMO instruction,
and emulate it using the idiosyncratic mechanisms.
Such trap and emulation would have high performance cost if performed a cache line at a time.
Hence, the address range semantics.</p>
</div>
<div class="paragraph">
<p>Third: While hardware state machines have some advantages, it is not
acceptable to block interrupts for a long time while cache flushes are
applied to every cache line in address range. Furthermore, address range CMOs
may be subject to address related exceptions such as page-faults and debug breakpoints.
The definition of this instruction permits state machine implementations that are <strong><em>restartable after partial completion</em></strong>.</p>
</div>
</div>
<div class="sect3">
<h4 id="_cmo_common_cmo_operations_actual_cmo_operations">5.2.4. CMO-COMMON: CMO-OPERATIONS: <strong><em>Actual CMO Operations</em></strong></h4>
<div class="sect4">
<h5 id="_cmo_common_discussion">5.2.4.1. CMO-COMMON: Discussion:</h5>
<div class="paragraph">
<p>The software loop around the CMO range instructions is required only to support cache line at a time implementations.
If this proposal only wanted to support hardware state machines or trap and emulate, the software loop would not be needed.</p>
</div>
<div class="paragraph">
<p>Although some CMOs may be optional or advisory, that refers to their effect upon memory or cache.
The range oriented CMOs like CMO.UR cannot simply be made into NOPs, because the loops above would never terminate.
The cache management operation may be dropped or ignored,
But RD must be set in such a way that the sequence beginning with zeros will eventually touch all cache lines necessary and terminate with -1. (TBD: link the text above.)</p>
</div>
</div>
</div>
<div class="sect3">
<h4 id="_cmo_ur_exceptions">5.2.5. CMO.UR: Exceptions</h4>
<div class="ulist">
<ul>
<li>
<p>Illegal Instruction Exceptions: taken, if the CMO.UR.&lt;cmo-specifier&gt; is not supported.</p>
</li>
<li>
<p>Permission Exception: for CMO not permitted</p>
<div class="ulist">
<ul>
<li>
<p>Certain CMO (Cache Management Operations) may be permitted to a high privilege level such as M-mode, but may be forbidden to lower privilege lebels such as S-mode or U-mode.</p>
</li>
<li>
<p>TBD: exactly how this is reported. Probably like a read/write permission exception. Possibly requiring a new exception because identifier</p>
</li>
</ul>
</div>
</li>
<li>
<p>Page Faults:</p>
<div class="ulist">
<ul>
<li>
<p>most cache hierarchies cannot receive page-faults on CMO.UR instructions, since the virtual the physical address translation has been performed before the data has been placed in the cache</p>
</li>
<li>
<p>however, there do exist microarchitectures (not necessarily RISC-V microarchitectures as of the time of writing)
whose caches use virtual addresses, and which perform the virtual the physical address translation on eviction from the cache</p>
<div class="ulist">
<ul>
<li>
<p>such implementations <em>might</em> receive page-faults, e.g. evicting dirty data for which there is no longer a valid virtual to physical translation in TLB or page table</p>
</li>
<li>
<p>although we recommend that system SW on such systems arrange so that dirty data is flushed before translations are invalidated</p>
</li>
</ul>
</div>
</li>
</ul>
</div>
</li>
<li>
<p>Other memory permissions exceptions (e.g. PMP violations): taken</p>
</li>
<li>
<p>Debug exceptions, e.g. data address breakpoints: taken.</p>
</li>
<li>
<p>ECC and other machine checks: taken</p>
</li>
</ul>
</div>
</div>
<div class="sect3">
<h4 id="_cmo_common_ecc_and_other_machine_check_exceptions_during_cmos">5.2.6. CMO-COMMON: ECC and other machine check exceptions during CMOs</h4>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
the term "machine check" refers to an error reporting mechanism for errors such as ECC or lockstep execution mismatches. TBD: determine and use the appropriate RISC-V terminology for "machine checks".
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>Machine checks may be reported as exceptions or recorded in logging registers or counters without producing exceptions.</p>
</div>
<div class="paragraph">
<p>In general, machine checks should be reported if enabled and if an error is detected that might produce loss of data. This consideration applies to CMOs: e.g. if a CMO tries to flush a dirty cache line that contains an uncorrectable error, a machine check should be reported.
However, an uncorrectable error in a clean cache line may be ignorable since it is about to be invalidated and will never be used in the future.</p>
</div>
<div class="paragraph">
<p>Similarly, a DISCARD cache line CMO may invalidate dirty cache line data without writing it back. In which case, even an uncorrectable error might be ignored, or might be reported without causing an exception.</p>
</div>
<div class="paragraph">
<p>Such machine check behavior is implementation dependent.</p>
</div>
</div>
<div class="sect3">
<h4 id="_permissions_for_cmos">5.2.7. Permissions for CMOs</h4>
<div class="sect4">
<h5 id="_memory_address_based_permissions_for_cmos">5.2.7.1. Memory address based permissions for CMOs</h5>
<div class="paragraph">
<p>Most CMO.UR.&lt;&gt; implementations do not need to use address based permissions.
CMO.UR for the most part are controlled by <strong><em>Permissions by CMO type</em></strong>.</p>
</div>
<div class="paragraph">
<p>Special cases for memory address based permissions for CMO.UR include:</p>
</div>
<div class="paragraph">
<p>E.g. virtual address translation permissions</p>
</div>
<div class="ulist">
<ul>
<li>
<p>do not apply to most implementations</p>
</li>
<li>
<p>might apply to implementations that perform page table lookup when evicting dirty data from the cache.</p>
<div class="ulist">
<ul>
<li>
<p>are not required to invalidate cache lines in such implementations</p>
</li>
</ul>
</div>
</li>
</ul>
</div>
<div class="paragraph">
<p>E.g. PMP based permissions</p>
</div>
<div class="ulist">
<ul>
<li>
<p>TBD: what should be done if CMO.UR is evicting a dirty line a memory region whose PMP indicates not writable in the current mode?</p>
<div class="ulist">
<ul>
<li>
<p>this may be implementation specific</p>
</li>
<li>
<p>most implementations will allow this</p>
<div class="ulist">
<ul>
<li>
<p>assuming that privileged SW will have flushed the cache
before entering the less privilege mode
in order to prevent any problems that might arise
(e.g. physical DRAM bank switching)</p>
</li>
</ul>
</div>
</li>
</ul>
</div>
</li>
</ul>
</div>
</div>
<div class="sect4">
<h5 id="_cmo_common_cmo_ur_permissions_by_cmo_type">5.2.7.2. CMO-COMMON + CMO.UR: <strong><em>Permissions by CMO type</em></strong></h5>
<div class="paragraph">
<p>See section <strong><em>Permissions by CMO type</em></strong>
which applies to both address range CMO.UR.&lt;cmo-specifier&gt; and microarchitecture entry range CMO.VAR.&lt;cmo-specifier&gt;
CMOs, as well as to <strong><em>Fixed Block Size CMOs</em></strong>.</p>
</div>
</div>
</div>
<div class="sect3">
<h4 id="_multiple_caches_and_cmo_ur">5.2.8. Multiple Caches and CMO.UR</h4>
<div class="paragraph">
<p>Cache management operations may affect multiple caches in a
system. E.g. flushing data from a shared L2 may invalidate data in
multiple processors' L1 I and D-caches, in addition to writing back
dirty data from the L2, while traversing and invalidating an L3 before
eventually being sent to memory. However, often the invalidation of
multiple peer caches, the L1 I and D caches, is accomplished by cache
inclusion mechanisms such as backwards and validate.</p>
</div>
<div class="paragraph">
<p>However, sometimes it is necessary to flush multiple caches without relying on hardware coherence cache inclusion. This could be achieved by mapping several different caches&#8217;s (set,way) or other physical location into the same microarchitecture entry number space. However, this is by no means required</p>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_obsolete_remove_cmo_descriptor_what_is_affected">5.3. OBSOLETE: REMOVE: <strong><em>CMO descriptor</em></strong> - what is affected</h3>
<div class="paragraph">
<p>OR, AT LEAST NOT PART OF MAIN PROPOSSAL</p>
</div>
<div class="paragraph">
<p>See <strong><em>CMO descriptor</em></strong> for an explanation of how the CMO instructions, and this instruction CMO.UR in particular, specify which caches and branch predictors and other microarchitecture state should be managed.</p>
</div>
<div class="paragraph">
<p>Suffice it to say that a single CMO.UR instruction is able to perform invalidations and/or cache flushes of multiple caches in the same CMO.UR loop construct. This is accomplished by the <strong><em>CMO UR descriptor operand</em></strong></p>
</div>
</div>
<div class="sect2">
<h3 id="_cmo_ur_index">5.4. <strong><em>CMO UR index</em></strong></h3>
<div class="sect3">
<h4 id="_traditional_microarchitecture_cache_invalidation_loops">5.4.1. Traditional microarchitecture cache invalidation loops</h4>
<div class="paragraph">
<p>Many ISAs invalidate a cache in time proportional to the number of entries within the cache using a code construct that looks like the following:</p>
</div>
<div class="listingblock">
<div class="content">
<pre>   FOR S OVER ALL sets in cache C
      FOR W OVER ALL ways in cache C
           INVALIDATE (cache C, set S, way W)</pre>
</div>
</div>
<div class="paragraph">
<p>Note that not all microarchitecture data structures have the associative (set,way) structure. We might generalize the above as</p>
</div>
<div class="listingblock">
<div class="content">
<pre> FOR E OVER ALL entries in hardware data structure HDS
     INVALIDATE (hardware data structure HDS, entry E)</pre>
</div>
</div>
<div class="paragraph">
<p>If multiple hardware data structures need to be flushed or invalidated one might do something like the following</p>
</div>
<div class="listingblock">
<div class="content">
<pre>  FOR H OVER ALL hardware data structures that we wish to invalidate
    FOR E OVER ALL entries in hardware data structure HDS
       INVALIDATE (hardware data structure H, entry E)</pre>
</div>
</div>
<div class="paragraph">
<p>Without loss of generality we will assume that if a hardware data structure has an O(1) bulk invalidate, that it is handle as above, e.g. that the "entry" for the purposes of invalidation will be the entire hardware data structure.  Similarly, some hardware data structures might invalidate for entries, e.g. all of the lines in a cache set, at once.</p>
</div>
<div class="paragraph">
<p>Portable code might be able to determine what hardware data structures it needs to invalidate by inspecting a <strong><em>system description such as CPUID or config string</em></strong>. However, it may be necessary to invalidate the hardware data structures e.g. caches in a particular order. E.g. on a system with no cache coherence, not even hierarchical, it may be necessary to flush dirty data first from the L1 to the L2, then from the L2 to the L3, &#8230;&#8203; ultimately to memory.</p>
</div>
</div>
<div class="sect3">
<h4 id="_obsolete_discussion_cmo_ur_abstracts_and_unifies_microarchitecture_cache_invalidation_loops">5.4.2. OBSOLETE - DISCUSSION - CMO.UR abstracts and unifies microarchitecture cache invalidation loops</h4>
<div class="paragraph">
<p>CMO.UR and the <strong><em>CMO UR index</em></strong> abstract such microarchitecture dependencies as follows:</p>
</div>
<div class="paragraph">
<p>There is no need to loop over various caches and other hardware data structures.
The <strong><em>CMO.UR loop construct</em></strong> loops over all hardware data structures and all entries in those hardware data structures as needed.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>   reg_for_cmo_index := 0   // maximum positive signed integer
   LOOP
      CMO.UR RD:reg_for_cmo_index, RS1:reg_for_cmo_handle
   UNTIL reg_for_cmo_index &lt; 0</pre>
</div>
</div>
<div class="paragraph">
<p>For any particular CMO (as specified by a <strong><em>CMO descriptor</em></strong>) all of the various hardware data structures, caches are combined into the same <strong><em>CMO UR index</em></strong> space, which is a subset of the positive integers of length XLEN.</p>
</div>
<div class="paragraph">
<p>TBD: move this example into a separate page.</p>
</div>
<div class="paragraph">
<p>For example:</p>
</div>
<table class="tableblock frame-all grid-all stretch">
<colgroup>
<col style="width: 50%;">
<col style="width: 50%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">CMO UR index</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1&lt;&lt;(XLEN-1)-1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">maximum positive integer, RD input value at start of CMO loop construct</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">unused - CMO.UR skips over</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong> L2$ </strong></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">16-way 64M L2 D$ / 64B lines =&gt; 2^20 = 1M entries</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1FFFFF</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">L2$ entry #1M-1, i.e. set #16K-1, way #15</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">&#8230;&#8203;</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">&#8230;&#8203; other L2$ entries &#8230;&#8203;</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1.0000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">L2$ entry #0, i.e. set #0, way #0</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">unused - CMO.UR skips over</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong> L1 D$ </strong></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">8-way 32K L1 D$ / 64B lines =&gt; 2^9 = 512 entries</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">21FF</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">D$ entry #511, i.e. set #63, way #7</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">&#8230;&#8203;</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">&#8230;&#8203; other D$ entries &#8230;&#8203;</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">2001</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">D$ entry #1, i.e. set #0, way #1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">2000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">D$ entry #0, i.e. set #0, way #0</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">unused - CMO.UR skips over</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong> L1 I$ </strong></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">4-way 16K L1 I$ / 64B lines =&gt; 2^8 = 256 entries 1000H</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">10FF</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I$ entry #255, i.e. set #63, way #3</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">&#8230;&#8203;</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">&#8230;&#8203; other I$ entries &#8230;&#8203;</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1001</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I$ entry #1, i.e. set #0, way #1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I$ entry #0, i.e. set #0, way #0</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">unused - CMO.UR skips over</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">final value if CMO.UR completes successfully</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">&lt;0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">reserved for error reporting</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>I.e. each hardware data structure is allocated a range of indexes in the <strong><em>CMO UR index</em></strong> space. The <strong><em>CMO.UR loop construct</em></strong> loops over the indexes from largest possible to smallest. Therefore, the order of the flushes or invalidations is implied by the index range allocation.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>   reg_for_cmo_index := 0
   LOOP
      CMO.UR RD:reg_for_cmo_index, RS1:reg_for_cmo_handle
   UNTIL reg_for_cmo_index &lt; 0</pre>
</div>
</div>
<div class="paragraph">
<p>The mapping of hardware data structures and their entries into the <strong><em>CMO UR index</em></strong> space is microarchitecture and implementation specific. Portable software should not rely on any such mapping.</p>
</div>
<div class="paragraph">
<p>The invalidation or flushes desired by any particular cache management operation, as specified by its <strong><em>CMO descriptor</em></strong>, will probably not involve touching all possible <strong><em>CMO UR index</em></strong>.  Therefore, the <strong><em>CMO UR index</em></strong> traversal for any particular <strong><em>CMO descriptor</em></strong> may skip - e.g. in the above example, if one desires only to invalidate the instruction cache, one would skip the ranges for the L2 in the L1 data cache. An alternate implementation would be to create a different mappings of CMO UR indexes to hardware data structure entries for different CMOs.</p>
</div>
<div class="paragraph">
<p>At the very least, CMO.UR will skip from the starting value 1&lt;&lt;(XLEN-1)-1 to the largest <strong><em>CMO UR index</em></strong> value defined for the requested operation. It is also expected to skip CMO UR index values when the hardware data structures are not allocated contiguously within the CMO UR index space.</p>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_keep_cmo_ur_indexes_should_not_be_created_out_of_thin_air">5.5. KEEP: CMO.UR indexes should not be created out of thin air</h3>
<div class="paragraph">
<p>Software invoking CMO.UR should not create arbitrary CMO UR indexes "out of thin air".</p>
</div>
<div class="paragraph">
<p>The index values should only be as obtained from the <strong><em>CMO.UR loop construct</em></strong>,
except for the starting value, -1.</p>
</div>
<div class="paragraph">
<p>reg_for_cmo_index := 1&lt;&lt;(XLEN-1) - 1   // maximum positive signed integer
   LOOP
      CMO.UR RD:reg_for_cmo_index, RS1:reg_for_cmo_handle
   UNTIL reg_for_cmo_index &lt;= 0</p>
</div>
<div class="paragraph">
<p>Invoking CMO.UR with input register (RD) index values that were not as obtained from the sequence above is undefined.</p>
</div>
<div class="ulist">
<ul>
<li>
<p>Obviously, if invoked from user code there must be no security flaw. Similarly, if executed by a guest OS on top of a hypervisor.</p>
</li>
<li>
<p>It is permissible for an implementation to ignore CMO UR index values that are incompatible with the <strong><em>CMO descriptor</em></strong></p>
</li>
</ul>
</div>
<div class="paragraph">
<p>If the software executing the <strong><em>CMO loop construct</em></strong> performs its own skipping of CMO UR indexes, the effect is undefined (although obviously required to remain secure).  In particular, it cannot be guaranteed that any or all of the work required to be done by the <strong><em>CMO.UR loop construct</em></strong> will have been completed.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
the loop construct can be interrupted and restarted from scratch. There is no requirement that the loop construct be completed.
</td>
</tr>
</table>
</div>
<table class="tableblock frame-all grid-all stretch">
<colgroup>
<col style="width: 50%;">
<col style="width: 50%;">
</colgroup>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">A thread might migrate from one CPU to another while the CMO loop construct is in progress. If this is done it is the responsibility of the system performing the migration to ensure that the desired semantics are obtained. For example, the code that is being migrated might be restricted to only apply to cache levels common to all processors migrated across. Or similarly the runtime performing the migration might be required to ensure that all necessary caches are consistent. *_(see issue)</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">ISSUE: process migration argues for whole cache invalidation operations and against the partial progress loop construct_*.</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>ISSUE: should it be legal for software to save the indexes from a first traversal of this loop and replay them later?</p>
</div>
<div class="ulist">
<ul>
<li>
<p>Certainly not if the operation as specified by the <strong><em>CMO descriptor</em></strong> is different from that for which the indexes were obtained.</p>
</li>
<li>
<p>I would like to make it illegal overall, but I can&#8217;t CNP practical way to do this.</p>
</li>
</ul>
</div>
</div>
<div class="sect2">
<h3 id="_keep_but_move_out_of_proposal_errors_during_cmo_ur">5.6. KEEP, BUT MOVE OUT OF PROPOSAL: Errors during CMO.UR</h3>
<div class="paragraph">
<p>CMO.UR&#8217;s output register RD is set to -1 on successful completion of the operation.</p>
</div>
<div class="paragraph">
<p>Negative values for CMO.UR&#8217;s output register RD are reserved to
indicate possible errors. At this time no such errors are defined. Any
errors encountered while performing CMO.UR (e.g. on correctable errors
in a cache tag) should be reported using normal <strong><em>RISC-V hardware
error reporting</em></strong> mechanisms (e.g. <strong><em>machine check</em></strong> exceptions).</p>
</div>
<div class="paragraph">
<p>Rationale: it is probably best for CMO.UR to use normal <strong><em>RISC-V
hardware error reporting</em></strong> mechanisms, such as immediate and/or
deferred machine check exceptions, and/or recording error status in
CSRs.  However, it is possible that some CMOs may be used in
situations where normal error reporting is either not available or is
inconvenient. It is straightforward to reserve negative values to
indicate possible errors when the instruction is created. It would not
be possible to retroactively change the definition of the CMO.UR
instruction to do such error reporting if there were no such reserved
values.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
unfortunately, such error reporting can not be performed for the
memory address range based CMOs, CMO.UR, since their RD return value
can assume all permissible values as it is an excellent address.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
if we were using a counter based mechanism for CMO.VAR, we <strong>could</strong> use negative return values for errors.
</td>
</tr>
</table>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_3">.</h2>
<div class="sectionbody">

</div>
</div>
<div class="sect1">
<h2 id="_cmo_operation_types">6. CMO operation types</h2>
<div class="sectionbody">
<div class="paragraph">
<p>TBD: list of CMO operation tuypes</p>
</div>
<div class="paragraph">
<p>like CLEAN, FLUSH, DISCARD</p>
</div>
<div class="paragraph">
<p>anstract cache levels</p>
</div>
<div class="paragraph">
<p>and instruction encodings</p>
</div>
<div class="paragraph">
<p>TBD: include spreadsheet of encodings?</p>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_4">.</h2>
<div class="sectionbody">

</div>
</div>
<div class="sect1">
<h2 id="_considerations_common_to_cmo_instruction_formats">7. Considerations common to CMO instruction formats</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_cmo_common_sourcedest_to_support_exception_transparency">7.1. CMO-COMMON: <strong><em>Source/dest</em></strong> to support <strong><em>exception transparency</em></strong></h3>
<div class="paragraph">
<p>This instruction family is <strong><em>restartable after partial
completion</em></strong>. E.g. on an exception such as a page fault or debug
address breakpoint the output register RD is set to the data address
of the exception, and since the instruction is <strong><em>source/dest</em></strong>, with
the register numbers in RD and RS1 required to be the same, returning
from the exception to the CMO.UR instruction will pick up execution
where it left off.</p>
</div>
<div class="paragraph">
<p>RATIONALE: This proposal has chosen to implement <strong><em>source/dest</em></strong> by
requiring separate register fields RD and RS1 to contain the same
value. An alternative was to make register field RD both an input and
an output, allowing RS1 and RS2 to be used for other inputs. Separate
RD=RS1 source/dest is more natural for a RISC instruction decoder, and
detecting RD=RS1 has already been performed for other RISC-V
instructions, e.g. in the V extension. However separate RD=RS1
"wastes" instruction encodings by making RD!=RS1 illegal, and leaves
no register free in the CMO.VAR instruction format for any 3rd operand such as the CMO type, hence
requiring .&lt;cmo-specifier&gt; in the instruction encoding.</p>
</div>
<div class="paragraph">
<p>TBD: see <strong><em>who cares about RD=RS1 source/dest?</em></strong></p>
</div>
</div>
<div class="sect2">
<h3 id="_privilege_for_cmos">7.2. Privilege for CMOs</h3>
<div class="sect3">
<h4 id="_summary_privilege_for_cmos_and_prefetches">7.2.1. SUMMARY: Privilege for CMOs and Prefetches</h4>
<div class="paragraph">
<p>Each of the prefetches and CMOs,
including the fixed block size prefetches PREFETCH.64B.*
and CMOs CMO.64B.<strong>,
and the address range CMOs CMO.VAR.</strong>
and cache index CMOs CMO.UR.*
are mapped to a number 0..Ncmo-1, where Ncmo is the Number of CMO instruction  encodings.</p>
</div>
<div class="paragraph">
<p>(Note:  the encodings do not necessarily have a contiguous field that corresponds to these values.)</p>
</div>
<div class="paragraph">
<p>CSR <a href="CMO-Privilege" class="bare">CMO-Privilege</a> contains Ncmo 2-bit fields where bitfield CMO_Privilege.2b[J] indicates the privilege required to perform the corresponding CMO operation J.</p>
</div>
<div class="paragraph">
<p>The 2-bit fields are encoded as follows:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>00 &#8658;  disabled.</p>
</li>
<li>
<p>01 &#8658; traps to M mode</p>
<div class="ulist">
<ul>
<li>
<p>TBD: exception info (cause, address)</p>
</li>
</ul>
</div>
</li>
<li>
<p>10 &#8658; reserved</p>
</li>
<li>
<p>11 &#8658; can execute in any mode, including user mode</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>The disabled behavior is as follows:</p>
</div>
<div class="paragraph">
<p>CMO_Privilege.2[J] &#8658; CMO.#J</p>
</div>
<div class="ulist">
<ul>
<li>
<p>the  instruction does not actually perform any cache maintenance operation.</p>
</li>
<li>
<p>but it returns a value such that the <strong><em>canonical range CMO loop</em></strong> exits</p>
</li>
<li>
<p>CMO.VAR rd:next_addr, rs1=rd:start_addr, rs2:stop_addr</p>
</li>
<li>
<p>sets RD to stop_addr</p>
</li>
<li>
<p>CMO.UR rd:next_entry, rs1:start_entry</p>
</li>
<li>
<p>sets RD to -1</p>
</li>
</ul>
</div>
</div>
<div class="sect3">
<h4 id="_rationale_privilege_for_cmos_and_prefetches">7.2.2. RATIONALE: Privilege for CMOs and Prefetches</h4>
<div class="paragraph">
<p>Requirement:  in some CPU implementations  all or some CMOs <strong>must</strong> be trapped to M-mode and emulated.  E.g. caches that  require MMIOs or CSR actions to flush,  which are not directly connected to</p>
</div>
<div class="paragraph">
<p>Requirement:  in some platform configurations some CMOs may <strong>optionally</strong> be trapped to M-mode and emulated. E.g. <strong><em>CMOs involving idiosyncratic external caches and devices</em></strong>,  devices that use MMIOs or CSRs  to perform CMOs,  and which are not (yet?)  directly connected to whatever</p>
</div>
<div class="paragraph">
<p>Requirement: it  is highly desirable to  be able to perform CMOs in user mode. E.g. for performance. But also for security,  persistence,   since everywhere the <strong><em>Principle of Least Privilege</em></strong>   should apply:  e.g.  the cache management may be performed by a privileged user process, i.e. a process that is part of the operating system but which is running at reduced privilege.   In  such a system the operating system or hypervisor may choose to context switch the CSR_Privilege CSR, or  bitfields therein.</p>
</div>
<div class="paragraph">
<p>Requirement:  even though it is highly desirable to be able to perform CMOs in user mode, in some situations allowing arbitrary user mode code to perform CMOs is a security vulnerability.  vulnerability possibilities include:  information leaks, denial of service, and facilitating RowHammer attacks.</p>
</div>
<div class="paragraph">
<p>Requirement: many CMOs  should be permitted to user code, e.g. flush dirty data,  since they do nothing that  user code cannot itself do  using ordinary load and store instructions.   Such CMOs are typically advisory or performance related.   note that doing this using ordinary load and store instructions might require detailed microarchitecture knowledge,  or might be unreliable in the presence of speculation that can affect things like LRU bits.</p>
</div>
<div class="paragraph">
<p>Requirement: some CMOs should <strong>not</strong>  be permitted to user code. E.g. discard or forget  dirty data without writing it back. This is  a security vulnerability in most situations. (But not all -  although the situations in which it is not a security vulnerability are quite rare, e.g. certain varieties of supercomputers, although possibly also privileged software,  parts of the OS, running in user mode.)</p>
</div>
<div class="paragraph">
<p>Requirement:  some CMOs may usefully be disabled.</p>
</div>
<div class="ulist">
<ul>
<li>
<p>Typically performance related CMOs, such as flushing to a shared cache level, or prefetching using the range CMOs Software is notorious for thinking that it knows the best thing to do,</p>
</li>
<li>
<p>Also  possibly software based on assumptions  that do not apply to the current system</p>
</li>
<li>
<p>e.g. system software may be written so that it can work with incoherent MMIO
but may be running on a system that has coherent MMIO</p>
</li>
<li>
<p>e.g.  persistence software written so that it can work with limited nonvolatile storage
running on a system where all memory is nonvolatile</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>Requirement: Sometimes there needs to be a mapping between  the CMO that a user wants and the CMOs that hardware provides,  where the mapping is not known to CPU hardware,  not known to user code, but depends on the operating system and/or runtime, and might &lt;i&gt;dynamically&lt;/i&gt; depend on the operating system and/or runtime.</p>
</div>
<div class="ulist">
<ul>
<li>
<p>e.g. For performance related CMOs, the user may only know that she wants to flush whatever caches are smaller than a particular size like 32K.  The user does not know which caches those  are on a particular system.</p>
</li>
<li>
<p>e.g. in software coherence all dirty data written by the sending process P_producer  may need to be flushed to a shared cache level so that it can be read by the consuming process P_consumer</p>
</li>
<li>
<p>consider if the sending process P_producer is part of a HW coherent  cache consistency domain,  but the receiving process P_consumer is  part of a different such domain</p>
</li>
<li>
<p>if the hardware cache  consistency domain  permits cache-to-cache  migration of dirty data, then all  caches in that  dirty domain  be flushed.</p>
</li>
<li>
<p>however,  if the hardware cache consistency domain does NOT permit cache-to-cache migration, then</p>
</li>
<li>
<p>if the system software  performs thread or process migration between CPUs that do not share caches</p>
</li>
<li>
<p>without cache flushes &#8658; THEN  this SW dirty domain must be flushed</p>
</li>
<li>
<p>but if the system software performs cache flushes  on thread migration,
&#8658; THEN only the local processor cache need be flushed.</p>
</li>
<li>
<p>if the system software does not perform thread or process migration,  t
hen only the local processor cache be flushed.
Other processor caches in the HW clean consistency domain do not need to be flushed.</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>Optionally trapping  such CMOs allows the system or runtime software to choose the most appropriate  hardware CMO for the users' need.</p>
</div>
<div class="paragraph">
<p><strong>I.e. the mapping is done by SW in the trap handler</strong></p>
</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_5">.</h2>
<div class="sectionbody">

</div>
</div>
<div class="sect1">
<h2 id="_techpubs_information">Appendix A: Techpubs Information</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_conventions_specific_to_this_document">A.1. Conventions specific to this document.</h3>
<div class="paragraph">
<p>Bold italic <strong><em>links</em></strong> indicate text that should be links to pages in the original wiki.
The tools used to generate this document HTML and PDF from asciidoc and markdown
do not handle these links (yet).</p>
</div>
</div>
<div class="sect2">
<h3 id="_techpubs_information_2">A.2. Techpubs Information</h3>
<div class="paragraph">
<p>This source document: Ri5-CMOs-proposal.asciidoc</p>
</div>
<div class="ulist">
<ul>
<li>
<p>docdatetime:  2020-06-03 21:00:19 -0700 - last modified date and time</p>
<div class="ulist">
<ul>
<li>
<p>unfortunately, this is only for the topmost file, NOT across all of the included files</p>
</li>
</ul>
</div>
</li>
<li>
<p>localdatetime:  2020-06-03 21:05:31 -0700 - when generated</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>Revisions - manually maintained, frequently obsolete:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>revdate: June 6, 2020</p>
</li>
<li>
<p>revnumber: 0.3</p>
</li>
<li>
<p>revremark: Fixed Block Prefetches + CMOs, + Privilege for CMOs, + CMO.VAR and CMO.UR</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>More techpubs information, including history thrashing as to how and where to build and store, on wiki page
<a href="techpub" class="bare">techpub</a> / <a href="file:techpubs.asciidoc" class="bare">file:techpubs.asciidoc</a>
(TBD: fix so that works both checked out as file: links and on GitHub wiki).</p>
</div>
<div class="paragraph">
<p>You may be reading this in any of several different places:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>On GitHub</p>
<div class="ulist">
<ul>
<li>
<p>This document&#8217;s source files (mostly asciidoc) on its Github repository wiki:</p>
<div class="ulist">
<ul>
<li>
<p><a href="https://github.com/AndyGlew/Ri5-stuff/wiki" class="bare">https://github.com/AndyGlew/Ri5-stuff/wiki</a></p>
</li>
<li>
<p>top of document: <a href="https://github.com/AndyGlew/Ri5-stuff/wiki/Ri5-CMOs-proposal" class="bare">https://github.com/AndyGlew/Ri5-stuff/wiki/Ri5-CMOs-proposal</a></p>
<div class="ulist">
<ul>
<li>
<p>this is a .asciidoc file, rendered by GitHub&#8217;s wiki</p>
</li>
<li>
<p>asciidoc includes link to other parts of the document</p>
</li>
<li>
<p>the wiki contains other pages, not part of the document, some of which provide more background</p>
</li>
</ul>
</div>
</li>
</ul>
</div>
</li>
<li>
<p>Generated HTML and PDF files on GitHub:</p>
<div class="ulist">
<ul>
<li>
<p><a href="https://github.com/AndyGlew/Ri5-stuff/" class="bare">https://github.com/AndyGlew/Ri5-stuff/</a></p>
<div class="ulist">
<ul>
<li>
<p>HTML: <a href="https://github.com/AndyGlew/Ri5-stuff/blob/master/Ri5-CMOs-proposal.html" class="bare">https://github.com/AndyGlew/Ri5-stuff/blob/master/Ri5-CMOs-proposal.html</a></p>
<div class="ulist">
<ul>
<li>
<p>displays raw, does not render</p>
</li>
</ul>
</div>
</li>
<li>
<p>PDF: <a href="https://github.com/AndyGlew/Ri5-stuff/blob/master/Ri5-CMOs-proposal.pdf" class="bare">https://github.com/AndyGlew/Ri5-stuff/blob/master/Ri5-CMOs-proposal.pdf</a></p>
<div class="ulist">
<ul>
<li>
<p>displays - in GitHub&#8217;s ugly way</p>
</li>
</ul>
</div>
</li>
</ul>
</div>
</li>
<li>
<p><a href="https://github.com/AndyGlew/Ri5-stuff/wiki" class="bare">https://github.com/AndyGlew/Ri5-stuff/wiki</a></p>
<div class="ulist">
<ul>
<li>
<p>PDF: <a href="https://github.com/AndyGlew/Ri5-stuff/wiki/Ri5-CMOs-proposal.pdf" class="bare">https://github.com/AndyGlew/Ri5-stuff/wiki/Ri5-CMOs-proposal.pdf</a></p>
<div class="ulist">
<ul>
<li>
<p>downloads, does not display</p>
</li>
</ul>
</div>
</li>
<li>
<p>HTML: <a href="https://github.com/AndyGlew/Ri5-stuff/wiki/Ri5-CMOs-proposal.html" class="bare">https://github.com/AndyGlew/Ri5-stuff/wiki/Ri5-CMOs-proposal.html</a></p>
<div class="ulist">
<ul>
<li>
<p>displays raw, does not render</p>
</li>
</ul>
</div>
</li>
</ul>
</div>
</li>
</ul>
</div>
</li>
</ul>
</div>
</li>
<li>
<p>On your local system, where you may have cloned the GitHub parent and wiki repositories, and where you may have built the document:</p>
<div class="ulist">
<ul>
<li>
<p>local where built:</p>
<div class="ulist">
<ul>
<li>
<p>won&#8217;t work from web</p>
</li>
<li>
<p><a href="file:Ri5-CMOs-proposal.html" class="bare">file:Ri5-CMOs-proposal.html</a></p>
</li>
<li>
<p><a href="file:Ri5-CMOs-proposal.pdf" class="bare">file:Ri5-CMOs-proposal.pdf</a></p>
</li>
<li>
<p><a href="file:Ri5-CMOs-proposal.asciidoc" class="bare">file:Ri5-CMOs-proposal.asciidoc</a></p>
</li>
</ul>
</div>
</li>
</ul>
</div>
</li>
</ul>
</div>
<div class="paragraph">
<p>When and where converted (i.e. when asciidoctor was run, to generate this file):</p>
</div>
<div class="ulist">
<ul>
<li>
<p>docfile:  /cygdrive/c/Users/glew/Documents/GitHub/Ri5-stuff/Ri5-stuff.wiki/Ri5-CMOs-proposal.asciidoc - full path</p>
</li>
<li>
<p>localdatetime:  2020-06-03 21:05:31 -0700 - when generated</p>
</li>
<li>
<p>outfile:  /cygdrive/c/Users/glew/Documents/GitHub/Ri5-stuff/Ri5-stuff.wiki/Ri5-CMOs-proposal.html - full path of the output file</p>
</li>
<li>
<p>TBD: what system (PC, Linux system) was asciidoctor run on?</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>Note: paths local to system document generated on are mostly meaningless to others,
but have already been helpful finding source for orphaned drafts generated as PDF and HTML.</p>
</div>
</div>
</div>
</div>
</div>
<div id="footer">
<div id="footer-text">
Version 0.3<br>
Last updated 2020-06-03 21:00:19 -0700
</div>
</div>
</body>
</html>