#-----------------------------------------------------------
# Vivado v2025.1.1 (64-bit)
# SW Build 6233196 on Thu Sep 11 21:27:30 MDT 2025
# IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
# SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
# Start of session at: Mon Nov 10 19:02:37 2025
# Process ID         : 64800
# Current directory  : C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.runs/synth_1
# Command line       : vivado.exe -log primary_project_tb.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source primary_project_tb.tcl
# Log file           : C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.runs/synth_1/primary_project_tb.vds
# Journal file       : C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.runs/synth_1\vivado.jou
# Running On         : Anita-II
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : AMD Ryzen 7 5800H with Radeon Graphics         
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16498 MB
# Swap memory        : 16642 MB
# Total Virtual      : 33141 MB
# Available Virtual  : 11699 MB
#-----------------------------------------------------------
source primary_project_tb.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 495.160 ; gain = 215.598
Command: read_checkpoint -auto_incremental -incremental {C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/utils_1/imports/synth_1/primary_project.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/utils_1/imports/synth_1/primary_project.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top primary_project_tb -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25016
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1175.609 ; gain = 485.426
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'freq_divider' [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project.v:39]
INFO: [Synth 8-9937] previous definition of design element 'freq_divider' is here [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project.v:39]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'segment_7display' [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project.v:130]
INFO: [Synth 8-9937] previous definition of design element 'segment_7display' is here [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project.v:130]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'primary_project' [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project.v:205]
INFO: [Synth 8-9937] previous definition of design element 'primary_project' is here [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project.v:205]
INFO: [Synth 8-6157] synthesizing module 'primary_project_tb' [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project_tb.v:4]
INFO: [Synth 8-251] Simulation completed successfully! [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project_tb.v:53]
WARNING: [Synth 8-11581] system task call 'finish' not supported [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project_tb.v:54]
WARNING: [Synth 8-11581] system task call 'monitor' not supported [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project_tb.v:58]
INFO: [Synth 8-6157] synthesizing module 'primary_project' [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project.v:133]
INFO: [Synth 8-6157] synthesizing module 'freq_divider' [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project.v:12]
	Parameter DIV bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'freq_divider' (0#1) [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project.v:12]
INFO: [Synth 8-6157] synthesizing module 'freq_divider__parameterized0' [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project.v:12]
	Parameter DIV bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'freq_divider__parameterized0' (0#1) [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project.v:12]
INFO: [Synth 8-6157] synthesizing module 'freq_divider__parameterized1' [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project.v:12]
	Parameter DIV bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'freq_divider__parameterized1' (0#1) [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project.v:12]
INFO: [Synth 8-6157] synthesizing module 'freq_divider__parameterized2' [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project.v:12]
	Parameter DIV bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'freq_divider__parameterized2' (0#1) [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project.v:12]
INFO: [Synth 8-6157] synthesizing module 'freq_divider__parameterized3' [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project.v:12]
	Parameter DIV bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'freq_divider__parameterized3' (0#1) [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project.v:12]
INFO: [Synth 8-6157] synthesizing module 'segment_7display' [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project.v:43]
INFO: [Synth 8-226] default block is never used [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project.v:62]
INFO: [Synth 8-226] default block is never used [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project.v:103]
INFO: [Synth 8-6155] done synthesizing module 'segment_7display' (0#1) [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project.v:43]
INFO: [Synth 8-6155] done synthesizing module 'primary_project' (0#1) [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project.v:133]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project_tb.v:18]
INFO: [Synth 8-6155] done synthesizing module 'primary_project_tb' (0#1) [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project_tb.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1282.180 ; gain = 591.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1282.180 ; gain = 591.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1282.180 ; gain = 591.996
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1282.180 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_out'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_out'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/Basys3_Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1315.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1315.457 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1315.457 ; gain = 625.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1315.457 ; gain = 625.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1315.457 ; gain = 625.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/utils_1/imports/synth_1/primary_project.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1315.457 ; gain = 625.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1315.457 ; gain = 625.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1315.457 ; gain = 625.273
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    7 Bit        Muxes := 1     
	   5 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 2     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1315.785 ; gain = 625.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1472.949 ; gain = 782.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1472.949 ; gain = 782.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1482.531 ; gain = 792.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1713.629 ; gain = 1023.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1713.629 ; gain = 1023.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1713.629 ; gain = 1023.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1713.629 ; gain = 1023.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1713.629 ; gain = 1023.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1713.629 ; gain = 1023.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1713.629 ; gain = 1023.445
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1713.629 ; gain = 990.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1713.629 ; gain = 1023.445
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1713.629 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1726.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6098c44e
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 47 Warnings, 47 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 1726.492 ; gain = 1225.320
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.runs/synth_1/primary_project_tb.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file primary_project_tb_utilization_synth.rpt -pb primary_project_tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 10 19:03:47 2025...
