

================================================================
== Vitis HLS Report for 'decimate_pfb_Pipeline_compute_loop'
================================================================
* Date:           Sat Jan 10 15:28:39 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.822 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1032|     1032|  10.320 us|  10.320 us|  1032|  1032|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- compute_loop  |     1030|     1030|         8|          1|          1|  1024|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.75>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%phi_urem354 = alloca i32 1"   --->   Operation 11 'alloca' 'phi_urem354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%phi_mul352 = alloca i32 1"   --->   Operation 12 'alloca' 'phi_mul352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 13 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_read_to_compute, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_compute_to_fft, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%write_bank_idx_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:6]   --->   Operation 48 'read' 'write_bank_idx_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.29ns)   --->   "%store_ln31 = store i11 0, i11 %k" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 49 'store' 'store_ln31' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 50 [1/1] (1.29ns)   --->   "%store_ln0 = store i22 0, i22 %phi_mul352"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 51 [1/1] (1.29ns)   --->   "%store_ln0 = store i11 0, i11 %phi_urem354"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %channel_loop"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%k_1 = load i11 %k" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 53 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.48ns)   --->   "%icmp_ln31 = icmp_eq  i11 %k_1, i11 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 54 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.48ns)   --->   "%add_ln31 = add i11 %k_1, i11 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 55 'add' 'add_ln31' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %channel_loop.split, void %for.end60.exitStub" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 56 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%phi_urem354_load = load i11 %phi_urem354" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 57 'load' 'phi_urem354_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.80ns)   --->   "%xor_ln31 = xor i11 %k_1, i11 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 58 'xor' 'xor_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln60_4_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 1, i11 %k_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 59 'bitconcatenate' 'zext_ln60_4_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i11 %phi_urem354_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 60 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i11 %xor_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 61 'zext' 'zext_ln60_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (4.65ns)   --->   "%mul_ln60 = mul i23 %zext_ln60_3, i23 3277" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 62 'mul' 'mul_ln60' <Predicate = (!icmp_ln31)> <Delay = 4.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %mul_ln60, i32 14, i32 22" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 63 'partselect' 'tmp_14' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i12 %zext_ln60_4_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 64 'zext' 'zext_ln60_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (4.64ns)   --->   "%mul_ln60_1 = mul i25 %zext_ln60_4, i25 6554" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 65 'mul' 'mul_ln60_1' <Predicate = (!icmp_ln31)> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %mul_ln60_1, i32 15, i32 24" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 66 'partselect' 'tmp_23' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.20ns)   --->   "%switch_ln40 = switch i2 %write_bank_idx_load_read, void %arrayidx173.1.case.3, i2 0, void %arrayidx173.1.case.0, i2 1, void %arrayidx173.1.case.1, i2 2, void %arrayidx173.1.case.2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 67 'switch' 'switch_ln40' <Predicate = (!icmp_ln31)> <Delay = 1.20>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i11 %xor_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 68 'sext' 'sext_ln60' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i12 %sext_ln60" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 69 'zext' 'zext_ln60_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (4.64ns)   --->   "%mul_ln60_2 = mul i25 %zext_ln60_5, i25 6554" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 70 'mul' 'mul_ln60_2' <Predicate = (!icmp_ln31)> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %mul_ln60_2, i32 15, i32 24" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 71 'partselect' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.20ns)   --->   "%switch_ln40 = switch i2 %write_bank_idx_load_read, void %arrayidx173.1.1.case.3, i2 0, void %arrayidx173.1.1.case.0, i2 1, void %arrayidx173.1.1.case.1, i2 2, void %arrayidx173.1.1.case.2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 72 'switch' 'switch_ln40' <Predicate = (!icmp_ln31)> <Delay = 1.20>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%phi_urem354_load_1 = load i11 %phi_urem354" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 73 'load' 'phi_urem354_load_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.48ns)   --->   "%add_ln51 = add i11 %phi_urem354_load_1, i11 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 74 'add' 'add_ln51' <Predicate = (!icmp_ln31)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (1.48ns)   --->   "%icmp_ln51 = icmp_ult  i11 %add_ln51, i11 5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 75 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln31)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.79ns)   --->   "%select_ln51 = select i1 %icmp_ln51, i11 %add_ln51, i11 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 76 'select' 'select_ln51' <Predicate = (!icmp_ln31)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (1.29ns)   --->   "%store_ln31 = store i11 %add_ln31, i11 %k" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 77 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.29>
ST_1 : Operation 78 [1/1] (1.29ns)   --->   "%store_ln51 = store i11 %select_ln51, i11 %phi_urem354" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 78 'store' 'store_ln51' <Predicate = (!icmp_ln31)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 6.10>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%phi_mul352_load = load i22 %phi_mul352" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 79 'load' 'phi_mul352_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i11 %k_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 80 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.63ns)   --->   "%add_ln31_1 = add i22 %phi_mul352_load, i22 3277" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 81 'add' 'add_ln31_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i22.i32.i32, i22 %phi_mul352_load, i32 14, i32 21" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 82 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i8 %tmp_12" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 83 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (3.33ns)   --->   "%stream_read_to_compute_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %stream_read_to_compute" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:34]   --->   Operation 84 'read' 'stream_read_to_compute_read' <Predicate = true> <Delay = 3.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%input_pack_i = trunc i128 %stream_read_to_compute_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:34]   --->   Operation 85 'trunc' 'input_pack_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%input_pack_q = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 16, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:34]   --->   Operation 86 'partselect' 'input_pack_q' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sample_i_8 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 32, i32 47" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:34]   --->   Operation 87 'partselect' 'sample_i_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sample_q_8 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 48, i32 63" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:34]   --->   Operation 88 'partselect' 'sample_q_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%sample_i_12 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 64, i32 79" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:34]   --->   Operation 89 'partselect' 'sample_i_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sample_q_12 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 80, i32 95" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:34]   --->   Operation 90 'partselect' 'sample_q_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sample_i_14 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 96, i32 111" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:34]   --->   Operation 91 'partselect' 'sample_i_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sample_q_14 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 112, i32 127" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:34]   --->   Operation 92 'partselect' 'sample_q_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 93 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 94 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 95 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 96 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 97 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 98 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 99 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 100 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 101 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 102 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 103 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 104 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 105 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 106 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 107 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 108 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 109 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 110 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 111 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 112 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 113 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 114 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 115 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 116 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 117 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 118 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 119 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 120 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 121 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 122 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 123 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 124 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln31_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 125 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr' <Predicate = (trunc_ln31 == 0)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln31_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 126 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr' <Predicate = (trunc_ln31 == 1)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln31_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 127 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr' <Predicate = (trunc_ln31 == 2)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln31_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 128 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr' <Predicate = (trunc_ln31 == 3)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln31_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 129 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr' <Predicate = (trunc_ln31 == 4)> <Delay = 0.00>
ST_2 : Operation 130 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 130 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load' <Predicate = (trunc_ln31 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 131 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 131 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load' <Predicate = (trunc_ln31 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 132 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 132 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load' <Predicate = (trunc_ln31 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 133 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 133 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load' <Predicate = (trunc_ln31 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 134 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 134 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load' <Predicate = (trunc_ln31 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i9 %tmp_14" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 135 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln60" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 136 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1' <Predicate = (trunc_ln31 == 1)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln60" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 137 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1' <Predicate = (trunc_ln31 == 2)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln60" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 138 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1' <Predicate = (trunc_ln31 == 3)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln60" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 139 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1' <Predicate = (trunc_ln31 == 4)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln60" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 140 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1' <Predicate = (trunc_ln31 == 0)> <Delay = 0.00>
ST_2 : Operation 141 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 141 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1' <Predicate = (trunc_ln31 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 142 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 142 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1' <Predicate = (trunc_ln31 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 143 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 143 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1' <Predicate = (trunc_ln31 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 144 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 144 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1' <Predicate = (trunc_ln31 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 145 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 145 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1' <Predicate = (trunc_ln31 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i10 %tmp_23" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 146 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln60_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 147 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2' <Predicate = (trunc_ln31 == 2)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln60_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 148 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2' <Predicate = (trunc_ln31 == 3)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln60_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 149 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2' <Predicate = (trunc_ln31 == 4)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln60_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 150 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2' <Predicate = (trunc_ln31 == 0)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln60_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 151 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2' <Predicate = (trunc_ln31 == 1)> <Delay = 0.00>
ST_2 : Operation 152 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 152 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2' <Predicate = (trunc_ln31 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 153 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 153 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2' <Predicate = (trunc_ln31 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 154 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 154 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2' <Predicate = (trunc_ln31 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 155 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 155 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2' <Predicate = (trunc_ln31 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 156 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 156 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2' <Predicate = (trunc_ln31 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 157 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 157 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 158 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 158 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 159 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 159 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 160 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 160 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 161 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 161 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 162 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 162 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 163 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 163 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 164 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 164 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 165 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %input_pack_i, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 165 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 166 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %input_pack_q, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 166 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 167 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %input_pack_i, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 168 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 169 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %input_pack_q, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 169 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 170 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %input_pack_i, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 171 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 172 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %input_pack_q, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 172 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 173 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %input_pack_i, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 174 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 175 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %input_pack_q, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 175 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 176 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i10 %tmp" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 177 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln60_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 178 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3' <Predicate = (trunc_ln31 == 3)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln60_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 179 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3' <Predicate = (trunc_ln31 == 4)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln60_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 180 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3' <Predicate = (trunc_ln31 == 0)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln60_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 181 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3' <Predicate = (trunc_ln31 == 1)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln60_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 182 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3' <Predicate = (trunc_ln31 == 2)> <Delay = 0.00>
ST_2 : Operation 183 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 183 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3' <Predicate = (trunc_ln31 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 184 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 184 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3' <Predicate = (trunc_ln31 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 185 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 185 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3' <Predicate = (trunc_ln31 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 186 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 186 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3' <Predicate = (trunc_ln31 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 187 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 187 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3' <Predicate = (trunc_ln31 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 188 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 188 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 189 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 189 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 190 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 190 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 191 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 191 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 192 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 192 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 193 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 193 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 194 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 194 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 195 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 195 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 196 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_i_8, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 196 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 197 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_q_8, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 197 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.1.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 198 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_i_8, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 199 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 200 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_q_8, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 200 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.1.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 201 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_i_8, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 202 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 203 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_q_8, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 203 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.1.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 204 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_i_8, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 205 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 206 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_q_8, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 206 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.1.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 207 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 0.00>
ST_2 : Operation 208 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 208 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 209 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 209 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 210 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 210 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 211 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 211 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 212 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 212 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 213 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 213 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 214 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 214 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 215 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 215 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 216 [1/1] (1.20ns)   --->   "%switch_ln40 = switch i2 %write_bank_idx_load_read, void %arrayidx173.1.2.case.3, i2 0, void %arrayidx173.1.2.case.0, i2 1, void %arrayidx173.1.2.case.1, i2 2, void %arrayidx173.1.2.case.2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 216 'switch' 'switch_ln40' <Predicate = true> <Delay = 1.20>
ST_2 : Operation 217 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_i_12, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 217 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 218 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_q_12, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 218 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.2.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 219 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_i_12, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 220 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 221 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_q_12, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 221 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.2.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 222 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_i_12, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 223 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 224 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_q_12, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 224 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.2.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 225 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_i_12, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 226 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 227 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_q_12, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 227 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.2.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 228 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 0.00>
ST_2 : Operation 229 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 229 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 230 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 230 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 231 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 231 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 232 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 232 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 233 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 233 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 234 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 234 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 235 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 235 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 236 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 236 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 237 [1/1] (1.20ns)   --->   "%switch_ln40 = switch i2 %write_bank_idx_load_read, void %arrayidx173.1.3.case.3, i2 0, void %arrayidx173.1.3.case.0, i2 1, void %arrayidx173.1.3.case.1, i2 2, void %arrayidx173.1.3.case.2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 237 'switch' 'switch_ln40' <Predicate = true> <Delay = 1.20>
ST_2 : Operation 238 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_i_14, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 238 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 239 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_q_14, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 239 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.3.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 240 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_i_14, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 241 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 242 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_q_14, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 242 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.3.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 243 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_i_14, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 244 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 245 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_q_14, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 245 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.3.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 246 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_i_14, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 247 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 248 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_q_14, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 248 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.3.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 249 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (1.29ns)   --->   "%store_ln31 = store i22 %add_ln31_1, i22 %phi_mul352" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 250 'store' 'store_ln31' <Predicate = true> <Delay = 1.29>

State 3 <SV = 2> <Delay = 5.13>
ST_3 : Operation 251 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 251 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load' <Predicate = (trunc_ln31 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 252 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 252 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load' <Predicate = (trunc_ln31 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 253 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 253 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load' <Predicate = (trunc_ln31 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 254 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 254 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load' <Predicate = (trunc_ln31 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 255 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 255 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load' <Predicate = (trunc_ln31 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 256 [1/1] (1.37ns)   --->   "%w = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load, i3 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load, i3 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load, i3 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load, i3 4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load, i16 0, i3 %trunc_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 256 'sparsemux' 'w' <Predicate = true> <Delay = 1.37> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 257 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1' <Predicate = (trunc_ln31 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 258 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 258 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1' <Predicate = (trunc_ln31 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 259 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 259 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1' <Predicate = (trunc_ln31 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 260 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 260 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1' <Predicate = (trunc_ln31 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 261 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 261 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1' <Predicate = (trunc_ln31 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 262 [1/1] (1.37ns)   --->   "%w_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1, i3 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1, i3 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1, i3 4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1, i3 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1, i16 0, i3 %trunc_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 262 'sparsemux' 'w_1' <Predicate = true> <Delay = 1.37> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 263 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2' <Predicate = (trunc_ln31 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 264 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 264 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2' <Predicate = (trunc_ln31 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 265 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 265 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2' <Predicate = (trunc_ln31 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 266 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 266 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2' <Predicate = (trunc_ln31 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 267 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 267 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2' <Predicate = (trunc_ln31 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 268 [1/1] (1.37ns)   --->   "%w_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2, i3 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2, i3 4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2, i3 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2, i3 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2, i16 0, i3 %trunc_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 268 'sparsemux' 'w_2' <Predicate = true> <Delay = 1.37> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln62_3 = sext i16 %w_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 269 'sext' 'sext_ln62_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 270 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 271 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 271 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 272 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 272 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 273 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 273 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 274 [1/1] (1.35ns)   --->   "%sample_i_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 274 'sparsemux' 'sample_i_1' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (1.35ns)   --->   "%sample_i_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 275 'sparsemux' 'sample_i_2' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln62_5 = sext i16 %sample_i_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 276 'sext' 'sext_ln62_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 277 [3/3] (0.98ns) (grouped into DSP with root node add_ln62_1)   --->   "%mul_ln62_2 = mul i32 %sext_ln62_5, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 277 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 278 [1/1] (1.35ns)   --->   "%sample_i_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 278 'sparsemux' 'sample_i_3' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 279 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 280 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 280 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 281 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 281 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 282 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 282 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 283 [1/1] (1.35ns)   --->   "%sample_q_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 283 'sparsemux' 'sample_q_1' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 284 [1/1] (1.35ns)   --->   "%sample_q_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 284 'sparsemux' 'sample_q_2' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln63_2 = sext i16 %sample_q_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 285 'sext' 'sext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 286 [3/3] (0.98ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln63_2 = mul i32 %sext_ln63_2, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 286 'mul' 'mul_ln63_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 287 [1/1] (1.35ns)   --->   "%sample_q_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 287 'sparsemux' 'sample_q_3' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 288 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 288 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3' <Predicate = (trunc_ln31 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 289 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 289 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3' <Predicate = (trunc_ln31 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 290 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 290 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3' <Predicate = (trunc_ln31 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 291 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 291 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3' <Predicate = (trunc_ln31 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 292 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 292 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3' <Predicate = (trunc_ln31 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 293 [1/1] (1.37ns)   --->   "%w_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3, i3 4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3, i3 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3, i3 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3, i3 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3, i16 0, i3 %trunc_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 293 'sparsemux' 'w_3' <Predicate = true> <Delay = 1.37> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 294 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 295 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 295 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 296 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 296 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 297 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 297 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 298 [1/1] (1.35ns)   --->   "%sample_i_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 298 'sparsemux' 'sample_i_5' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (1.35ns)   --->   "%sample_i_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 299 'sparsemux' 'sample_i_6' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln62_11 = sext i16 %sample_i_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 300 'sext' 'sext_ln62_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [3/3] (0.98ns) (grouped into DSP with root node add_ln62_5)   --->   "%mul_ln62_6 = mul i32 %sext_ln62_11, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 301 'mul' 'mul_ln62_6' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 302 [1/1] (1.35ns)   --->   "%sample_i_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 302 'sparsemux' 'sample_i_7' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 303 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 304 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 304 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 305 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 305 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 306 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 306 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 307 [1/1] (1.35ns)   --->   "%sample_q_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 307 'sparsemux' 'sample_q_5' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (1.35ns)   --->   "%sample_q_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 308 'sparsemux' 'sample_q_6' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln63_7 = sext i16 %sample_q_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 309 'sext' 'sext_ln63_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [3/3] (0.98ns) (grouped into DSP with root node add_ln63_5)   --->   "%mul_ln63_6 = mul i32 %sext_ln63_7, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 310 'mul' 'mul_ln63_6' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 311 [1/1] (1.35ns)   --->   "%sample_q_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 311 'sparsemux' 'sample_q_7' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 312 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 313 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 313 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 314 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 314 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 315 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 315 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 316 [1/1] (1.35ns)   --->   "%sample_i_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 316 'sparsemux' 'sample_i_9' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (1.35ns)   --->   "%sample_i = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 317 'sparsemux' 'sample_i' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln62_16 = sext i16 %sample_i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 318 'sext' 'sext_ln62_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 319 [3/3] (0.98ns) (grouped into DSP with root node add_ln62_8)   --->   "%mul_ln62_10 = mul i32 %sext_ln62_16, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 319 'mul' 'mul_ln62_10' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 320 [1/1] (1.35ns)   --->   "%sample_i_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 320 'sparsemux' 'sample_i_13' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 321 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 322 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 322 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 323 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 323 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 324 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 324 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 325 [1/1] (1.35ns)   --->   "%sample_q_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 325 'sparsemux' 'sample_q_9' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (1.35ns)   --->   "%sample_q = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 326 'sparsemux' 'sample_q' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln63_12 = sext i16 %sample_q" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 327 'sext' 'sext_ln63_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 328 [3/3] (0.98ns) (grouped into DSP with root node add_ln63_8)   --->   "%mul_ln63_10 = mul i32 %sext_ln63_12, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 328 'mul' 'mul_ln63_10' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 329 [1/1] (1.35ns)   --->   "%sample_q_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 329 'sparsemux' 'sample_q_13' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 330 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 331 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 331 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 332 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 332 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 333 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 333 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 334 [1/1] (1.35ns)   --->   "%sample_i_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 334 'sparsemux' 'sample_i_16' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (1.35ns)   --->   "%sample_i_10 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 335 'sparsemux' 'sample_i_10' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln62_21 = sext i16 %sample_i_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 336 'sext' 'sext_ln62_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 337 [3/3] (0.98ns) (grouped into DSP with root node add_ln62_10)   --->   "%mul_ln62_14 = mul i32 %sext_ln62_21, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 337 'mul' 'mul_ln62_14' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 338 [1/1] (1.35ns)   --->   "%sample_i_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 338 'sparsemux' 'sample_i_11' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 339 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 340 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 340 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 341 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 341 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 342 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 342 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 343 [1/1] (1.35ns)   --->   "%sample_q_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 343 'sparsemux' 'sample_q_16' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 344 [1/1] (1.35ns)   --->   "%sample_q_10 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 344 'sparsemux' 'sample_q_10' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln63_17 = sext i16 %sample_q_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 345 'sext' 'sext_ln63_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 346 [3/3] (0.98ns) (grouped into DSP with root node add_ln63_10)   --->   "%mul_ln63_14 = mul i32 %sext_ln63_17, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 346 'mul' 'mul_ln63_14' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 347 [1/1] (1.35ns)   --->   "%sample_q_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 347 'sparsemux' 'sample_q_11' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.98>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln62_2 = sext i16 %w_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 348 'sext' 'sext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln62_4 = sext i16 %sample_i_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 349 'sext' 'sext_ln62_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 350 [3/3] (0.98ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62_1 = mul i32 %sext_ln62_4, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 350 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 351 [2/3] (0.98ns) (grouped into DSP with root node add_ln62_1)   --->   "%mul_ln62_2 = mul i32 %sext_ln62_5, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 351 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln63_1 = sext i16 %sample_q_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 352 'sext' 'sext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 353 [3/3] (0.98ns) (grouped into DSP with root node add_ln63)   --->   "%mul_ln63_1 = mul i32 %sext_ln63_1, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 353 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 354 [2/3] (0.98ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln63_2 = mul i32 %sext_ln63_2, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 354 'mul' 'mul_ln63_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln62_10 = sext i16 %sample_i_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 355 'sext' 'sext_ln62_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 356 [3/3] (0.98ns) (grouped into DSP with root node add_ln62_2)   --->   "%mul_ln62_5 = mul i32 %sext_ln62_10, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 356 'mul' 'mul_ln62_5' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 357 [2/3] (0.98ns) (grouped into DSP with root node add_ln62_5)   --->   "%mul_ln62_6 = mul i32 %sext_ln62_11, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 357 'mul' 'mul_ln62_6' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln63_6 = sext i16 %sample_q_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 358 'sext' 'sext_ln63_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 359 [3/3] (0.98ns) (grouped into DSP with root node add_ln63_2)   --->   "%mul_ln63_5 = mul i32 %sext_ln63_6, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 359 'mul' 'mul_ln63_5' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 360 [2/3] (0.98ns) (grouped into DSP with root node add_ln63_5)   --->   "%mul_ln63_6 = mul i32 %sext_ln63_7, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 360 'mul' 'mul_ln63_6' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln62_15 = sext i16 %sample_i_9" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 361 'sext' 'sext_ln62_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 362 [3/3] (0.98ns) (grouped into DSP with root node add_ln62_4)   --->   "%mul_ln62_9 = mul i32 %sext_ln62_15, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 362 'mul' 'mul_ln62_9' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 363 [2/3] (0.98ns) (grouped into DSP with root node add_ln62_8)   --->   "%mul_ln62_10 = mul i32 %sext_ln62_16, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 363 'mul' 'mul_ln62_10' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln63_11 = sext i16 %sample_q_9" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 364 'sext' 'sext_ln63_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 365 [3/3] (0.98ns) (grouped into DSP with root node add_ln63_4)   --->   "%mul_ln63_9 = mul i32 %sext_ln63_11, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 365 'mul' 'mul_ln63_9' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 366 [2/3] (0.98ns) (grouped into DSP with root node add_ln63_8)   --->   "%mul_ln63_10 = mul i32 %sext_ln63_12, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 366 'mul' 'mul_ln63_10' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln62_20 = sext i16 %sample_i_16" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 367 'sext' 'sext_ln62_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 368 [3/3] (0.98ns) (grouped into DSP with root node add_ln62_6)   --->   "%mul_ln62_13 = mul i32 %sext_ln62_20, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 368 'mul' 'mul_ln62_13' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 369 [2/3] (0.98ns) (grouped into DSP with root node add_ln62_10)   --->   "%mul_ln62_14 = mul i32 %sext_ln62_21, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 369 'mul' 'mul_ln62_14' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln63_16 = sext i16 %sample_q_16" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 370 'sext' 'sext_ln63_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 371 [3/3] (0.98ns) (grouped into DSP with root node add_ln63_6)   --->   "%mul_ln63_13 = mul i32 %sext_ln63_16, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 371 'mul' 'mul_ln63_13' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 372 [2/3] (0.98ns) (grouped into DSP with root node add_ln63_10)   --->   "%mul_ln63_14 = mul i32 %sext_ln63_17, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 372 'mul' 'mul_ln63_14' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.40>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i16 %input_pack_i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 373 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln62_1 = sext i16 %w" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 374 'sext' 'sext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 375 [1/1] (4.64ns)   --->   "%mul_ln62 = mul i32 %sext_ln62_1, i32 %sext_ln62" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 375 'mul' 'mul_ln62' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i16 %input_pack_q" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 376 'sext' 'sext_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 377 [1/1] (4.64ns)   --->   "%mul_ln63 = mul i32 %sext_ln62_1, i32 %sext_ln63" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 377 'mul' 'mul_ln63' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 378 [2/3] (0.98ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62_1 = mul i32 %sext_ln62_4, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 378 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 379 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_1)   --->   "%mul_ln62_2 = mul i32 %sext_ln62_5, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 379 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 380 [1/1] (0.00ns)   --->   "%mul_ln62_cast = sext i32 %mul_ln62" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 380 'sext' 'mul_ln62_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 381 [1/1] (0.00ns) (grouped into DSP with root node add_ln62_1)   --->   "%mul_ln62_2_cast = sext i32 %mul_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 381 'sext' 'mul_ln62_2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 382 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_1 = add i33 %mul_ln62_cast, i33 %mul_ln62_2_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 382 'add' 'add_ln62_1' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 383 [2/3] (0.98ns) (grouped into DSP with root node add_ln63)   --->   "%mul_ln63_1 = mul i32 %sext_ln63_1, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 383 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 384 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln63_2 = mul i32 %sext_ln63_2, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 384 'mul' 'mul_ln63_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 385 [1/1] (0.00ns)   --->   "%mul_ln63_cast = sext i32 %mul_ln63" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 385 'sext' 'mul_ln63_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 386 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln63_2_cast = sext i32 %mul_ln63_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 386 'sext' 'mul_ln63_2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 387 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_1 = add i33 %mul_ln63_cast, i33 %mul_ln63_2_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 387 'add' 'add_ln63_1' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln62_9 = sext i16 %sample_i_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 388 'sext' 'sext_ln62_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 389 [1/1] (4.64ns)   --->   "%mul_ln62_4 = mul i32 %sext_ln62_1, i32 %sext_ln62_9" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 389 'mul' 'mul_ln62_4' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln63_5 = sext i16 %sample_q_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 390 'sext' 'sext_ln63_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 391 [1/1] (4.64ns)   --->   "%mul_ln63_4 = mul i32 %sext_ln62_1, i32 %sext_ln63_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 391 'mul' 'mul_ln63_4' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 392 [2/3] (0.98ns) (grouped into DSP with root node add_ln62_2)   --->   "%mul_ln62_5 = mul i32 %sext_ln62_10, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 392 'mul' 'mul_ln62_5' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 393 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_5)   --->   "%mul_ln62_6 = mul i32 %sext_ln62_11, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 393 'mul' 'mul_ln62_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 394 [1/1] (0.00ns)   --->   "%mul_ln62_4_cast = sext i32 %mul_ln62_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 394 'sext' 'mul_ln62_4_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 395 [1/1] (0.00ns) (grouped into DSP with root node add_ln62_5)   --->   "%mul_ln62_6_cast = sext i32 %mul_ln62_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 395 'sext' 'mul_ln62_6_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 396 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_5 = add i33 %mul_ln62_4_cast, i33 %mul_ln62_6_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 396 'add' 'add_ln62_5' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 397 [2/3] (0.98ns) (grouped into DSP with root node add_ln63_2)   --->   "%mul_ln63_5 = mul i32 %sext_ln63_6, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 397 'mul' 'mul_ln63_5' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 398 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_5)   --->   "%mul_ln63_6 = mul i32 %sext_ln63_7, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 398 'mul' 'mul_ln63_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 399 [1/1] (0.00ns)   --->   "%mul_ln63_4_cast = sext i32 %mul_ln63_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 399 'sext' 'mul_ln63_4_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 400 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_5)   --->   "%mul_ln63_6_cast = sext i32 %mul_ln63_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 400 'sext' 'mul_ln63_6_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 401 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_5 = add i33 %mul_ln63_4_cast, i33 %mul_ln63_6_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 401 'add' 'add_ln63_5' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln62_14 = sext i16 %sample_i_12" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 402 'sext' 'sext_ln62_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 403 [1/1] (4.64ns)   --->   "%mul_ln62_8 = mul i32 %sext_ln62_1, i32 %sext_ln62_14" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 403 'mul' 'mul_ln62_8' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln63_10 = sext i16 %sample_q_12" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 404 'sext' 'sext_ln63_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 405 [1/1] (4.64ns)   --->   "%mul_ln63_8 = mul i32 %sext_ln62_1, i32 %sext_ln63_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 405 'mul' 'mul_ln63_8' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 406 [2/3] (0.98ns) (grouped into DSP with root node add_ln62_4)   --->   "%mul_ln62_9 = mul i32 %sext_ln62_15, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 406 'mul' 'mul_ln62_9' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 407 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_8)   --->   "%mul_ln62_10 = mul i32 %sext_ln62_16, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 407 'mul' 'mul_ln62_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 408 [1/1] (0.00ns)   --->   "%mul_ln62_8_cast = sext i32 %mul_ln62_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 408 'sext' 'mul_ln62_8_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 409 [1/1] (0.00ns) (grouped into DSP with root node add_ln62_8)   --->   "%mul_ln62_10_cast = sext i32 %mul_ln62_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 409 'sext' 'mul_ln62_10_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 410 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_8 = add i33 %mul_ln62_8_cast, i33 %mul_ln62_10_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 410 'add' 'add_ln62_8' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 411 [2/3] (0.98ns) (grouped into DSP with root node add_ln63_4)   --->   "%mul_ln63_9 = mul i32 %sext_ln63_11, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 411 'mul' 'mul_ln63_9' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 412 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_8)   --->   "%mul_ln63_10 = mul i32 %sext_ln63_12, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 412 'mul' 'mul_ln63_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%mul_ln63_8_cast = sext i32 %mul_ln63_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 413 'sext' 'mul_ln63_8_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_8)   --->   "%mul_ln63_10_cast = sext i32 %mul_ln63_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 414 'sext' 'mul_ln63_10_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 415 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_8 = add i33 %mul_ln63_8_cast, i33 %mul_ln63_10_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 415 'add' 'add_ln63_8' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln62_19 = sext i16 %sample_i_14" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 416 'sext' 'sext_ln62_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 417 [1/1] (4.64ns)   --->   "%mul_ln62_12 = mul i32 %sext_ln62_1, i32 %sext_ln62_19" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 417 'mul' 'mul_ln62_12' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln63_15 = sext i16 %sample_q_14" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 418 'sext' 'sext_ln63_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 419 [1/1] (4.64ns)   --->   "%mul_ln63_12 = mul i32 %sext_ln62_1, i32 %sext_ln63_15" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 419 'mul' 'mul_ln63_12' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 420 [2/3] (0.98ns) (grouped into DSP with root node add_ln62_6)   --->   "%mul_ln62_13 = mul i32 %sext_ln62_20, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 420 'mul' 'mul_ln62_13' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 421 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_10)   --->   "%mul_ln62_14 = mul i32 %sext_ln62_21, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 421 'mul' 'mul_ln62_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 422 [1/1] (0.00ns)   --->   "%mul_ln62_12_cast = sext i32 %mul_ln62_12" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 422 'sext' 'mul_ln62_12_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 423 [1/1] (0.00ns) (grouped into DSP with root node add_ln62_10)   --->   "%mul_ln62_14_cast = sext i32 %mul_ln62_14" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 423 'sext' 'mul_ln62_14_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 424 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_10 = add i33 %mul_ln62_12_cast, i33 %mul_ln62_14_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 424 'add' 'add_ln62_10' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 425 [2/3] (0.98ns) (grouped into DSP with root node add_ln63_6)   --->   "%mul_ln63_13 = mul i32 %sext_ln63_16, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 425 'mul' 'mul_ln63_13' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 426 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_10)   --->   "%mul_ln63_14 = mul i32 %sext_ln63_17, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 426 'mul' 'mul_ln63_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 427 [1/1] (0.00ns)   --->   "%mul_ln63_12_cast = sext i32 %mul_ln63_12" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 427 'sext' 'mul_ln63_12_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 428 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_10)   --->   "%mul_ln63_14_cast = sext i32 %mul_ln63_14" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 428 'sext' 'mul_ln63_14_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 429 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_10 = add i33 %mul_ln63_12_cast, i33 %mul_ln63_14_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 429 'add' 'add_ln63_10' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.64>
ST_6 : Operation 430 [1/3] (0.00ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62_1 = mul i32 %sext_ln62_4, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 430 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 431 [1/1] (0.00ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62_1_cast = sext i32 %mul_ln62_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 431 'sext' 'mul_ln62_1_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 432 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_1 = add i33 %mul_ln62_cast, i33 %mul_ln62_2_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 432 'add' 'add_ln62_1' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 433 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62 = add i33 %add_ln62_1, i33 %mul_ln62_1_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 433 'add' 'add_ln62' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 434 [1/3] (0.00ns) (grouped into DSP with root node add_ln63)   --->   "%mul_ln63_1 = mul i32 %sext_ln63_1, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 434 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 435 [1/1] (0.00ns) (grouped into DSP with root node add_ln63)   --->   "%mul_ln63_1_cast = sext i32 %mul_ln63_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 435 'sext' 'mul_ln63_1_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 436 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_1 = add i33 %mul_ln63_cast, i33 %mul_ln63_2_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 436 'add' 'add_ln63_1' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 437 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63 = add i33 %add_ln63_1, i33 %mul_ln63_1_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 437 'add' 'add_ln63' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln62_6 = sext i16 %sample_i_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 438 'sext' 'sext_ln62_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln62_7 = sext i16 %w_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 439 'sext' 'sext_ln62_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 440 [1/1] (4.64ns)   --->   "%mul_ln62_3 = mul i32 %sext_ln62_7, i32 %sext_ln62_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 440 'mul' 'mul_ln62_3' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln63_3 = sext i16 %sample_q_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 441 'sext' 'sext_ln63_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 442 [1/1] (4.64ns)   --->   "%mul_ln63_3 = mul i32 %sext_ln62_7, i32 %sext_ln63_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 442 'mul' 'mul_ln63_3' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 443 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_2)   --->   "%mul_ln62_5 = mul i32 %sext_ln62_10, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 443 'mul' 'mul_ln62_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 444 [1/1] (0.00ns) (grouped into DSP with root node add_ln62_2)   --->   "%mul_ln62_5_cast = sext i32 %mul_ln62_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 444 'sext' 'mul_ln62_5_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 445 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_5 = add i33 %mul_ln62_4_cast, i33 %mul_ln62_6_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 445 'add' 'add_ln62_5' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 446 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_2 = add i33 %add_ln62_5, i33 %mul_ln62_5_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 446 'add' 'add_ln62_2' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 447 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_2)   --->   "%mul_ln63_5 = mul i32 %sext_ln63_6, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 447 'mul' 'mul_ln63_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 448 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_2)   --->   "%mul_ln63_5_cast = sext i32 %mul_ln63_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 448 'sext' 'mul_ln63_5_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 449 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_5 = add i33 %mul_ln63_4_cast, i33 %mul_ln63_6_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 449 'add' 'add_ln63_5' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 450 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_2 = add i33 %add_ln63_5, i33 %mul_ln63_5_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 450 'add' 'add_ln63_2' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln62_12 = sext i16 %sample_i_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 451 'sext' 'sext_ln62_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 452 [1/1] (4.64ns)   --->   "%mul_ln62_7 = mul i32 %sext_ln62_12, i32 %sext_ln62_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 452 'mul' 'mul_ln62_7' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln63_8 = sext i16 %sample_q_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 453 'sext' 'sext_ln63_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 454 [1/1] (4.64ns)   --->   "%mul_ln63_7 = mul i32 %sext_ln63_8, i32 %sext_ln62_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 454 'mul' 'mul_ln63_7' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 455 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_4)   --->   "%mul_ln62_9 = mul i32 %sext_ln62_15, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 455 'mul' 'mul_ln62_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 456 [1/1] (0.00ns) (grouped into DSP with root node add_ln62_4)   --->   "%mul_ln62_9_cast = sext i32 %mul_ln62_9" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 456 'sext' 'mul_ln62_9_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 457 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_8 = add i33 %mul_ln62_8_cast, i33 %mul_ln62_10_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 457 'add' 'add_ln62_8' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 458 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_4 = add i33 %add_ln62_8, i33 %mul_ln62_9_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 458 'add' 'add_ln62_4' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 459 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_4)   --->   "%mul_ln63_9 = mul i32 %sext_ln63_11, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 459 'mul' 'mul_ln63_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 460 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_4)   --->   "%mul_ln63_9_cast = sext i32 %mul_ln63_9" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 460 'sext' 'mul_ln63_9_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 461 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_8 = add i33 %mul_ln63_8_cast, i33 %mul_ln63_10_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 461 'add' 'add_ln63_8' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 462 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_4 = add i33 %add_ln63_8, i33 %mul_ln63_9_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 462 'add' 'add_ln63_4' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln62_17 = sext i16 %sample_i_13" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 463 'sext' 'sext_ln62_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 464 [1/1] (4.64ns)   --->   "%mul_ln62_11 = mul i32 %sext_ln62_17, i32 %sext_ln62_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 464 'mul' 'mul_ln62_11' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln63_13 = sext i16 %sample_q_13" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 465 'sext' 'sext_ln63_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 466 [1/1] (4.64ns)   --->   "%mul_ln63_11 = mul i32 %sext_ln63_13, i32 %sext_ln62_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 466 'mul' 'mul_ln63_11' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 467 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_6)   --->   "%mul_ln62_13 = mul i32 %sext_ln62_20, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 467 'mul' 'mul_ln62_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 468 [1/1] (0.00ns) (grouped into DSP with root node add_ln62_6)   --->   "%mul_ln62_13_cast = sext i32 %mul_ln62_13" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 468 'sext' 'mul_ln62_13_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 469 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_10 = add i33 %mul_ln62_12_cast, i33 %mul_ln62_14_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 469 'add' 'add_ln62_10' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 470 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_6 = add i33 %add_ln62_10, i33 %mul_ln62_13_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 470 'add' 'add_ln62_6' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 471 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_6)   --->   "%mul_ln63_13 = mul i32 %sext_ln63_16, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 471 'mul' 'mul_ln63_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 472 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_6)   --->   "%mul_ln63_13_cast = sext i32 %mul_ln63_13" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 472 'sext' 'mul_ln63_13_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 473 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_10 = add i33 %mul_ln63_12_cast, i33 %mul_ln63_14_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 473 'add' 'add_ln63_10' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 474 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_6 = add i33 %add_ln63_10, i33 %mul_ln63_13_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 474 'add' 'add_ln63_6' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln62_22 = sext i16 %sample_i_11" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 475 'sext' 'sext_ln62_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 476 [1/1] (4.64ns)   --->   "%mul_ln62_15 = mul i32 %sext_ln62_22, i32 %sext_ln62_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 476 'mul' 'mul_ln62_15' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln63_18 = sext i16 %sample_q_11" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 477 'sext' 'sext_ln63_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 478 [1/1] (4.64ns)   --->   "%mul_ln63_15 = mul i32 %sext_ln63_18, i32 %sext_ln62_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 478 'mul' 'mul_ln63_15' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.82>
ST_7 : Operation 479 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:32]   --->   Operation 479 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 480 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 480 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 481 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 481 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 482 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62 = add i33 %add_ln62_1, i33 %mul_ln62_1_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 482 'add' 'add_ln62' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 483 [1/1] (0.00ns)   --->   "%acc_i_1 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i33.i6, i33 %add_ln62, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 483 'bitconcatenate' 'acc_i_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln62_8 = sext i39 %acc_i_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 484 'sext' 'sext_ln62_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 485 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63 = add i33 %add_ln63_1, i33 %mul_ln63_1_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 485 'add' 'add_ln63' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 486 [1/1] (0.00ns)   --->   "%acc_q_1 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i33.i6, i33 %add_ln63, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 486 'bitconcatenate' 'acc_q_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln63_4 = sext i39 %acc_q_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 487 'sext' 'sext_ln63_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 488 [1/1] (0.00ns)   --->   "%shl_ln62_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %mul_ln62_3, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 488 'bitconcatenate' 'shl_ln62_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln62_13 = sext i38 %shl_ln62_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 489 'sext' 'sext_ln62_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 490 [1/1] (2.06ns)   --->   "%acc_i = add i40 %sext_ln62_8, i40 %sext_ln62_13" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 490 'add' 'acc_i' <Predicate = true> <Delay = 2.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 491 [1/1] (0.00ns)   --->   "%shl_ln63_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %mul_ln63_3, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 491 'bitconcatenate' 'shl_ln63_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln63_9 = sext i38 %shl_ln63_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 492 'sext' 'sext_ln63_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 493 [1/1] (2.06ns)   --->   "%acc_q = add i40 %sext_ln63_4, i40 %sext_ln63_9" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 493 'add' 'acc_q' <Predicate = true> <Delay = 2.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_i, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 494 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node result_pack_i)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %acc_i, i32 21, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 495 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_i, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 496 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_s = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32.i32, i40 %acc_i, i32 37, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 497 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 498 [1/1] (0.76ns)   --->   "%icmp_ln66 = icmp_ne  i3 %tmp_s, i3 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 498 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node and_ln66)   --->   "%or_ln66 = or i1 %tmp_25, i1 %icmp_ln66" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 499 'or' 'or_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node and_ln66)   --->   "%xor_ln66 = xor i1 %tmp_24, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 500 'xor' 'xor_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 501 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln66 = and i1 %or_ln66, i1 %xor_ln66" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 501 'and' 'and_ln66' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_3)   --->   "%xor_ln66_1 = xor i1 %tmp_25, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 502 'xor' 'xor_ln66_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 503 [1/1] (0.76ns)   --->   "%icmp_ln66_1 = icmp_ne  i3 %tmp_s, i3 7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 503 'icmp' 'icmp_ln66_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i15 @_ssdm_op_PartSelect.i15.i40.i32.i32, i40 %acc_i, i32 21, i32 35" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 504 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 505 [1/1] (1.53ns)   --->   "%icmp_ln66_2 = icmp_eq  i15 %tmp_2, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 505 'icmp' 'icmp_ln66_2' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_3)   --->   "%or_ln66_1 = or i1 %icmp_ln66_2, i1 %xor_ln66_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 506 'or' 'or_ln66_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_3)   --->   "%or_ln66_2 = or i1 %or_ln66_1, i1 %icmp_ln66_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 507 'or' 'or_ln66_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_3)   --->   "%and_ln66_1 = and i1 %or_ln66_2, i1 %tmp_24" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 508 'and' 'and_ln66_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node result_pack_i)   --->   "%select_ln66 = select i1 %and_ln66, i16 32767, i16 32769" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 509 'select' 'select_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 510 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln66_3 = or i1 %and_ln66, i1 %and_ln66_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 510 'or' 'or_ln66_3' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 511 [1/1] (0.62ns) (out node of the LUT)   --->   "%result_pack_i = select i1 %or_ln66_3, i16 %select_ln66, i16 %trunc_ln2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 511 'select' 'result_pack_i' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_q, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 512 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node result_pack_q)   --->   "%trunc_ln3 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %acc_q, i32 21, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 513 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_q, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 514 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32.i32, i40 %acc_q, i32 37, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 515 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 516 [1/1] (0.76ns)   --->   "%icmp_ln67 = icmp_ne  i3 %tmp_3, i3 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 516 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node and_ln67)   --->   "%or_ln67 = or i1 %tmp_27, i1 %icmp_ln67" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 517 'or' 'or_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node and_ln67)   --->   "%xor_ln67 = xor i1 %tmp_26, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 518 'xor' 'xor_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 519 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln67 = and i1 %or_ln67, i1 %xor_ln67" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 519 'and' 'and_ln67' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_3)   --->   "%xor_ln67_1 = xor i1 %tmp_27, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 520 'xor' 'xor_ln67_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 521 [1/1] (0.76ns)   --->   "%icmp_ln67_1 = icmp_ne  i3 %tmp_3, i3 7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 521 'icmp' 'icmp_ln67_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i15 @_ssdm_op_PartSelect.i15.i40.i32.i32, i40 %acc_q, i32 21, i32 35" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 522 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 523 [1/1] (1.53ns)   --->   "%icmp_ln67_2 = icmp_eq  i15 %tmp_4, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 523 'icmp' 'icmp_ln67_2' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_3)   --->   "%or_ln67_1 = or i1 %icmp_ln67_2, i1 %xor_ln67_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 524 'or' 'or_ln67_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_3)   --->   "%or_ln67_2 = or i1 %or_ln67_1, i1 %icmp_ln67_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 525 'or' 'or_ln67_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_3)   --->   "%and_ln67_1 = and i1 %or_ln67_2, i1 %tmp_26" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 526 'and' 'and_ln67_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node result_pack_q)   --->   "%select_ln67 = select i1 %and_ln67, i16 32767, i16 32769" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 527 'select' 'select_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 528 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln67_3 = or i1 %and_ln67, i1 %and_ln67_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 528 'or' 'or_ln67_3' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 529 [1/1] (0.62ns) (out node of the LUT)   --->   "%result_pack_q = select i1 %or_ln67_3, i16 %select_ln67, i16 %trunc_ln3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 529 'select' 'result_pack_q' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 530 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_2 = add i33 %add_ln62_5, i33 %mul_ln62_5_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 530 'add' 'add_ln62_2' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 531 [1/1] (0.00ns)   --->   "%acc_i_2 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i33.i6, i33 %add_ln62_2, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 531 'bitconcatenate' 'acc_i_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln62_18 = sext i39 %acc_i_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 532 'sext' 'sext_ln62_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 533 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_2 = add i33 %add_ln63_5, i33 %mul_ln63_5_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 533 'add' 'add_ln63_2' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 534 [1/1] (0.00ns)   --->   "%acc_q_2 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i33.i6, i33 %add_ln63_2, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 534 'bitconcatenate' 'acc_q_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln63_14 = sext i39 %acc_q_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 535 'sext' 'sext_ln63_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 536 [1/1] (0.00ns)   --->   "%shl_ln62_3 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %mul_ln62_7, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 536 'bitconcatenate' 'shl_ln62_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln62_23 = sext i38 %shl_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 537 'sext' 'sext_ln62_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 538 [1/1] (2.06ns)   --->   "%acc_i_3 = add i40 %sext_ln62_18, i40 %sext_ln62_23" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 538 'add' 'acc_i_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 539 [1/1] (0.00ns)   --->   "%shl_ln63_3 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %mul_ln63_7, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 539 'bitconcatenate' 'shl_ln63_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln63_19 = sext i38 %shl_ln63_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 540 'sext' 'sext_ln63_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 541 [1/1] (2.06ns)   --->   "%acc_q_3 = add i40 %sext_ln63_14, i40 %sext_ln63_19" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 541 'add' 'acc_q_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_i_3, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 542 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node result_pack_i_1)   --->   "%trunc_ln66_1 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %acc_i_3, i32 21, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 543 'partselect' 'trunc_ln66_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_i_3, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 544 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32.i32, i40 %acc_i_3, i32 37, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 545 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 546 [1/1] (0.76ns)   --->   "%icmp_ln66_3 = icmp_ne  i3 %tmp_5, i3 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 546 'icmp' 'icmp_ln66_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_2)   --->   "%or_ln66_4 = or i1 %tmp_29, i1 %icmp_ln66_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 547 'or' 'or_ln66_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_2)   --->   "%xor_ln66_2 = xor i1 %tmp_28, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 548 'xor' 'xor_ln66_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 549 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln66_2 = and i1 %or_ln66_4, i1 %xor_ln66_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 549 'and' 'and_ln66_2' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_7)   --->   "%xor_ln66_3 = xor i1 %tmp_29, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 550 'xor' 'xor_ln66_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 551 [1/1] (0.76ns)   --->   "%icmp_ln66_4 = icmp_ne  i3 %tmp_5, i3 7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 551 'icmp' 'icmp_ln66_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i15 @_ssdm_op_PartSelect.i15.i40.i32.i32, i40 %acc_i_3, i32 21, i32 35" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 552 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 553 [1/1] (1.53ns)   --->   "%icmp_ln66_5 = icmp_eq  i15 %tmp_6, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 553 'icmp' 'icmp_ln66_5' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_7)   --->   "%or_ln66_5 = or i1 %icmp_ln66_5, i1 %xor_ln66_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 554 'or' 'or_ln66_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_7)   --->   "%or_ln66_6 = or i1 %or_ln66_5, i1 %icmp_ln66_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 555 'or' 'or_ln66_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_7)   --->   "%and_ln66_3 = and i1 %or_ln66_6, i1 %tmp_28" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 556 'and' 'and_ln66_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node result_pack_i_1)   --->   "%select_ln66_2 = select i1 %and_ln66_2, i16 32767, i16 32769" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 557 'select' 'select_ln66_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 558 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln66_7 = or i1 %and_ln66_2, i1 %and_ln66_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 558 'or' 'or_ln66_7' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 559 [1/1] (0.62ns) (out node of the LUT)   --->   "%result_pack_i_1 = select i1 %or_ln66_7, i16 %select_ln66_2, i16 %trunc_ln66_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 559 'select' 'result_pack_i_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_q_3, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 560 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node result_pack_q_1)   --->   "%trunc_ln67_1 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %acc_q_3, i32 21, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 561 'partselect' 'trunc_ln67_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_q_3, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 562 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32.i32, i40 %acc_q_3, i32 37, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 563 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 564 [1/1] (0.76ns)   --->   "%icmp_ln67_3 = icmp_ne  i3 %tmp_7, i3 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 564 'icmp' 'icmp_ln67_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node and_ln67_2)   --->   "%or_ln67_4 = or i1 %tmp_31, i1 %icmp_ln67_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 565 'or' 'or_ln67_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node and_ln67_2)   --->   "%xor_ln67_2 = xor i1 %tmp_30, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 566 'xor' 'xor_ln67_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 567 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln67_2 = and i1 %or_ln67_4, i1 %xor_ln67_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 567 'and' 'and_ln67_2' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_7)   --->   "%xor_ln67_3 = xor i1 %tmp_31, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 568 'xor' 'xor_ln67_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 569 [1/1] (0.76ns)   --->   "%icmp_ln67_4 = icmp_ne  i3 %tmp_7, i3 7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 569 'icmp' 'icmp_ln67_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i15 @_ssdm_op_PartSelect.i15.i40.i32.i32, i40 %acc_q_3, i32 21, i32 35" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 570 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 571 [1/1] (1.53ns)   --->   "%icmp_ln67_5 = icmp_eq  i15 %tmp_8, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 571 'icmp' 'icmp_ln67_5' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_7)   --->   "%or_ln67_5 = or i1 %icmp_ln67_5, i1 %xor_ln67_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 572 'or' 'or_ln67_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_7)   --->   "%or_ln67_6 = or i1 %or_ln67_5, i1 %icmp_ln67_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 573 'or' 'or_ln67_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_7)   --->   "%and_ln67_3 = and i1 %or_ln67_6, i1 %tmp_30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 574 'and' 'and_ln67_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node result_pack_q_1)   --->   "%select_ln67_2 = select i1 %and_ln67_2, i16 32767, i16 32769" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 575 'select' 'select_ln67_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 576 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln67_7 = or i1 %and_ln67_2, i1 %and_ln67_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 576 'or' 'or_ln67_7' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 577 [1/1] (0.62ns) (out node of the LUT)   --->   "%result_pack_q_1 = select i1 %or_ln67_7, i16 %select_ln67_2, i16 %trunc_ln67_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 577 'select' 'result_pack_q_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 578 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_4 = add i33 %add_ln62_8, i33 %mul_ln62_9_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 578 'add' 'add_ln62_4' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 579 [1/1] (0.00ns)   --->   "%acc_i_4 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i33.i6, i33 %add_ln62_4, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 579 'bitconcatenate' 'acc_i_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln62_24 = sext i39 %acc_i_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 580 'sext' 'sext_ln62_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 581 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_4 = add i33 %add_ln63_8, i33 %mul_ln63_9_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 581 'add' 'add_ln63_4' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 582 [1/1] (0.00ns)   --->   "%acc_q_4 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i33.i6, i33 %add_ln63_4, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 582 'bitconcatenate' 'acc_q_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln63_20 = sext i39 %acc_q_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 583 'sext' 'sext_ln63_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 584 [1/1] (0.00ns)   --->   "%shl_ln62_5 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %mul_ln62_11, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 584 'bitconcatenate' 'shl_ln62_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln62_25 = sext i38 %shl_ln62_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 585 'sext' 'sext_ln62_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 586 [1/1] (2.06ns)   --->   "%acc_i_5 = add i40 %sext_ln62_24, i40 %sext_ln62_25" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 586 'add' 'acc_i_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 587 [1/1] (0.00ns)   --->   "%shl_ln63_5 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %mul_ln63_11, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 587 'bitconcatenate' 'shl_ln63_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln63_21 = sext i38 %shl_ln63_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 588 'sext' 'sext_ln63_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 589 [1/1] (2.06ns)   --->   "%acc_q_5 = add i40 %sext_ln63_20, i40 %sext_ln63_21" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 589 'add' 'acc_q_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_i_5, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 590 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node result_pack_i_2)   --->   "%trunc_ln66_2 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %acc_i_5, i32 21, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 591 'partselect' 'trunc_ln66_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_i_5, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 592 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32.i32, i40 %acc_i_5, i32 37, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 593 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 594 [1/1] (0.76ns)   --->   "%icmp_ln66_6 = icmp_ne  i3 %tmp_9, i3 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 594 'icmp' 'icmp_ln66_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_4)   --->   "%or_ln66_8 = or i1 %tmp_33, i1 %icmp_ln66_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 595 'or' 'or_ln66_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_4)   --->   "%xor_ln66_4 = xor i1 %tmp_32, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 596 'xor' 'xor_ln66_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 597 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln66_4 = and i1 %or_ln66_8, i1 %xor_ln66_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 597 'and' 'and_ln66_4' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_11)   --->   "%xor_ln66_5 = xor i1 %tmp_33, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 598 'xor' 'xor_ln66_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 599 [1/1] (0.76ns)   --->   "%icmp_ln66_7 = icmp_ne  i3 %tmp_9, i3 7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 599 'icmp' 'icmp_ln66_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i15 @_ssdm_op_PartSelect.i15.i40.i32.i32, i40 %acc_i_5, i32 21, i32 35" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 600 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 601 [1/1] (1.53ns)   --->   "%icmp_ln66_8 = icmp_eq  i15 %tmp_1, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 601 'icmp' 'icmp_ln66_8' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_11)   --->   "%or_ln66_9 = or i1 %icmp_ln66_8, i1 %xor_ln66_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 602 'or' 'or_ln66_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_11)   --->   "%or_ln66_10 = or i1 %or_ln66_9, i1 %icmp_ln66_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 603 'or' 'or_ln66_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_11)   --->   "%and_ln66_5 = and i1 %or_ln66_10, i1 %tmp_32" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 604 'and' 'and_ln66_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node result_pack_i_2)   --->   "%select_ln66_4 = select i1 %and_ln66_4, i16 32767, i16 32769" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 605 'select' 'select_ln66_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 606 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln66_11 = or i1 %and_ln66_4, i1 %and_ln66_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 606 'or' 'or_ln66_11' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 607 [1/1] (0.62ns) (out node of the LUT)   --->   "%result_pack_i_2 = select i1 %or_ln66_11, i16 %select_ln66_4, i16 %trunc_ln66_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 607 'select' 'result_pack_i_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_q_5, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 608 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node result_pack_q_2)   --->   "%trunc_ln67_2 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %acc_q_5, i32 21, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 609 'partselect' 'trunc_ln67_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_q_5, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 610 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32.i32, i40 %acc_q_5, i32 37, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 611 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 612 [1/1] (0.76ns)   --->   "%icmp_ln67_6 = icmp_ne  i3 %tmp_10, i3 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 612 'icmp' 'icmp_ln67_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node and_ln67_4)   --->   "%or_ln67_8 = or i1 %tmp_35, i1 %icmp_ln67_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 613 'or' 'or_ln67_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node and_ln67_4)   --->   "%xor_ln67_4 = xor i1 %tmp_34, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 614 'xor' 'xor_ln67_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 615 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln67_4 = and i1 %or_ln67_8, i1 %xor_ln67_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 615 'and' 'and_ln67_4' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_11)   --->   "%xor_ln67_5 = xor i1 %tmp_35, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 616 'xor' 'xor_ln67_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 617 [1/1] (0.76ns)   --->   "%icmp_ln67_7 = icmp_ne  i3 %tmp_10, i3 7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 617 'icmp' 'icmp_ln67_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i15 @_ssdm_op_PartSelect.i15.i40.i32.i32, i40 %acc_q_5, i32 21, i32 35" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 618 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 619 [1/1] (1.53ns)   --->   "%icmp_ln67_8 = icmp_eq  i15 %tmp_11, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 619 'icmp' 'icmp_ln67_8' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_11)   --->   "%or_ln67_9 = or i1 %icmp_ln67_8, i1 %xor_ln67_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 620 'or' 'or_ln67_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_11)   --->   "%or_ln67_10 = or i1 %or_ln67_9, i1 %icmp_ln67_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 621 'or' 'or_ln67_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_11)   --->   "%and_ln67_5 = and i1 %or_ln67_10, i1 %tmp_34" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 622 'and' 'and_ln67_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node result_pack_q_2)   --->   "%select_ln67_4 = select i1 %and_ln67_4, i16 32767, i16 32769" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 623 'select' 'select_ln67_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 624 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln67_11 = or i1 %and_ln67_4, i1 %and_ln67_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 624 'or' 'or_ln67_11' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 625 [1/1] (0.62ns) (out node of the LUT)   --->   "%result_pack_q_2 = select i1 %or_ln67_11, i16 %select_ln67_4, i16 %trunc_ln67_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 625 'select' 'result_pack_q_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 626 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_6 = add i33 %add_ln62_10, i33 %mul_ln62_13_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 626 'add' 'add_ln62_6' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 627 [1/1] (0.00ns)   --->   "%acc_i_6 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i33.i6, i33 %add_ln62_6, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 627 'bitconcatenate' 'acc_i_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln62_26 = sext i39 %acc_i_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 628 'sext' 'sext_ln62_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 629 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_6 = add i33 %add_ln63_10, i33 %mul_ln63_13_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 629 'add' 'add_ln63_6' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 630 [1/1] (0.00ns)   --->   "%acc_q_6 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i33.i6, i33 %add_ln63_6, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 630 'bitconcatenate' 'acc_q_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln63_22 = sext i39 %acc_q_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 631 'sext' 'sext_ln63_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 632 [1/1] (0.00ns)   --->   "%shl_ln62_7 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %mul_ln62_15, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 632 'bitconcatenate' 'shl_ln62_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln62_27 = sext i38 %shl_ln62_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 633 'sext' 'sext_ln62_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 634 [1/1] (2.06ns)   --->   "%acc_i_7 = add i40 %sext_ln62_26, i40 %sext_ln62_27" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 634 'add' 'acc_i_7' <Predicate = true> <Delay = 2.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 635 [1/1] (0.00ns)   --->   "%shl_ln63_7 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %mul_ln63_15, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 635 'bitconcatenate' 'shl_ln63_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln63_23 = sext i38 %shl_ln63_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 636 'sext' 'sext_ln63_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 637 [1/1] (2.06ns)   --->   "%acc_q_7 = add i40 %sext_ln63_22, i40 %sext_ln63_23" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 637 'add' 'acc_q_7' <Predicate = true> <Delay = 2.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_i_7, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 638 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node result_pack_i_3)   --->   "%trunc_ln66_3 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %acc_i_7, i32 21, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 639 'partselect' 'trunc_ln66_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_i_7, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 640 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32.i32, i40 %acc_i_7, i32 37, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 641 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 642 [1/1] (0.76ns)   --->   "%icmp_ln66_9 = icmp_ne  i3 %tmp_16, i3 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 642 'icmp' 'icmp_ln66_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_6)   --->   "%or_ln66_12 = or i1 %tmp_37, i1 %icmp_ln66_9" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 643 'or' 'or_ln66_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_6)   --->   "%xor_ln66_6 = xor i1 %tmp_36, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 644 'xor' 'xor_ln66_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 645 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln66_6 = and i1 %or_ln66_12, i1 %xor_ln66_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 645 'and' 'and_ln66_6' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_15)   --->   "%xor_ln66_7 = xor i1 %tmp_37, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 646 'xor' 'xor_ln66_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 647 [1/1] (0.76ns)   --->   "%icmp_ln66_10 = icmp_ne  i3 %tmp_16, i3 7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 647 'icmp' 'icmp_ln66_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i15 @_ssdm_op_PartSelect.i15.i40.i32.i32, i40 %acc_i_7, i32 21, i32 35" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 648 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 649 [1/1] (1.53ns)   --->   "%icmp_ln66_11 = icmp_eq  i15 %tmp_13, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 649 'icmp' 'icmp_ln66_11' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_15)   --->   "%or_ln66_13 = or i1 %icmp_ln66_11, i1 %xor_ln66_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 650 'or' 'or_ln66_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_15)   --->   "%or_ln66_14 = or i1 %or_ln66_13, i1 %icmp_ln66_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 651 'or' 'or_ln66_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_15)   --->   "%and_ln66_7 = and i1 %or_ln66_14, i1 %tmp_36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 652 'and' 'and_ln66_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node result_pack_i_3)   --->   "%select_ln66_6 = select i1 %and_ln66_6, i16 32767, i16 32769" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 653 'select' 'select_ln66_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 654 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln66_15 = or i1 %and_ln66_6, i1 %and_ln66_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 654 'or' 'or_ln66_15' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 655 [1/1] (0.62ns) (out node of the LUT)   --->   "%result_pack_i_3 = select i1 %or_ln66_15, i16 %select_ln66_6, i16 %trunc_ln66_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 655 'select' 'result_pack_i_3' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_q_7, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 656 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node result_pack_q_3)   --->   "%trunc_ln67_3 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %acc_q_7, i32 21, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 657 'partselect' 'trunc_ln67_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_q_7, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 658 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32.i32, i40 %acc_q_7, i32 37, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 659 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 660 [1/1] (0.76ns)   --->   "%icmp_ln67_9 = icmp_ne  i3 %tmp_17, i3 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 660 'icmp' 'icmp_ln67_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node and_ln67_6)   --->   "%or_ln67_12 = or i1 %tmp_39, i1 %icmp_ln67_9" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 661 'or' 'or_ln67_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node and_ln67_6)   --->   "%xor_ln67_6 = xor i1 %tmp_38, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 662 'xor' 'xor_ln67_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 663 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln67_6 = and i1 %or_ln67_12, i1 %xor_ln67_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 663 'and' 'and_ln67_6' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_15)   --->   "%xor_ln67_7 = xor i1 %tmp_39, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 664 'xor' 'xor_ln67_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 665 [1/1] (0.76ns)   --->   "%icmp_ln67_10 = icmp_ne  i3 %tmp_17, i3 7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 665 'icmp' 'icmp_ln67_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i15 @_ssdm_op_PartSelect.i15.i40.i32.i32, i40 %acc_q_7, i32 21, i32 35" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 666 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 667 [1/1] (1.53ns)   --->   "%icmp_ln67_11 = icmp_eq  i15 %tmp_15, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 667 'icmp' 'icmp_ln67_11' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_15)   --->   "%or_ln67_13 = or i1 %icmp_ln67_11, i1 %xor_ln67_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 668 'or' 'or_ln67_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_15)   --->   "%or_ln67_14 = or i1 %or_ln67_13, i1 %icmp_ln67_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 669 'or' 'or_ln67_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_15)   --->   "%and_ln67_7 = and i1 %or_ln67_14, i1 %tmp_38" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 670 'and' 'and_ln67_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node result_pack_q_3)   --->   "%select_ln67_6 = select i1 %and_ln67_6, i16 32767, i16 32769" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 671 'select' 'select_ln67_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 672 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln67_15 = or i1 %and_ln67_6, i1 %and_ln67_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 672 'or' 'or_ln67_15' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 673 [1/1] (0.62ns) (out node of the LUT)   --->   "%result_pack_q_3 = select i1 %or_ln67_15, i16 %select_ln67_6, i16 %trunc_ln67_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 673 'select' 'result_pack_q_3' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 677 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 677 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.33>
ST_8 : Operation 674 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %result_pack_q_3, i16 %result_pack_i_3, i16 %result_pack_q_2, i16 %result_pack_i_2, i16 %result_pack_q_1, i16 %result_pack_i_1, i16 %result_pack_q, i16 %result_pack_i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:70]   --->   Operation 674 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 675 [1/1] (3.33ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %stream_compute_to_fft, i128 %p_0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:70]   --->   Operation 675 'write' 'write_ln70' <Predicate = true> <Delay = 3.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_8 : Operation 676 [1/1] (0.00ns)   --->   "%br_ln31 = br void %channel_loop" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 676 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.756ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln31', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31) of constant 0 on local variable 'k', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31 [79]  (1.298 ns)
	'load' operation 11 bit ('k', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31) on local variable 'k', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31 [84]  (0.000 ns)
	'xor' operation 11 bit ('xor_ln31', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31) [95]  (0.806 ns)
	'mul' operation 23 bit ('mul_ln60', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60) [159]  (4.652 ns)

 <State 2>: 6.104ns
The critical path consists of the following:
	fifo read operation ('stream_read_to_compute_read', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:34) on port 'stream_read_to_compute' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:34) [101]  (3.333 ns)
	'store' operation 0 bit ('store_ln40', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40) of variable 'input_pack.i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:34 on array 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25' [457]  (2.771 ns)

 <State 3>: 5.130ns
The critical path consists of the following:
	'load' operation 16 bit ('decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60) on array 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4' [183]  (2.771 ns)
	'sparsemux' operation 16 bit ('w', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60) [188]  (1.379 ns)
	'mul' operation 32 bit of DSP[428] ('mul_ln62_10', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62) [424]  (0.980 ns)

 <State 4>: 0.980ns
The critical path consists of the following:
	'mul' operation 32 bit of DSP[429] ('mul_ln62_9', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62) [421]  (0.980 ns)

 <State 5>: 6.400ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln62_8', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62) [412]  (4.640 ns)
	'add' operation 33 bit of DSP[428] ('add_ln62_8', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62) [428]  (1.760 ns)

 <State 6>: 4.640ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln62_7', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62) [366]  (4.640 ns)

 <State 7>: 6.822ns
The critical path consists of the following:
	'add' operation 33 bit of DSP[325] ('add_ln62_2', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62) [325]  (1.760 ns)
	'add' operation 40 bit ('acc_i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62) [369]  (2.067 ns)
	'icmp' operation 1 bit ('icmp_ln66_3', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66) [379]  (0.768 ns)
	'or' operation 1 bit ('or_ln66_4', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66) [380]  (0.000 ns)
	'and' operation 1 bit ('and_ln66_2', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66) [382]  (0.800 ns)
	'or' operation 1 bit ('or_ln66_7', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66) [391]  (0.800 ns)
	'select' operation 16 bit ('result_pack.i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66) [392]  (0.627 ns)

 <State 8>: 3.333ns
The critical path consists of the following:
	fifo write operation ('write_ln70', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:70) on port 'stream_compute_to_fft' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:70) [624]  (3.333 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
