SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/low_pass_filter.sv
TOPLEVEL        = low_pass_filter
MODULE          = test_low_pass_filter
PYTHONPATH      = /src
HASH            = 1-create-rtl-of-low-pass-filter