// Seed: 61189678
module module_0 (
    output wand id_0,
    output tri id_1,
    output tri0 id_2,
    output uwire id_3,
    input tri0 id_4,
    input wor id_5,
    input tri0 module_0,
    input uwire id_7,
    input tri0 id_8,
    input wire id_9,
    output supply0 id_10
);
  logic id_12;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    output uwire id_2,
    input wor id_3,
    input supply1 id_4,
    input tri0 id_5
);
  assign id_2 = id_4 ? 1 : -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1,
      id_0,
      id_3,
      id_4,
      id_4,
      id_3,
      id_5,
      id_1
  );
  wire [-1 : 1] id_7, id_8;
  logic id_9;
  ;
  wire [-1 : -1] id_10;
endmodule
