Memory components (latches and registers). Note that all registers use the [Rising Edge Detector](https://github.com/jdryg/dls-schematics/tree/master/Misc#rising_edge) from the Misc category.

## Table of contents
* [SR Latch (Active Low)](#sr_latch_al)
* [SR Latch (Active High)](#sr_latch_ah)
* [Gated SR Latch](#gated_sr_lath)
* [D Latch](#d_latch)
* [JK FlipFlop with Async Preset/Clear](#jk_ff_async_control)
* [1-bit Register](#reg1)
* [2-bit Register](#reg2)
* [4-bit Register](#reg4)
* [8-bit Register](#reg8)
* [1-bit Register w/ Async reset](#reg1_ar)
* [2-bit Register w/ Async reset](#reg2_ar)
* [4-bit Register w/ Async reset](#reg4_ar)
* [8-bit Register w/ Async reset](#reg8_ar)

## Schematics

### <a name="sr_latch_al"></a>SR Latch (Active Low)
[Schematic](SR%20Latch%20(Active%20Low).sch)  
![SR Latch (Active Low)](images/sr_latch_al.png "SR Latch (Active Low)")

### <a name="sr_latch_ah"></a>SR Latch (Active High)
[Schematic](SR%20Latch%20(Active%20High).sch)  
![SR Latch (Active High)](images/sr_latch_ah.png "SR Latch (Active High)")

### <a name="gated_sr_latch"></a>Gated SR Latch
[Schematic](Gated%20SR%20Latch.sch)  
![Gated SR Latch](images/gated_sr_latch.png "Gated SR Latch")

### <a name="d_latch"></a>D Latch
[Schematic](D%20Latch.sch)  
![D Latch](images/d_latch.png "D Latch")

### <a name="jk_ff_async_control"></a>JK FlipFlop with Async Preset/Clear
[Schematic](JK%20FlipFlop%20(Async%20control).sch)  
![JK FlipFlop with Async Preset/Clear](images/jk_ff_async_control.png "JK FlipFlop with Async Preset/Clear")

### <a name="reg1"></a>1-bit Register
[Schematic](1-bit%20Register.sch)  
![1-bit Register](images/1bit_register.png "1-bit Register")

### <a name="reg2"></a>2-bit Register
[Schematic](2-bit%20Register.sch)  
![2-bit Register](images/2bit_register.png "2-bit Register")

### <a name="reg4"></a>4-bit Register
[Schematic](4-bit%20Register.sch)  
![4-bit Register](images/4bit_register.png "4-bit Register")

### <a name="reg8"></a>8-bit Register
[Schematic](8-bit%20Register.sch)  
![8-bit Register](images/8bit_register.png "8-bit Register")

### <a name="reg1_ar"></a>1-bit Register w/ Async reset
[Schematic](1-bit%20Register%20(Async%20reset).sch)  
![1-bit Register w/ Async reset](images/1bit_register_ar.png "1-bit Register w/ Async reset")

### <a name="reg2_ar"></a>2-bit Register w/ Async reset
[Schematic](2-bit%20Register%20(Async%20reset).sch)  
![2-bit Register w/ Async reset](images/2bit_register_ar.png "2-bit Register w/ Async reset")

### <a name="reg4_ar"></a>4-bit Register w/ Async reset
[Schematic](4-bit%20Register%20(Async%20reset).sch)  
![4-bit Register w/ Async reset](images/4bit_register_ar.png "4-bit Register w/ Async reset")

### <a name="reg8_ar"></a>8-bit Register w/ Async reset
[Schematic](8-bit%20Register%20(Async%20reset).sch)  
![8-bit Register w/ Async reset](images/8bit_register_ar.png "8-bit Register w/ Async reset")
