// Seed: 3689576197
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  assign module_1.id_11 = 0;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6, id_7;
  reg id_8;
  always begin : LABEL_0
    id_8 = "";
  end
  wor id_9;
  wire [-1 : ""] id_10;
  parameter id_11 = 1;
  assign #1 id_9 = -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd39,
    parameter id_8  = 32'd39
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9
);
  input wire id_9;
  inout wire _id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout tri id_1;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_1
  );
  tri [-1 : -1] id_10, _id_11, id_12[id_11  .  id_8 : -1 'b0], id_13;
  assign id_12 = 1;
endmodule
