/* SPDX-License-Identifier: BSD-2-Clause */
/*
 * Copyright 2017-2019 NXP
 *
 */

#ifndef __IMX7ULP_REGS_H__
#define __IMX7ULP_REGS_H__

#include <registers/imx7ulp-crm_regs.h>

#define M4_SRAM_L_BASE		0x1FFD0000
#define M4_SRAM_L_SIZE		0x30000
#define M4_SRAM_U_BASE		0x20000000
#define M4_SRAM_U_SIZE		0x10000
#define SRAM0_BASE		0x2F000000
#define SRAM0_SIZE		0x20000
#define SRAM1_BASE		0x2F020000
#define SRAM1_SIZE		0x20000
#define SECRAM_BASE		0x26000000
#define SECRAM_SIZE		0x8000

#define GIC_BASE		0x40020000
#define GIC_SIZE		0x8000
#define GICC_OFFSET		0x2000
#define GICD_OFFSET		0x1000

#define AIPS0_BASE		0x40000000
#define AIPS0_SIZE		0x800000
#define AIPS1_BASE		0x40800000
#define AIPS1_SIZE		0x800000
#define M4_AIPS_BASE		0x41000000
#define M4_AIPS_SIZE		0x100000
#define M4_AIPS0_BASE		0x41000000
#define M4_AIPS0_SIZE		0x80000
#define M4_AIPS1_BASE		0x41080000
#define M4_AIPS1_SIZE		0x80000

#define GPIOC_BASE		0x400f0000
#define GPIOD_BASE		0x400f0040
#define GPIOE_BASE		0x400f0080
#define GPIOF_BASE		0x400f00c0
#define TPM5_BASE		0x40260000
#define SCG1_BASE		0x403e0000
#define PCC2_BASE		0x403f0000
#define PMC1_BASE		0x40400000
#define SMC1_BASE		0x40410000
#define MMDC_BASE		0x40ab0000
#define IOMUXC1_BASE		0x40ac0000
#define MMDC_IO_BASE		0x40ad0000
#define PCC3_BASE		0x40b30000
#define XRDC_BASE		0x41014000
#define PPC_BASE		0x41026000
#define PMC0_BASE		0x410a1000
#define SIM_BASE		0x410a3000
#define OCOTP_BASE		0x410a6000

#define UART4_BASE		0x402d0000
#define UART5_BASE		0x402e0000
#define UART6_BASE		0x40a60000
#define UART7_BASE		0x40a70000

#define DDR_BASE		0x60000000
#define DDR_SIZE		0x40000000
#define FLEXBUS_BASE		0xB0000000
#define FLEXBUS_SIZE		0x10000000
#define QSPI_BASE		0xC0000000
#define QSPI_SIZE		0x10000000

/*
 * Use SRAM0 to perform power management functionality.
 */
#define IRAM_BASE		0x1FFFC000
#define IRAM_SIZE		0x4000

#define LP_OCRAM_START		IRAM_BASE

#endif /* __IMX7ULP_REGS_H__ */
