# Partition-based Flowå®Œæ•´å®ç°æ€»ç»“

## âœ… å®Œæˆæ—¶é—´ï¼š2025-11-15

## ğŸ‰ é‡å¤§é‡Œç¨‹ç¢‘

**æ‰€æœ‰8ä¸ªæ­¥éª¤å·²å…¨éƒ¨å®ç°ï¼**

```
Step 1: K-SpecPartåˆ†åŒº âœ…
Step 2: VerilogPartitioner âœ…
Step 3: FormaléªŒè¯ âœ…
Step 4: ç‰©ç†ä½ç½®ä¼˜åŒ– âœ…
Step 5: å„Partition OpenROAD âœ…
Step 6: Macro LEFç”Ÿæˆ âœ…
Step 7: é¡¶å±‚OpenROAD âœ…
Step 8: è¾¹ç•Œä»£ä»·è®¡ç®— âœ…
```

## ğŸ“‹ å®ç°å†…å®¹æ€»è§ˆ

### 1. VerilogPartitionerï¼ˆStep 2ï¼‰

**æ–‡ä»¶**ï¼š`src/utils/verilog_partitioner.py` (20KB, 550+è¡Œ)

**åŠŸèƒ½**ï¼š
- Verilogé—¨çº§ç½‘è¡¨è§£æ
- K-SpecPartç»“æœè§£æ
- Boundary netsè¯†åˆ«
- Partitionå­ç½‘è¡¨ç”Ÿæˆ
- é¡¶å±‚ç½‘è¡¨ç”Ÿæˆ

**æµ‹è¯•**ï¼š
- âœ… å•å…ƒæµ‹è¯•é€šè¿‡
- âœ… é›†æˆæµ‹è¯•æ¡†æ¶å°±ç»ª

### 2. PartitionOpenROADFlowï¼ˆStep 5-8ï¼‰

**æ–‡ä»¶**ï¼š`src/utils/partition_openroad_flow.py` (25KB, 650+è¡Œ)

**åŠŸèƒ½**ï¼š
- Step 5: å„Partition OpenROADæ‰§è¡Œï¼ˆå¹¶è¡Œæ”¯æŒï¼‰
- Step 6: Macro LEFç”Ÿæˆ
- Step 7: é¡¶å±‚OpenROADæ‰§è¡Œï¼ˆboundary nets onlyï¼‰
- Step 8: è¾¹ç•Œä»£ä»·è®¡ç®—

**ç‰¹ç‚¹**ï¼š
- æ”¯æŒå¹¶è¡Œæ‰§è¡Œå¤šä¸ªpartition
- è‡ªåŠ¨HPWLæå–
- å®Œæ•´çš„é”™è¯¯å¤„ç†
- è¯¦ç»†çš„æ—¥å¿—è¾“å‡º

### 3. å®Œæ•´æµç¨‹è„šæœ¬

**æ–‡ä»¶**ï¼š`scripts/run_partition_based_flow.py` (10KB)

**åŠŸèƒ½**ï¼š
- æ•´åˆæ‰€æœ‰8ä¸ªæ­¥éª¤
- æ”¯æŒè·³è¿‡æŸäº›æ­¥éª¤ï¼ˆ--skip-verification, --skip-openroadï¼‰
- ç»“æœæ±‡æ€»ï¼ˆJSONæ ¼å¼ï¼‰

### 4. ç«¯åˆ°ç«¯æµ‹è¯•

**æ–‡ä»¶**ï¼š`tests/integration/test_partition_based_flow_end_to_end.py`

**åŠŸèƒ½**ï¼š
- ä½¿ç”¨mgc_fft_1æµ‹è¯•å®Œæ•´æµç¨‹
- éªŒè¯æ‰€æœ‰æ­¥éª¤æ‰§è¡Œç»“æœ
- æ£€æŸ¥HPWLå’Œè¾¹ç•Œä»£ä»·

## ğŸ“Š æŠ€æœ¯æ¶æ„

### æ•°æ®æµ

```
design.v (flatten)
    â†“
K-SpecPart â†’ .part.4
    â†“
VerilogPartitioner â†’ partition_*.v + top.v
    â†“
FormaléªŒè¯ (Yosys)
    â†“
ç‰©ç†ä½ç½®ä¼˜åŒ– â†’ physical_regions
    â†“
å„Partition OpenROAD â†’ partition_*_layout.def
    â†“
Macro LEFç”Ÿæˆ â†’ partition_*.lef
    â†“
é¡¶å±‚OpenROAD â†’ top_layout.def
    â†“
è¾¹ç•Œä»£ä»·è®¡ç®— â†’ BC%
```

### å…³é”®æ¨¡å—

| æ¨¡å— | æ–‡ä»¶ | åŠŸèƒ½ | çŠ¶æ€ |
|------|------|------|------|
| VerilogPartitioner | `verilog_partitioner.py` | ç”Ÿæˆåˆ†åŒºç½‘è¡¨ | âœ… |
| FormalVerifier | `formal_verification.py` | ç­‰ä»·æ€§éªŒè¯ | âœ… |
| PhysicalMapping | `physical_mapping.py` | ç‰©ç†ä½ç½®ä¼˜åŒ– | âœ… |
| MacroLEFGenerator | `macro_lef_generator.py` | Macro LEFç”Ÿæˆ | âœ… |
| PartitionOpenROADFlow | `partition_openroad_flow.py` | OpenROADæµç¨‹ | âœ… |

## ğŸ¯ æ ¸å¿ƒåˆ›æ–°

### 1. Partition-based Flow

**æ ¸å¿ƒæ€æƒ³**ï¼š
- æ¯ä¸ªpartitionç‹¬ç«‹è¿è¡ŒOpenROADï¼ˆé™ä½å¤æ‚åº¦ï¼‰
- å¹¶è¡Œæ‰§è¡Œï¼ˆæé«˜æ•ˆç‡ï¼‰
- é¡¶å±‚åªå¤„ç†boundary netsï¼ˆæœ€å°åŒ–å¼€é”€ï¼‰

**ä¼˜åŠ¿**ï¼š
- å†…å­˜å ç”¨é™ä½ï¼ˆæ¯ä¸ªpartitionè§„æ¨¡ä¸º1/Kï¼‰
- è¿è¡Œæ—¶é—´ç¼©çŸ­ï¼ˆå¹¶è¡Œæ‰§è¡Œï¼‰
- å¯æ‰©å±•æ€§å¼ºï¼ˆæ”¯æŒå¤§è§„æ¨¡è®¾è®¡ï¼‰

### 2. è¾¹ç•Œä»£ä»·è®¡ç®—

**å…¬å¼**ï¼š
```
BC = HPWL_boundary / HPWL_internal_total Ã— 100%
```

**æ„ä¹‰**ï¼š
- é‡åŒ–åˆ†åŒºè´¨é‡
- è¯„ä¼°boundary netsçš„å¼€é”€
- æŒ‡å¯¼åˆ†åŒºä¼˜åŒ–

## ğŸ“ ä½¿ç”¨æŒ‡å—

### å¿«é€Ÿå¼€å§‹

```bash
# 1. è¿è¡ŒK-SpecPartï¼ˆå¦‚æœæœªè¿è¡Œï¼‰
python3 scripts/run_kspecpart_experiment.py \
    --design mgc_fft_1 \
    --partitions 4 \
    --balance 0.05

# 2. è¿è¡Œå®Œæ•´æµç¨‹
python3 scripts/run_partition_based_flow.py \
    --design mgc_fft_1 \
    --design-dir data/ispd2015/mgc_fft_1 \
    --kspecpart-dir results/kspecpart/mgc_fft_1 \
    --output-dir results/partition_flow/mgc_fft_1 \
    --partitions 4

# 3. æŸ¥çœ‹ç»“æœ
cat results/partition_flow/mgc_fft_1/flow_summary.json
```

### ä»…ç”Ÿæˆç½‘è¡¨ï¼ˆè·³è¿‡OpenROADï¼‰

```bash
python3 scripts/run_partition_based_flow.py \
    --design mgc_fft_1 \
    --design-dir data/ispd2015/mgc_fft_1 \
    --kspecpart-dir results/kspecpart/mgc_fft_1 \
    --output-dir results/partition_flow/mgc_fft_1 \
    --partitions 4 \
    --skip-openroad
```

## â­ï¸ ä¸‹ä¸€æ­¥

1. **ç«¯åˆ°ç«¯æµ‹è¯•**ï¼šä½¿ç”¨mgc_fft_1æµ‹è¯•å®Œæ•´æµç¨‹
2. **Bugä¿®å¤**ï¼šæ ¹æ®æµ‹è¯•ç»“æœä¿®å¤é—®é¢˜
3. **æ€§èƒ½ä¼˜åŒ–**ï¼šå¤§è§„æ¨¡è®¾è®¡ä¼˜åŒ–
4. **ç»“æœåˆ†æ**ï¼šå¯¹æ¯”K-SpecPartå’ŒChipMASRAG

## ğŸ“š å‚è€ƒæ–‡æ¡£

- **VerilogPartitioner**ï¼š`VERILOG_PARTITIONER_COMPLETE.md`
- **OpenROADé›†æˆ**ï¼š`OPENROAD_INTEGRATION_COMPLETE.md`
- **å·¥ä½œæ€»ç»“**ï¼š`WORK_SUMMARY_AND_PLAN.md`
- **å®Œæ•´è®¡åˆ’**ï¼š`docs/chipmasrag.plan.md`
