// Seed: 4162074907
module module_0 (
    input wor id_0,
    output tri0 id_1,
    output tri id_2,
    output supply0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wand id_6
);
  wire id_8;
  initial begin
    $display(1);
  end
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output wire id_0,
    output wor  id_1,
    input  tri1 id_2
);
  id_4 :
  assert property (@(posedge 1'b0 > "") 1 && 1 && "")
  else $display;
  module_0(
      id_2, id_0, id_0, id_1, id_2, id_2, id_2
  );
endmodule
