
---------- Begin Simulation Statistics ----------
final_tick                               16848449478873                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 149602                       # Simulator instruction rate (inst/s)
host_mem_usage                               17213600                       # Number of bytes of host memory used
host_op_rate                                   256279                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4250.79                       # Real time elapsed on the host
host_tick_rate                                7833507                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   635926118                       # Number of instructions simulated
sim_ops                                    1089387086                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033299                       # Number of seconds simulated
sim_ticks                                 33298572762                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         14                       # Number of instructions committed
system.cpu0.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          643                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1457645                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         2227                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2916265                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         2227                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    17                       # Number of float alu accesses
system.cpu0.num_fp_insts                           17                       # number of float instructions
system.cpu0.num_fp_register_reads                  33                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu0.num_func_calls                          1                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu0.num_int_insts                          10                       # number of integer instructions
system.cpu0.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 4                       # number of times the integer registers were written
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_mem_refs                            6                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        4     17.39%     17.39% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     17.39% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     17.39% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      1      4.35%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       2      8.70%     30.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     30.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     30.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     30.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     30.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     30.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     30.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     30.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     30.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     30.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     17.39%     47.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     47.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     47.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  1      4.35%     52.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     52.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     52.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 5     21.74%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::MemRead                       1      4.35%     78.26% # Class of executed instruction
system.cpu0.op_class::MemWrite                      1      4.35%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     17.39%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        23                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests        38016                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1743656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3488299                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   8                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     1                       # Number of float alu accesses
system.cpu1.num_fp_insts                            1                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  1                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu1.num_int_insts                          24                       # number of integer instructions
system.cpu1.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                17                       # number of times the integer registers were written
system.cpu1.num_load_insts                          4                       # Number of load instructions
system.cpu1.num_mem_refs                            9                       # number of memory refs
system.cpu1.num_store_insts                         5                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       15     62.50%     62.50% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     12.50%     75.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      5     20.83%     95.83% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  1      4.17%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        24                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    2                       # Number of system calls
system.cpu2.Branches                                2                       # Number of branches fetched
system.cpu2.committedInsts                         16                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests           93                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2409361                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          311                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      4803568                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          311                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu2.num_int_insts                          24                       # number of integer instructions
system.cpu2.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                19                       # number of times the integer registers were written
system.cpu2.num_load_insts                          7                       # Number of load instructions
system.cpu2.num_mem_refs                           10                       # number of memory refs
system.cpu2.num_store_insts                         3                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::MemRead                       7     29.17%     87.50% # Class of executed instruction
system.cpu2.op_class::MemWrite                      3     12.50%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         13                       # Number of instructions committed
system.cpu3.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1958835                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          285                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3913359                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          285                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu3.num_fp_insts                           13                       # number of float instructions
system.cpu3.num_fp_register_reads                  19                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu3.num_int_insts                          13                       # number of integer instructions
system.cpu3.num_int_register_reads                 28                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu3.num_load_insts                          7                       # Number of load instructions
system.cpu3.num_mem_refs                            7                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        7     35.00%     35.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  2     10.00%     45.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     45.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     45.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  1      5.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  1      5.00%     55.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     55.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 2     10.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       1      5.00%     70.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     70.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  6     30.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        20                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1369339                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        2754134                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       559430                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1198491                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         50629953                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        45707653                       # number of cc regfile writes
system.switch_cpus0.committedInsts          126950018                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            230041308                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.787678                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.787678                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        170326925                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       105858413                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 387503                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       110139                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        12895748                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.342861                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            46971170                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          10837016                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        2001335                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     35072535                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          100                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         6655                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     11015967                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    234758205                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     36134154                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       188449                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    234276002                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          5287                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     12220885                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        111482                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     12288189                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         2739                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect        71927                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect        38212                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        280013417                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            232895298                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.600602                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        168176603                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.329054                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             232998560                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       215196232                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      102770215                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.269555                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.269555                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       115192      0.05%      0.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113586638     48.45%     48.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        25920      0.01%     48.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     48.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     18107100      7.72%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      7356418      3.14%     59.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     59.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     59.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      6217643      2.65%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     18231706      7.78%     69.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        50785      0.02%     69.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      4749470      2.03%     71.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      1226508      0.52%     72.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     17748082      7.57%     79.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt         4234      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      9460230      4.03%     83.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7355206      3.14%     87.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     26727598     11.40%     98.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      3501721      1.49%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     234464451                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      116672784                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    232900044                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    114866503                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    118155369                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            2069723                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008827                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1161633     56.13%     56.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     56.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     56.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        20680      1.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        226238     10.93%     68.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc        21771      1.05%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        20554      0.99%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        25492      1.23%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv         1605      0.08%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        22546      1.09%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        318113     15.37%     87.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       148567      7.18%     95.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead        72929      3.52%     98.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        29595      1.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     119746198                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    337724646                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    118028795                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    121322469                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         234754578                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        234464451                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded         3627                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined      4716897                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        17885                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3204                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined      5253500                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     99608180                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.353867                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.529207                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     41515127     41.68%     41.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      6528337      6.55%     48.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      9376329      9.41%     57.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      9720239      9.76%     67.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9463442      9.50%     76.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      8074415      8.11%     85.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      6716118      6.74%     91.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      4213196      4.23%     95.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      4000977      4.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     99608180                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.344746                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      2798625                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       532752                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     35072535                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     11015967                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       89491009                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                99995683                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  11271                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        204811336                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       100704434                       # number of cc regfile writes
system.switch_cpus1.committedInsts          250000003                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            450562993                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.399983                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.399983                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        147778007                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        84846317                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  94370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1114798                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        46357218                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.809932                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           140947745                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          42745947                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles        6391870                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    102949349                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            6                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          391                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     45389690                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    503506202                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     98201798                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3007911                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    480972480                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents          9631                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       196982                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        996926                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       211188                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        18558                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       728216                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       386582                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        629450400                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            479127895                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.567196                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        357021658                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.791486                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             480382007                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       665361716                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      299671030                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.500108                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.500108                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      2597896      0.54%      0.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    289952797     59.91%     60.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       973416      0.20%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      1295049      0.27%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      3134838      0.65%     61.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc       204017      0.04%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     17532740      3.62%     65.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp        60184      0.01%     65.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      7672100      1.59%     66.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv       602006      0.12%     66.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     17421754      3.60%     70.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt        41995      0.01%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     61412129     12.69%     83.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     36567734      7.56%     90.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     38014916      7.85%     98.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      6496828      1.34%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     483980399                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      104043219                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    202974014                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     97468423                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    109759558                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           13674730                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.028255                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        3921744     28.68%     28.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        11966      0.09%     28.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu        242735      1.78%     30.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     30.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     30.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            9      0.00%     30.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     30.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     30.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     30.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     30.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     30.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     30.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       509419      3.73%     34.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     34.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     34.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt        51834      0.38%     34.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     34.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     34.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult       351521      2.57%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       3356339     24.54%     61.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1094325      8.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      3606674     26.37%     96.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       528164      3.86%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     391014014                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    879279186                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    381659472                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    446708108                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         503506192                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        483980399                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded           10                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     52943150                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       716367                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     75350957                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     99901313                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.844585                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.694662                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     14000620     14.01%     14.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2724743      2.73%     16.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      5128266      5.13%     21.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6729242      6.74%     28.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9499679      9.51%     38.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12302451     12.31%     50.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     15068912     15.08%     65.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     14692245     14.71%     80.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19755155     19.77%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     99901313                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.840013                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      5412863                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2528979                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    102949349                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     45389690                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      236692339                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             9                       # number of misc regfile writes
system.switch_cpus1.numCycles                99995683                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    391                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        107122563                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        44073948                       # number of cc regfile writes
system.switch_cpus2.committedInsts           70385735                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121301525                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.420681                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.420681                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus2.idleCycles                   8529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      1690329                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        28216777                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.947281                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            48319802                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          10020962                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       37013736                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     44555721                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        58723                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     11663291                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    223597235                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     38298840                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      5055355                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    194719660                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        211424                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      3534292                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       1638324                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      3930831                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         8542                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       933414                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       756915                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        203713713                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            192208610                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.655331                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        133499849                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.922169                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             193524377                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       278556963                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      156432117                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.703888                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.703888                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass        84396      0.04%      0.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    148505752     74.34%     74.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       205771      0.10%     74.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv       523051      0.26%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     40009529     20.03%     94.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     10446516      5.23%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     199775015                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            3877457                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.019409                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        3362299     86.71%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        480775     12.40%     99.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        34383      0.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     203568076                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    504158823                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    192208610                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    325901099                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         223597235                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        199775015                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    102295612                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       744182                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined    112246232                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     99987154                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.998007                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.775023                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     57258165     57.27%     57.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      6469103      6.47%     63.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      4349604      4.35%     68.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      3024210      3.02%     71.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      4485050      4.49%     75.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5835079      5.84%     81.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      6910220      6.91%     88.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      6288625      6.29%     94.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      5367098      5.37%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     99987154                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.997836                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      4499978                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1434508                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     44555721                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     11663291                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      104778797                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                99995683                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     55                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        110946098                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        53929935                       # number of cc regfile writes
system.switch_cpus3.committedInsts          188590304                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            287481169                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.530227                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.530227                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        309874371                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       148047738                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  18974                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       209353                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        19462037                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            3.024190                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            61096552                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          12964009                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       26689261                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     48928439                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         1006                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     13403521                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    310619141                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     48132543                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       339605                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    302405900                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        328643                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents        19806                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        208881                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       465543                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          460                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       117711                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect        91642                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        424897925                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            302285927                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.556178                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        236318696                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              3.022990                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             302355847                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       249984205                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      114678948                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.885984                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.885984                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         1171      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    148122881     48.93%     48.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1556261      0.51%     49.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      3038083      1.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      4323982      1.43%     51.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     51.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     51.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      1674964      0.55%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     32198531     10.64%     63.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      9386871      3.10%     66.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      1816657      0.60%     66.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     37958150     12.54%     79.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt      1481059      0.49%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      8605324      2.84%     82.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      4080282      1.35%     83.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     39605900     13.08%     97.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      8895395      2.94%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     302745511                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      168577693                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    335500860                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    166644437                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    183692929                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            2381029                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007865                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          39814      1.67%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu         52298      2.20%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       265357     11.14%     15.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     15.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     15.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     15.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     15.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     15.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       135663      5.70%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        374753     15.74%     36.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       285392     11.99%     48.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       624677     26.24%     74.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       603075     25.33%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     136547676                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    372418358                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    135641490                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    150064591                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         310619141                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        302745511                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     23137919                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        70464                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined     24121866                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     99976709                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     3.028160                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.636649                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30755305     30.76%     30.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5706922      5.71%     36.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      8999119      9.00%     45.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9887952      9.89%     55.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     13048284     13.05%     68.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     10948036     10.95%     79.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      8658519      8.66%     88.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5288511      5.29%     93.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      6684061      6.69%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     99976709                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  3.027586                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      3749298                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       344476                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     48928439                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     13403521                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      117763590                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                99995683                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                     78                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            3                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     42868371                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        42868374                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            3                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     42883604                       # number of overall hits
system.cpu0.dcache.overall_hits::total       42883607                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       679325                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        679328                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       682140                       # number of overall misses
system.cpu0.dcache.overall_misses::total       682143                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  16601563737                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16601563737                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  16601563737                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16601563737                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     43547696                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43547702                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     43565744                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43565750                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.015600                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.015600                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.015658                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.015658                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 24438.322949                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24438.215026                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 24337.472860                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24337.365827                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        42937                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        21486                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1553                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            127                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    27.647778                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   169.181102                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       661788                       # number of writebacks
system.cpu0.dcache.writebacks::total           661788                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data        18005                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18005                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data        18005                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18005                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       661320                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       661320                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       662346                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       662346                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  15409494666                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15409494666                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  15475794633                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15475794633                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.015186                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.015186                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.015203                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.015203                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 23301.116957                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23301.116957                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 23365.121301                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23365.121301                       # average overall mshr miss latency
system.cpu0.dcache.replacements                661788                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     32732207                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32732210                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       186687                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       186689                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data   6010351632                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6010351632                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     32918894                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     32918899                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.400000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.005671                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005671                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 32194.805380                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32194.460477                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data        17998                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        17998                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       168689                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       168689                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   4982676336                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4982676336                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.005124                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005124                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 29537.648193                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29537.648193                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     10136164                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10136164                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       492638                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       492639                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  10591212105                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  10591212105                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     10628802                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10628803                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.046349                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.046349                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 21498.975120                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 21498.931479                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            7                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       492631                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       492631                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  10426818330                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  10426818330                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.046349                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.046349                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 21165.574903                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21165.574903                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data        15233                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        15233                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data         2815                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         2815                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        18048                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        18048                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.155973                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.155973                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         1026                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1026                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     66299967                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     66299967                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.056848                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.056848                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 64619.850877                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 64619.850877                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          503.721244                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           43545957                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           662300                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            65.749595                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     16815150906444                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.185720                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   503.535524                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000363                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.983468                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.983831                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          297                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        349188300                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       349188300                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           19                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     15585438                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15585457                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           19                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     15585438                       # number of overall hits
system.cpu0.icache.overall_hits::total       15585457                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       803005                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        803008                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       803005                       # number of overall misses
system.cpu0.icache.overall_misses::total       803008                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   4098916980                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4098916980                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   4098916980                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4098916980                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           22                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     16388443                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16388465                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           22                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     16388443                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16388465                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136364                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.048998                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.048998                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136364                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.048998                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.048998                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5104.472550                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5104.453480                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5104.472550                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5104.453480                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       795807                       # number of writebacks
system.cpu0.icache.writebacks::total           795807                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         6689                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6689                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         6689                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6689                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       796316                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       796316                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       796316                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       796316                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst   3784183695                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   3784183695                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst   3784183695                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   3784183695                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.048590                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.048590                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.048590                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.048590                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  4752.113100                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  4752.113100                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  4752.113100                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  4752.113100                       # average overall mshr miss latency
system.cpu0.icache.replacements                795807                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           19                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     15585438                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15585457                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       803005                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       803008                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   4098916980                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4098916980                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     16388443                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16388465                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.048998                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.048998                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5104.472550                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5104.453480                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         6689                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6689                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       796316                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       796316                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst   3784183695                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   3784183695                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.048590                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.048590                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  4752.113100                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  4752.113100                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          490.167169                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16381776                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           796319                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            20.571876                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     16815150906444                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     1.871289                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   488.295880                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003655                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.953703                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.957358                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          497                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        131904039                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       131904039                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         966036                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       596560                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       987389                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq           50                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp           50                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        492584                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       492583                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       966036                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      2388445                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1986489                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            4374934                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port    101896064                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     84741632                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           186637696                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       126354                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                8086656                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1585024                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001811                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.042514                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1582154     99.82%     99.82% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                2870      0.18%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1585024                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1941872517                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           5.8                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy      795524996                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          2.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      661675921                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.0                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst       793735                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       536144                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1329879                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst       793735                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       536144                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1329879                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         2581                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       126154                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       128741                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         2581                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       126154                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       128741                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    219581532                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  12275705340                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  12495286872                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    219581532                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  12275705340                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  12495286872                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst       796316                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       662298                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1458620                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst       796316                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       662298                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1458620                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.003241                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.190479                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.088262                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.003241                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.190479                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.088262                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 85076.145680                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 97307.301711                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 97057.556427                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 85076.145680                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 97307.301711                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 97057.556427                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       126354                       # number of writebacks
system.cpu0.l2cache.writebacks::total          126354                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         2581                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       126154                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       128735                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         2581                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       126154                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       128735                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    218722059                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  12233696391                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  12452418450                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    218722059                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  12233696391                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  12452418450                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.003241                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.190479                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.088258                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.003241                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.190479                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.088258                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 84743.145680                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 96974.304350                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 96729.082612                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 84743.145680                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 96974.304350                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 96729.082612                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               126354                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       507966                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       507966                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       507966                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       507966                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       948986                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       948986                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       948986                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       948986                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data           50                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           50                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data           50                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           50                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       409790                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       409790                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        82793                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        82794                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   7877438343                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   7877438343                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       492583                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       492584                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.168079                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.168081                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 95146.187999                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 95145.038807                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        82793                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        82793                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   7849868607                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   7849868607                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.168079                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.168079                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 94813.192021                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 94813.192021                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst       793735                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       126354                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       920089                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         2581                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        43361                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        45947                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    219581532                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4398266997                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   4617848529                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst       796316                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       169715                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       966036                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.003241                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.255493                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.047562                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 85076.145680                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 101433.707641                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 100503.809367                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         2581                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        43361                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        45942                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    218722059                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   4383827784                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   4602549843                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.003241                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.255493                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.047557                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 84743.145680                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 101100.707641                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 100181.747486                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        3541.221951                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2915621                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          130450                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           22.350487                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    16815150906444                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    71.458847                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.978597                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     1.404541                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   311.869531                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3155.510436                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.017446                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000239                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000343                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.076140                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.770388                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.864556                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          896                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         3101                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        46780402                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       46780402                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 16815150916434                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  33298562439                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29868.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29868.numOps                      0                       # Number of Ops committed
system.cpu0.thread29868.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            4                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    116435193                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       116435197                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            4                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    116446542                       # number of overall hits
system.cpu1.dcache.overall_hits::total      116446546                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      3517799                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3517804                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3542943                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3542948                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  17094463092                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17094463092                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  17094463092                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17094463092                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            9                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    119952992                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    119953001                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            9                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    119989485                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    119989494                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.555556                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.029326                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.029327                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.555556                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.029527                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.029527                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  4859.420078                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  4859.413171                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  4824.933139                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  4824.926330                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          279                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          279                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1743472                       # number of writebacks
system.cpu1.dcache.writebacks::total          1743472                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1782941                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1782941                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1782941                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1782941                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1734858                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1734858                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1743984                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1743984                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   8001624366                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8001624366                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   8041558392                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8041558392                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.014463                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.014463                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.014534                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014534                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data  4612.264731                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  4612.264731                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data  4611.027620                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  4611.027620                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1743472                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     76354572                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       76354573                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3167196                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3167199                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  15351871095                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15351871095                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     79521768                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     79521772                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.750000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.039828                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039828                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  4847.149054                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  4847.144463                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1776285                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1776285                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1390911                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1390911                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   6393594006                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6393594006                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.017491                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.017491                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  4596.695264                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  4596.695264                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            3                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     40080621                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      40080624                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            2                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       350603                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       350605                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1742591997                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1742591997                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            5                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     40431224                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     40431229                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.400000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.008672                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.008672                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  4970.271210                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  4970.242857                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         6656                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         6656                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       343947                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       343947                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1608030360                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1608030360                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.008507                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.008507                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  4675.227172                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  4675.227172                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data        11349                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        11349                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        25144                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        25144                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data        36493                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        36493                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.689009                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.689009                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data         9126                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         9126                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data     39934026                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     39934026                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.250075                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.250075                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data  4375.852071                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  4375.852071                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          505.319812                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          118190535                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1743984                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            67.770424                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     16815150906444                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     3.633628                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   501.686183                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.007097                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.979856                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.986953                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          336                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        961659936                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       961659936                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          5                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           18                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     45493763                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        45493781                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           18                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     45493763                       # number of overall hits
system.cpu1.icache.overall_hits::total       45493781                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          756                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           759                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          756                       # number of overall misses
system.cpu1.icache.overall_misses::total          759                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     64599336                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     64599336                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     64599336                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     64599336                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           21                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     45494519                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     45494540                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           21                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     45494519                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     45494540                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.142857                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000017                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.142857                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000017                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 85448.857143                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 85111.114625                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 85448.857143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 85111.114625                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          173                       # number of writebacks
system.cpu1.icache.writebacks::total              173                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           94                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           94                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          662                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          662                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          662                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          662                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     57055554                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     57055554                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     57055554                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     57055554                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 86186.637462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 86186.637462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 86186.637462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 86186.637462                       # average overall mshr miss latency
system.cpu1.icache.replacements                   173                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           18                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     45493763                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       45493781                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          756                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          759                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     64599336                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     64599336                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     45494519                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     45494540                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 85448.857143                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 85111.114625                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           94                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           94                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          662                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          662                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     57055554                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     57055554                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 86186.637462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 86186.637462                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          450.411771                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           45494446                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              665                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         68412.700752                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     16815150906444                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   447.411771                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.873851                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.879710                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          159                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          326                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        363956985                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       363956985                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1400705                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       476105                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1267540                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq            5                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp            5                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        343944                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       343944                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1400705                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         1498                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5231449                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5232947                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        53312                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    223197120                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           223250432                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                            6                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                    384                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       1744654                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.021796                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.146018                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             1706627     97.82%     97.82% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               38027      2.18%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         1744654                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2322868473                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           7.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         665654                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1742236686                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst          107                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1742016                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1742123                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst          107                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1742016                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1742123                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          550                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data         1962                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         2520                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          550                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data         1962                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         2520                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     56183427                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data    195612192                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    251795619                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     56183427                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data    195612192                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    251795619                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          657                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1743978                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1744643                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          657                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1743978                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1744643                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.837139                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.001125                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.001444                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.837139                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.001125                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.001444                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 102151.685455                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 99700.403670                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 99918.896429                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 102151.685455                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 99700.403670                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 99918.896429                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          543                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data         1962                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         2505                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          543                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data         1962                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         2505                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     55463481                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data    194958846                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    250422327                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     55463481                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data    194958846                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    250422327                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.826484                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.001125                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.001436                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.826484                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.001125                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.001436                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 102142.690608                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 99367.403670                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 99968.992814                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 102142.690608                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 99367.403670                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 99968.992814                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                    0                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       476105                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       476105                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       476105                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       476105                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1231469                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1231469                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1231469                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1231469                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data            5                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total            5                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            5                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       343321                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       343321                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            2                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data          620                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          622                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data     68211387                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     68211387                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       343941                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       343943                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.001803                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.001808                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 110018.366129                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 109664.609325                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data          620                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          620                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     68004927                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     68004927                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.001803                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.001803                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 109685.366129                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 109685.366129                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst          107                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1398695                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1398802                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          550                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data         1342                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total         1898                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     56183427                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data    127400805                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total    183584232                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          657                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1400037                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1400700                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.837139                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.000959                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.001355                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 102151.685455                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 94933.535768                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 96725.095890                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_hits::.switch_cpus1.inst            7                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          543                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1342                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total         1885                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     55463481                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    126953919                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total    182417400                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.826484                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.000959                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.001346                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 102142.690608                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 94600.535768                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 96773.156499                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        1504.997805                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3452215                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            2513                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs         1373.742539                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    16815150906444                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     4.999999                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   465.225594                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  1031.772212                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.001221                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.113580                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.251898                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.367431                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2513                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         1267                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1246                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.613525                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        55238065                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       55238065                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 16815150916434                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  33298562439                       # Cumulative time (in ticks) in various power states
system.cpu1.thread19274.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread19274.numOps                      0                       # Number of Ops committed
system.cpu1.thread19274.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            5                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     35142830                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        35142835                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            5                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     35142832                       # number of overall hits
system.cpu2.dcache.overall_hits::total       35142837                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      3534904                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3534909                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      3534908                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3534913                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 115757143650                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 115757143650                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 115757143650                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 115757143650                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           10                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     38677734                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     38677744                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           10                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     38677740                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     38677750                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.091394                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.091394                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.091394                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.091394                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 32746.898827                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32746.852507                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 32746.861771                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32746.815452                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         2077                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               46                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    45.152174                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2393608                       # number of writebacks
system.cpu2.dcache.writebacks::total          2393608                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1125088                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1125088                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1125088                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1125088                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2409816                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2409816                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2409819                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2409819                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  57365251659                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  57365251659                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  57365394849                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  57365394849                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.062305                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.062305                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.062305                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.062305                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 23804.826451                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 23804.826451                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 23804.856236                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 23804.856236                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2393608                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            3                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     28717628                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       28717631                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            4                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3232338                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3232342                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 111996862695                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 111996862695                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     31949966                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     31949973                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.571429                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.101169                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.101169                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 34648.871094                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34648.828217                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1125018                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1125018                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2107320                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2107320                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  53705914659                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  53705914659                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.065957                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.065957                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 25485.410217                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 25485.410217                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            2                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      6425202                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6425204                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       302566                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       302567                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   3760280955                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3760280955                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      6727768                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6727771                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.333333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.044973                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.044973                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 12427.969286                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 12427.928211                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data           70                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       302496                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       302496                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   3659337000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3659337000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.044962                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.044962                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 12097.141780                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 12097.141780                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data            4                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data       143190                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       143190                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data        47730                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        47730                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.903773                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           37564778                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2394120                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.690432                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     16815150906444                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.018267                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.885506                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000036                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999776                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999812                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          494                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        311816120                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       311816120                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           19                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     30301800                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        30301819                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           19                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     30301800                       # number of overall hits
system.cpu2.icache.overall_hits::total       30301819                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          160                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           163                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          160                       # number of overall misses
system.cpu2.icache.overall_misses::total          163                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     10213443                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     10213443                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     10213443                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     10213443                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           22                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     30301960                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     30301982                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           22                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     30301960                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     30301982                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.136364                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.136364                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 63834.018750                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62659.159509                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 63834.018750                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62659.159509                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           80                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           80                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           80                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           80                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           80                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           80                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      6441219                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6441219                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      6441219                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6441219                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 80515.237500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 80515.237500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 80515.237500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 80515.237500                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           19                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     30301800                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       30301819                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          160                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          163                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     10213443                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     10213443                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     30301960                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     30301982                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 63834.018750                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62659.159509                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           80                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           80                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      6441219                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6441219                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 80515.237500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 80515.237500                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           82.005416                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           30301902                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               83                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         365083.156627                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     16815150906444                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    79.005416                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.154307                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.160167                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           83                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           83                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.162109                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        242415939                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       242415939                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2107405                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      1515663                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2008770                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        15753                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        15753                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        286798                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       286798                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2107409                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          166                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7213358                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7213524                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         5312                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    306414592                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           306419904                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1130825                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               72372800                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       3540785                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000114                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.010681                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             3540381     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 404      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         3540785                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3193728408                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           9.6                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          79920                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2396966634                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          7.2                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1259428                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1259428                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1259428                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1259428                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           80                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1134691                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1134779                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           80                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1134691                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1134779                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      6386940                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  50698255995                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  50704642935                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      6386940                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  50698255995                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  50704642935                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           80                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2394119                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2394207                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           80                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2394119                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2394207                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.473949                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.473969                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.473949                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.473969                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 79836.750000                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 44680.231001                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 44682.394488                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 79836.750000                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 44680.231001                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 44682.394488                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1130825                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1130825                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           80                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1134691                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1134771                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           80                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1134691                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1134771                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      6360300                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  50320405224                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  50326765524                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      6360300                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  50320405224                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  50326765524                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.473949                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.473965                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.473949                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.473965                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 79503.750000                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 44347.232175                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 44349.710668                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 79503.750000                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 44347.232175                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 44349.710668                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1130825                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1267632                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1267632                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1267632                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1267632                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1125883                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1125883                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1125883                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1125883                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        15753                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        15753                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        15753                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        15753                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       140157                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       140157                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       146640                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       146641                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   2835484011                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   2835484011                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       286797                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       286798                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.511302                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.511304                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 19336.361232                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 19336.229370                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       146640                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       146640                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   2786652891                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   2786652891                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.511302                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.511301                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 19003.361232                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 19003.361232                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1119271                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1119271                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           80                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       988051                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       988138                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      6386940                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  47862771984                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  47869158924                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           80                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2107322                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2107409                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.468866                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.468888                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 79836.750000                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 48441.600670                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 48443.799271                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           80                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       988051                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       988131                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      6360300                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  47533752333                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  47540112633                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.468866                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.468884                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 79503.750000                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 48108.602019                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 48111.143799                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4089.198596                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           4803471                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1134921                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.232428                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    16815150906444                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.899033                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.010921                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.016250                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     0.272982                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4087.999409                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000219                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000003                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000004                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000067                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.998047                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.998340                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          560                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         2355                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1181                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        77990521                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       77990521                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 16815150916434                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  33298562439                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     55666504                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        55666505                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     55666504                       # number of overall hits
system.cpu3.dcache.overall_hits::total       55666505                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      2737664                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2737670                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      2737664                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2737670                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  24333743565                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  24333743565                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  24333743565                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  24333743565                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     58404168                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     58404175                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            7                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     58404168                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     58404175                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.857143                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.046874                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.046875                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.857143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.046874                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.046875                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  8888.506247                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  8888.486766                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  8888.506247                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  8888.486766                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          409                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          409                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1953907                       # number of writebacks
system.cpu3.dcache.writebacks::total          1953907                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       778323                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       778323                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       778323                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       778323                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1959341                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1959341                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1959341                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1959341                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  18610214823                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  18610214823                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  18610214823                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  18610214823                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.033548                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.033548                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.033548                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.033548                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  9498.201091                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  9498.201091                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  9498.201091                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  9498.201091                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1953907                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     45030636                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       45030637                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            6                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2732704                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2732710                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  24309987345                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  24309987345                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     47763340                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     47763347                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.857143                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.057213                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.057214                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  8895.946046                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  8895.926514                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       778323                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       778323                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1954381                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1954381                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  18588110283                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  18588110283                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.040918                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040918                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  9510.996210                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  9510.996210                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     10635868                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      10635868                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         4960                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4960                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data     23756220                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     23756220                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     10640828                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     10640828                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.000466                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000466                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  4789.560484                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  4789.560484                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         4960                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         4960                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data     22104540                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     22104540                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.000466                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000466                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4456.560484                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4456.560484                       # average WriteReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.653075                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           57627621                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1954419                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            29.485807                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     16815150906777                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     4.003316                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   507.649759                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.007819                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.991503                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999322                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          437                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        469187819                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       469187819                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           21                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     23699519                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        23699540                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           21                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     23699519                       # number of overall hits
system.cpu3.icache.overall_hits::total       23699540                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          124                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           126                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          124                       # number of overall misses
system.cpu3.icache.overall_misses::total          126                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     11999655                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     11999655                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     11999655                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     11999655                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           23                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     23699643                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     23699666                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           23                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     23699643                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     23699666                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.086957                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.086957                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 96771.411290                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 95235.357143                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 96771.411290                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 95235.357143                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           21                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          103                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          103                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          103                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          103                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     10427562                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     10427562                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     10427562                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     10427562                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 101238.466019                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 101238.466019                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 101238.466019                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 101238.466019                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           21                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     23699519                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       23699540                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          124                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          126                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     11999655                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     11999655                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     23699643                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     23699666                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 96771.411290                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 95235.357143                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          103                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     10427562                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     10427562                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 101238.466019                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 101238.466019                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          104.651179                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           23699645                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              105                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         225710.904762                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     16815150906444                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   102.651179                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.200491                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.204397                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.205078                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        189597433                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       189597433                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1954492                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       620039                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1448696                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq         4928                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp         4928                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq            32                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp           32                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1954492                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          210                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5872601                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            5872811                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         6720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    250132864                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           250139584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       114828                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                7348992                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2074280                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000137                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.011721                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2073995     99.99%     99.99% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 285      0.01%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2074280                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2604447945                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           7.8                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         102897                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1954099611                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          5.9                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1835759                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1835759                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1835759                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1835759                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          103                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       118654                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       118765                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          103                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       118654                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       118765                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     10358631                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  10131681843                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  10142040474                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     10358631                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  10131681843                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  10142040474                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          103                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1954413                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1954524                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          103                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1954413                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1954524                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.060711                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.060764                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.060711                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.060764                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 100569.233010                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 85388.455872                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 85395.869776                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 100569.233010                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 85388.455872                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 85395.869776                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       114828                       # number of writebacks
system.cpu3.l2cache.writebacks::total          114828                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          103                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       118654                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       118757                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          103                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       118654                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       118757                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     10324332                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  10092170061                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  10102494393                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     10324332                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  10092170061                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  10102494393                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.060711                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.060760                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.060711                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.060760                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 100236.233010                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 85055.455872                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 85068.622422                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 100236.233010                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 85055.455872                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 85068.622422                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               114828                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       611995                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       611995                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       611995                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       611995                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1341912                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1341912                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1341912                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1341912                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data         4928                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         4928                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data         4928                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         4928                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data           28                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total           28                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data            4                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total            4                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data       395937                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total       395937                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data           32                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total           32                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.125000                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.125000                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 98984.250000                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 98984.250000                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data       394605                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total       394605                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.125000                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 98651.250000                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 98651.250000                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1835731                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1835731                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            6                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          103                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       118650                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       118761                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     10358631                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  10131285906                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  10141644537                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1954381                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1954492                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.060710                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.060763                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 100569.233010                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 85387.997522                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 85395.412105                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          103                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       118650                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       118753                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     10324332                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  10091775456                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  10102099788                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.060710                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.060759                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 100236.233010                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 85054.997522                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85068.164914                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4059.115484                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3913359                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          118924                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           32.906386                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    16815150906444                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     6.179509                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.054254                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.241235                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     2.415949                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4049.224537                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.001509                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000013                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000303                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.000590                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.988580                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.990995                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          248                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1492                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         1698                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          631                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        62732668                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       62732668                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 16815150916434                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  33298562439                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1154733                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        417482                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1024515                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            486535                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             230061                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            230060                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1154737                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       381608                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port         5026                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3400068                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       352073                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 4138775                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     16183488                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       160832                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    144978496                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     14931712                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                176254528                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            559348                       # Total snoops (count)
system.l3bus.snoopTraffic                     4660032                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            1944227                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  1944227    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              1944227                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1373099724                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                4.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            86043944                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy             1670986                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           755791342                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               2.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            79373366                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.2                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst           58                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data         2697                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       728552                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data        14344                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              745651                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst           58                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data         2697                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       728552                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data        14344                       # number of overall hits
system.l3cache.overall_hits::total             745651                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         2523                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       123457                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          543                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data         1962                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           80                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       406139                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          103                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       104310                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            639147                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         2523                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       123457                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          543                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data         1962                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           80                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       406139                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          103                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       104310                       # number of overall misses
system.l3cache.overall_misses::total           639147                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    207543249                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  11689259660                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     53289657                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data    187092387                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      6040620                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  35548610793                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst      9912411                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   9414320922                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  57116069699                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    207543249                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  11689259660                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     53289657                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data    187092387                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      6040620                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  35548610793                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst      9912411                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   9414320922                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  57116069699                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         2581                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       126154                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          543                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data         1962                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           80                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1134691                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          103                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       118654                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1384798                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         2581                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       126154                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          543                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data         1962                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           80                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1134691                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          103                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       118654                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1384798                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.977528                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.978621                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.357929                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.879111                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.461545                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.977528                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.978621                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.357929                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.879111                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.461545                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 82260.502973                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 94682.842285                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 98139.331492                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 95357.995413                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 75507.750000                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 87528.188115                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst        96237                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 90253.292321                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 89362.962979                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 82260.502973                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 94682.842285                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 98139.331492                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 95357.995413                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 75507.750000                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 87528.188115                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst        96237                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 90253.292321                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 89362.962979                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          72813                       # number of writebacks
system.l3cache.writebacks::total                72813                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         2523                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       123457                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          543                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data         1962                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           80                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       406139                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          103                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       104310                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       639117                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         2523                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       123457                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          543                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data         1962                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           80                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       406139                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          103                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       104310                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       639117                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    190740069                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  10867042700                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     49673277                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data    174025467                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      5507820                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  32843745033                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst      9226431                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   8719616322                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  52859577119                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    190740069                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  10867042700                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     49673277                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data    174025467                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      5507820                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  32843745033                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst      9226431                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   8719616322                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  52859577119                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.977528                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.978621                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.357929                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.879111                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.461524                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.977528                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.978621                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.357929                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.879111                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.461524                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 75600.502973                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 88022.896231                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 91479.331492                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 88697.995413                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 68847.750000                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 80868.237310                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst        89577                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 83593.292321                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 82707.199338                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 75600.502973                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 88022.896231                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 91479.331492                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 88697.995413                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 68847.750000                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 80868.237310                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst        89577                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 83593.292321                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 82707.199338                       # average overall mshr miss latency
system.l3cache.replacements                    559348                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       344669                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       344669                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       344669                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       344669                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1024515                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1024515                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1024515                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1024515                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          326                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       144865                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           145191                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        82467                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          620                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data         1775                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data            4                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          84870                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   7513427377                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     65515419                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data    169312518                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data       378621                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   7748633935                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        82793                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data          620                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       146640                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       230061                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.996062                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.012104                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.368902                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 91108.290310                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 105670.030645                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 95387.334085                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 94655.250000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 91300.034582                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        82467                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          620                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data         1775                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        84866                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   6964203817                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     61386219                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    157491018                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data       351981                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   7183433035                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.996062                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.012104                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.368885                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 84448.371070                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 99010.030645                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 88727.334085                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 87995.250000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 84644.416315                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst           58                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data         2371                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       583687                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data        14344                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       600460                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         2523                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        40990                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          543                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data         1342                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           80                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       404364                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          103                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       104306                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       554277                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    207543249                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4175832283                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     53289657                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data    121576968                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      6040620                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  35379298275                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      9912411                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   9413942301                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  49367435764                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         2581                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        43361                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          543                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data         1342                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           80                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       988051                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       118650                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1154737                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.977528                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.945320                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.409254                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.879107                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.480003                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 82260.502973                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 101874.415296                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 98139.331492                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 90593.865872                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 75507.750000                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 87493.689535                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst        96237                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 90253.123512                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 89066.361700                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         2523                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        40990                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          543                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1342                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           80                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       404364                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          103                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       104306                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       554251                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    190740069                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   3902838883                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     49673277                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    112639248                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      5507820                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  32686254015                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      9226431                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   8719264341                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  45676144084                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.977528                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.945320                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.409254                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.879107                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.479980                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 75600.502973                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 95214.415296                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 91479.331492                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 83933.865872                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 68847.750000                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 80833.738946                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst        89577                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 83593.123512                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 82410.575865                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            59534.946728                       # Cycle average of tags in use
system.l3cache.tags.total_refs                2114835                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1369184                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.544595                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         16815207907053                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 59534.946728                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.908431                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.908431                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64185                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          666                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         3452                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        25913                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        34154                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.979385                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             45432896                       # Number of tag accesses
system.l3cache.tags.data_accesses            45432896                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     72812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      2523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    123450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       543.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples      1962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        80.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    406133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    104260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006242100222                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4518                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4518                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1278800                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              68840                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      639115                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      72812                       # Number of write requests accepted
system.mem_ctrls.readBursts                    639115                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    72812                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     61                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      49.77                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                639115                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                72812                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  286283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  164626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   98486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   50055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   21592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   4699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     141.439796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     68.646998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1555.280765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         4487     99.31%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           23      0.51%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            6      0.13%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-104447            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4518                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.103586                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.096309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.513170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4306     95.31%     95.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      0.69%     95.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              135      2.99%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               31      0.69%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.18%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.07%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4518                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                40903360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4659968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1228.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    139.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33298475526                       # Total gap between requests
system.mem_ctrls.avgGap                      46772.32                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst       161472                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      7900800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        34752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data       125568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         5120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     25992512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         6592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      6672640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4656384                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 4849216.846443046816                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 237271430.714781671762                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1043648.334371214616                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 3770972.434689361136                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 153760.343922094238                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 780589371.976398706436                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 197966.442799696320                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 200388168.216469317675                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 139837344.779948592186                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         2523                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       123457                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          543                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data         1962                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           80                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       406137                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          103                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       104310                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        72812                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     96192886                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   6238147404                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     29331050                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data    100480489                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      2508553                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  17617083176                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      5365846                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   4811492621                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1627564950312                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     38126.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     50528.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     54016.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     51213.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     31356.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     43377.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     52095.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     46126.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  22352976.85                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst       161472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      7901184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        34752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data       125568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     25992704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         6592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      6675840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      40905152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst       161472                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        34752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         6592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       208640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4659968                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4659968                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         2523                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       123456                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          543                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data         1962                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           80                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       406136                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          103                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       104310                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         639143                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        72812                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         72812                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         5766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         5766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         5766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         9610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         5766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         9610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         3844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data        11532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      4849217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    237282963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1043648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data      3770972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       153760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    780595138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       197966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    200484268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1228435594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         5766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         5766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         5766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         3844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      4849217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1043648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       153760                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       197966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      6265734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    139944977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       139944977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    139944977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         5766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         5766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         5766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         9610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         5766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         9610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         3844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data        11532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      4849217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    237282963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1043648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data      3770972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       153760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    780595138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       197966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    200484268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1368380571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               639054                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               72756                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        22405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        20029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20664                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        19974                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        22224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        21144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        20081                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        20067                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        22003                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        21840                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        18627                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        19272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        19185                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        19699                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        19549                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        18402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        18898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        17964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        18250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        20032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        18430                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        20334                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        20972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        20617                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        18872                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        20312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        19135                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        18926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        22057                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        19656                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        20486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2794                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2445                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2405                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2156                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2055                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2096                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2213                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2238                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2677                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2405                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2125                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2263                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         2040                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         1757                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1913                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         1864                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         2258                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         2440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         2727                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         2287                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         2163                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         2495                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         2369                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         2032                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         2512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         2245                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         2260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         2516                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             17722269457                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2129327928                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        28900602025                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                27732.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           45224.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              425615                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              12120                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.60                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           16.66                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       274067                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   166.216874                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    98.977796                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   244.907542                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       200367     73.11%     73.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        31758     11.59%     84.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9667      3.53%     88.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5532      2.02%     90.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3923      1.43%     91.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         4481      1.64%     93.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3346      1.22%     94.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1517      0.55%     95.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        13476      4.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       274067                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              40899456                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4656384                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1228.264535                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              139.837345                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.12                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               61.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    854771954.400001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1136375184.033587                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2688063576.307171                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  273453134.975996                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11871300887.475349                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 28065934337.919815                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 172469288.678403                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  45062368363.790382                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1353.282277                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     22877537                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2999150000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30276534902                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             554274                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        72812                       # Transaction distribution
system.membus.trans_dist::CleanEvict           486534                       # Transaction distribution
system.membus.trans_dist::ReadExReq             84870                       # Transaction distribution
system.membus.trans_dist::ReadExResp            84869                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         554275                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      1837634                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      1837634                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1837634                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     45565120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     45565120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                45565120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            639145                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  639145    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              639145                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           496073147                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1171380757                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       13238943                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      7591968                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       111668                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      4264405                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        4226865                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.119690                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        1731543                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           30                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      1663684                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      1646723                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        16961                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted         2262                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts      4606189                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          423                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       104579                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     98971198                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.324326                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.974368                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     46847699     47.33%     47.33% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     12797244     12.93%     60.26% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      3500596      3.54%     63.80% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      7766410      7.85%     71.65% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      4688812      4.74%     76.39% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3047218      3.08%     79.47% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3096401      3.13%     82.59% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3440646      3.48%     86.07% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     13786172     13.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     98971198                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    126950018                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     230041308                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           44948495                       # Number of memory references committed
system.switch_cpus0.commit.loads             34320060                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          12741298                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         113726133                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          150847531                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      1695937                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass        56787      0.02%      0.02% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    111867777     48.63%     48.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        25482      0.01%     48.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     48.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     17748250      7.72%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      7275048      3.16%     59.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     59.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     59.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      6199207      2.69%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     18205859      7.91%     70.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        48938      0.02%     70.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      4728653      2.06%     72.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      1214218      0.53%     72.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     17718360      7.70%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt         4234      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      9266185      4.03%     84.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      7243729      3.15%     87.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     25053875     10.89%     98.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      3384706      1.47%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    230041308                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     13786172                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        15935311                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     52632108                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         18533279                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     12395999                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        111482                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      4171341                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        23818                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     235832398                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       109958                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           36753977                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           10837423                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               179505                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                95140                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles     10701722                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             131335199                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           13238943                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7605131                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             88652567                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         270528                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles        16566                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles       102061                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         16388443                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        28044                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     99608180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     2.390535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.313841                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        59906145     60.14%     60.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2109383      2.12%     62.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         3012464      3.02%     65.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         4320342      4.34%     69.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         2110805      2.12%     71.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         3285547      3.30%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         2110490      2.12%     77.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         2536392      2.55%     79.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        20216612     20.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     99608180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.132395                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.313409                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           16405553                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                17194                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            2418907                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads         752475                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses          118                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         2739                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores        387532                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads      1238309                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache          1539                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  33298572762                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        111482                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        20309386                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       15875679                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         26436105                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     36875500                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     235382936                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       366219                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      14400590                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       2142084                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      17122222                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    256915160                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          528450750                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       215157591                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        172837366                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    251399233                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps         5515927                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         56521863                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               319775739                       # The number of ROB reads
system.switch_cpus0.rob.writes              469932724                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        126950018                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          230041308                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       52471210                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     32618779                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1046570                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     22376645                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       21968685                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    98.176849                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        8301088                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           31                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2895047                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2730622                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       164425                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted       130871                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     52943115                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       980893                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     92792100                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.855618                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.281054                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     16049448     17.30%     17.30% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      7362369      7.93%     25.23% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5049578      5.44%     30.67% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10269929     11.07%     41.74% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3262869      3.52%     45.26% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2284308      2.46%     47.72% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3437853      3.70%     51.42% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      3414421      3.68%     55.10% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     41661325     44.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     92792100                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    250000003                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     450562993                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          131981279                       # Number of memory references committed
system.switch_cpus1.commit.loads             91550045                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          44222774                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating          94449970                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          395548180                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      6918503                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass      2383670      0.53%      0.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    268536342     59.60%     60.13% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       963814      0.21%     60.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      1235506      0.27%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      3069046      0.68%     61.30% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     61.30% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     61.30% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc       203930      0.05%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     17111147      3.80%     65.14% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.14% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp        60184      0.01%     65.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      7483230      1.66%     66.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       601059      0.13%     66.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     16892262      3.75%     70.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt        41524      0.01%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     56358685     12.51%     83.22% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     33999096      7.55%     90.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     35191360      7.81%     98.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      6432138      1.43%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    450562993                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     41661325                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5990524                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     15400315                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         71346195                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      6167348                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        996926                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     21335262                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred        66257                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     522054686                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts       387366                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           98405499                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           42745947                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               598444                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               106281                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       983249                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             295125468                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           52471210                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     33000395                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             97854654                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2125384                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles           97                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles          621                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         45494519                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          301                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     99901313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     5.349877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.951646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        11820579     11.83%     11.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         4197642      4.20%     16.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         6689986      6.70%     22.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4401330      4.41%     27.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4        11977539     11.99%     39.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         3260653      3.26%     42.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         8479571      8.49%     50.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4004800      4.01%     54.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        45069213     45.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     99901313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.524735                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.951382                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           45494618                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  175                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           18559899                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       11399294                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         3184                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        18558                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       4958455                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads        68985                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  33298572762                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        996926                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         8983931                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles        6849182                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles           48                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         74423050                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles      8648163                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     515831504                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        39293                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       2423740                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       1663046                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       2976995                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    521974369                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1358469666                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       721011407                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        158301171                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    455258681                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        66715607                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              4                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            4                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         23299046                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               554636857                       # The number of ROB reads
system.switch_cpus1.rob.writes             1014128923                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        250000003                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          450562993                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       40632931                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     27175883                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      1630585                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     14122732                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       14104192                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.868722                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        5550382                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      5207636                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      5153420                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        54216                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted        11200                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    102308212                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      1630551                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     85576299                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     1.417466                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.578038                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     56126710     65.59%     65.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      8271507      9.67%     75.25% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      3611669      4.22%     79.47% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      3886786      4.54%     84.01% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      2443535      2.86%     86.87% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1053249      1.23%     88.10% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       614066      0.72%     88.82% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1128675      1.32%     90.14% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8      8440102      9.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     85576299                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted     70385735                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     121301525                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           30809879                       # Number of memory references committed
system.switch_cpus2.commit.loads             24082111                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18106787                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          121153559                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      2314933                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        75998      0.06%      0.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     89752473     73.99%     74.05% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       159462      0.13%     74.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv       503713      0.42%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     24082111     19.85%     94.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      6727768      5.55%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    121301525                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples      8440102                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5114047                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     55693511                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         32978474                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      4562788                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       1638324                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     13100138                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     247987141                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          172                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           38298756                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           10020962                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               476090                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                85961                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      1347725                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             155054906                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           40632931                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     24807994                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             97001071                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        3276716                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         30301960                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          115                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     99987154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.677687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.214345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        50754761     50.76%     50.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         3914285      3.91%     54.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         3437450      3.44%     58.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         6197862      6.20%     64.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         6037278      6.04%     70.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         3418955      3.42%     73.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3267420      3.27%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         6170032      6.17%     83.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        16789111     16.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     99987154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.406347                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.550616                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           30301960                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            6348071                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       20473578                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses       113195                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         8542                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       4935511                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads          694                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            30                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  33298572762                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       1638324                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         7169176                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       45514231                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         34947815                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     10717598                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     239283912                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       881081                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       4777892                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       6601582                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        107275                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    250636619                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          640231475                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       358184802                       # Number of integer rename lookups
system.switch_cpus2.rename.committedMaps    128190276                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       122446224                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         13005885                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               300745934                       # The number of ROB reads
system.switch_cpus2.rob.writes              461712845                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts         70385735                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          121301525                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       20334980                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     18285091                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       208463                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      8735375                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        8735078                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.996600                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         217772                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       599470                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       599327                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          143                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           15                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     23137952                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       208421                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     96995162                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.963871                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.314473                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     37156487     38.31%     38.31% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     15162679     15.63%     53.94% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      4650899      4.79%     58.73% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      4670124      4.81%     63.55% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      5903401      6.09%     69.64% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1959517      2.02%     71.66% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2004154      2.07%     73.72% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       333001      0.34%     74.07% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     25154900     25.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     96995162                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    188590304                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     287481169                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           56760054                       # Number of memory references committed
system.switch_cpus3.commit.loads             46119207                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18501013                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         160946282                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          173696241                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       214112                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass          991      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    139921672     48.67%     48.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      1482050      0.52%     49.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      2570044      0.89%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      3874684      1.35%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      1498778      0.52%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     31860028     11.08%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      9185391      3.20%     66.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      1719628      0.60%     66.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     37126790     12.91%     79.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt      1481059      0.52%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead      8095949      2.82%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      3000538      1.04%     84.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     38023258     13.23%     97.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      7640309      2.66%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    287481169                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     25154900                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8123972                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     50700149                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         25460934                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     15482763                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        208881                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      8715086                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           42                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     314363089                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          171                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           48132543                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           12964009                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                47557                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       208061                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             208710460                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           20334980                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9552177                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             99559725                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles         417846                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         23699643                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           60                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     99976709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.190188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.453867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        44716969     44.73%     44.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4623177      4.62%     49.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4874853      4.88%     54.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         4265097      4.27%     58.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         5586327      5.59%     64.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         4003372      4.00%     68.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         1867639      1.87%     69.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         2105848      2.11%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        27933427     27.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     99976709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.203359                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.087195                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           23699643                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848449478873                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             369191                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        2809228                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          460                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       2762670                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  33298572762                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        208881                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13340890                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       29403145                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         35558341                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     21465442                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     312975450                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        39092                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      15328514                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       2118289                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents            30                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    328703737                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          818536624                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       259506295                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        324074098                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    302580265                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        26123392                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         63708347                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               382459383                       # The number of ROB reads
system.switch_cpus3.rob.writes              624219889                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        188590304                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          287481169                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
