---------------------------------------------------
Report for cell master
   Instance path: master
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        132        100.0
                               LUTGATE	         80        100.0
                                LUTCCU	         52        100.0
                                 IOBUF	         11        100.0
                                PFUREG	         50        100.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                           pattern_gen	          1        55.3
                         pll_component	          1         0.0
                                   vga	          1        34.1
---------------------------------------------------
Report for cell vga
   Instance path: master/my_vga
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         45        34.1
                               LUTGATE	         21        26.2
                                LUTCCU	         24        46.2
                                PFUREG	         20        40.0
---------------------------------------------------
Report for cell pattern_gen
   Instance path: master/my_pattern_gen
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         73        55.3
                               LUTGATE	         45        56.2
                                LUTCCU	         28        53.8
                                PFUREG	         30        60.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                          bottom_check	          1         0.8
                                 clock	          1        21.2
---------------------------------------------------
Report for cell clock
   Instance path: master/my_pattern_gen/piece_drop_clock
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         28        21.2
                                LUTCCU	         28        53.8
                                PFUREG	         26        52.0
---------------------------------------------------
Report for cell bottom_check
   Instance path: master/my_pattern_gen/my_bottom_check
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.8
                               LUTGATE	          1         1.2
---------------------------------------------------
Report for cell pll_component
   Instance path: master/my_pll
                     Cell usage:
                                  cell	      count    Res Usage(%)
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
pll_component_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000")	          1         0.0
---------------------------------------------------
Report for cell pll_component_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000")
   Instance path: master/my_pll/lscc_pll_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
