read_verilog -sv [DESIGN];
hierarchy -auto-top;