{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695651758752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695651758753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 10:22:38 2023 " "Processing started: Mon Sep 25 10:22:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695651758753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695651758753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_p2 -c lab3_p2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_p2 -c lab3_p2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695651758753 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695651759255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695651759255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_ns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ns-behave " "Found design unit 1: alu_ns-behave" {  } { { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695651768074 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_ns " "Found entity 1: alu_ns" {  } { { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695651768074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695651768074 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_ns " "Elaborating entity \"alu_ns\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695651768260 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempin1 alu_ns.vhd(65) " "VHDL Process Statement warning at alu_ns.vhd(65): signal \"tempin1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695651768270 "|alu_ns"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempin2 alu_ns.vhd(65) " "VHDL Process Statement warning at alu_ns.vhd(65): signal \"tempin2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695651768270 "|alu_ns"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempsum alu_ns.vhd(66) " "VHDL Process Statement warning at alu_ns.vhd(66): signal \"tempsum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695651768270 "|alu_ns"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempsum alu_ns.vhd(67) " "VHDL Process Statement warning at alu_ns.vhd(67): signal \"tempsum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695651768270 "|alu_ns"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempin1 alu_ns.vhd(74) " "VHDL Process Statement warning at alu_ns.vhd(74): signal \"tempin1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695651768270 "|alu_ns"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempin2 alu_ns.vhd(74) " "VHDL Process Statement warning at alu_ns.vhd(74): signal \"tempin2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695651768270 "|alu_ns"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempmult alu_ns.vhd(75) " "VHDL Process Statement warning at alu_ns.vhd(75): signal \"tempmult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695651768271 "|alu_ns"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempmult alu_ns.vhd(76) " "VHDL Process Statement warning at alu_ns.vhd(76): signal \"tempmult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695651768271 "|alu_ns"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempin1 alu_ns.vhd(79) " "VHDL Process Statement warning at alu_ns.vhd(79): signal \"tempin1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695651768271 "|alu_ns"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempin1 alu_ns.vhd(80) " "VHDL Process Statement warning at alu_ns.vhd(80): signal \"tempin1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695651768271 "|alu_ns"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempswaplower alu_ns.vhd(96) " "VHDL Process Statement warning at alu_ns.vhd(96): signal \"tempswaplower\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695651768271 "|alu_ns"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempswapupper alu_ns.vhd(96) " "VHDL Process Statement warning at alu_ns.vhd(96): signal \"tempswapupper\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695651768271 "|alu_ns"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempswap alu_ns.vhd(102) " "VHDL Process Statement warning at alu_ns.vhd(102): signal \"tempswap\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695651768271 "|alu_ns"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "alu_ns.vhd" "Mult0" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651768529 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1695651768529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695651768666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768666 ""}  } { { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695651768666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1ht.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1ht.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1ht " "Found entity 1: mult_1ht" {  } { { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695651768730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695651768730 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "1 " "Converted 1 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 1 " "Used 1 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 1 1 " "Used 1 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 1 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1695651768883 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1695651768883 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "1 " "Converted the following 1 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2 " "DSP block output node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2\"" {  } { { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651768883 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_mult1 " "DSP block multiplier node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_mult1\"" {  } { { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651768883 ""}  } { { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768883 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1695651768883 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 0 " "Used 0 DSP blocks after DSP block balancing" {  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1695651768883 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1695651768883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695651768999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651768999 ""}  } { { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695651768999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_r2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_r2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_r2h1 " "Found entity 1: mac_mult_r2h1" {  } { { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695651769049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695651769049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jul.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jul.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jul " "Found entity 1: mult_jul" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695651769114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695651769114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 45 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695651769227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 32 " "Parameter \"dataa_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695651769228 ""}  } { { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 45 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695651769228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_kv82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_kv82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_kv82 " "Found entity 1: mac_out_kv82" {  } { { "db/mac_out_kv82.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_out_kv82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695651769267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695651769267 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[17\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769312 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[16\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769312 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[17\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769312 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[16\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769312 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[15\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769312 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[14\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769312 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[13\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769312 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[12\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769312 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[16\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769312 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[15\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769312 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[14\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769312 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[13\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769312 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[12\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769312 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[11\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[11\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769312 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[10\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[10\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769312 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[9\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[9\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769312 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[9]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1695651769312 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1695651769312 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[15\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[14\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[13\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[12\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[11\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[11\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[10\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[10\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[9\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[9\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[8\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[8\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[7\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[7\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[6\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[6\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[5\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[5\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[11\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[11\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[10\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[10\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[9\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[9\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[8\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[8\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[7\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[7\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[6\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[6\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[5\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[5\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[4\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[4\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[3\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[3\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[8\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[8\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[7\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[7\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[6\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[6\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[5\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[5\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[4\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[4\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[3\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[3\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[2\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[2\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le4a\[17\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le4a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 50 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le6a\[17\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le6a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 52 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le6a\[16\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le6a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 52 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[17\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 53 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[16\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 53 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[15\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 53 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[14\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 53 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[13\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 53 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[12\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 53 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[11\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le7a\[11\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 53 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[17\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[16\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[15\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[14\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[13\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[12\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[11\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[11\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[10\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[10\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[9\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[9\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[17\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[16\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[15\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[14\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[13\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[12\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[11\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[11\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[10\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[10\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[9\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[9\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[8\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[8\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[7\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[7\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769317 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[7]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1695651769317 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1695651769317 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le5a\[17\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le5a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 51 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769323 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le5a\[16\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le5a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 51 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769323 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le5a\[15\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le5a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 51 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769323 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le6a\[15\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le6a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 52 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769323 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le6a\[14\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le6a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 52 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769323 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le6a\[13\] " "Synthesized away node \"lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le6a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_jul.tdf" 52 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/steve/source/eel4712/lab3/83190817/p2/alu_ns.vhd" 74 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695651769323 "|alu_ns|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[13]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1695651769323 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1695651769323 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "246 " "Ignored 246 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "16 " "Ignored 16 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1695651769417 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "230 " "Ignored 230 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1695651769417 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1695651769417 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695651769633 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695651770640 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695651770640 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "447 " "Implemented 447 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695651770819 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695651770819 ""} { "Info" "ICUT_CUT_TM_LCELLS" "394 " "Implemented 394 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695651770819 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695651770819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695651770842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 10:22:50 2023 " "Processing ended: Mon Sep 25 10:22:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695651770842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695651770842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695651770842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695651770842 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1695651772622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695651772622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 10:22:51 2023 " "Processing started: Mon Sep 25 10:22:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695651772622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1695651772622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3_p2 -c lab3_p2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3_p2 -c lab3_p2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1695651772622 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1695651773828 ""}
{ "Info" "0" "" "Project  = lab3_p2" {  } {  } 0 0 "Project  = lab3_p2" 0 0 "Fitter" 0 0 1695651773829 ""}
{ "Info" "0" "" "Revision = lab3_p2" {  } {  } 0 0 "Revision = lab3_p2" 0 0 "Fitter" 0 0 1695651773829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1695651773933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1695651773934 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3_p2 EP4CGX15BF14A7 " "Selected device EP4CGX15BF14A7 for design \"lab3_p2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1695651773945 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695651773986 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695651773987 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1695651774238 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1695651774249 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX15BF14C7 " "Device EP4CGX15BF14C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695651774466 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX15BF14I7 " "Device EP4CGX15BF14I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695651774466 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C7 " "Device EP4CGX30BF14C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695651774466 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14I7 " "Device EP4CGX30BF14I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695651774466 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C7 " "Device EP4CGX22BF14C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695651774466 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14I7 " "Device EP4CGX22BF14I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695651774466 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1695651774466 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/steve/source/eel4712/lab3/83190817/p2/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695651774468 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/steve/source/eel4712/lab3/83190817/p2/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695651774468 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/steve/source/eel4712/lab3/83190817/p2/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695651774468 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/steve/source/eel4712/lab3/83190817/p2/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695651774468 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/steve/source/eel4712/lab3/83190817/p2/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695651774468 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1695651774468 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1695651774470 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "53 53 " "No exact pin location assignment(s) for 53 pins of 53 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1695651774687 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3_p2.sdc " "Synopsys Design Constraints File file not found: 'lab3_p2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1695651774865 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1695651774865 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1695651774865 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1695651774866 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1695651774868 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1695651774868 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1695651774868 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1695651774873 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695651774874 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695651774874 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695651774874 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695651774874 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1695651774875 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1695651774875 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1695651774875 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1695651774875 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "53 unused 2.5V 36 17 0 " "Number of I/O pins in group: 53 (unused VREF, 2.5V VCCIO, 36 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1695651774877 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1695651774877 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1695651774877 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695651774877 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695651774877 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695651774877 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695651774877 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695651774877 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695651774877 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695651774877 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695651774877 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695651774877 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695651774877 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1695651774877 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1695651774877 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695651774911 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1695651774914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1695651775446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695651775501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1695651775512 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1695651775857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695651775857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1695651776134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X22_Y10 X33_Y20 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X22_Y10 to location X33_Y20" {  } { { "loc" "" { Generic "C:/Users/steve/source/eel4712/lab3/83190817/p2/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X22_Y10 to location X33_Y20"} { { 12 { 0 ""} 22 10 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1695651776612 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1695651776612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1695651776668 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1695651776668 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1695651776668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695651776670 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1695651776833 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695651776841 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695651777021 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695651777022 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695651777393 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695651777753 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/steve/source/eel4712/lab3/83190817/p2/output_files/lab3_p2.fit.smsg " "Generated suppressed messages file C:/Users/steve/source/eel4712/lab3/83190817/p2/output_files/lab3_p2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1695651778031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5596 " "Peak virtual memory: 5596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695651778482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 10:22:58 2023 " "Processing ended: Mon Sep 25 10:22:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695651778482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695651778482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695651778482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1695651778482 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1695651779703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695651779703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 10:22:59 2023 " "Processing started: Mon Sep 25 10:22:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695651779703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1695651779703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab3_p2 -c lab3_p2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab3_p2 -c lab3_p2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1695651779704 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1695651780041 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1695651780419 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1695651780434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695651780608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 10:23:00 2023 " "Processing ended: Mon Sep 25 10:23:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695651780608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695651780608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695651780608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1695651780608 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1695651781250 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1695651782010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695651782012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 10:23:01 2023 " "Processing started: Mon Sep 25 10:23:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695651782012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1695651782012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab3_p2 -c lab3_p2 " "Command: quartus_sta lab3_p2 -c lab3_p2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1695651782012 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1695651782169 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1695651782377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1695651782377 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695651782415 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695651782415 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3_p2.sdc " "Synopsys Design Constraints File file not found: 'lab3_p2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1695651782584 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1695651782584 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1695651782585 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1695651782586 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1695651782586 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1695651782586 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1695651782587 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1695651782598 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Timing Analyzer" 0 0 1695651782600 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695651782601 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695651782618 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695651782621 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695651782627 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695651782630 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695651782637 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1695651782643 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1695651782669 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1695651782935 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1695651783006 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1695651783006 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1695651783006 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1695651783007 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695651783008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695651783018 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695651783021 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695651783028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695651783031 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695651783037 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1695651783041 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1695651783188 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1695651783188 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1695651783188 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1695651783189 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695651783192 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695651783198 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695651783201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695651783207 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695651783210 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695651783715 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695651783720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695651783794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 10:23:03 2023 " "Processing ended: Mon Sep 25 10:23:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695651783794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695651783794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695651783794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1695651783794 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1695651784860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695651784860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 10:23:04 2023 " "Processing started: Mon Sep 25 10:23:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695651784860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1695651784860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab3_p2 -c lab3_p2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab3_p2 -c lab3_p2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1695651784861 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1695651785445 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_p2.vho C:/Users/steve/source/eel4712/lab3/83190817/p2/simulation/modelsim/ simulation " "Generated file lab3_p2.vho in folder \"C:/Users/steve/source/eel4712/lab3/83190817/p2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1695651785546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695651785573 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 10:23:05 2023 " "Processing ended: Mon Sep 25 10:23:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695651785573 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695651785573 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695651785573 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1695651785573 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 112 s " "Quartus Prime Full Compilation was successful. 0 errors, 112 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1695651786228 ""}
