// Seed: 355415353
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
endmodule
module module_1 #(
    parameter id_6 = 32'd61
) (
    input supply0 id_0,
    input wor id_1,
    input tri id_2,
    input supply1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input supply0 _id_6
);
  tri0 [1  ==  1 : -1] id_8;
  assign id_8 = id_5;
  assign id_8 = id_5 == id_4;
  logic id_9 = 1 <= id_6;
  wire [-1 : id_6] id_10;
  parameter id_11 = 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_9,
      id_9,
      id_8,
      id_10,
      id_10
  );
  final $clog2(51);
  ;
  wire id_12;
endmodule
