Sebastian Altmeyer , Robert I. Davis , Claire Maiza, Cache Related Pre-emption Delay Aware Response Time Analysis for Fixed Priority Pre-emptive Systems, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium, p.261-271, November 29-December 02, 2011[doi>10.1109/RTSS.2011.31]
Sebastian Altmeyer , Robert I. Davis , Claire Maiza, Improved cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems, Real-Time Systems, v.48 n.5, p.499-526, September 2012[doi>10.1007/s11241-012-9152-2]
Sebastian Altmeyer , Claire Maiza Burguière, Cache-related preemption delay via useful cache blocks: Survey and redefinition, Journal of Systems Architecture: the EUROMICRO Journal, v.57 n.7, p.707-719, August, 2011[doi>10.1016/j.sysarc.2010.08.006]
A. Arnaud and I. Puaut. 2006. Dynamic Instruction Cache Locking in Hard Real-Time Systems. In Proceedings of the 14th International Conference on Real-Time and Network Systems (RTNS).
N. Audsley, A. Burns, M. Richardson, K. Tindell, and A. Wellings. 1993. Applying new scheduling theory to static priority pre-emptive scheduling. Softw. Engin. J. 8, 5, 284--292.
T. P. Baker, Stack-based scheduling for realtime processes, Real-Time Systems, v.3 n.1, p.67-99, March 1991[doi>10.1007/BF00365393]
Enrico Bini , Giorgio C. Buttazzo, Measuring the Performance of Schedulability Tests, Real-Time Systems, v.30 n.1-2, p.129-154, May       2005[doi>10.1007/s11241-005-0507-9]
Bluespec. 2013. About the Synthesizable Modeling Company. http://www.bluespec.com/about/index.htm.
Reinder J. Bril , Johan J. Lukkien , Wim F. Verhaegh, Worst-case response time analysis of real-time tasks under fixed-priority scheduling with deferred preemption, Real-Time Systems, v.42 n.1-3, p.63-119, August    2009[doi>10.1007/s11241-009-9071-z]
Alan Burns , Andy Wellings, Real-Time Systems and Programming Languages: Ada, Real-Time Java and C/Real-Time POSIX, Addison-Wesley Educational Publishers Inc, 2009
J. V. Busquets-Mataix , J. J. Serrano , R. Ors , P. Gil , A. Wellings, Adding instruction cache effect to schedulability analysis of preemptive real-time systems, Proceedings of the 2nd IEEE Real-Time Technology and Applications Symposium (RTAS '96), p.204, June 10-12, 1996
A. Marti Campoy, A. Perles Ivars, and J. V. Busquets Mataix. 2002. Dynamic use of locking caches In Multitask, Preemptive Real-Time Systems. In Proceedings of the International Federation of Automatic Control.
Shannon Cepeda. 2009. What you need to know about prefetching. http://software.intel.com/en-us/blogs/2009/08/24/what-you-need-to-know-about-prefetching.
Robert I. Davis , Alan Burns , Reinder J. Bril , Johan J. Lukkien, Controller Area Network (CAN) schedulability analysis: Refuted, revisited and revised, Real-Time Systems, v.35 n.3, p.239-272, April     2007[doi>10.1007/s11241-007-9012-7]
Robert I. Davis , Attila Zabos , Alan Burns, Efficient Exact Schedulability Tests for Fixed Priority Real-Time Systems, IEEE Transactions on Computers, v.57 n.9, p.1261-1276, September 2008[doi>10.1109/TC.2008.66]
Digilent. 2013. Atlys Spartan-6 FPGA Development Board. http://www.digilentinc.com/ATLYS/.
Heiko Falk , Sascha Plazar , Henrik Theiling, Compile-time decided instruction cache locking using worst-case execution paths, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289816.1289853]
Jan Gustafsson, Adam Betts, Andreas Ermedahl, and Björn Lisper. 2010. The Mälardalen WCET benchmarks - Past, present and future. In Proceedings of the 10th Workshop on Worst-Case Execution Time Analysis.
Reinhold Heckmann, Marc Langenbach, Stephan Thesing, and Reinhard Wilhelm. 2003. The influence of processor architecture on the design and the results of WCET tools. Proc. IEEE 91, 7, 1038--1054.
John L. Hennessy , David A. Patterson, Computer Architecture, Fourth Edition: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2006
Jorg Herter , Peter Backes , Florian Haupenthal , Jan Reineke, CAMA: A Predictable Cache-Aware Memory Allocator, Proceedings of the 2011 23rd Euromicro Conference on Real-Time Systems, p.23-32, July 05-08, 2011[doi>10.1109/ECRTS.2011.11]
Mark D. Hill, A Case for Direct-Mapped Caches, Computer, v.21 n.12, p.25-40, December 1988[doi>10.1109/2.16187]
M. D. Hill , A. J. Smith, Evaluating Associativity in CPU Caches, IEEE Transactions on Computers, v.38 n.12, p.1612-1630, December 1989[doi>10.1109/12.40842]
David B. Kirk. 1989. SMART (Strategic Memory Allocation for Real-Time) cache design. In Proceedings of the IEEE Real-Time Systems Symposium. 229--237.
Chang-Gun Lee , Joosun Hahn , Yang-Min Seo , Sang Lyul Min , Rhan Ha , Seongsoo Hong , Chang Yun Park , Minsuk Lee , Chong Sang Kim, Analysis of Cache-Related Preemption Delay in Fixed-Priority Preemptive Scheduling, IEEE Transactions on Computers, v.47 n.6, p.700-713, June 1998[doi>10.1109/12.689649]
Tiantian Liu , Minming Li , Chun Jason Xue, Instruction cache locking for multi-task real-time embedded systems, Real-Time Systems, v.48 n.2, p.166-197, March     2012[doi>10.1007/s11241-011-9139-4]
Will Lunniss , Sebastian Altmeyer , Robert I. Davis, Optimising task layout to increase schedulability via reduced cache related pre-emption delays, Proceedings of the 20th International Conference on Real-Time and Network Systems, November 08-09, 2012, Pont à Mousson, France[doi>10.1145/2392987.2393008]
Frank Mueller, Compiler support for software-based cache partitioning, Proceedings of the ACM SIGPLAN 1995 workshop on Languages, compilers, & tools for real-time systems, p.125-133, November 1995, La Jolla, California, USA[doi>10.1145/216636.216677]
Peter Puschner, Experiments with WCET-Oriented Programming and the Single-Path Architecture, Proceedings of the 10th IEEE International Workshop on Object-Oriented Real-Time Dependable Systems, p.205-210, February 02-04, 2005[doi>10.1109/WORDS.2005.36]
Jan Staschulat , Simon Schliecker , Rolf Ernst, Scheduling Analysis of Real-Time Systems with Precise Modeling of Cache Related Preemption Delay, Proceedings of the 17th Euromicro Conference on Real-Time Systems, p.41-48, July 06-08, 2005[doi>10.1109/ECRTS.2005.26]
Yudong Tan , Vincent Mooney, Timing analysis for preemptive multitasking real-time systems with caches, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.1, February 2007[doi>10.1145/1210268.1210275]
K. W. Tindell , A. Burns , A. J. Wellings, An extendible approach for analyzing fixed priority hard real-time tasks, Real-Time Systems, v.6 n.2, p.133-151, March 1994[doi>10.1007/BF01088593]
John Tse , Alan Jay Smith, CPU Cache Prefetching: Timing Evaluation of Hardware Implementations, IEEE Transactions on Computers, v.47 n.5, p.509-526, May 1998[doi>10.1109/12.677225]
Xavier Vera , Björn Lisper , Jingling Xue, Data cache locking for tight timing calculations, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.1, p.1-38, December 2007[doi>10.1145/1324969.1324973]
Jack Whitham , Neil C. Audsley, Explicit Reservation of Local Memory in a Predictable, Preemptive Multitasking Real-Time System, Proceedings of the 2012 IEEE 18th Real Time and Embedded Technology and Applications Symposium, p.3-12, April 16-19, 2012[doi>10.1109/RTAS.2012.19]
Reinhard Wilhelm , Jakob Engblom , Andreas Ermedahl , Niklas Holsti , Stephan Thesing , David Whalley , Guillem Bernat , Christian Ferdinand , Reinhold Heckmann , Tulika Mitra , Frank Mueller , Isabelle Puaut , Peter Puschner , Jan Staschulat , Per Stenström, The worst-case execution-time problem—overview of methods and survey of tools, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.3, p.1-53, April 2008[doi>10.1145/1347375.1347389]
Reinhard Wilhelm , Daniel Grund , Jan Reineke , Marc Schlickling , Markus Pister , Christian Ferdinand, Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.7, p.966-978, July 2009[doi>10.1109/TCAD.2009.2013287]
Xilinx. 2008. MicroBlaze Processor Reference Guide. Manual UG081.
Xilinx. 2012. Spartan-6 FPGA Memory Interface Solutions User Guide (AXI). Manual UG416.
