
---------- Begin Simulation Statistics ----------
final_tick                                83317030500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 264484                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687920                       # Number of bytes of host memory used
host_op_rate                                   265004                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   378.09                       # Real time elapsed on the host
host_tick_rate                              220360464                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196369                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083317                       # Number of seconds simulated
sim_ticks                                 83317030500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.618093                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095619                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103653                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81391                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728116                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              705                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478233                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65357                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196369                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.666341                       # CPI: cycles per instruction
system.cpu.discardedOps                        190812                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610569                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403311                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001629                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        34107673                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.600117                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        166634061                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531437     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693580     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950614     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196369                       # Class of committed instruction
system.cpu.tickCycles                       132526388                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       106845                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        230279                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          168                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       708552                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          331                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1417855                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            331                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  83317030500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              37722                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        73359                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33476                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85722                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85721                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         37722                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       353722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 353722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25190656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25190656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            123444                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123444    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              123444                       # Request fanout histogram
system.membus.respLayer1.occupancy         1154123250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           845962500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83317030500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            420053                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       732850                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          304                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           82564                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           289250                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          289249                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           542                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       419511                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2125769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2127157                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       108288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    175136128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              175244416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          107166                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9389952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           816469                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000611                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024714                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 815970     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    499      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             816469                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2028517500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1771902495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1355000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  83317030500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  120                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               585734                       # number of demand (read+write) hits
system.l2.demand_hits::total                   585854                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 120                       # number of overall hits
system.l2.overall_hits::.cpu.data              585734                       # number of overall hits
system.l2.overall_hits::total                  585854                       # number of overall hits
system.l2.demand_misses::.cpu.inst                422                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             123027                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123449                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               422                       # number of overall misses
system.l2.overall_misses::.cpu.data            123027                       # number of overall misses
system.l2.overall_misses::total                123449                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37673500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11243179500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11280853000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37673500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11243179500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11280853000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              542                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           708761                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               709303                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             542                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          708761                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              709303                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.778598                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.173580                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.174043                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.778598                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.173580                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.174043                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 89273.696682                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91387.902656                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91380.675421                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 89273.696682                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91387.902656                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91380.675421                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               73359                       # number of writebacks
system.l2.writebacks::total                     73359                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        123022                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123444                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       123022                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123444                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33453500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10012620000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10046073500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33453500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10012620000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10046073500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.778598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.173573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.174036                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.778598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.173573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.174036                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79273.696682                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81388.857278                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81381.626487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79273.696682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81388.857278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81381.626487                       # average overall mshr miss latency
system.l2.replacements                         107166                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       659491                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           659491                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       659491                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       659491                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          291                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              291                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          291                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          291                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            203528                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                203528                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           85722                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85722                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7991948500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7991948500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        289250                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            289250                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.296360                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.296360                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93231.008376                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93231.008376                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        85722                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85722                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7134738500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7134738500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.296360                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.296360                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83231.125032                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83231.125032                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            120                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                120                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          422                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              422                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37673500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37673500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.778598                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.778598                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 89273.696682                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89273.696682                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          422                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          422                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33453500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33453500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.778598                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.778598                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79273.696682                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79273.696682                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        382206                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            382206                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        37305                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37305                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3251231000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3251231000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       419511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        419511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.088925                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.088925                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87152.687307                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87152.687307                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        37300                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37300                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2877881500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2877881500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.088913                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.088913                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        77155                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        77155                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83317030500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15945.834379                       # Cycle average of tags in use
system.l2.tags.total_refs                     1417681                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    123550                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.474553                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.859648                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        49.762927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15860.211804                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973256                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          767                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8660                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6830                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5794298                       # Number of tag accesses
system.l2.tags.data_accesses                  5794298                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83317030500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          54016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15746688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15800704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9389952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9389952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          123021                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              123443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        73359                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              73359                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            648319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         188997230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             189645549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       648319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           648319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      112701472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112701472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      112701472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           648319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        188997230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            302347021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    146718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    245986.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003945077500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8828                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8828                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              450264                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             138091                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123444                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      73359                       # Number of write requests accepted
system.mem_ctrls.readBursts                    246888                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   146718                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     58                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9186                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4683958000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1234150000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9312020500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18976.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37726.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   203394                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  117070                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                246888                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               146718                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  103754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  104130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   19655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        73048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    344.757858                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   219.102075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   359.080302                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3586      4.91%      4.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44992     61.59%     66.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4281      5.86%     72.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1512      2.07%     74.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1426      1.95%     76.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1779      2.44%     78.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          900      1.23%     80.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          715      0.98%     81.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13857     18.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        73048                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.958541                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.135071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     63.119308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8805     99.74%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           12      0.14%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            8      0.09%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8828                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.617014                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.587120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.023244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6308     71.45%     71.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               20      0.23%     71.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2277     25.79%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               36      0.41%     97.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              173      1.96%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.12%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8828                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15797120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9388480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15800832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9389952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       189.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    189.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83316972500                       # Total gap between requests
system.mem_ctrls.avgGap                     423352.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15743104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9388480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 648318.833206615527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 188954213.868675976992                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112683804.783465012908                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          844                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       246044                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       146718                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     30129500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9281891000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1955917547750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35698.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37724.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13331135.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            258596520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            137420745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           879126780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          380062980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6576648000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17349889710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17383306560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42965051295                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        515.681500                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  44991417000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2782000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  35543613500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            263059020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            139796415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           883239420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          385684920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6576648000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17590739220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17180485920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43019652915                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.336848                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  44461997500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2782000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  36073033000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     83317030500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83317030500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050655                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050655                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050655                       # number of overall hits
system.cpu.icache.overall_hits::total         8050655                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          542                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            542                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          542                       # number of overall misses
system.cpu.icache.overall_misses::total           542                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40384000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40384000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40384000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40384000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051197                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051197                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051197                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051197                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74509.225092                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74509.225092                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74509.225092                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74509.225092                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          304                       # number of writebacks
system.cpu.icache.writebacks::total               304                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          542                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          542                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39842000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39842000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39842000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39842000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73509.225092                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73509.225092                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73509.225092                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73509.225092                       # average overall mshr miss latency
system.cpu.icache.replacements                    304                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050655                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050655                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          542                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           542                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40384000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40384000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051197                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051197                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74509.225092                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74509.225092                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39842000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39842000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73509.225092                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73509.225092                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83317030500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           204.998554                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051197                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               542                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14854.607011                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   204.998554                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.800776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.800776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102936                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102936                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  83317030500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83317030500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83317030500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51312023                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51312023                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51312587                       # number of overall hits
system.cpu.dcache.overall_hits::total        51312587                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       740222                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         740222                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       748076                       # number of overall misses
system.cpu.dcache.overall_misses::total        748076                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  21288422500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21288422500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  21288422500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21288422500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52052245                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52052245                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52060663                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52060663                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014221                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014221                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014369                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014369                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28759.510660                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28759.510660                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28457.566477                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28457.566477                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       659491                       # number of writebacks
system.cpu.dcache.writebacks::total            659491                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35416                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35416                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35416                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35416                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       704806                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       704806                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       708761                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       708761                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18122373500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18122373500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18494532000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18494532000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013540                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013540                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013614                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013614                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25712.569842                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25712.569842                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26094.172789                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26094.172789                       # average overall mshr miss latency
system.cpu.dcache.replacements                 708248                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40684033                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40684033                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       418133                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        418133                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8138359000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8138359000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41102166                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41102166                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010173                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010173                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19463.565421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19463.565421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2577                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2577                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       415556                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       415556                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7557084500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7557084500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18185.478010                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18185.478010                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10627990                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10627990                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       322089                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       322089                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13150063500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13150063500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029414                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029414                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40827.421924                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40827.421924                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32839                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32839                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       289250                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       289250                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10565289000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10565289000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36526.496111                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36526.496111                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          564                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           564                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7854                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7854                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.933001                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.933001                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    372158500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    372158500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 94098.230088                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 94098.230088                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83317030500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.359996                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52021423                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            708760                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.397798                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.359996                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985078                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985078                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104830238                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104830238                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  83317030500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83317030500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
