<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › cpu › sh4a › pinmux-sh7722.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>pinmux-sh7722.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;cpu/sh7722.h&gt;</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PINMUX_RESERVED</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

	<span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span>
	<span class="n">PTA7_DATA</span><span class="p">,</span> <span class="n">PTA6_DATA</span><span class="p">,</span> <span class="n">PTA5_DATA</span><span class="p">,</span> <span class="n">PTA4_DATA</span><span class="p">,</span>
	<span class="n">PTA3_DATA</span><span class="p">,</span> <span class="n">PTA2_DATA</span><span class="p">,</span> <span class="n">PTA1_DATA</span><span class="p">,</span> <span class="n">PTA0_DATA</span><span class="p">,</span>
	<span class="n">PTB7_DATA</span><span class="p">,</span> <span class="n">PTB6_DATA</span><span class="p">,</span> <span class="n">PTB5_DATA</span><span class="p">,</span> <span class="n">PTB4_DATA</span><span class="p">,</span>
	<span class="n">PTB3_DATA</span><span class="p">,</span> <span class="n">PTB2_DATA</span><span class="p">,</span> <span class="n">PTB1_DATA</span><span class="p">,</span> <span class="n">PTB0_DATA</span><span class="p">,</span>
	<span class="n">PTC7_DATA</span><span class="p">,</span> <span class="n">PTC5_DATA</span><span class="p">,</span> <span class="n">PTC4_DATA</span><span class="p">,</span> <span class="n">PTC3_DATA</span><span class="p">,</span> <span class="n">PTC2_DATA</span><span class="p">,</span> <span class="n">PTC0_DATA</span><span class="p">,</span>
	<span class="n">PTD7_DATA</span><span class="p">,</span> <span class="n">PTD6_DATA</span><span class="p">,</span> <span class="n">PTD5_DATA</span><span class="p">,</span> <span class="n">PTD4_DATA</span><span class="p">,</span>
	<span class="n">PTD3_DATA</span><span class="p">,</span> <span class="n">PTD2_DATA</span><span class="p">,</span> <span class="n">PTD1_DATA</span><span class="p">,</span> <span class="n">PTD0_DATA</span><span class="p">,</span>
	<span class="n">PTE7_DATA</span><span class="p">,</span> <span class="n">PTE6_DATA</span><span class="p">,</span> <span class="n">PTE5_DATA</span><span class="p">,</span> <span class="n">PTE4_DATA</span><span class="p">,</span> <span class="n">PTE1_DATA</span><span class="p">,</span> <span class="n">PTE0_DATA</span><span class="p">,</span>
	<span class="n">PTF6_DATA</span><span class="p">,</span> <span class="n">PTF5_DATA</span><span class="p">,</span> <span class="n">PTF4_DATA</span><span class="p">,</span>
	<span class="n">PTF3_DATA</span><span class="p">,</span> <span class="n">PTF2_DATA</span><span class="p">,</span> <span class="n">PTF1_DATA</span><span class="p">,</span> <span class="n">PTF0_DATA</span><span class="p">,</span>
	<span class="n">PTG4_DATA</span><span class="p">,</span> <span class="n">PTG3_DATA</span><span class="p">,</span> <span class="n">PTG2_DATA</span><span class="p">,</span> <span class="n">PTG1_DATA</span><span class="p">,</span> <span class="n">PTG0_DATA</span><span class="p">,</span>
	<span class="n">PTH7_DATA</span><span class="p">,</span> <span class="n">PTH6_DATA</span><span class="p">,</span> <span class="n">PTH5_DATA</span><span class="p">,</span> <span class="n">PTH4_DATA</span><span class="p">,</span>
	<span class="n">PTH3_DATA</span><span class="p">,</span> <span class="n">PTH2_DATA</span><span class="p">,</span> <span class="n">PTH1_DATA</span><span class="p">,</span> <span class="n">PTH0_DATA</span><span class="p">,</span>
	<span class="n">PTJ7_DATA</span><span class="p">,</span> <span class="n">PTJ6_DATA</span><span class="p">,</span> <span class="n">PTJ5_DATA</span><span class="p">,</span> <span class="n">PTJ1_DATA</span><span class="p">,</span> <span class="n">PTJ0_DATA</span><span class="p">,</span>
	<span class="n">PTK6_DATA</span><span class="p">,</span> <span class="n">PTK5_DATA</span><span class="p">,</span> <span class="n">PTK4_DATA</span><span class="p">,</span>
	<span class="n">PTK3_DATA</span><span class="p">,</span> <span class="n">PTK2_DATA</span><span class="p">,</span> <span class="n">PTK1_DATA</span><span class="p">,</span> <span class="n">PTK0_DATA</span><span class="p">,</span>
	<span class="n">PTL7_DATA</span><span class="p">,</span> <span class="n">PTL6_DATA</span><span class="p">,</span> <span class="n">PTL5_DATA</span><span class="p">,</span> <span class="n">PTL4_DATA</span><span class="p">,</span>
	<span class="n">PTL3_DATA</span><span class="p">,</span> <span class="n">PTL2_DATA</span><span class="p">,</span> <span class="n">PTL1_DATA</span><span class="p">,</span> <span class="n">PTL0_DATA</span><span class="p">,</span>
	<span class="n">PTM7_DATA</span><span class="p">,</span> <span class="n">PTM6_DATA</span><span class="p">,</span> <span class="n">PTM5_DATA</span><span class="p">,</span> <span class="n">PTM4_DATA</span><span class="p">,</span>
	<span class="n">PTM3_DATA</span><span class="p">,</span> <span class="n">PTM2_DATA</span><span class="p">,</span> <span class="n">PTM1_DATA</span><span class="p">,</span> <span class="n">PTM0_DATA</span><span class="p">,</span>
	<span class="n">PTN7_DATA</span><span class="p">,</span> <span class="n">PTN6_DATA</span><span class="p">,</span> <span class="n">PTN5_DATA</span><span class="p">,</span> <span class="n">PTN4_DATA</span><span class="p">,</span>
	<span class="n">PTN3_DATA</span><span class="p">,</span> <span class="n">PTN2_DATA</span><span class="p">,</span> <span class="n">PTN1_DATA</span><span class="p">,</span> <span class="n">PTN0_DATA</span><span class="p">,</span>
	<span class="n">PTQ6_DATA</span><span class="p">,</span> <span class="n">PTQ5_DATA</span><span class="p">,</span> <span class="n">PTQ4_DATA</span><span class="p">,</span>
	<span class="n">PTQ3_DATA</span><span class="p">,</span> <span class="n">PTQ2_DATA</span><span class="p">,</span> <span class="n">PTQ1_DATA</span><span class="p">,</span> <span class="n">PTQ0_DATA</span><span class="p">,</span>
	<span class="n">PTR4_DATA</span><span class="p">,</span> <span class="n">PTR3_DATA</span><span class="p">,</span> <span class="n">PTR2_DATA</span><span class="p">,</span> <span class="n">PTR1_DATA</span><span class="p">,</span> <span class="n">PTR0_DATA</span><span class="p">,</span>
	<span class="n">PTS4_DATA</span><span class="p">,</span> <span class="n">PTS3_DATA</span><span class="p">,</span> <span class="n">PTS2_DATA</span><span class="p">,</span> <span class="n">PTS1_DATA</span><span class="p">,</span> <span class="n">PTS0_DATA</span><span class="p">,</span>
	<span class="n">PTT4_DATA</span><span class="p">,</span> <span class="n">PTT3_DATA</span><span class="p">,</span> <span class="n">PTT2_DATA</span><span class="p">,</span> <span class="n">PTT1_DATA</span><span class="p">,</span> <span class="n">PTT0_DATA</span><span class="p">,</span>
	<span class="n">PTU4_DATA</span><span class="p">,</span> <span class="n">PTU3_DATA</span><span class="p">,</span> <span class="n">PTU2_DATA</span><span class="p">,</span> <span class="n">PTU1_DATA</span><span class="p">,</span> <span class="n">PTU0_DATA</span><span class="p">,</span>
	<span class="n">PTV4_DATA</span><span class="p">,</span> <span class="n">PTV3_DATA</span><span class="p">,</span> <span class="n">PTV2_DATA</span><span class="p">,</span> <span class="n">PTV1_DATA</span><span class="p">,</span> <span class="n">PTV0_DATA</span><span class="p">,</span>
	<span class="n">PTW6_DATA</span><span class="p">,</span> <span class="n">PTW5_DATA</span><span class="p">,</span> <span class="n">PTW4_DATA</span><span class="p">,</span>
	<span class="n">PTW3_DATA</span><span class="p">,</span> <span class="n">PTW2_DATA</span><span class="p">,</span> <span class="n">PTW1_DATA</span><span class="p">,</span> <span class="n">PTW0_DATA</span><span class="p">,</span>
	<span class="n">PTX6_DATA</span><span class="p">,</span> <span class="n">PTX5_DATA</span><span class="p">,</span> <span class="n">PTX4_DATA</span><span class="p">,</span>
	<span class="n">PTX3_DATA</span><span class="p">,</span> <span class="n">PTX2_DATA</span><span class="p">,</span> <span class="n">PTX1_DATA</span><span class="p">,</span> <span class="n">PTX0_DATA</span><span class="p">,</span>
	<span class="n">PTY6_DATA</span><span class="p">,</span> <span class="n">PTY5_DATA</span><span class="p">,</span> <span class="n">PTY4_DATA</span><span class="p">,</span>
	<span class="n">PTY3_DATA</span><span class="p">,</span> <span class="n">PTY2_DATA</span><span class="p">,</span> <span class="n">PTY1_DATA</span><span class="p">,</span> <span class="n">PTY0_DATA</span><span class="p">,</span>
	<span class="n">PTZ5_DATA</span><span class="p">,</span> <span class="n">PTZ4_DATA</span><span class="p">,</span> <span class="n">PTZ3_DATA</span><span class="p">,</span> <span class="n">PTZ2_DATA</span><span class="p">,</span> <span class="n">PTZ1_DATA</span><span class="p">,</span> <span class="n">PTZ0_DATA</span><span class="p">,</span>
	<span class="n">PINMUX_DATA_END</span><span class="p">,</span>

	<span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span>
	<span class="n">PTA7_IN</span><span class="p">,</span> <span class="n">PTA6_IN</span><span class="p">,</span> <span class="n">PTA5_IN</span><span class="p">,</span> <span class="n">PTA4_IN</span><span class="p">,</span>
	<span class="n">PTA3_IN</span><span class="p">,</span> <span class="n">PTA2_IN</span><span class="p">,</span> <span class="n">PTA1_IN</span><span class="p">,</span> <span class="n">PTA0_IN</span><span class="p">,</span>
	<span class="n">PTB7_IN</span><span class="p">,</span> <span class="n">PTB6_IN</span><span class="p">,</span> <span class="n">PTB5_IN</span><span class="p">,</span> <span class="n">PTB4_IN</span><span class="p">,</span>
	<span class="n">PTB3_IN</span><span class="p">,</span> <span class="n">PTB2_IN</span><span class="p">,</span> <span class="n">PTB1_IN</span><span class="p">,</span> <span class="n">PTB0_IN</span><span class="p">,</span>
	<span class="n">PTC7_IN</span><span class="p">,</span> <span class="n">PTC5_IN</span><span class="p">,</span> <span class="n">PTC4_IN</span><span class="p">,</span> <span class="n">PTC3_IN</span><span class="p">,</span> <span class="n">PTC2_IN</span><span class="p">,</span> <span class="n">PTC0_IN</span><span class="p">,</span>
	<span class="n">PTD7_IN</span><span class="p">,</span> <span class="n">PTD6_IN</span><span class="p">,</span> <span class="n">PTD5_IN</span><span class="p">,</span> <span class="n">PTD4_IN</span><span class="p">,</span> <span class="n">PTD3_IN</span><span class="p">,</span> <span class="n">PTD2_IN</span><span class="p">,</span> <span class="n">PTD1_IN</span><span class="p">,</span>
	<span class="n">PTE7_IN</span><span class="p">,</span> <span class="n">PTE6_IN</span><span class="p">,</span> <span class="n">PTE5_IN</span><span class="p">,</span> <span class="n">PTE4_IN</span><span class="p">,</span> <span class="n">PTE1_IN</span><span class="p">,</span> <span class="n">PTE0_IN</span><span class="p">,</span>
	<span class="n">PTF6_IN</span><span class="p">,</span> <span class="n">PTF5_IN</span><span class="p">,</span> <span class="n">PTF4_IN</span><span class="p">,</span> <span class="n">PTF3_IN</span><span class="p">,</span> <span class="n">PTF2_IN</span><span class="p">,</span> <span class="n">PTF1_IN</span><span class="p">,</span>
	<span class="n">PTH6_IN</span><span class="p">,</span> <span class="n">PTH5_IN</span><span class="p">,</span> <span class="n">PTH1_IN</span><span class="p">,</span> <span class="n">PTH0_IN</span><span class="p">,</span>
	<span class="n">PTJ1_IN</span><span class="p">,</span> <span class="n">PTJ0_IN</span><span class="p">,</span>
	<span class="n">PTK6_IN</span><span class="p">,</span> <span class="n">PTK5_IN</span><span class="p">,</span> <span class="n">PTK4_IN</span><span class="p">,</span> <span class="n">PTK3_IN</span><span class="p">,</span> <span class="n">PTK2_IN</span><span class="p">,</span> <span class="n">PTK0_IN</span><span class="p">,</span>
	<span class="n">PTL7_IN</span><span class="p">,</span> <span class="n">PTL6_IN</span><span class="p">,</span> <span class="n">PTL5_IN</span><span class="p">,</span> <span class="n">PTL4_IN</span><span class="p">,</span>
	<span class="n">PTL3_IN</span><span class="p">,</span> <span class="n">PTL2_IN</span><span class="p">,</span> <span class="n">PTL1_IN</span><span class="p">,</span> <span class="n">PTL0_IN</span><span class="p">,</span>
	<span class="n">PTM7_IN</span><span class="p">,</span> <span class="n">PTM6_IN</span><span class="p">,</span> <span class="n">PTM5_IN</span><span class="p">,</span> <span class="n">PTM4_IN</span><span class="p">,</span>
	<span class="n">PTM3_IN</span><span class="p">,</span> <span class="n">PTM2_IN</span><span class="p">,</span> <span class="n">PTM1_IN</span><span class="p">,</span> <span class="n">PTM0_IN</span><span class="p">,</span>
	<span class="n">PTN7_IN</span><span class="p">,</span> <span class="n">PTN6_IN</span><span class="p">,</span> <span class="n">PTN5_IN</span><span class="p">,</span> <span class="n">PTN4_IN</span><span class="p">,</span>
	<span class="n">PTN3_IN</span><span class="p">,</span> <span class="n">PTN2_IN</span><span class="p">,</span> <span class="n">PTN1_IN</span><span class="p">,</span> <span class="n">PTN0_IN</span><span class="p">,</span>
	<span class="n">PTQ5_IN</span><span class="p">,</span> <span class="n">PTQ4_IN</span><span class="p">,</span> <span class="n">PTQ3_IN</span><span class="p">,</span> <span class="n">PTQ2_IN</span><span class="p">,</span> <span class="n">PTQ0_IN</span><span class="p">,</span>
	<span class="n">PTR2_IN</span><span class="p">,</span>
	<span class="n">PTS4_IN</span><span class="p">,</span> <span class="n">PTS2_IN</span><span class="p">,</span> <span class="n">PTS1_IN</span><span class="p">,</span>
	<span class="n">PTT4_IN</span><span class="p">,</span> <span class="n">PTT3_IN</span><span class="p">,</span> <span class="n">PTT2_IN</span><span class="p">,</span> <span class="n">PTT1_IN</span><span class="p">,</span>
	<span class="n">PTU4_IN</span><span class="p">,</span> <span class="n">PTU3_IN</span><span class="p">,</span> <span class="n">PTU2_IN</span><span class="p">,</span> <span class="n">PTU1_IN</span><span class="p">,</span> <span class="n">PTU0_IN</span><span class="p">,</span>
	<span class="n">PTV4_IN</span><span class="p">,</span> <span class="n">PTV3_IN</span><span class="p">,</span> <span class="n">PTV2_IN</span><span class="p">,</span> <span class="n">PTV1_IN</span><span class="p">,</span> <span class="n">PTV0_IN</span><span class="p">,</span>
	<span class="n">PTW6_IN</span><span class="p">,</span> <span class="n">PTW4_IN</span><span class="p">,</span> <span class="n">PTW3_IN</span><span class="p">,</span> <span class="n">PTW2_IN</span><span class="p">,</span> <span class="n">PTW1_IN</span><span class="p">,</span> <span class="n">PTW0_IN</span><span class="p">,</span>
	<span class="n">PTX6_IN</span><span class="p">,</span> <span class="n">PTX5_IN</span><span class="p">,</span> <span class="n">PTX4_IN</span><span class="p">,</span> <span class="n">PTX3_IN</span><span class="p">,</span> <span class="n">PTX2_IN</span><span class="p">,</span> <span class="n">PTX1_IN</span><span class="p">,</span> <span class="n">PTX0_IN</span><span class="p">,</span>
	<span class="n">PTY5_IN</span><span class="p">,</span> <span class="n">PTY4_IN</span><span class="p">,</span> <span class="n">PTY3_IN</span><span class="p">,</span> <span class="n">PTY2_IN</span><span class="p">,</span> <span class="n">PTY0_IN</span><span class="p">,</span>
	<span class="n">PTZ5_IN</span><span class="p">,</span> <span class="n">PTZ4_IN</span><span class="p">,</span> <span class="n">PTZ3_IN</span><span class="p">,</span> <span class="n">PTZ2_IN</span><span class="p">,</span> <span class="n">PTZ1_IN</span><span class="p">,</span>
	<span class="n">PINMUX_INPUT_END</span><span class="p">,</span>

	<span class="n">PINMUX_INPUT_PULLDOWN_BEGIN</span><span class="p">,</span>
	<span class="n">PTA7_IN_PD</span><span class="p">,</span> <span class="n">PTA6_IN_PD</span><span class="p">,</span> <span class="n">PTA5_IN_PD</span><span class="p">,</span> <span class="n">PTA4_IN_PD</span><span class="p">,</span>
	<span class="n">PTA3_IN_PD</span><span class="p">,</span> <span class="n">PTA2_IN_PD</span><span class="p">,</span> <span class="n">PTA1_IN_PD</span><span class="p">,</span> <span class="n">PTA0_IN_PD</span><span class="p">,</span>
	<span class="n">PTE7_IN_PD</span><span class="p">,</span> <span class="n">PTE6_IN_PD</span><span class="p">,</span> <span class="n">PTE5_IN_PD</span><span class="p">,</span> <span class="n">PTE4_IN_PD</span><span class="p">,</span>	<span class="n">PTE1_IN_PD</span><span class="p">,</span> <span class="n">PTE0_IN_PD</span><span class="p">,</span>
	<span class="n">PTF6_IN_PD</span><span class="p">,</span> <span class="n">PTF5_IN_PD</span><span class="p">,</span> <span class="n">PTF4_IN_PD</span><span class="p">,</span> <span class="n">PTF3_IN_PD</span><span class="p">,</span> <span class="n">PTF2_IN_PD</span><span class="p">,</span> <span class="n">PTF1_IN_PD</span><span class="p">,</span>
	<span class="n">PTH6_IN_PD</span><span class="p">,</span> <span class="n">PTH5_IN_PD</span><span class="p">,</span> <span class="n">PTH1_IN_PD</span><span class="p">,</span> <span class="n">PTH0_IN_PD</span><span class="p">,</span>
	<span class="n">PTK6_IN_PD</span><span class="p">,</span> <span class="n">PTK5_IN_PD</span><span class="p">,</span> <span class="n">PTK4_IN_PD</span><span class="p">,</span> <span class="n">PTK3_IN_PD</span><span class="p">,</span> <span class="n">PTK2_IN_PD</span><span class="p">,</span> <span class="n">PTK0_IN_PD</span><span class="p">,</span>
	<span class="n">PTL7_IN_PD</span><span class="p">,</span> <span class="n">PTL6_IN_PD</span><span class="p">,</span> <span class="n">PTL5_IN_PD</span><span class="p">,</span> <span class="n">PTL4_IN_PD</span><span class="p">,</span>
	<span class="n">PTL3_IN_PD</span><span class="p">,</span> <span class="n">PTL2_IN_PD</span><span class="p">,</span> <span class="n">PTL1_IN_PD</span><span class="p">,</span> <span class="n">PTL0_IN_PD</span><span class="p">,</span>
	<span class="n">PTM7_IN_PD</span><span class="p">,</span> <span class="n">PTM6_IN_PD</span><span class="p">,</span> <span class="n">PTM5_IN_PD</span><span class="p">,</span> <span class="n">PTM4_IN_PD</span><span class="p">,</span>
	<span class="n">PTM3_IN_PD</span><span class="p">,</span> <span class="n">PTM2_IN_PD</span><span class="p">,</span> <span class="n">PTM1_IN_PD</span><span class="p">,</span> <span class="n">PTM0_IN_PD</span><span class="p">,</span>
	<span class="n">PTQ5_IN_PD</span><span class="p">,</span> <span class="n">PTQ4_IN_PD</span><span class="p">,</span> <span class="n">PTQ3_IN_PD</span><span class="p">,</span> <span class="n">PTQ2_IN_PD</span><span class="p">,</span>
	<span class="n">PTS4_IN_PD</span><span class="p">,</span> <span class="n">PTS2_IN_PD</span><span class="p">,</span> <span class="n">PTS1_IN_PD</span><span class="p">,</span>
	<span class="n">PTT4_IN_PD</span><span class="p">,</span> <span class="n">PTT3_IN_PD</span><span class="p">,</span> <span class="n">PTT2_IN_PD</span><span class="p">,</span> <span class="n">PTT1_IN_PD</span><span class="p">,</span>
	<span class="n">PTU4_IN_PD</span><span class="p">,</span> <span class="n">PTU3_IN_PD</span><span class="p">,</span> <span class="n">PTU2_IN_PD</span><span class="p">,</span> <span class="n">PTU1_IN_PD</span><span class="p">,</span> <span class="n">PTU0_IN_PD</span><span class="p">,</span>
	<span class="n">PTV4_IN_PD</span><span class="p">,</span> <span class="n">PTV3_IN_PD</span><span class="p">,</span> <span class="n">PTV2_IN_PD</span><span class="p">,</span> <span class="n">PTV1_IN_PD</span><span class="p">,</span> <span class="n">PTV0_IN_PD</span><span class="p">,</span>
	<span class="n">PTW6_IN_PD</span><span class="p">,</span> <span class="n">PTW4_IN_PD</span><span class="p">,</span>	<span class="n">PTW3_IN_PD</span><span class="p">,</span> <span class="n">PTW2_IN_PD</span><span class="p">,</span> <span class="n">PTW1_IN_PD</span><span class="p">,</span> <span class="n">PTW0_IN_PD</span><span class="p">,</span>
	<span class="n">PTX6_IN_PD</span><span class="p">,</span> <span class="n">PTX5_IN_PD</span><span class="p">,</span> <span class="n">PTX4_IN_PD</span><span class="p">,</span>
	<span class="n">PTX3_IN_PD</span><span class="p">,</span> <span class="n">PTX2_IN_PD</span><span class="p">,</span> <span class="n">PTX1_IN_PD</span><span class="p">,</span> <span class="n">PTX0_IN_PD</span><span class="p">,</span>
	<span class="n">PINMUX_INPUT_PULLDOWN_END</span><span class="p">,</span>

	<span class="n">PINMUX_INPUT_PULLUP_BEGIN</span><span class="p">,</span>
	<span class="n">PTC7_IN_PU</span><span class="p">,</span> <span class="n">PTC5_IN_PU</span><span class="p">,</span>
	<span class="n">PTD7_IN_PU</span><span class="p">,</span> <span class="n">PTD6_IN_PU</span><span class="p">,</span> <span class="n">PTD5_IN_PU</span><span class="p">,</span> <span class="n">PTD4_IN_PU</span><span class="p">,</span>
	<span class="n">PTD3_IN_PU</span><span class="p">,</span> <span class="n">PTD2_IN_PU</span><span class="p">,</span> <span class="n">PTD1_IN_PU</span><span class="p">,</span>
	<span class="n">PTJ1_IN_PU</span><span class="p">,</span> <span class="n">PTJ0_IN_PU</span><span class="p">,</span>
	<span class="n">PTQ0_IN_PU</span><span class="p">,</span>
	<span class="n">PTR2_IN_PU</span><span class="p">,</span>
	<span class="n">PTX6_IN_PU</span><span class="p">,</span>
	<span class="n">PTY5_IN_PU</span><span class="p">,</span> <span class="n">PTY4_IN_PU</span><span class="p">,</span> <span class="n">PTY3_IN_PU</span><span class="p">,</span> <span class="n">PTY2_IN_PU</span><span class="p">,</span> <span class="n">PTY0_IN_PU</span><span class="p">,</span>
	<span class="n">PTZ5_IN_PU</span><span class="p">,</span> <span class="n">PTZ4_IN_PU</span><span class="p">,</span> <span class="n">PTZ3_IN_PU</span><span class="p">,</span> <span class="n">PTZ2_IN_PU</span><span class="p">,</span> <span class="n">PTZ1_IN_PU</span><span class="p">,</span>
	<span class="n">PINMUX_INPUT_PULLUP_END</span><span class="p">,</span>

	<span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span>
	<span class="n">PTA7_OUT</span><span class="p">,</span> <span class="n">PTA5_OUT</span><span class="p">,</span>
	<span class="n">PTB7_OUT</span><span class="p">,</span> <span class="n">PTB6_OUT</span><span class="p">,</span> <span class="n">PTB5_OUT</span><span class="p">,</span> <span class="n">PTB4_OUT</span><span class="p">,</span>
	<span class="n">PTB3_OUT</span><span class="p">,</span> <span class="n">PTB2_OUT</span><span class="p">,</span> <span class="n">PTB1_OUT</span><span class="p">,</span> <span class="n">PTB0_OUT</span><span class="p">,</span>
	<span class="n">PTC4_OUT</span><span class="p">,</span> <span class="n">PTC3_OUT</span><span class="p">,</span> <span class="n">PTC2_OUT</span><span class="p">,</span> <span class="n">PTC0_OUT</span><span class="p">,</span>
	<span class="n">PTD6_OUT</span><span class="p">,</span> <span class="n">PTD5_OUT</span><span class="p">,</span> <span class="n">PTD4_OUT</span><span class="p">,</span>
	<span class="n">PTD3_OUT</span><span class="p">,</span> <span class="n">PTD2_OUT</span><span class="p">,</span> <span class="n">PTD1_OUT</span><span class="p">,</span> <span class="n">PTD0_OUT</span><span class="p">,</span>
	<span class="n">PTE7_OUT</span><span class="p">,</span> <span class="n">PTE6_OUT</span><span class="p">,</span> <span class="n">PTE5_OUT</span><span class="p">,</span> <span class="n">PTE4_OUT</span><span class="p">,</span> <span class="n">PTE1_OUT</span><span class="p">,</span> <span class="n">PTE0_OUT</span><span class="p">,</span>
	<span class="n">PTF6_OUT</span><span class="p">,</span> <span class="n">PTF5_OUT</span><span class="p">,</span> <span class="n">PTF4_OUT</span><span class="p">,</span> <span class="n">PTF3_OUT</span><span class="p">,</span> <span class="n">PTF2_OUT</span><span class="p">,</span> <span class="n">PTF0_OUT</span><span class="p">,</span>
	<span class="n">PTG4_OUT</span><span class="p">,</span> <span class="n">PTG3_OUT</span><span class="p">,</span> <span class="n">PTG2_OUT</span><span class="p">,</span> <span class="n">PTG1_OUT</span><span class="p">,</span> <span class="n">PTG0_OUT</span><span class="p">,</span>
	<span class="n">PTH7_OUT</span><span class="p">,</span> <span class="n">PTH6_OUT</span><span class="p">,</span> <span class="n">PTH5_OUT</span><span class="p">,</span> <span class="n">PTH4_OUT</span><span class="p">,</span>
	<span class="n">PTH3_OUT</span><span class="p">,</span> <span class="n">PTH2_OUT</span><span class="p">,</span> <span class="n">PTH1_OUT</span><span class="p">,</span> <span class="n">PTH0_OUT</span><span class="p">,</span>
	<span class="n">PTJ7_OUT</span><span class="p">,</span> <span class="n">PTJ6_OUT</span><span class="p">,</span> <span class="n">PTJ5_OUT</span><span class="p">,</span> <span class="n">PTJ1_OUT</span><span class="p">,</span> <span class="n">PTJ0_OUT</span><span class="p">,</span>
	<span class="n">PTK6_OUT</span><span class="p">,</span> <span class="n">PTK5_OUT</span><span class="p">,</span> <span class="n">PTK4_OUT</span><span class="p">,</span> <span class="n">PTK3_OUT</span><span class="p">,</span> <span class="n">PTK1_OUT</span><span class="p">,</span> <span class="n">PTK0_OUT</span><span class="p">,</span>
	<span class="n">PTL7_OUT</span><span class="p">,</span> <span class="n">PTL6_OUT</span><span class="p">,</span> <span class="n">PTL5_OUT</span><span class="p">,</span> <span class="n">PTL4_OUT</span><span class="p">,</span>
	<span class="n">PTL3_OUT</span><span class="p">,</span> <span class="n">PTL2_OUT</span><span class="p">,</span> <span class="n">PTL1_OUT</span><span class="p">,</span> <span class="n">PTL0_OUT</span><span class="p">,</span>
	<span class="n">PTM7_OUT</span><span class="p">,</span> <span class="n">PTM6_OUT</span><span class="p">,</span> <span class="n">PTM5_OUT</span><span class="p">,</span> <span class="n">PTM4_OUT</span><span class="p">,</span>
	<span class="n">PTM3_OUT</span><span class="p">,</span> <span class="n">PTM2_OUT</span><span class="p">,</span> <span class="n">PTM1_OUT</span><span class="p">,</span> <span class="n">PTM0_OUT</span><span class="p">,</span>
	<span class="n">PTN7_OUT</span><span class="p">,</span> <span class="n">PTN6_OUT</span><span class="p">,</span> <span class="n">PTN5_OUT</span><span class="p">,</span> <span class="n">PTN4_OUT</span><span class="p">,</span>
	<span class="n">PTN3_OUT</span><span class="p">,</span> <span class="n">PTN2_OUT</span><span class="p">,</span> <span class="n">PTN1_OUT</span><span class="p">,</span> <span class="n">PTN0_OUT</span><span class="p">,</span>	<span class="n">PTQ6_OUT</span><span class="p">,</span> <span class="n">PTQ5_OUT</span><span class="p">,</span> <span class="n">PTQ4_OUT</span><span class="p">,</span>
	<span class="n">PTQ3_OUT</span><span class="p">,</span> <span class="n">PTQ2_OUT</span><span class="p">,</span> <span class="n">PTQ1_OUT</span><span class="p">,</span> <span class="n">PTQ0_OUT</span><span class="p">,</span>
	<span class="n">PTR4_OUT</span><span class="p">,</span> <span class="n">PTR3_OUT</span><span class="p">,</span> <span class="n">PTR1_OUT</span><span class="p">,</span> <span class="n">PTR0_OUT</span><span class="p">,</span>
	<span class="n">PTS3_OUT</span><span class="p">,</span> <span class="n">PTS2_OUT</span><span class="p">,</span> <span class="n">PTS0_OUT</span><span class="p">,</span>
	<span class="n">PTT4_OUT</span><span class="p">,</span> <span class="n">PTT3_OUT</span><span class="p">,</span> <span class="n">PTT2_OUT</span><span class="p">,</span> <span class="n">PTT0_OUT</span><span class="p">,</span>
	<span class="n">PTU4_OUT</span><span class="p">,</span> <span class="n">PTU3_OUT</span><span class="p">,</span> <span class="n">PTU2_OUT</span><span class="p">,</span> <span class="n">PTU0_OUT</span><span class="p">,</span>
	<span class="n">PTV4_OUT</span><span class="p">,</span> <span class="n">PTV3_OUT</span><span class="p">,</span> <span class="n">PTV2_OUT</span><span class="p">,</span> <span class="n">PTV1_OUT</span><span class="p">,</span> <span class="n">PTV0_OUT</span><span class="p">,</span>
	<span class="n">PTW5_OUT</span><span class="p">,</span> <span class="n">PTW4_OUT</span><span class="p">,</span> <span class="n">PTW3_OUT</span><span class="p">,</span> <span class="n">PTW2_OUT</span><span class="p">,</span> <span class="n">PTW1_OUT</span><span class="p">,</span> <span class="n">PTW0_OUT</span><span class="p">,</span>
	<span class="n">PTX6_OUT</span><span class="p">,</span> <span class="n">PTX5_OUT</span><span class="p">,</span> <span class="n">PTX4_OUT</span><span class="p">,</span> <span class="n">PTX3_OUT</span><span class="p">,</span> <span class="n">PTX2_OUT</span><span class="p">,</span> <span class="n">PTX1_OUT</span><span class="p">,</span> <span class="n">PTX0_OUT</span><span class="p">,</span>
	<span class="n">PTY5_OUT</span><span class="p">,</span> <span class="n">PTY4_OUT</span><span class="p">,</span> <span class="n">PTY3_OUT</span><span class="p">,</span> <span class="n">PTY2_OUT</span><span class="p">,</span> <span class="n">PTY1_OUT</span><span class="p">,</span> <span class="n">PTY0_OUT</span><span class="p">,</span>
	<span class="n">PINMUX_OUTPUT_END</span><span class="p">,</span>

	<span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span>
	<span class="n">SCIF0_TXD_MARK</span><span class="p">,</span> <span class="n">SCIF0_RXD_MARK</span><span class="p">,</span>
	<span class="n">SCIF0_RTS_MARK</span><span class="p">,</span> <span class="n">SCIF0_CTS_MARK</span><span class="p">,</span> <span class="n">SCIF0_SCK_MARK</span><span class="p">,</span>
	<span class="n">SCIF1_TXD_MARK</span><span class="p">,</span> <span class="n">SCIF1_RXD_MARK</span><span class="p">,</span>
	<span class="n">SCIF1_RTS_MARK</span><span class="p">,</span> <span class="n">SCIF1_CTS_MARK</span><span class="p">,</span> <span class="n">SCIF1_SCK_MARK</span><span class="p">,</span>
	<span class="n">SCIF2_TXD_MARK</span><span class="p">,</span> <span class="n">SCIF2_RXD_MARK</span><span class="p">,</span>
	<span class="n">SCIF2_RTS_MARK</span><span class="p">,</span> <span class="n">SCIF2_CTS_MARK</span><span class="p">,</span> <span class="n">SCIF2_SCK_MARK</span><span class="p">,</span>
	<span class="n">SIOTXD_MARK</span><span class="p">,</span> <span class="n">SIORXD_MARK</span><span class="p">,</span>
	<span class="n">SIOD_MARK</span><span class="p">,</span> <span class="n">SIOSTRB0_MARK</span><span class="p">,</span> <span class="n">SIOSTRB1_MARK</span><span class="p">,</span>
	<span class="n">SIOSCK_MARK</span><span class="p">,</span> <span class="n">SIOMCK_MARK</span><span class="p">,</span>
	<span class="n">VIO_D15_MARK</span><span class="p">,</span> <span class="n">VIO_D14_MARK</span><span class="p">,</span> <span class="n">VIO_D13_MARK</span><span class="p">,</span> <span class="n">VIO_D12_MARK</span><span class="p">,</span>
	<span class="n">VIO_D11_MARK</span><span class="p">,</span> <span class="n">VIO_D10_MARK</span><span class="p">,</span> <span class="n">VIO_D9_MARK</span><span class="p">,</span> <span class="n">VIO_D8_MARK</span><span class="p">,</span>
	<span class="n">VIO_D7_MARK</span><span class="p">,</span> <span class="n">VIO_D6_MARK</span><span class="p">,</span> <span class="n">VIO_D5_MARK</span><span class="p">,</span> <span class="n">VIO_D4_MARK</span><span class="p">,</span>
	<span class="n">VIO_D3_MARK</span><span class="p">,</span> <span class="n">VIO_D2_MARK</span><span class="p">,</span> <span class="n">VIO_D1_MARK</span><span class="p">,</span> <span class="n">VIO_D0_MARK</span><span class="p">,</span>
	<span class="n">VIO_CLK_MARK</span><span class="p">,</span> <span class="n">VIO_VD_MARK</span><span class="p">,</span> <span class="n">VIO_HD_MARK</span><span class="p">,</span> <span class="n">VIO_FLD_MARK</span><span class="p">,</span>
	<span class="n">VIO_CKO_MARK</span><span class="p">,</span> <span class="n">VIO_STEX_MARK</span><span class="p">,</span> <span class="n">VIO_STEM_MARK</span><span class="p">,</span> <span class="n">VIO_VD2_MARK</span><span class="p">,</span>
	<span class="n">VIO_HD2_MARK</span><span class="p">,</span> <span class="n">VIO_CLK2_MARK</span><span class="p">,</span>
	<span class="n">LCDD23_MARK</span><span class="p">,</span> <span class="n">LCDD22_MARK</span><span class="p">,</span> <span class="n">LCDD21_MARK</span><span class="p">,</span> <span class="n">LCDD20_MARK</span><span class="p">,</span>
	<span class="n">LCDD19_MARK</span><span class="p">,</span> <span class="n">LCDD18_MARK</span><span class="p">,</span> <span class="n">LCDD17_MARK</span><span class="p">,</span> <span class="n">LCDD16_MARK</span><span class="p">,</span>
	<span class="n">LCDD15_MARK</span><span class="p">,</span> <span class="n">LCDD14_MARK</span><span class="p">,</span> <span class="n">LCDD13_MARK</span><span class="p">,</span> <span class="n">LCDD12_MARK</span><span class="p">,</span>
	<span class="n">LCDD11_MARK</span><span class="p">,</span> <span class="n">LCDD10_MARK</span><span class="p">,</span> <span class="n">LCDD9_MARK</span><span class="p">,</span> <span class="n">LCDD8_MARK</span><span class="p">,</span>
	<span class="n">LCDD7_MARK</span><span class="p">,</span> <span class="n">LCDD6_MARK</span><span class="p">,</span> <span class="n">LCDD5_MARK</span><span class="p">,</span> <span class="n">LCDD4_MARK</span><span class="p">,</span>
	<span class="n">LCDD3_MARK</span><span class="p">,</span> <span class="n">LCDD2_MARK</span><span class="p">,</span> <span class="n">LCDD1_MARK</span><span class="p">,</span> <span class="n">LCDD0_MARK</span><span class="p">,</span>
	<span class="n">LCDLCLK_MARK</span><span class="p">,</span> <span class="n">LCDDON_MARK</span><span class="p">,</span> <span class="n">LCDVCPWC_MARK</span><span class="p">,</span> <span class="n">LCDVEPWC_MARK</span><span class="p">,</span>
	<span class="n">LCDVSYN_MARK</span><span class="p">,</span> <span class="n">LCDDCK_MARK</span><span class="p">,</span> <span class="n">LCDHSYN_MARK</span><span class="p">,</span> <span class="n">LCDDISP_MARK</span><span class="p">,</span>
	<span class="n">LCDRS_MARK</span><span class="p">,</span> <span class="n">LCDCS_MARK</span><span class="p">,</span> <span class="n">LCDWR_MARK</span><span class="p">,</span> <span class="n">LCDRD_MARK</span><span class="p">,</span>
	<span class="n">LCDDON2_MARK</span><span class="p">,</span> <span class="n">LCDVCPWC2_MARK</span><span class="p">,</span> <span class="n">LCDVEPWC2_MARK</span><span class="p">,</span> <span class="n">LCDVSYN2_MARK</span><span class="p">,</span>
	<span class="n">LCDCS2_MARK</span><span class="p">,</span>
	<span class="n">IOIS16_MARK</span><span class="p">,</span> <span class="n">A25_MARK</span><span class="p">,</span> <span class="n">A24_MARK</span><span class="p">,</span> <span class="n">A23_MARK</span><span class="p">,</span> <span class="n">A22_MARK</span><span class="p">,</span>
	<span class="n">BS_MARK</span><span class="p">,</span> <span class="n">CS6B_CE1B_MARK</span><span class="p">,</span> <span class="n">WAIT_MARK</span><span class="p">,</span> <span class="n">CS6A_CE2B_MARK</span><span class="p">,</span>
	<span class="n">HPD63_MARK</span><span class="p">,</span> <span class="n">HPD62_MARK</span><span class="p">,</span> <span class="n">HPD61_MARK</span><span class="p">,</span> <span class="n">HPD60_MARK</span><span class="p">,</span>
	<span class="n">HPD59_MARK</span><span class="p">,</span> <span class="n">HPD58_MARK</span><span class="p">,</span> <span class="n">HPD57_MARK</span><span class="p">,</span> <span class="n">HPD56_MARK</span><span class="p">,</span>
	<span class="n">HPD55_MARK</span><span class="p">,</span> <span class="n">HPD54_MARK</span><span class="p">,</span> <span class="n">HPD53_MARK</span><span class="p">,</span> <span class="n">HPD52_MARK</span><span class="p">,</span>
	<span class="n">HPD51_MARK</span><span class="p">,</span> <span class="n">HPD50_MARK</span><span class="p">,</span> <span class="n">HPD49_MARK</span><span class="p">,</span> <span class="n">HPD48_MARK</span><span class="p">,</span>
	<span class="n">HPDQM7_MARK</span><span class="p">,</span> <span class="n">HPDQM6_MARK</span><span class="p">,</span> <span class="n">HPDQM5_MARK</span><span class="p">,</span> <span class="n">HPDQM4_MARK</span><span class="p">,</span>
	<span class="n">IRQ0_MARK</span><span class="p">,</span> <span class="n">IRQ1_MARK</span><span class="p">,</span> <span class="n">IRQ2_MARK</span><span class="p">,</span> <span class="n">IRQ3_MARK</span><span class="p">,</span>
	<span class="n">IRQ4_MARK</span><span class="p">,</span> <span class="n">IRQ5_MARK</span><span class="p">,</span> <span class="n">IRQ6_MARK</span><span class="p">,</span> <span class="n">IRQ7_MARK</span><span class="p">,</span>
	<span class="n">SDHICD_MARK</span><span class="p">,</span> <span class="n">SDHIWP_MARK</span><span class="p">,</span> <span class="n">SDHID3_MARK</span><span class="p">,</span> <span class="n">SDHID2_MARK</span><span class="p">,</span>
	<span class="n">SDHID1_MARK</span><span class="p">,</span> <span class="n">SDHID0_MARK</span><span class="p">,</span> <span class="n">SDHICMD_MARK</span><span class="p">,</span> <span class="n">SDHICLK_MARK</span><span class="p">,</span>
	<span class="n">SIUAOLR_MARK</span><span class="p">,</span> <span class="n">SIUAOBT_MARK</span><span class="p">,</span> <span class="n">SIUAISLD_MARK</span><span class="p">,</span> <span class="n">SIUAILR_MARK</span><span class="p">,</span>
	<span class="n">SIUAIBT_MARK</span><span class="p">,</span> <span class="n">SIUAOSLD_MARK</span><span class="p">,</span> <span class="n">SIUMCKA_MARK</span><span class="p">,</span> <span class="n">SIUFCKA_MARK</span><span class="p">,</span>
	<span class="n">SIUBOLR_MARK</span><span class="p">,</span> <span class="n">SIUBOBT_MARK</span><span class="p">,</span> <span class="n">SIUBISLD_MARK</span><span class="p">,</span> <span class="n">SIUBILR_MARK</span><span class="p">,</span>
	<span class="n">SIUBIBT_MARK</span><span class="p">,</span> <span class="n">SIUBOSLD_MARK</span><span class="p">,</span> <span class="n">SIUMCKB_MARK</span><span class="p">,</span> <span class="n">SIUFCKB_MARK</span><span class="p">,</span>
	<span class="n">AUDSYNC_MARK</span><span class="p">,</span> <span class="n">AUDATA3_MARK</span><span class="p">,</span> <span class="n">AUDATA2_MARK</span><span class="p">,</span> <span class="n">AUDATA1_MARK</span><span class="p">,</span>	<span class="n">AUDATA0_MARK</span><span class="p">,</span>
	<span class="n">DACK_MARK</span><span class="p">,</span> <span class="n">DREQ0_MARK</span><span class="p">,</span>
	<span class="n">DV_CLKI_MARK</span><span class="p">,</span> <span class="n">DV_CLK_MARK</span><span class="p">,</span> <span class="n">DV_HSYNC_MARK</span><span class="p">,</span> <span class="n">DV_VSYNC_MARK</span><span class="p">,</span>
	<span class="n">DV_D15_MARK</span><span class="p">,</span> <span class="n">DV_D14_MARK</span><span class="p">,</span> <span class="n">DV_D13_MARK</span><span class="p">,</span> <span class="n">DV_D12_MARK</span><span class="p">,</span>
	<span class="n">DV_D11_MARK</span><span class="p">,</span> <span class="n">DV_D10_MARK</span><span class="p">,</span> <span class="n">DV_D9_MARK</span><span class="p">,</span> <span class="n">DV_D8_MARK</span><span class="p">,</span>
	<span class="n">DV_D7_MARK</span><span class="p">,</span> <span class="n">DV_D6_MARK</span><span class="p">,</span> <span class="n">DV_D5_MARK</span><span class="p">,</span> <span class="n">DV_D4_MARK</span><span class="p">,</span>
	<span class="n">DV_D3_MARK</span><span class="p">,</span> <span class="n">DV_D2_MARK</span><span class="p">,</span> <span class="n">DV_D1_MARK</span><span class="p">,</span> <span class="n">DV_D0_MARK</span><span class="p">,</span>
	<span class="n">STATUS0_MARK</span><span class="p">,</span> <span class="n">PDSTATUS_MARK</span><span class="p">,</span>
	<span class="n">SIOF0_MCK_MARK</span><span class="p">,</span> <span class="n">SIOF0_SCK_MARK</span><span class="p">,</span>
	<span class="n">SIOF0_SYNC_MARK</span><span class="p">,</span> <span class="n">SIOF0_SS1_MARK</span><span class="p">,</span> <span class="n">SIOF0_SS2_MARK</span><span class="p">,</span>
	<span class="n">SIOF0_TXD_MARK</span><span class="p">,</span>	<span class="n">SIOF0_RXD_MARK</span><span class="p">,</span>
	<span class="n">SIOF1_MCK_MARK</span><span class="p">,</span> <span class="n">SIOF1_SCK_MARK</span><span class="p">,</span>
	<span class="n">SIOF1_SYNC_MARK</span><span class="p">,</span> <span class="n">SIOF1_SS1_MARK</span><span class="p">,</span> <span class="n">SIOF1_SS2_MARK</span><span class="p">,</span>
	<span class="n">SIOF1_TXD_MARK</span><span class="p">,</span> <span class="n">SIOF1_RXD_MARK</span><span class="p">,</span>
	<span class="n">SIM_D_MARK</span><span class="p">,</span> <span class="n">SIM_CLK_MARK</span><span class="p">,</span> <span class="n">SIM_RST_MARK</span><span class="p">,</span>
	<span class="n">TS_SDAT_MARK</span><span class="p">,</span> <span class="n">TS_SCK_MARK</span><span class="p">,</span> <span class="n">TS_SDEN_MARK</span><span class="p">,</span> <span class="n">TS_SPSYNC_MARK</span><span class="p">,</span>
	<span class="n">IRDA_IN_MARK</span><span class="p">,</span> <span class="n">IRDA_OUT_MARK</span><span class="p">,</span>
	<span class="n">TPUTO_MARK</span><span class="p">,</span>
	<span class="n">FCE_MARK</span><span class="p">,</span> <span class="n">NAF7_MARK</span><span class="p">,</span> <span class="n">NAF6_MARK</span><span class="p">,</span> <span class="n">NAF5_MARK</span><span class="p">,</span> <span class="n">NAF4_MARK</span><span class="p">,</span>
	<span class="n">NAF3_MARK</span><span class="p">,</span> <span class="n">NAF2_MARK</span><span class="p">,</span> <span class="n">NAF1_MARK</span><span class="p">,</span> <span class="n">NAF0_MARK</span><span class="p">,</span> <span class="n">FCDE_MARK</span><span class="p">,</span>
	<span class="n">FOE_MARK</span><span class="p">,</span> <span class="n">FSC_MARK</span><span class="p">,</span> <span class="n">FWE_MARK</span><span class="p">,</span> <span class="n">FRB_MARK</span><span class="p">,</span>
	<span class="n">KEYIN0_MARK</span><span class="p">,</span> <span class="n">KEYIN1_MARK</span><span class="p">,</span> <span class="n">KEYIN2_MARK</span><span class="p">,</span> <span class="n">KEYIN3_MARK</span><span class="p">,</span> <span class="n">KEYIN4_MARK</span><span class="p">,</span>
	<span class="n">KEYOUT0_MARK</span><span class="p">,</span> <span class="n">KEYOUT1_MARK</span><span class="p">,</span> <span class="n">KEYOUT2_MARK</span><span class="p">,</span> <span class="n">KEYOUT3_MARK</span><span class="p">,</span>
	<span class="n">KEYOUT4_IN6_MARK</span><span class="p">,</span> <span class="n">KEYOUT5_IN5_MARK</span><span class="p">,</span>
	<span class="n">PINMUX_MARK_END</span><span class="p">,</span>

	<span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span>
	<span class="n">VIO_D7_SCIF1_SCK</span><span class="p">,</span> <span class="n">VIO_D6_SCIF1_RXD</span><span class="p">,</span> <span class="n">VIO_D5_SCIF1_TXD</span><span class="p">,</span> <span class="n">VIO_D4</span><span class="p">,</span>
	<span class="n">VIO_D3</span><span class="p">,</span> <span class="n">VIO_D2</span><span class="p">,</span> <span class="n">VIO_D1</span><span class="p">,</span> <span class="n">VIO_D0_LCDLCLK</span><span class="p">,</span>
	<span class="n">HPD55</span><span class="p">,</span> <span class="n">HPD54</span><span class="p">,</span> <span class="n">HPD53</span><span class="p">,</span> <span class="n">HPD52</span><span class="p">,</span> <span class="n">HPD51</span><span class="p">,</span> <span class="n">HPD50</span><span class="p">,</span> <span class="n">HPD49</span><span class="p">,</span> <span class="n">HPD48</span><span class="p">,</span>
	<span class="n">IOIS16</span><span class="p">,</span> <span class="n">HPDQM7</span><span class="p">,</span> <span class="n">HPDQM6</span><span class="p">,</span> <span class="n">HPDQM5</span><span class="p">,</span> <span class="n">HPDQM4</span><span class="p">,</span>
	<span class="n">SDHICD</span><span class="p">,</span> <span class="n">SDHIWP</span><span class="p">,</span> <span class="n">SDHID3</span><span class="p">,</span> <span class="n">IRQ2_SDHID2</span><span class="p">,</span> <span class="n">SDHID1</span><span class="p">,</span> <span class="n">SDHID0</span><span class="p">,</span> <span class="n">SDHICMD</span><span class="p">,</span> <span class="n">SDHICLK</span><span class="p">,</span>
	<span class="n">A25</span><span class="p">,</span> <span class="n">A24</span><span class="p">,</span> <span class="n">A23</span><span class="p">,</span> <span class="n">A22</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ4_BS</span><span class="p">,</span>
	<span class="n">PTF6</span><span class="p">,</span> <span class="n">SIOSCK_SIUBOBT</span><span class="p">,</span> <span class="n">SIOSTRB1_SIUBOLR</span><span class="p">,</span>
	<span class="n">SIOSTRB0_SIUBIBT</span><span class="p">,</span> <span class="n">SIOD_SIUBILR</span><span class="p">,</span> <span class="n">SIORXD_SIUBISLD</span><span class="p">,</span> <span class="n">SIOTXD_SIUBOSLD</span><span class="p">,</span>
	<span class="n">AUDSYNC</span><span class="p">,</span> <span class="n">AUDATA3</span><span class="p">,</span> <span class="n">AUDATA2</span><span class="p">,</span> <span class="n">AUDATA1</span><span class="p">,</span> <span class="n">AUDATA0</span><span class="p">,</span>
	<span class="n">LCDVCPWC_LCDVCPWC2</span><span class="p">,</span> <span class="n">LCDVSYN2_DACK</span><span class="p">,</span> <span class="n">LCDVSYN</span><span class="p">,</span> <span class="n">LCDDISP_LCDRS</span><span class="p">,</span>
	<span class="n">LCDHSYN_LCDCS</span><span class="p">,</span> <span class="n">LCDDON_LCDDON2</span><span class="p">,</span> <span class="n">LCDD17_DV_HSYNC</span><span class="p">,</span> <span class="n">LCDD16_DV_VSYNC</span><span class="p">,</span>
	<span class="n">STATUS0</span><span class="p">,</span> <span class="n">PDSTATUS</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ0</span><span class="p">,</span>
	<span class="n">SIUAILR_SIOF1_SS2</span><span class="p">,</span> <span class="n">SIUAIBT_SIOF1_SS1</span><span class="p">,</span> <span class="n">SIUAOLR_SIOF1_SYNC</span><span class="p">,</span>
	<span class="n">SIUAOBT_SIOF1_SCK</span><span class="p">,</span> <span class="n">SIUAISLD_SIOF1_RXD</span><span class="p">,</span> <span class="n">SIUAOSLD_SIOF1_TXD</span><span class="p">,</span> <span class="n">PTK0</span><span class="p">,</span>
	<span class="n">LCDD15_DV_D15</span><span class="p">,</span> <span class="n">LCDD14_DV_D14</span><span class="p">,</span> <span class="n">LCDD13_DV_D13</span><span class="p">,</span> <span class="n">LCDD12_DV_D12</span><span class="p">,</span>
	<span class="n">LCDD11_DV_D11</span><span class="p">,</span> <span class="n">LCDD10_DV_D10</span><span class="p">,</span> <span class="n">LCDD9_DV_D9</span><span class="p">,</span> <span class="n">LCDD8_DV_D8</span><span class="p">,</span>
	<span class="n">LCDD7_DV_D7</span><span class="p">,</span> <span class="n">LCDD6_DV_D6</span><span class="p">,</span> <span class="n">LCDD5_DV_D5</span><span class="p">,</span> <span class="n">LCDD4_DV_D4</span><span class="p">,</span>
	<span class="n">LCDD3_DV_D3</span><span class="p">,</span> <span class="n">LCDD2_DV_D2</span><span class="p">,</span> <span class="n">LCDD1_DV_D1</span><span class="p">,</span> <span class="n">LCDD0_DV_D0</span><span class="p">,</span>
	<span class="n">HPD63</span><span class="p">,</span> <span class="n">HPD62</span><span class="p">,</span> <span class="n">HPD61</span><span class="p">,</span> <span class="n">HPD60</span><span class="p">,</span> <span class="n">HPD59</span><span class="p">,</span> <span class="n">HPD58</span><span class="p">,</span> <span class="n">HPD57</span><span class="p">,</span> <span class="n">HPD56</span><span class="p">,</span>
	<span class="n">SIOF0_SS2_SIM_RST</span><span class="p">,</span> <span class="n">SIOF0_SS1_TS_SPSYNC</span><span class="p">,</span> <span class="n">SIOF0_SYNC_TS_SDEN</span><span class="p">,</span>
	<span class="n">SIOF0_SCK_TS_SCK</span><span class="p">,</span> <span class="n">PTQ2</span><span class="p">,</span> <span class="n">PTQ1</span><span class="p">,</span> <span class="n">PTQ0</span><span class="p">,</span>
	<span class="n">LCDRD</span><span class="p">,</span> <span class="n">CS6B_CE1B_LCDCS2</span><span class="p">,</span> <span class="n">WAIT</span><span class="p">,</span> <span class="n">LCDDCK_LCDWR</span><span class="p">,</span> <span class="n">LCDVEPWC_LCDVEPWC2</span><span class="p">,</span>
	<span class="n">SCIF0_CTS_SIUAISPD</span><span class="p">,</span> <span class="n">SCIF0_RTS_SIUAOSPD</span><span class="p">,</span>
	<span class="n">SCIF0_SCK_TPUTO</span><span class="p">,</span> <span class="n">SCIF0_RXD</span><span class="p">,</span> <span class="n">SCIF0_TXD</span><span class="p">,</span>
	<span class="n">FOE_VIO_VD2</span><span class="p">,</span> <span class="n">FWE</span><span class="p">,</span> <span class="n">FSC</span><span class="p">,</span> <span class="n">DREQ0</span><span class="p">,</span> <span class="n">FCDE</span><span class="p">,</span>
	<span class="n">NAF2_VIO_D10</span><span class="p">,</span> <span class="n">NAF1_VIO_D9</span><span class="p">,</span> <span class="n">NAF0_VIO_D8</span><span class="p">,</span>
	<span class="n">FRB_VIO_CLK2</span><span class="p">,</span> <span class="n">FCE_VIO_HD2</span><span class="p">,</span>
	<span class="n">NAF7_VIO_D15</span><span class="p">,</span> <span class="n">NAF6_VIO_D14</span><span class="p">,</span> <span class="n">NAF5_VIO_D13</span><span class="p">,</span> <span class="n">NAF4_VIO_D12</span><span class="p">,</span> <span class="n">NAF3_VIO_D11</span><span class="p">,</span>
	<span class="n">VIO_FLD_SCIF2_CTS</span><span class="p">,</span> <span class="n">VIO_CKO_SCIF2_RTS</span><span class="p">,</span> <span class="n">VIO_STEX_SCIF2_SCK</span><span class="p">,</span>
	<span class="n">VIO_STEM_SCIF2_TXD</span><span class="p">,</span> <span class="n">VIO_HD_SCIF2_RXD</span><span class="p">,</span>
	<span class="n">VIO_VD_SCIF1_CTS</span><span class="p">,</span> <span class="n">VIO_CLK_SCIF1_RTS</span><span class="p">,</span>
	<span class="n">CS6A_CE2B</span><span class="p">,</span> <span class="n">LCDD23</span><span class="p">,</span> <span class="n">LCDD22</span><span class="p">,</span> <span class="n">LCDD21</span><span class="p">,</span> <span class="n">LCDD20</span><span class="p">,</span>
	<span class="n">LCDD19_DV_CLKI</span><span class="p">,</span> <span class="n">LCDD18_DV_CLK</span><span class="p">,</span>
	<span class="n">KEYOUT5_IN5</span><span class="p">,</span> <span class="n">KEYOUT4_IN6</span><span class="p">,</span> <span class="n">KEYOUT3</span><span class="p">,</span> <span class="n">KEYOUT2</span><span class="p">,</span> <span class="n">KEYOUT1</span><span class="p">,</span> <span class="n">KEYOUT0</span><span class="p">,</span>
	<span class="n">KEYIN4_IRQ7</span><span class="p">,</span> <span class="n">KEYIN3</span><span class="p">,</span> <span class="n">KEYIN2</span><span class="p">,</span> <span class="n">KEYIN1</span><span class="p">,</span> <span class="n">KEYIN0_IRQ6</span><span class="p">,</span>

	<span class="n">PSA15_KEYIN0</span><span class="p">,</span> <span class="n">PSA15_IRQ6</span><span class="p">,</span> <span class="n">PSA14_KEYIN4</span><span class="p">,</span> <span class="n">PSA14_IRQ7</span><span class="p">,</span>
	<span class="n">PSA9_IRQ4</span><span class="p">,</span> <span class="n">PSA9_BS</span><span class="p">,</span> <span class="n">PSA4_IRQ2</span><span class="p">,</span> <span class="n">PSA4_SDHID2</span><span class="p">,</span>
	<span class="n">PSB15_SIOTXD</span><span class="p">,</span> <span class="n">PSB15_SIUBOSLD</span><span class="p">,</span> <span class="n">PSB14_SIORXD</span><span class="p">,</span> <span class="n">PSB14_SIUBISLD</span><span class="p">,</span>
	<span class="n">PSB13_SIOD</span><span class="p">,</span> <span class="n">PSB13_SIUBILR</span><span class="p">,</span> <span class="n">PSB12_SIOSTRB0</span><span class="p">,</span> <span class="n">PSB12_SIUBIBT</span><span class="p">,</span>
	<span class="n">PSB11_SIOSTRB1</span><span class="p">,</span> <span class="n">PSB11_SIUBOLR</span><span class="p">,</span> <span class="n">PSB10_SIOSCK</span><span class="p">,</span> <span class="n">PSB10_SIUBOBT</span><span class="p">,</span>
	<span class="n">PSB9_SIOMCK</span><span class="p">,</span> <span class="n">PSB9_SIUMCKB</span><span class="p">,</span> <span class="n">PSB8_SIOF0_MCK</span><span class="p">,</span> <span class="n">PSB8_IRQ3</span><span class="p">,</span>
	<span class="n">PSB7_SIOF0_TXD</span><span class="p">,</span> <span class="n">PSB7_IRDA_OUT</span><span class="p">,</span> <span class="n">PSB6_SIOF0_RXD</span><span class="p">,</span> <span class="n">PSB6_IRDA_IN</span><span class="p">,</span>
	<span class="n">PSB5_SIOF0_SCK</span><span class="p">,</span> <span class="n">PSB5_TS_SCK</span><span class="p">,</span> <span class="n">PSB4_SIOF0_SYNC</span><span class="p">,</span> <span class="n">PSB4_TS_SDEN</span><span class="p">,</span>
	<span class="n">PSB3_SIOF0_SS1</span><span class="p">,</span> <span class="n">PSB3_TS_SPSYNC</span><span class="p">,</span> <span class="n">PSB2_SIOF0_SS2</span><span class="p">,</span> <span class="n">PSB2_SIM_RST</span><span class="p">,</span>
	<span class="n">PSB1_SIUMCKA</span><span class="p">,</span> <span class="n">PSB1_SIOF1_MCK</span><span class="p">,</span> <span class="n">PSB0_SIUAOSLD</span><span class="p">,</span> <span class="n">PSB0_SIOF1_TXD</span><span class="p">,</span>
	<span class="n">PSC15_SIUAISLD</span><span class="p">,</span> <span class="n">PSC15_SIOF1_RXD</span><span class="p">,</span> <span class="n">PSC14_SIUAOBT</span><span class="p">,</span> <span class="n">PSC14_SIOF1_SCK</span><span class="p">,</span>
	<span class="n">PSC13_SIUAOLR</span><span class="p">,</span> <span class="n">PSC13_SIOF1_SYNC</span><span class="p">,</span> <span class="n">PSC12_SIUAIBT</span><span class="p">,</span> <span class="n">PSC12_SIOF1_SS1</span><span class="p">,</span>
	<span class="n">PSC11_SIUAILR</span><span class="p">,</span> <span class="n">PSC11_SIOF1_SS2</span><span class="p">,</span> <span class="n">PSC0_NAF</span><span class="p">,</span> <span class="n">PSC0_VIO</span><span class="p">,</span>
	<span class="n">PSD13_VIO</span><span class="p">,</span> <span class="n">PSD13_SCIF2</span><span class="p">,</span> <span class="n">PSD12_VIO</span><span class="p">,</span> <span class="n">PSD12_SCIF1</span><span class="p">,</span>
	<span class="n">PSD11_VIO</span><span class="p">,</span> <span class="n">PSD11_SCIF1</span><span class="p">,</span> <span class="n">PSD10_VIO_D0</span><span class="p">,</span> <span class="n">PSD10_LCDLCLK</span><span class="p">,</span>
	<span class="n">PSD9_SIOMCK_SIUMCKB</span><span class="p">,</span> <span class="n">PSD9_SIUFCKB</span><span class="p">,</span> <span class="n">PSD8_SCIF0_SCK</span><span class="p">,</span> <span class="n">PSD8_TPUTO</span><span class="p">,</span>
	<span class="n">PSD7_SCIF0_RTS</span><span class="p">,</span> <span class="n">PSD7_SIUAOSPD</span><span class="p">,</span> <span class="n">PSD6_SCIF0_CTS</span><span class="p">,</span> <span class="n">PSD6_SIUAISPD</span><span class="p">,</span>
	<span class="n">PSD5_CS6B_CE1B</span><span class="p">,</span> <span class="n">PSD5_LCDCS2</span><span class="p">,</span>
	<span class="n">PSD3_LCDVEPWC_LCDVCPWC</span><span class="p">,</span> <span class="n">PSD3_LCDVEPWC2_LCDVCPWC2</span><span class="p">,</span>
	<span class="n">PSD2_LCDDON</span><span class="p">,</span> <span class="n">PSD2_LCDDON2</span><span class="p">,</span> <span class="n">PSD0_LCDD19_LCDD0</span><span class="p">,</span> <span class="n">PSD0_DV</span><span class="p">,</span>
	<span class="n">PSE15_SIOF0_MCK_IRQ3</span><span class="p">,</span> <span class="n">PSE15_SIM_D</span><span class="p">,</span>
	<span class="n">PSE14_SIOF0_TXD_IRDA_OUT</span><span class="p">,</span> <span class="n">PSE14_SIM_CLK</span><span class="p">,</span>
	<span class="n">PSE13_SIOF0_RXD_IRDA_IN</span><span class="p">,</span> <span class="n">PSE13_TS_SDAT</span><span class="p">,</span> <span class="n">PSE12_LCDVSYN2</span><span class="p">,</span> <span class="n">PSE12_DACK</span><span class="p">,</span>
	<span class="n">PSE11_SIUMCKA_SIOF1_MCK</span><span class="p">,</span> <span class="n">PSE11_SIUFCKA</span><span class="p">,</span>
	<span class="n">PSE3_FLCTL</span><span class="p">,</span> <span class="n">PSE3_VIO</span><span class="p">,</span> <span class="n">PSE2_NAF2</span><span class="p">,</span> <span class="n">PSE2_VIO_D10</span><span class="p">,</span>
	<span class="n">PSE1_NAF1</span><span class="p">,</span> <span class="n">PSE1_VIO_D9</span><span class="p">,</span> <span class="n">PSE0_NAF0</span><span class="p">,</span> <span class="n">PSE0_VIO_D8</span><span class="p">,</span>

	<span class="n">HIZA14_KEYSC</span><span class="p">,</span> <span class="n">HIZA14_HIZ</span><span class="p">,</span>
	<span class="n">HIZA10_NAF</span><span class="p">,</span> <span class="n">HIZA10_HIZ</span><span class="p">,</span>
	<span class="n">HIZA9_VIO</span><span class="p">,</span> <span class="n">HIZA9_HIZ</span><span class="p">,</span>
	<span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">HIZA8_HIZ</span><span class="p">,</span>
	<span class="n">HIZA7_LCDC</span><span class="p">,</span> <span class="n">HIZA7_HIZ</span><span class="p">,</span>
	<span class="n">HIZA6_LCDC</span><span class="p">,</span> <span class="n">HIZA6_HIZ</span><span class="p">,</span>
	<span class="n">HIZB4_SIUA</span><span class="p">,</span> <span class="n">HIZB4_HIZ</span><span class="p">,</span>
	<span class="n">HIZB1_VIO</span><span class="p">,</span> <span class="n">HIZB1_HIZ</span><span class="p">,</span>
	<span class="n">HIZB0_VIO</span><span class="p">,</span> <span class="n">HIZB0_HIZ</span><span class="p">,</span>
	<span class="n">HIZC15_IRQ7</span><span class="p">,</span> <span class="n">HIZC15_HIZ</span><span class="p">,</span>
	<span class="n">HIZC14_IRQ6</span><span class="p">,</span> <span class="n">HIZC14_HIZ</span><span class="p">,</span>
	<span class="n">HIZC13_IRQ5</span><span class="p">,</span> <span class="n">HIZC13_HIZ</span><span class="p">,</span>
	<span class="n">HIZC12_IRQ4</span><span class="p">,</span> <span class="n">HIZC12_HIZ</span><span class="p">,</span>
	<span class="n">HIZC11_IRQ3</span><span class="p">,</span> <span class="n">HIZC11_HIZ</span><span class="p">,</span>
	<span class="n">HIZC10_IRQ2</span><span class="p">,</span> <span class="n">HIZC10_HIZ</span><span class="p">,</span>
	<span class="n">HIZC9_IRQ1</span><span class="p">,</span> <span class="n">HIZC9_HIZ</span><span class="p">,</span>
	<span class="n">HIZC8_IRQ0</span><span class="p">,</span> <span class="n">HIZC8_HIZ</span><span class="p">,</span>
	<span class="n">MSELB9_VIO</span><span class="p">,</span> <span class="n">MSELB9_VIO2</span><span class="p">,</span>
	<span class="n">MSELB8_RGB</span><span class="p">,</span> <span class="n">MSELB8_SYS</span><span class="p">,</span>
	<span class="n">PINMUX_FUNCTION_END</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">pinmux_enum_t</span> <span class="n">pinmux_data</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* PTA */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA7_DATA</span><span class="p">,</span> <span class="n">PTA7_IN</span><span class="p">,</span> <span class="n">PTA7_IN_PD</span><span class="p">,</span> <span class="n">PTA7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA6_DATA</span><span class="p">,</span> <span class="n">PTA6_IN</span><span class="p">,</span> <span class="n">PTA6_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA5_DATA</span><span class="p">,</span> <span class="n">PTA5_IN</span><span class="p">,</span> <span class="n">PTA5_IN_PD</span><span class="p">,</span> <span class="n">PTA5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA4_DATA</span><span class="p">,</span> <span class="n">PTA4_IN</span><span class="p">,</span> <span class="n">PTA4_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA3_DATA</span><span class="p">,</span> <span class="n">PTA3_IN</span><span class="p">,</span> <span class="n">PTA3_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA2_DATA</span><span class="p">,</span> <span class="n">PTA2_IN</span><span class="p">,</span> <span class="n">PTA2_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA1_DATA</span><span class="p">,</span> <span class="n">PTA1_IN</span><span class="p">,</span> <span class="n">PTA1_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA0_DATA</span><span class="p">,</span> <span class="n">PTA0_IN</span><span class="p">,</span> <span class="n">PTA0_IN_PD</span><span class="p">),</span>

	<span class="cm">/* PTB */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB7_DATA</span><span class="p">,</span> <span class="n">PTB7_IN</span><span class="p">,</span> <span class="n">PTB7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB6_DATA</span><span class="p">,</span> <span class="n">PTB6_IN</span><span class="p">,</span> <span class="n">PTB6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB5_DATA</span><span class="p">,</span> <span class="n">PTB5_IN</span><span class="p">,</span> <span class="n">PTB5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB4_DATA</span><span class="p">,</span> <span class="n">PTB4_IN</span><span class="p">,</span> <span class="n">PTB4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB3_DATA</span><span class="p">,</span> <span class="n">PTB3_IN</span><span class="p">,</span> <span class="n">PTB3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB2_DATA</span><span class="p">,</span> <span class="n">PTB2_IN</span><span class="p">,</span> <span class="n">PTB2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB1_DATA</span><span class="p">,</span> <span class="n">PTB1_IN</span><span class="p">,</span> <span class="n">PTB1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB0_DATA</span><span class="p">,</span> <span class="n">PTB0_IN</span><span class="p">,</span> <span class="n">PTB0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTC */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC7_DATA</span><span class="p">,</span> <span class="n">PTC7_IN</span><span class="p">,</span> <span class="n">PTC7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC5_DATA</span><span class="p">,</span> <span class="n">PTC5_IN</span><span class="p">,</span> <span class="n">PTC5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC4_DATA</span><span class="p">,</span> <span class="n">PTC4_IN</span><span class="p">,</span> <span class="n">PTC4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC3_DATA</span><span class="p">,</span> <span class="n">PTC3_IN</span><span class="p">,</span> <span class="n">PTC3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC2_DATA</span><span class="p">,</span> <span class="n">PTC2_IN</span><span class="p">,</span> <span class="n">PTC2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC0_DATA</span><span class="p">,</span> <span class="n">PTC0_IN</span><span class="p">,</span> <span class="n">PTC0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTD */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD7_DATA</span><span class="p">,</span> <span class="n">PTD7_IN</span><span class="p">,</span> <span class="n">PTD7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD6_DATA</span><span class="p">,</span> <span class="n">PTD6_OUT</span><span class="p">,</span> <span class="n">PTD6_IN</span><span class="p">,</span> <span class="n">PTD6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD5_DATA</span><span class="p">,</span> <span class="n">PTD5_OUT</span><span class="p">,</span> <span class="n">PTD5_IN</span><span class="p">,</span> <span class="n">PTD5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD4_DATA</span><span class="p">,</span> <span class="n">PTD4_OUT</span><span class="p">,</span> <span class="n">PTD4_IN</span><span class="p">,</span> <span class="n">PTD4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD3_DATA</span><span class="p">,</span> <span class="n">PTD3_OUT</span><span class="p">,</span> <span class="n">PTD3_IN</span><span class="p">,</span> <span class="n">PTD3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD2_DATA</span><span class="p">,</span> <span class="n">PTD2_OUT</span><span class="p">,</span> <span class="n">PTD2_IN</span><span class="p">,</span> <span class="n">PTD2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD1_DATA</span><span class="p">,</span> <span class="n">PTD1_OUT</span><span class="p">,</span> <span class="n">PTD1_IN</span><span class="p">,</span> <span class="n">PTD1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD0_DATA</span><span class="p">,</span> <span class="n">PTD0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTE */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE7_DATA</span><span class="p">,</span> <span class="n">PTE7_OUT</span><span class="p">,</span> <span class="n">PTE7_IN</span><span class="p">,</span> <span class="n">PTE7_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE6_DATA</span><span class="p">,</span> <span class="n">PTE6_OUT</span><span class="p">,</span> <span class="n">PTE6_IN</span><span class="p">,</span> <span class="n">PTE6_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE5_DATA</span><span class="p">,</span> <span class="n">PTE5_OUT</span><span class="p">,</span> <span class="n">PTE5_IN</span><span class="p">,</span> <span class="n">PTE5_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE4_DATA</span><span class="p">,</span> <span class="n">PTE4_OUT</span><span class="p">,</span> <span class="n">PTE4_IN</span><span class="p">,</span> <span class="n">PTE4_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE1_DATA</span><span class="p">,</span> <span class="n">PTE1_OUT</span><span class="p">,</span> <span class="n">PTE1_IN</span><span class="p">,</span> <span class="n">PTE1_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE0_DATA</span><span class="p">,</span> <span class="n">PTE0_OUT</span><span class="p">,</span> <span class="n">PTE0_IN</span><span class="p">,</span> <span class="n">PTE0_IN_PD</span><span class="p">),</span>

	<span class="cm">/* PTF */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF6_DATA</span><span class="p">,</span> <span class="n">PTF6_OUT</span><span class="p">,</span> <span class="n">PTF6_IN</span><span class="p">,</span> <span class="n">PTF6_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF5_DATA</span><span class="p">,</span> <span class="n">PTF5_OUT</span><span class="p">,</span> <span class="n">PTF5_IN</span><span class="p">,</span> <span class="n">PTF5_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF4_DATA</span><span class="p">,</span> <span class="n">PTF4_OUT</span><span class="p">,</span> <span class="n">PTF4_IN</span><span class="p">,</span> <span class="n">PTF4_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF3_DATA</span><span class="p">,</span> <span class="n">PTF3_OUT</span><span class="p">,</span> <span class="n">PTF3_IN</span><span class="p">,</span> <span class="n">PTF3_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF2_DATA</span><span class="p">,</span> <span class="n">PTF2_OUT</span><span class="p">,</span> <span class="n">PTF2_IN</span><span class="p">,</span> <span class="n">PTF2_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF1_DATA</span><span class="p">,</span> <span class="n">PTF1_IN</span><span class="p">,</span> <span class="n">PTF1_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF0_DATA</span><span class="p">,</span> <span class="n">PTF0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTG */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTG4_DATA</span><span class="p">,</span> <span class="n">PTG4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTG3_DATA</span><span class="p">,</span> <span class="n">PTG3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTG2_DATA</span><span class="p">,</span> <span class="n">PTG2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTG1_DATA</span><span class="p">,</span> <span class="n">PTG1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTG0_DATA</span><span class="p">,</span> <span class="n">PTG0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTH */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH7_DATA</span><span class="p">,</span> <span class="n">PTH7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH6_DATA</span><span class="p">,</span> <span class="n">PTH6_OUT</span><span class="p">,</span> <span class="n">PTH6_IN</span><span class="p">,</span> <span class="n">PTH6_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH5_DATA</span><span class="p">,</span> <span class="n">PTH5_OUT</span><span class="p">,</span> <span class="n">PTH5_IN</span><span class="p">,</span> <span class="n">PTH5_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH4_DATA</span><span class="p">,</span> <span class="n">PTH4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH3_DATA</span><span class="p">,</span> <span class="n">PTH3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH2_DATA</span><span class="p">,</span> <span class="n">PTH2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH1_DATA</span><span class="p">,</span> <span class="n">PTH1_OUT</span><span class="p">,</span> <span class="n">PTH1_IN</span><span class="p">,</span> <span class="n">PTH1_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH0_DATA</span><span class="p">,</span> <span class="n">PTH0_OUT</span><span class="p">,</span> <span class="n">PTH0_IN</span><span class="p">,</span> <span class="n">PTH0_IN_PD</span><span class="p">),</span>

	<span class="cm">/* PTJ */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTJ7_DATA</span><span class="p">,</span> <span class="n">PTJ7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTJ6_DATA</span><span class="p">,</span> <span class="n">PTJ6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTJ5_DATA</span><span class="p">,</span> <span class="n">PTJ5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTJ1_DATA</span><span class="p">,</span> <span class="n">PTJ1_OUT</span><span class="p">,</span> <span class="n">PTJ1_IN</span><span class="p">,</span> <span class="n">PTJ1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTJ0_DATA</span><span class="p">,</span> <span class="n">PTJ0_OUT</span><span class="p">,</span> <span class="n">PTJ0_IN</span><span class="p">,</span> <span class="n">PTJ0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PTK */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK6_DATA</span><span class="p">,</span> <span class="n">PTK6_OUT</span><span class="p">,</span> <span class="n">PTK6_IN</span><span class="p">,</span> <span class="n">PTK6_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK5_DATA</span><span class="p">,</span> <span class="n">PTK5_OUT</span><span class="p">,</span> <span class="n">PTK5_IN</span><span class="p">,</span> <span class="n">PTK5_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK4_DATA</span><span class="p">,</span> <span class="n">PTK4_OUT</span><span class="p">,</span> <span class="n">PTK4_IN</span><span class="p">,</span> <span class="n">PTK4_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK3_DATA</span><span class="p">,</span> <span class="n">PTK3_OUT</span><span class="p">,</span> <span class="n">PTK3_IN</span><span class="p">,</span> <span class="n">PTK3_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK2_DATA</span><span class="p">,</span> <span class="n">PTK2_IN</span><span class="p">,</span> <span class="n">PTK2_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK1_DATA</span><span class="p">,</span> <span class="n">PTK1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK0_DATA</span><span class="p">,</span> <span class="n">PTK0_OUT</span><span class="p">,</span> <span class="n">PTK0_IN</span><span class="p">,</span> <span class="n">PTK0_IN_PD</span><span class="p">),</span>

	<span class="cm">/* PTL */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL7_DATA</span><span class="p">,</span> <span class="n">PTL7_OUT</span><span class="p">,</span> <span class="n">PTL7_IN</span><span class="p">,</span> <span class="n">PTL7_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL6_DATA</span><span class="p">,</span> <span class="n">PTL6_OUT</span><span class="p">,</span> <span class="n">PTL6_IN</span><span class="p">,</span> <span class="n">PTL6_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL5_DATA</span><span class="p">,</span> <span class="n">PTL5_OUT</span><span class="p">,</span> <span class="n">PTL5_IN</span><span class="p">,</span> <span class="n">PTL5_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL4_DATA</span><span class="p">,</span> <span class="n">PTL4_OUT</span><span class="p">,</span> <span class="n">PTL4_IN</span><span class="p">,</span> <span class="n">PTL4_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL3_DATA</span><span class="p">,</span> <span class="n">PTL3_OUT</span><span class="p">,</span> <span class="n">PTL3_IN</span><span class="p">,</span> <span class="n">PTL3_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL2_DATA</span><span class="p">,</span> <span class="n">PTL2_OUT</span><span class="p">,</span> <span class="n">PTL2_IN</span><span class="p">,</span> <span class="n">PTL2_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL1_DATA</span><span class="p">,</span> <span class="n">PTL1_OUT</span><span class="p">,</span> <span class="n">PTL1_IN</span><span class="p">,</span> <span class="n">PTL1_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL0_DATA</span><span class="p">,</span> <span class="n">PTL0_OUT</span><span class="p">,</span> <span class="n">PTL0_IN</span><span class="p">,</span> <span class="n">PTL0_IN_PD</span><span class="p">),</span>

	<span class="cm">/* PTM */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM7_DATA</span><span class="p">,</span> <span class="n">PTM7_OUT</span><span class="p">,</span> <span class="n">PTM7_IN</span><span class="p">,</span> <span class="n">PTM7_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM6_DATA</span><span class="p">,</span> <span class="n">PTM6_OUT</span><span class="p">,</span> <span class="n">PTM6_IN</span><span class="p">,</span> <span class="n">PTM6_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM5_DATA</span><span class="p">,</span> <span class="n">PTM5_OUT</span><span class="p">,</span> <span class="n">PTM5_IN</span><span class="p">,</span> <span class="n">PTM5_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM4_DATA</span><span class="p">,</span> <span class="n">PTM4_OUT</span><span class="p">,</span> <span class="n">PTM4_IN</span><span class="p">,</span> <span class="n">PTM4_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM3_DATA</span><span class="p">,</span> <span class="n">PTM3_OUT</span><span class="p">,</span> <span class="n">PTM3_IN</span><span class="p">,</span> <span class="n">PTM3_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM2_DATA</span><span class="p">,</span> <span class="n">PTM2_OUT</span><span class="p">,</span> <span class="n">PTM2_IN</span><span class="p">,</span> <span class="n">PTM2_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM1_DATA</span><span class="p">,</span> <span class="n">PTM1_OUT</span><span class="p">,</span> <span class="n">PTM1_IN</span><span class="p">,</span> <span class="n">PTM1_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM0_DATA</span><span class="p">,</span> <span class="n">PTM0_OUT</span><span class="p">,</span> <span class="n">PTM0_IN</span><span class="p">,</span> <span class="n">PTM0_IN_PD</span><span class="p">),</span>

	<span class="cm">/* PTN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTN7_DATA</span><span class="p">,</span> <span class="n">PTN7_OUT</span><span class="p">,</span> <span class="n">PTN7_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTN6_DATA</span><span class="p">,</span> <span class="n">PTN6_OUT</span><span class="p">,</span> <span class="n">PTN6_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTN5_DATA</span><span class="p">,</span> <span class="n">PTN5_OUT</span><span class="p">,</span> <span class="n">PTN5_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTN4_DATA</span><span class="p">,</span> <span class="n">PTN4_OUT</span><span class="p">,</span> <span class="n">PTN4_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTN3_DATA</span><span class="p">,</span> <span class="n">PTN3_OUT</span><span class="p">,</span> <span class="n">PTN3_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTN2_DATA</span><span class="p">,</span> <span class="n">PTN2_OUT</span><span class="p">,</span> <span class="n">PTN2_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTN1_DATA</span><span class="p">,</span> <span class="n">PTN1_OUT</span><span class="p">,</span> <span class="n">PTN1_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTN0_DATA</span><span class="p">,</span> <span class="n">PTN0_OUT</span><span class="p">,</span> <span class="n">PTN0_IN</span><span class="p">),</span>

	<span class="cm">/* PTQ */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTQ6_DATA</span><span class="p">,</span> <span class="n">PTQ6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTQ5_DATA</span><span class="p">,</span> <span class="n">PTQ5_OUT</span><span class="p">,</span> <span class="n">PTQ5_IN</span><span class="p">,</span> <span class="n">PTQ5_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTQ4_DATA</span><span class="p">,</span> <span class="n">PTQ4_OUT</span><span class="p">,</span> <span class="n">PTQ4_IN</span><span class="p">,</span> <span class="n">PTQ4_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTQ3_DATA</span><span class="p">,</span> <span class="n">PTQ3_OUT</span><span class="p">,</span> <span class="n">PTQ3_IN</span><span class="p">,</span> <span class="n">PTQ3_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTQ2_DATA</span><span class="p">,</span> <span class="n">PTQ2_IN</span><span class="p">,</span> <span class="n">PTQ2_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTQ1_DATA</span><span class="p">,</span> <span class="n">PTQ1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTQ0_DATA</span><span class="p">,</span> <span class="n">PTQ0_OUT</span><span class="p">,</span> <span class="n">PTQ0_IN</span><span class="p">,</span> <span class="n">PTQ0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PTR */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR4_DATA</span><span class="p">,</span> <span class="n">PTR4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR3_DATA</span><span class="p">,</span> <span class="n">PTR3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR2_DATA</span><span class="p">,</span> <span class="n">PTR2_IN</span><span class="p">,</span> <span class="n">PTR2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR1_DATA</span><span class="p">,</span> <span class="n">PTR1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR0_DATA</span><span class="p">,</span> <span class="n">PTR0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTS */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTS4_DATA</span><span class="p">,</span> <span class="n">PTS4_IN</span><span class="p">,</span> <span class="n">PTS4_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTS3_DATA</span><span class="p">,</span> <span class="n">PTS3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTS2_DATA</span><span class="p">,</span> <span class="n">PTS2_OUT</span><span class="p">,</span> <span class="n">PTS2_IN</span><span class="p">,</span> <span class="n">PTS2_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTS1_DATA</span><span class="p">,</span> <span class="n">PTS1_IN</span><span class="p">,</span> <span class="n">PTS1_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTS0_DATA</span><span class="p">,</span> <span class="n">PTS0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTT */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTT4_DATA</span><span class="p">,</span> <span class="n">PTT4_OUT</span><span class="p">,</span> <span class="n">PTT4_IN</span><span class="p">,</span> <span class="n">PTT4_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTT3_DATA</span><span class="p">,</span> <span class="n">PTT3_OUT</span><span class="p">,</span> <span class="n">PTT3_IN</span><span class="p">,</span> <span class="n">PTT3_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTT2_DATA</span><span class="p">,</span> <span class="n">PTT2_OUT</span><span class="p">,</span> <span class="n">PTT2_IN</span><span class="p">,</span> <span class="n">PTT2_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTT1_DATA</span><span class="p">,</span> <span class="n">PTT1_IN</span><span class="p">,</span> <span class="n">PTT1_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTT0_DATA</span><span class="p">,</span> <span class="n">PTT0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTU */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTU4_DATA</span><span class="p">,</span> <span class="n">PTU4_OUT</span><span class="p">,</span> <span class="n">PTU4_IN</span><span class="p">,</span> <span class="n">PTU4_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTU3_DATA</span><span class="p">,</span> <span class="n">PTU3_OUT</span><span class="p">,</span> <span class="n">PTU3_IN</span><span class="p">,</span> <span class="n">PTU3_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTU2_DATA</span><span class="p">,</span> <span class="n">PTU2_OUT</span><span class="p">,</span> <span class="n">PTU2_IN</span><span class="p">,</span> <span class="n">PTU2_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTU1_DATA</span><span class="p">,</span> <span class="n">PTU1_IN</span><span class="p">,</span> <span class="n">PTU1_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTU0_DATA</span><span class="p">,</span> <span class="n">PTU0_OUT</span><span class="p">,</span> <span class="n">PTU0_IN</span><span class="p">,</span> <span class="n">PTU0_IN_PD</span><span class="p">),</span>

	<span class="cm">/* PTV */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTV4_DATA</span><span class="p">,</span> <span class="n">PTV4_OUT</span><span class="p">,</span> <span class="n">PTV4_IN</span><span class="p">,</span> <span class="n">PTV4_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTV3_DATA</span><span class="p">,</span> <span class="n">PTV3_OUT</span><span class="p">,</span> <span class="n">PTV3_IN</span><span class="p">,</span> <span class="n">PTV3_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTV2_DATA</span><span class="p">,</span> <span class="n">PTV2_OUT</span><span class="p">,</span> <span class="n">PTV2_IN</span><span class="p">,</span> <span class="n">PTV2_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTV1_DATA</span><span class="p">,</span> <span class="n">PTV1_OUT</span><span class="p">,</span> <span class="n">PTV1_IN</span><span class="p">,</span> <span class="n">PTV1_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTV0_DATA</span><span class="p">,</span> <span class="n">PTV0_OUT</span><span class="p">,</span> <span class="n">PTV0_IN</span><span class="p">,</span> <span class="n">PTV0_IN_PD</span><span class="p">),</span>

	<span class="cm">/* PTW */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTW6_DATA</span><span class="p">,</span> <span class="n">PTW6_IN</span><span class="p">,</span> <span class="n">PTW6_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTW5_DATA</span><span class="p">,</span> <span class="n">PTW5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTW4_DATA</span><span class="p">,</span> <span class="n">PTW4_OUT</span><span class="p">,</span> <span class="n">PTW4_IN</span><span class="p">,</span> <span class="n">PTW4_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTW3_DATA</span><span class="p">,</span> <span class="n">PTW3_OUT</span><span class="p">,</span> <span class="n">PTW3_IN</span><span class="p">,</span> <span class="n">PTW3_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTW2_DATA</span><span class="p">,</span> <span class="n">PTW2_OUT</span><span class="p">,</span> <span class="n">PTW2_IN</span><span class="p">,</span> <span class="n">PTW2_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTW1_DATA</span><span class="p">,</span> <span class="n">PTW1_OUT</span><span class="p">,</span> <span class="n">PTW1_IN</span><span class="p">,</span> <span class="n">PTW1_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTW0_DATA</span><span class="p">,</span> <span class="n">PTW0_OUT</span><span class="p">,</span> <span class="n">PTW0_IN</span><span class="p">,</span> <span class="n">PTW0_IN_PD</span><span class="p">),</span>

	<span class="cm">/* PTX */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTX6_DATA</span><span class="p">,</span> <span class="n">PTX6_OUT</span><span class="p">,</span> <span class="n">PTX6_IN</span><span class="p">,</span> <span class="n">PTX6_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTX5_DATA</span><span class="p">,</span> <span class="n">PTX5_OUT</span><span class="p">,</span> <span class="n">PTX5_IN</span><span class="p">,</span> <span class="n">PTX5_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTX4_DATA</span><span class="p">,</span> <span class="n">PTX4_OUT</span><span class="p">,</span> <span class="n">PTX4_IN</span><span class="p">,</span> <span class="n">PTX4_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTX3_DATA</span><span class="p">,</span> <span class="n">PTX3_OUT</span><span class="p">,</span> <span class="n">PTX3_IN</span><span class="p">,</span> <span class="n">PTX3_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTX2_DATA</span><span class="p">,</span> <span class="n">PTX2_OUT</span><span class="p">,</span> <span class="n">PTX2_IN</span><span class="p">,</span> <span class="n">PTX2_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTX1_DATA</span><span class="p">,</span> <span class="n">PTX1_OUT</span><span class="p">,</span> <span class="n">PTX1_IN</span><span class="p">,</span> <span class="n">PTX1_IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTX0_DATA</span><span class="p">,</span> <span class="n">PTX0_OUT</span><span class="p">,</span> <span class="n">PTX0_IN</span><span class="p">,</span> <span class="n">PTX0_IN_PD</span><span class="p">),</span>

	<span class="cm">/* PTY */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTY5_DATA</span><span class="p">,</span> <span class="n">PTY5_OUT</span><span class="p">,</span> <span class="n">PTY5_IN</span><span class="p">,</span> <span class="n">PTY5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTY4_DATA</span><span class="p">,</span> <span class="n">PTY4_OUT</span><span class="p">,</span> <span class="n">PTY4_IN</span><span class="p">,</span> <span class="n">PTY4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTY3_DATA</span><span class="p">,</span> <span class="n">PTY3_OUT</span><span class="p">,</span> <span class="n">PTY3_IN</span><span class="p">,</span> <span class="n">PTY3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTY2_DATA</span><span class="p">,</span> <span class="n">PTY2_OUT</span><span class="p">,</span> <span class="n">PTY2_IN</span><span class="p">,</span> <span class="n">PTY2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTY1_DATA</span><span class="p">,</span> <span class="n">PTY1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTY0_DATA</span><span class="p">,</span> <span class="n">PTY0_OUT</span><span class="p">,</span> <span class="n">PTY0_IN</span><span class="p">,</span> <span class="n">PTY0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PTZ */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTZ5_DATA</span><span class="p">,</span> <span class="n">PTZ5_IN</span><span class="p">,</span> <span class="n">PTZ5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTZ4_DATA</span><span class="p">,</span> <span class="n">PTZ4_IN</span><span class="p">,</span> <span class="n">PTZ4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTZ3_DATA</span><span class="p">,</span> <span class="n">PTZ3_IN</span><span class="p">,</span> <span class="n">PTZ3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTZ2_DATA</span><span class="p">,</span> <span class="n">PTZ2_IN</span><span class="p">,</span> <span class="n">PTZ2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTZ1_DATA</span><span class="p">,</span> <span class="n">PTZ1_IN</span><span class="p">,</span> <span class="n">PTZ1_IN_PU</span><span class="p">),</span>

	<span class="cm">/* SCIF0 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF0_TXD_MARK</span><span class="p">,</span> <span class="n">SCIF0_TXD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF0_RXD_MARK</span><span class="p">,</span> <span class="n">SCIF0_RXD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF0_RTS_MARK</span><span class="p">,</span> <span class="n">PSD7_SCIF0_RTS</span><span class="p">,</span> <span class="n">SCIF0_RTS_SIUAOSPD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF0_CTS_MARK</span><span class="p">,</span> <span class="n">PSD6_SCIF0_CTS</span><span class="p">,</span> <span class="n">SCIF0_CTS_SIUAISPD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF0_SCK_MARK</span><span class="p">,</span> <span class="n">PSD8_SCIF0_SCK</span><span class="p">,</span> <span class="n">SCIF0_SCK_TPUTO</span><span class="p">),</span>

	<span class="cm">/* SCIF1 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF1_TXD_MARK</span><span class="p">,</span> <span class="n">PSD11_SCIF1</span><span class="p">,</span> <span class="n">VIO_D5_SCIF1_TXD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF1_RXD_MARK</span><span class="p">,</span> <span class="n">PSD11_SCIF1</span><span class="p">,</span> <span class="n">VIO_D6_SCIF1_RXD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF1_RTS_MARK</span><span class="p">,</span> <span class="n">PSD12_SCIF1</span><span class="p">,</span> <span class="n">VIO_CLK_SCIF1_RTS</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF1_CTS_MARK</span><span class="p">,</span> <span class="n">PSD12_SCIF1</span><span class="p">,</span> <span class="n">VIO_VD_SCIF1_CTS</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF1_SCK_MARK</span><span class="p">,</span> <span class="n">PSD11_SCIF1</span><span class="p">,</span> <span class="n">VIO_D7_SCIF1_SCK</span><span class="p">),</span>

	<span class="cm">/* SCIF2 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF2_TXD_MARK</span><span class="p">,</span> <span class="n">PSD13_SCIF2</span><span class="p">,</span> <span class="n">VIO_STEM_SCIF2_TXD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF2_RXD_MARK</span><span class="p">,</span> <span class="n">PSD13_SCIF2</span><span class="p">,</span> <span class="n">VIO_HD_SCIF2_RXD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF2_RTS_MARK</span><span class="p">,</span> <span class="n">PSD13_SCIF2</span><span class="p">,</span> <span class="n">VIO_CKO_SCIF2_RTS</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF2_CTS_MARK</span><span class="p">,</span> <span class="n">PSD13_SCIF2</span><span class="p">,</span> <span class="n">VIO_FLD_SCIF2_CTS</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF2_SCK_MARK</span><span class="p">,</span> <span class="n">PSD13_SCIF2</span><span class="p">,</span> <span class="n">VIO_STEX_SCIF2_SCK</span><span class="p">),</span>

	<span class="cm">/* SIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOTXD_MARK</span><span class="p">,</span> <span class="n">PSB15_SIOTXD</span><span class="p">,</span> <span class="n">SIOTXD_SIUBOSLD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIORXD_MARK</span><span class="p">,</span> <span class="n">PSB14_SIORXD</span><span class="p">,</span> <span class="n">SIORXD_SIUBISLD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOD_MARK</span><span class="p">,</span> <span class="n">PSB13_SIOD</span><span class="p">,</span> <span class="n">SIOD_SIUBILR</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOSTRB0_MARK</span><span class="p">,</span> <span class="n">PSB12_SIOSTRB0</span><span class="p">,</span> <span class="n">SIOSTRB0_SIUBIBT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOSTRB1_MARK</span><span class="p">,</span> <span class="n">PSB11_SIOSTRB1</span><span class="p">,</span> <span class="n">SIOSTRB1_SIUBOLR</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOSCK_MARK</span><span class="p">,</span> <span class="n">PSB10_SIOSCK</span><span class="p">,</span> <span class="n">SIOSCK_SIUBOBT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOMCK_MARK</span><span class="p">,</span> <span class="n">PSD9_SIOMCK_SIUMCKB</span><span class="p">,</span> <span class="n">PSB9_SIOMCK</span><span class="p">,</span> <span class="n">PTF6</span><span class="p">),</span>

	<span class="cm">/* CEU */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D15_MARK</span><span class="p">,</span> <span class="n">PSC0_VIO</span><span class="p">,</span> <span class="n">HIZA10_NAF</span><span class="p">,</span> <span class="n">NAF7_VIO_D15</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D14_MARK</span><span class="p">,</span> <span class="n">PSC0_VIO</span><span class="p">,</span> <span class="n">HIZA10_NAF</span><span class="p">,</span> <span class="n">NAF6_VIO_D14</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D13_MARK</span><span class="p">,</span> <span class="n">PSC0_VIO</span><span class="p">,</span> <span class="n">HIZA10_NAF</span><span class="p">,</span> <span class="n">NAF5_VIO_D13</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D12_MARK</span><span class="p">,</span> <span class="n">PSC0_VIO</span><span class="p">,</span> <span class="n">HIZA10_NAF</span><span class="p">,</span> <span class="n">NAF4_VIO_D12</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D11_MARK</span><span class="p">,</span> <span class="n">PSC0_VIO</span><span class="p">,</span> <span class="n">HIZA10_NAF</span><span class="p">,</span> <span class="n">NAF3_VIO_D11</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D10_MARK</span><span class="p">,</span> <span class="n">PSE2_VIO_D10</span><span class="p">,</span> <span class="n">HIZB0_VIO</span><span class="p">,</span> <span class="n">NAF2_VIO_D10</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D9_MARK</span><span class="p">,</span> <span class="n">PSE1_VIO_D9</span><span class="p">,</span> <span class="n">HIZB0_VIO</span><span class="p">,</span> <span class="n">NAF1_VIO_D9</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D8_MARK</span><span class="p">,</span> <span class="n">PSE0_VIO_D8</span><span class="p">,</span> <span class="n">HIZB0_VIO</span><span class="p">,</span> <span class="n">NAF0_VIO_D8</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D7_MARK</span><span class="p">,</span> <span class="n">PSD11_VIO</span><span class="p">,</span> <span class="n">VIO_D7_SCIF1_SCK</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D6_MARK</span><span class="p">,</span> <span class="n">PSD11_VIO</span><span class="p">,</span> <span class="n">VIO_D6_SCIF1_RXD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D5_MARK</span><span class="p">,</span> <span class="n">PSD11_VIO</span><span class="p">,</span> <span class="n">VIO_D5_SCIF1_TXD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D4_MARK</span><span class="p">,</span> <span class="n">VIO_D4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D3_MARK</span><span class="p">,</span> <span class="n">VIO_D3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D2_MARK</span><span class="p">,</span> <span class="n">VIO_D2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D1_MARK</span><span class="p">,</span> <span class="n">VIO_D1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D0_MARK</span><span class="p">,</span> <span class="n">PSD10_VIO_D0</span><span class="p">,</span> <span class="n">VIO_D0_LCDLCLK</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_CLK_MARK</span><span class="p">,</span> <span class="n">PSD12_VIO</span><span class="p">,</span> <span class="n">MSELB9_VIO</span><span class="p">,</span> <span class="n">VIO_CLK_SCIF1_RTS</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_VD_MARK</span><span class="p">,</span> <span class="n">PSD12_VIO</span><span class="p">,</span> <span class="n">MSELB9_VIO</span><span class="p">,</span> <span class="n">VIO_VD_SCIF1_CTS</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_HD_MARK</span><span class="p">,</span> <span class="n">PSD13_VIO</span><span class="p">,</span> <span class="n">MSELB9_VIO</span><span class="p">,</span> <span class="n">VIO_HD_SCIF2_RXD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_FLD_MARK</span><span class="p">,</span> <span class="n">PSD13_VIO</span><span class="p">,</span> <span class="n">HIZA9_VIO</span><span class="p">,</span> <span class="n">VIO_FLD_SCIF2_CTS</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_CKO_MARK</span><span class="p">,</span> <span class="n">PSD13_VIO</span><span class="p">,</span> <span class="n">HIZA9_VIO</span><span class="p">,</span> <span class="n">VIO_CKO_SCIF2_RTS</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_STEX_MARK</span><span class="p">,</span> <span class="n">PSD13_VIO</span><span class="p">,</span> <span class="n">HIZA9_VIO</span><span class="p">,</span> <span class="n">VIO_STEX_SCIF2_SCK</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_STEM_MARK</span><span class="p">,</span> <span class="n">PSD13_VIO</span><span class="p">,</span> <span class="n">HIZA9_VIO</span><span class="p">,</span> <span class="n">VIO_STEM_SCIF2_TXD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_VD2_MARK</span><span class="p">,</span> <span class="n">PSE3_VIO</span><span class="p">,</span> <span class="n">MSELB9_VIO2</span><span class="p">,</span>
		    <span class="n">HIZB0_VIO</span><span class="p">,</span> <span class="n">FOE_VIO_VD2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_HD2_MARK</span><span class="p">,</span> <span class="n">PSE3_VIO</span><span class="p">,</span> <span class="n">MSELB9_VIO2</span><span class="p">,</span>
		    <span class="n">HIZB1_VIO</span><span class="p">,</span> <span class="n">FCE_VIO_HD2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_CLK2_MARK</span><span class="p">,</span> <span class="n">PSE3_VIO</span><span class="p">,</span> <span class="n">MSELB9_VIO2</span><span class="p">,</span>
		    <span class="n">HIZB1_VIO</span><span class="p">,</span> <span class="n">FRB_VIO_CLK2</span><span class="p">),</span>

	<span class="cm">/* LCDC */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD23_MARK</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">LCDD23</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD22_MARK</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">LCDD22</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD21_MARK</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">LCDD21</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD20_MARK</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">LCDD20</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD19_MARK</span><span class="p">,</span> <span class="n">PSD0_LCDD19_LCDD0</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">LCDD19_DV_CLKI</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD18_MARK</span><span class="p">,</span> <span class="n">PSD0_LCDD19_LCDD0</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">LCDD18_DV_CLK</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD17_MARK</span><span class="p">,</span> <span class="n">PSD0_LCDD19_LCDD0</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span>
		    <span class="n">LCDD17_DV_HSYNC</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD16_MARK</span><span class="p">,</span> <span class="n">PSD0_LCDD19_LCDD0</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span>
		    <span class="n">LCDD16_DV_VSYNC</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD15_MARK</span><span class="p">,</span> <span class="n">PSD0_LCDD19_LCDD0</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">LCDD15_DV_D15</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD14_MARK</span><span class="p">,</span> <span class="n">PSD0_LCDD19_LCDD0</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">LCDD14_DV_D14</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD13_MARK</span><span class="p">,</span> <span class="n">PSD0_LCDD19_LCDD0</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">LCDD13_DV_D13</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD12_MARK</span><span class="p">,</span> <span class="n">PSD0_LCDD19_LCDD0</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">LCDD12_DV_D12</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD11_MARK</span><span class="p">,</span> <span class="n">PSD0_LCDD19_LCDD0</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">LCDD11_DV_D11</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD10_MARK</span><span class="p">,</span> <span class="n">PSD0_LCDD19_LCDD0</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">LCDD10_DV_D10</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD9_MARK</span><span class="p">,</span> <span class="n">PSD0_LCDD19_LCDD0</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">LCDD9_DV_D9</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD8_MARK</span><span class="p">,</span> <span class="n">PSD0_LCDD19_LCDD0</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">LCDD8_DV_D8</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD7_MARK</span><span class="p">,</span> <span class="n">PSD0_LCDD19_LCDD0</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">LCDD7_DV_D7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD6_MARK</span><span class="p">,</span> <span class="n">PSD0_LCDD19_LCDD0</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">LCDD6_DV_D6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD5_MARK</span><span class="p">,</span> <span class="n">PSD0_LCDD19_LCDD0</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">LCDD5_DV_D5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD4_MARK</span><span class="p">,</span> <span class="n">PSD0_LCDD19_LCDD0</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">LCDD4_DV_D4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD3_MARK</span><span class="p">,</span> <span class="n">PSD0_LCDD19_LCDD0</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">LCDD3_DV_D3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD2_MARK</span><span class="p">,</span> <span class="n">PSD0_LCDD19_LCDD0</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">LCDD2_DV_D2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD1_MARK</span><span class="p">,</span> <span class="n">PSD0_LCDD19_LCDD0</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">LCDD1_DV_D1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD0_MARK</span><span class="p">,</span> <span class="n">PSD0_LCDD19_LCDD0</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">LCDD0_DV_D0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDLCLK_MARK</span><span class="p">,</span> <span class="n">PSD10_LCDLCLK</span><span class="p">,</span> <span class="n">VIO_D0_LCDLCLK</span><span class="p">),</span>
	<span class="cm">/* Main LCD */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDDON_MARK</span><span class="p">,</span> <span class="n">PSD2_LCDDON</span><span class="p">,</span> <span class="n">HIZA7_LCDC</span><span class="p">,</span> <span class="n">LCDDON_LCDDON2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDVCPWC_MARK</span><span class="p">,</span> <span class="n">PSD3_LCDVEPWC_LCDVCPWC</span><span class="p">,</span>
		    <span class="n">HIZA6_LCDC</span><span class="p">,</span> <span class="n">LCDVCPWC_LCDVCPWC2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDVEPWC_MARK</span><span class="p">,</span> <span class="n">PSD3_LCDVEPWC_LCDVCPWC</span><span class="p">,</span>
		    <span class="n">HIZA6_LCDC</span><span class="p">,</span> <span class="n">LCDVEPWC_LCDVEPWC2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDVSYN_MARK</span><span class="p">,</span> <span class="n">HIZA7_LCDC</span><span class="p">,</span> <span class="n">LCDVSYN</span><span class="p">),</span>
	<span class="cm">/* Main LCD - RGB Mode */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDDCK_MARK</span><span class="p">,</span> <span class="n">MSELB8_RGB</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">LCDDCK_LCDWR</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDHSYN_MARK</span><span class="p">,</span> <span class="n">MSELB8_RGB</span><span class="p">,</span> <span class="n">HIZA7_LCDC</span><span class="p">,</span> <span class="n">LCDHSYN_LCDCS</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDDISP_MARK</span><span class="p">,</span> <span class="n">MSELB8_RGB</span><span class="p">,</span> <span class="n">HIZA7_LCDC</span><span class="p">,</span> <span class="n">LCDDISP_LCDRS</span><span class="p">),</span>
	<span class="cm">/* Main LCD - SYS Mode */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDRS_MARK</span><span class="p">,</span> <span class="n">MSELB8_SYS</span><span class="p">,</span> <span class="n">HIZA7_LCDC</span><span class="p">,</span> <span class="n">LCDDISP_LCDRS</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDCS_MARK</span><span class="p">,</span> <span class="n">MSELB8_SYS</span><span class="p">,</span> <span class="n">HIZA7_LCDC</span><span class="p">,</span> <span class="n">LCDHSYN_LCDCS</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDWR_MARK</span><span class="p">,</span> <span class="n">MSELB8_SYS</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">LCDDCK_LCDWR</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDRD_MARK</span><span class="p">,</span> <span class="n">HIZA7_LCDC</span><span class="p">,</span> <span class="n">LCDRD</span><span class="p">),</span>
	<span class="cm">/* Sub LCD - SYS Mode */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDDON2_MARK</span><span class="p">,</span> <span class="n">PSD2_LCDDON2</span><span class="p">,</span> <span class="n">HIZA7_LCDC</span><span class="p">,</span> <span class="n">LCDDON_LCDDON2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDVCPWC2_MARK</span><span class="p">,</span> <span class="n">PSD3_LCDVEPWC2_LCDVCPWC2</span><span class="p">,</span>
		    <span class="n">HIZA6_LCDC</span><span class="p">,</span> <span class="n">LCDVCPWC_LCDVCPWC2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDVEPWC2_MARK</span><span class="p">,</span> <span class="n">PSD3_LCDVEPWC2_LCDVCPWC2</span><span class="p">,</span>
		    <span class="n">HIZA6_LCDC</span><span class="p">,</span> <span class="n">LCDVEPWC_LCDVEPWC2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDVSYN2_MARK</span><span class="p">,</span> <span class="n">PSE12_LCDVSYN2</span><span class="p">,</span> <span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">LCDVSYN2_DACK</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDCS2_MARK</span><span class="p">,</span> <span class="n">PSD5_LCDCS2</span><span class="p">,</span> <span class="n">CS6B_CE1B_LCDCS2</span><span class="p">),</span>

	<span class="cm">/* BSC */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IOIS16_MARK</span><span class="p">,</span> <span class="n">IOIS16</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A25_MARK</span><span class="p">,</span> <span class="n">A25</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A24_MARK</span><span class="p">,</span> <span class="n">A24</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A23_MARK</span><span class="p">,</span> <span class="n">A23</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A22_MARK</span><span class="p">,</span> <span class="n">A22</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BS_MARK</span><span class="p">,</span> <span class="n">PSA9_BS</span><span class="p">,</span> <span class="n">IRQ4_BS</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS6B_CE1B_MARK</span><span class="p">,</span> <span class="n">PSD5_CS6B_CE1B</span><span class="p">,</span> <span class="n">CS6B_CE1B_LCDCS2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WAIT_MARK</span><span class="p">,</span> <span class="n">WAIT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS6A_CE2B_MARK</span><span class="p">,</span> <span class="n">CS6A_CE2B</span><span class="p">),</span>

	<span class="cm">/* SBSC */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HPD63_MARK</span><span class="p">,</span> <span class="n">HPD63</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HPD62_MARK</span><span class="p">,</span> <span class="n">HPD62</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HPD61_MARK</span><span class="p">,</span> <span class="n">HPD61</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HPD60_MARK</span><span class="p">,</span> <span class="n">HPD60</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HPD59_MARK</span><span class="p">,</span> <span class="n">HPD59</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HPD58_MARK</span><span class="p">,</span> <span class="n">HPD58</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HPD57_MARK</span><span class="p">,</span> <span class="n">HPD57</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HPD56_MARK</span><span class="p">,</span> <span class="n">HPD56</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HPD55_MARK</span><span class="p">,</span> <span class="n">HPD55</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HPD54_MARK</span><span class="p">,</span> <span class="n">HPD54</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HPD53_MARK</span><span class="p">,</span> <span class="n">HPD53</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HPD52_MARK</span><span class="p">,</span> <span class="n">HPD52</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HPD51_MARK</span><span class="p">,</span> <span class="n">HPD51</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HPD50_MARK</span><span class="p">,</span> <span class="n">HPD50</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HPD49_MARK</span><span class="p">,</span> <span class="n">HPD49</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HPD48_MARK</span><span class="p">,</span> <span class="n">HPD48</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HPDQM7_MARK</span><span class="p">,</span> <span class="n">HPDQM7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HPDQM6_MARK</span><span class="p">,</span> <span class="n">HPDQM6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HPDQM5_MARK</span><span class="p">,</span> <span class="n">HPDQM5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HPDQM4_MARK</span><span class="p">,</span> <span class="n">HPDQM4</span><span class="p">),</span>

	<span class="cm">/* IRQ */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ0_MARK</span><span class="p">,</span> <span class="n">HIZC8_IRQ0</span><span class="p">,</span> <span class="n">IRQ0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ1_MARK</span><span class="p">,</span> <span class="n">HIZC9_IRQ1</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ2_MARK</span><span class="p">,</span> <span class="n">PSA4_IRQ2</span><span class="p">,</span> <span class="n">HIZC10_IRQ2</span><span class="p">,</span> <span class="n">IRQ2_SDHID2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ3_MARK</span><span class="p">,</span> <span class="n">PSE15_SIOF0_MCK_IRQ3</span><span class="p">,</span> <span class="n">PSB8_IRQ3</span><span class="p">,</span>
		    <span class="n">HIZC11_IRQ3</span><span class="p">,</span> <span class="n">PTQ0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ4_MARK</span><span class="p">,</span> <span class="n">PSA9_IRQ4</span><span class="p">,</span> <span class="n">HIZC12_IRQ4</span><span class="p">,</span> <span class="n">IRQ4_BS</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ5_MARK</span><span class="p">,</span> <span class="n">HIZC13_IRQ5</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ6_MARK</span><span class="p">,</span> <span class="n">PSA15_IRQ6</span><span class="p">,</span> <span class="n">HIZC14_IRQ6</span><span class="p">,</span> <span class="n">KEYIN0_IRQ6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ7_MARK</span><span class="p">,</span> <span class="n">PSA14_IRQ7</span><span class="p">,</span> <span class="n">HIZC15_IRQ7</span><span class="p">,</span> <span class="n">KEYIN4_IRQ7</span><span class="p">),</span>

	<span class="cm">/* SDHI */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICD_MARK</span><span class="p">,</span> <span class="n">SDHICD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHIWP_MARK</span><span class="p">,</span> <span class="n">SDHIWP</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID3_MARK</span><span class="p">,</span> <span class="n">SDHID3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID2_MARK</span><span class="p">,</span> <span class="n">PSA4_SDHID2</span><span class="p">,</span> <span class="n">IRQ2_SDHID2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID1_MARK</span><span class="p">,</span> <span class="n">SDHID1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID0_MARK</span><span class="p">,</span> <span class="n">SDHID0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICMD_MARK</span><span class="p">,</span> <span class="n">SDHICMD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICLK_MARK</span><span class="p">,</span> <span class="n">SDHICLK</span><span class="p">),</span>

	<span class="cm">/* SIU - Port A */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUAOLR_MARK</span><span class="p">,</span> <span class="n">PSC13_SIUAOLR</span><span class="p">,</span> <span class="n">HIZB4_SIUA</span><span class="p">,</span> <span class="n">SIUAOLR_SIOF1_SYNC</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUAOBT_MARK</span><span class="p">,</span> <span class="n">PSC14_SIUAOBT</span><span class="p">,</span> <span class="n">HIZB4_SIUA</span><span class="p">,</span> <span class="n">SIUAOBT_SIOF1_SCK</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUAISLD_MARK</span><span class="p">,</span> <span class="n">PSC15_SIUAISLD</span><span class="p">,</span> <span class="n">HIZB4_SIUA</span><span class="p">,</span> <span class="n">SIUAISLD_SIOF1_RXD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUAILR_MARK</span><span class="p">,</span> <span class="n">PSC11_SIUAILR</span><span class="p">,</span> <span class="n">HIZB4_SIUA</span><span class="p">,</span> <span class="n">SIUAILR_SIOF1_SS2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUAIBT_MARK</span><span class="p">,</span> <span class="n">PSC12_SIUAIBT</span><span class="p">,</span> <span class="n">HIZB4_SIUA</span><span class="p">,</span> <span class="n">SIUAIBT_SIOF1_SS1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUAOSLD_MARK</span><span class="p">,</span> <span class="n">PSB0_SIUAOSLD</span><span class="p">,</span> <span class="n">HIZB4_SIUA</span><span class="p">,</span> <span class="n">SIUAOSLD_SIOF1_TXD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUMCKA_MARK</span><span class="p">,</span> <span class="n">PSE11_SIUMCKA_SIOF1_MCK</span><span class="p">,</span> <span class="n">HIZB4_SIUA</span><span class="p">,</span> <span class="n">PSB1_SIUMCKA</span><span class="p">,</span> <span class="n">PTK0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUFCKA_MARK</span><span class="p">,</span> <span class="n">PSE11_SIUFCKA</span><span class="p">,</span> <span class="n">HIZB4_SIUA</span><span class="p">,</span> <span class="n">PTK0</span><span class="p">),</span>

	<span class="cm">/* SIU - Port B */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUBOLR_MARK</span><span class="p">,</span> <span class="n">PSB11_SIUBOLR</span><span class="p">,</span> <span class="n">SIOSTRB1_SIUBOLR</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUBOBT_MARK</span><span class="p">,</span> <span class="n">PSB10_SIUBOBT</span><span class="p">,</span> <span class="n">SIOSCK_SIUBOBT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUBISLD_MARK</span><span class="p">,</span> <span class="n">PSB14_SIUBISLD</span><span class="p">,</span> <span class="n">SIORXD_SIUBISLD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUBILR_MARK</span><span class="p">,</span> <span class="n">PSB13_SIUBILR</span><span class="p">,</span> <span class="n">SIOD_SIUBILR</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUBIBT_MARK</span><span class="p">,</span> <span class="n">PSB12_SIUBIBT</span><span class="p">,</span> <span class="n">SIOSTRB0_SIUBIBT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUBOSLD_MARK</span><span class="p">,</span> <span class="n">PSB15_SIUBOSLD</span><span class="p">,</span> <span class="n">SIOTXD_SIUBOSLD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUMCKB_MARK</span><span class="p">,</span> <span class="n">PSD9_SIOMCK_SIUMCKB</span><span class="p">,</span> <span class="n">PSB9_SIUMCKB</span><span class="p">,</span> <span class="n">PTF6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUFCKB_MARK</span><span class="p">,</span> <span class="n">PSD9_SIUFCKB</span><span class="p">,</span> <span class="n">PTF6</span><span class="p">),</span>

	<span class="cm">/* AUD */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AUDSYNC_MARK</span><span class="p">,</span> <span class="n">AUDSYNC</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AUDATA3_MARK</span><span class="p">,</span> <span class="n">AUDATA3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AUDATA2_MARK</span><span class="p">,</span> <span class="n">AUDATA2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AUDATA1_MARK</span><span class="p">,</span> <span class="n">AUDATA1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AUDATA0_MARK</span><span class="p">,</span> <span class="n">AUDATA0</span><span class="p">),</span>

	<span class="cm">/* DMAC */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK_MARK</span><span class="p">,</span> <span class="n">PSE12_DACK</span><span class="p">,</span> <span class="n">LCDVSYN2_DACK</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ0_MARK</span><span class="p">,</span> <span class="n">DREQ0</span><span class="p">),</span>

	<span class="cm">/* VOU */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_CLKI_MARK</span><span class="p">,</span> <span class="n">PSD0_DV</span><span class="p">,</span> <span class="n">LCDD19_DV_CLKI</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_CLK_MARK</span><span class="p">,</span> <span class="n">PSD0_DV</span><span class="p">,</span> <span class="n">LCDD18_DV_CLK</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_HSYNC_MARK</span><span class="p">,</span> <span class="n">PSD0_DV</span><span class="p">,</span> <span class="n">LCDD17_DV_HSYNC</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_VSYNC_MARK</span><span class="p">,</span> <span class="n">PSD0_DV</span><span class="p">,</span> <span class="n">LCDD16_DV_VSYNC</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D15_MARK</span><span class="p">,</span> <span class="n">PSD0_DV</span><span class="p">,</span> <span class="n">LCDD15_DV_D15</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D14_MARK</span><span class="p">,</span> <span class="n">PSD0_DV</span><span class="p">,</span> <span class="n">LCDD14_DV_D14</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D13_MARK</span><span class="p">,</span> <span class="n">PSD0_DV</span><span class="p">,</span> <span class="n">LCDD13_DV_D13</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D12_MARK</span><span class="p">,</span> <span class="n">PSD0_DV</span><span class="p">,</span> <span class="n">LCDD12_DV_D12</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D11_MARK</span><span class="p">,</span> <span class="n">PSD0_DV</span><span class="p">,</span> <span class="n">LCDD11_DV_D11</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D10_MARK</span><span class="p">,</span> <span class="n">PSD0_DV</span><span class="p">,</span> <span class="n">LCDD10_DV_D10</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D9_MARK</span><span class="p">,</span> <span class="n">PSD0_DV</span><span class="p">,</span> <span class="n">LCDD9_DV_D9</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D8_MARK</span><span class="p">,</span> <span class="n">PSD0_DV</span><span class="p">,</span> <span class="n">LCDD8_DV_D8</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D7_MARK</span><span class="p">,</span> <span class="n">PSD0_DV</span><span class="p">,</span> <span class="n">LCDD7_DV_D7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D6_MARK</span><span class="p">,</span> <span class="n">PSD0_DV</span><span class="p">,</span> <span class="n">LCDD6_DV_D6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D5_MARK</span><span class="p">,</span> <span class="n">PSD0_DV</span><span class="p">,</span> <span class="n">LCDD5_DV_D5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D4_MARK</span><span class="p">,</span> <span class="n">PSD0_DV</span><span class="p">,</span> <span class="n">LCDD4_DV_D4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D3_MARK</span><span class="p">,</span> <span class="n">PSD0_DV</span><span class="p">,</span> <span class="n">LCDD3_DV_D3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D2_MARK</span><span class="p">,</span> <span class="n">PSD0_DV</span><span class="p">,</span> <span class="n">LCDD2_DV_D2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D1_MARK</span><span class="p">,</span> <span class="n">PSD0_DV</span><span class="p">,</span> <span class="n">LCDD1_DV_D1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D0_MARK</span><span class="p">,</span> <span class="n">PSD0_DV</span><span class="p">,</span> <span class="n">LCDD0_DV_D0</span><span class="p">),</span>

	<span class="cm">/* CPG */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STATUS0_MARK</span><span class="p">,</span> <span class="n">STATUS0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PDSTATUS_MARK</span><span class="p">,</span> <span class="n">PDSTATUS</span><span class="p">),</span>

	<span class="cm">/* SIOF0 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF0_MCK_MARK</span><span class="p">,</span> <span class="n">PSE15_SIOF0_MCK_IRQ3</span><span class="p">,</span> <span class="n">PSB8_SIOF0_MCK</span><span class="p">,</span> <span class="n">PTQ0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF0_SCK_MARK</span><span class="p">,</span> <span class="n">PSB5_SIOF0_SCK</span><span class="p">,</span> <span class="n">SIOF0_SCK_TS_SCK</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF0_SYNC_MARK</span><span class="p">,</span> <span class="n">PSB4_SIOF0_SYNC</span><span class="p">,</span> <span class="n">SIOF0_SYNC_TS_SDEN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF0_SS1_MARK</span><span class="p">,</span> <span class="n">PSB3_SIOF0_SS1</span><span class="p">,</span> <span class="n">SIOF0_SS1_TS_SPSYNC</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF0_SS2_MARK</span><span class="p">,</span> <span class="n">PSB2_SIOF0_SS2</span><span class="p">,</span> <span class="n">SIOF0_SS2_SIM_RST</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF0_TXD_MARK</span><span class="p">,</span> <span class="n">PSE14_SIOF0_TXD_IRDA_OUT</span><span class="p">,</span>
		    <span class="n">PSB7_SIOF0_TXD</span><span class="p">,</span> <span class="n">PTQ1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF0_RXD_MARK</span><span class="p">,</span> <span class="n">PSE13_SIOF0_RXD_IRDA_IN</span><span class="p">,</span>
		    <span class="n">PSB6_SIOF0_RXD</span><span class="p">,</span> <span class="n">PTQ2</span><span class="p">),</span>

	<span class="cm">/* SIOF1 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF1_MCK_MARK</span><span class="p">,</span> <span class="n">PSE11_SIUMCKA_SIOF1_MCK</span><span class="p">,</span>
		    <span class="n">PSB1_SIOF1_MCK</span><span class="p">,</span> <span class="n">PTK0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF1_SCK_MARK</span><span class="p">,</span> <span class="n">PSC14_SIOF1_SCK</span><span class="p">,</span> <span class="n">SIUAOBT_SIOF1_SCK</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF1_SYNC_MARK</span><span class="p">,</span> <span class="n">PSC13_SIOF1_SYNC</span><span class="p">,</span> <span class="n">SIUAOLR_SIOF1_SYNC</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF1_SS1_MARK</span><span class="p">,</span> <span class="n">PSC12_SIOF1_SS1</span><span class="p">,</span> <span class="n">SIUAIBT_SIOF1_SS1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF1_SS2_MARK</span><span class="p">,</span> <span class="n">PSC11_SIOF1_SS2</span><span class="p">,</span> <span class="n">SIUAILR_SIOF1_SS2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF1_TXD_MARK</span><span class="p">,</span> <span class="n">PSB0_SIOF1_TXD</span><span class="p">,</span> <span class="n">SIUAOSLD_SIOF1_TXD</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF1_RXD_MARK</span><span class="p">,</span> <span class="n">PSC15_SIOF1_RXD</span><span class="p">,</span> <span class="n">SIUAISLD_SIOF1_RXD</span><span class="p">),</span>

	<span class="cm">/* SIM */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIM_D_MARK</span><span class="p">,</span> <span class="n">PSE15_SIM_D</span><span class="p">,</span> <span class="n">PTQ0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIM_CLK_MARK</span><span class="p">,</span> <span class="n">PSE14_SIM_CLK</span><span class="p">,</span> <span class="n">PTQ1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIM_RST_MARK</span><span class="p">,</span> <span class="n">PSB2_SIM_RST</span><span class="p">,</span> <span class="n">SIOF0_SS2_SIM_RST</span><span class="p">),</span>

	<span class="cm">/* TSIF */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SDAT_MARK</span><span class="p">,</span> <span class="n">PSE13_TS_SDAT</span><span class="p">,</span> <span class="n">PTQ2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SCK_MARK</span><span class="p">,</span> <span class="n">PSB5_TS_SCK</span><span class="p">,</span> <span class="n">SIOF0_SCK_TS_SCK</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SDEN_MARK</span><span class="p">,</span> <span class="n">PSB4_TS_SDEN</span><span class="p">,</span> <span class="n">SIOF0_SYNC_TS_SDEN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SPSYNC_MARK</span><span class="p">,</span> <span class="n">PSB3_TS_SPSYNC</span><span class="p">,</span> <span class="n">SIOF0_SS1_TS_SPSYNC</span><span class="p">),</span>

	<span class="cm">/* IRDA */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRDA_IN_MARK</span><span class="p">,</span> <span class="n">PSE13_SIOF0_RXD_IRDA_IN</span><span class="p">,</span> <span class="n">PSB6_IRDA_IN</span><span class="p">,</span> <span class="n">PTQ2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRDA_OUT_MARK</span><span class="p">,</span> <span class="n">PSE14_SIOF0_TXD_IRDA_OUT</span><span class="p">,</span>
		    <span class="n">PSB7_IRDA_OUT</span><span class="p">,</span> <span class="n">PTQ1</span><span class="p">),</span>

	<span class="cm">/* TPU */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPUTO_MARK</span><span class="p">,</span> <span class="n">PSD8_TPUTO</span><span class="p">,</span> <span class="n">SCIF0_SCK_TPUTO</span><span class="p">),</span>

	<span class="cm">/* FLCTL */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FCE_MARK</span><span class="p">,</span> <span class="n">PSE3_FLCTL</span><span class="p">,</span> <span class="n">FCE_VIO_HD2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NAF7_MARK</span><span class="p">,</span> <span class="n">PSC0_NAF</span><span class="p">,</span> <span class="n">HIZA10_NAF</span><span class="p">,</span> <span class="n">NAF7_VIO_D15</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NAF6_MARK</span><span class="p">,</span> <span class="n">PSC0_NAF</span><span class="p">,</span> <span class="n">HIZA10_NAF</span><span class="p">,</span> <span class="n">NAF6_VIO_D14</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NAF5_MARK</span><span class="p">,</span> <span class="n">PSC0_NAF</span><span class="p">,</span> <span class="n">HIZA10_NAF</span><span class="p">,</span> <span class="n">NAF5_VIO_D13</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NAF4_MARK</span><span class="p">,</span> <span class="n">PSC0_NAF</span><span class="p">,</span> <span class="n">HIZA10_NAF</span><span class="p">,</span> <span class="n">NAF4_VIO_D12</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NAF3_MARK</span><span class="p">,</span> <span class="n">PSC0_NAF</span><span class="p">,</span> <span class="n">HIZA10_NAF</span><span class="p">,</span> <span class="n">NAF3_VIO_D11</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NAF2_MARK</span><span class="p">,</span> <span class="n">PSE2_NAF2</span><span class="p">,</span> <span class="n">HIZB0_VIO</span><span class="p">,</span> <span class="n">NAF2_VIO_D10</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NAF1_MARK</span><span class="p">,</span> <span class="n">PSE1_NAF1</span><span class="p">,</span> <span class="n">HIZB0_VIO</span><span class="p">,</span> <span class="n">NAF1_VIO_D9</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NAF0_MARK</span><span class="p">,</span> <span class="n">PSE0_NAF0</span><span class="p">,</span> <span class="n">HIZB0_VIO</span><span class="p">,</span> <span class="n">NAF0_VIO_D8</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FCDE_MARK</span><span class="p">,</span> <span class="n">FCDE</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FOE_MARK</span><span class="p">,</span> <span class="n">PSE3_FLCTL</span><span class="p">,</span> <span class="n">HIZB0_VIO</span><span class="p">,</span> <span class="n">FOE_VIO_VD2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSC_MARK</span><span class="p">,</span> <span class="n">FSC</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FWE_MARK</span><span class="p">,</span> <span class="n">FWE</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FRB_MARK</span><span class="p">,</span> <span class="n">PSE3_FLCTL</span><span class="p">,</span> <span class="n">FRB_VIO_CLK2</span><span class="p">),</span>

	<span class="cm">/* KEYSC */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN0_MARK</span><span class="p">,</span> <span class="n">PSA15_KEYIN0</span><span class="p">,</span> <span class="n">HIZC14_IRQ6</span><span class="p">,</span> <span class="n">KEYIN0_IRQ6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN1_MARK</span><span class="p">,</span> <span class="n">HIZA14_KEYSC</span><span class="p">,</span> <span class="n">KEYIN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN2_MARK</span><span class="p">,</span> <span class="n">HIZA14_KEYSC</span><span class="p">,</span> <span class="n">KEYIN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN3_MARK</span><span class="p">,</span> <span class="n">HIZA14_KEYSC</span><span class="p">,</span> <span class="n">KEYIN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN4_MARK</span><span class="p">,</span> <span class="n">PSA14_KEYIN4</span><span class="p">,</span> <span class="n">HIZC15_IRQ7</span><span class="p">,</span> <span class="n">KEYIN4_IRQ7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT0_MARK</span><span class="p">,</span> <span class="n">HIZA14_KEYSC</span><span class="p">,</span> <span class="n">KEYOUT0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT1_MARK</span><span class="p">,</span> <span class="n">HIZA14_KEYSC</span><span class="p">,</span> <span class="n">KEYOUT1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT2_MARK</span><span class="p">,</span> <span class="n">HIZA14_KEYSC</span><span class="p">,</span> <span class="n">KEYOUT2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT3_MARK</span><span class="p">,</span> <span class="n">HIZA14_KEYSC</span><span class="p">,</span> <span class="n">KEYOUT3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT4_IN6_MARK</span><span class="p">,</span> <span class="n">HIZA14_KEYSC</span><span class="p">,</span> <span class="n">KEYOUT4_IN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT5_IN5_MARK</span><span class="p">,</span> <span class="n">HIZA14_KEYSC</span><span class="p">,</span> <span class="n">KEYOUT5_IN5</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_gpio</span> <span class="n">pinmux_gpios</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* PTA */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA7</span><span class="p">,</span> <span class="n">PTA7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA6</span><span class="p">,</span> <span class="n">PTA6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA5</span><span class="p">,</span> <span class="n">PTA5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA4</span><span class="p">,</span> <span class="n">PTA4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA3</span><span class="p">,</span> <span class="n">PTA3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA2</span><span class="p">,</span> <span class="n">PTA2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA1</span><span class="p">,</span> <span class="n">PTA1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA0</span><span class="p">,</span> <span class="n">PTA0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTB */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB7</span><span class="p">,</span> <span class="n">PTB7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB6</span><span class="p">,</span> <span class="n">PTB6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB5</span><span class="p">,</span> <span class="n">PTB5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB4</span><span class="p">,</span> <span class="n">PTB4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB3</span><span class="p">,</span> <span class="n">PTB3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB2</span><span class="p">,</span> <span class="n">PTB2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB1</span><span class="p">,</span> <span class="n">PTB1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB0</span><span class="p">,</span> <span class="n">PTB0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC7</span><span class="p">,</span> <span class="n">PTC7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC5</span><span class="p">,</span> <span class="n">PTC5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC4</span><span class="p">,</span> <span class="n">PTC4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC3</span><span class="p">,</span> <span class="n">PTC3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC2</span><span class="p">,</span> <span class="n">PTC2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC0</span><span class="p">,</span> <span class="n">PTC0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTD */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD7</span><span class="p">,</span> <span class="n">PTD7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD6</span><span class="p">,</span> <span class="n">PTD6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD5</span><span class="p">,</span> <span class="n">PTD5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD4</span><span class="p">,</span> <span class="n">PTD4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD3</span><span class="p">,</span> <span class="n">PTD3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD2</span><span class="p">,</span> <span class="n">PTD2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD1</span><span class="p">,</span> <span class="n">PTD1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD0</span><span class="p">,</span> <span class="n">PTD0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTE */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE7</span><span class="p">,</span> <span class="n">PTE7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE6</span><span class="p">,</span> <span class="n">PTE6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE5</span><span class="p">,</span> <span class="n">PTE5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE4</span><span class="p">,</span> <span class="n">PTE4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE1</span><span class="p">,</span> <span class="n">PTE1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE0</span><span class="p">,</span> <span class="n">PTE0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTF */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF6</span><span class="p">,</span> <span class="n">PTF6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF5</span><span class="p">,</span> <span class="n">PTF5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF4</span><span class="p">,</span> <span class="n">PTF4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF3</span><span class="p">,</span> <span class="n">PTF3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF2</span><span class="p">,</span> <span class="n">PTF2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF1</span><span class="p">,</span> <span class="n">PTF1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF0</span><span class="p">,</span> <span class="n">PTF0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTG */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTG4</span><span class="p">,</span> <span class="n">PTG4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTG3</span><span class="p">,</span> <span class="n">PTG3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTG2</span><span class="p">,</span> <span class="n">PTG2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTG1</span><span class="p">,</span> <span class="n">PTG1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTG0</span><span class="p">,</span> <span class="n">PTG0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTH */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH7</span><span class="p">,</span> <span class="n">PTH7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH6</span><span class="p">,</span> <span class="n">PTH6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH5</span><span class="p">,</span> <span class="n">PTH5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH4</span><span class="p">,</span> <span class="n">PTH4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH3</span><span class="p">,</span> <span class="n">PTH3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH2</span><span class="p">,</span> <span class="n">PTH2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH1</span><span class="p">,</span> <span class="n">PTH1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH0</span><span class="p">,</span> <span class="n">PTH0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTJ */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTJ7</span><span class="p">,</span> <span class="n">PTJ7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTJ6</span><span class="p">,</span> <span class="n">PTJ6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTJ5</span><span class="p">,</span> <span class="n">PTJ5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTJ1</span><span class="p">,</span> <span class="n">PTJ1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTJ0</span><span class="p">,</span> <span class="n">PTJ0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTK */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK6</span><span class="p">,</span> <span class="n">PTK6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK5</span><span class="p">,</span> <span class="n">PTK5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK4</span><span class="p">,</span> <span class="n">PTK4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK3</span><span class="p">,</span> <span class="n">PTK3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK2</span><span class="p">,</span> <span class="n">PTK2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK1</span><span class="p">,</span> <span class="n">PTK1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK0</span><span class="p">,</span> <span class="n">PTK0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTL */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL7</span><span class="p">,</span> <span class="n">PTL7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL6</span><span class="p">,</span> <span class="n">PTL6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL5</span><span class="p">,</span> <span class="n">PTL5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL4</span><span class="p">,</span> <span class="n">PTL4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL3</span><span class="p">,</span> <span class="n">PTL3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL2</span><span class="p">,</span> <span class="n">PTL2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL1</span><span class="p">,</span> <span class="n">PTL1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL0</span><span class="p">,</span> <span class="n">PTL0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTM */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM7</span><span class="p">,</span> <span class="n">PTM7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM6</span><span class="p">,</span> <span class="n">PTM6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM5</span><span class="p">,</span> <span class="n">PTM5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM4</span><span class="p">,</span> <span class="n">PTM4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM3</span><span class="p">,</span> <span class="n">PTM3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM2</span><span class="p">,</span> <span class="n">PTM2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM1</span><span class="p">,</span> <span class="n">PTM1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM0</span><span class="p">,</span> <span class="n">PTM0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTN */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTN7</span><span class="p">,</span> <span class="n">PTN7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTN6</span><span class="p">,</span> <span class="n">PTN6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTN5</span><span class="p">,</span> <span class="n">PTN5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTN4</span><span class="p">,</span> <span class="n">PTN4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTN3</span><span class="p">,</span> <span class="n">PTN3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTN2</span><span class="p">,</span> <span class="n">PTN2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTN1</span><span class="p">,</span> <span class="n">PTN1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTN0</span><span class="p">,</span> <span class="n">PTN0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTQ */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTQ6</span><span class="p">,</span> <span class="n">PTQ6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTQ5</span><span class="p">,</span> <span class="n">PTQ5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTQ4</span><span class="p">,</span> <span class="n">PTQ4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTQ3</span><span class="p">,</span> <span class="n">PTQ3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTQ2</span><span class="p">,</span> <span class="n">PTQ2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTQ1</span><span class="p">,</span> <span class="n">PTQ1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTQ0</span><span class="p">,</span> <span class="n">PTQ0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTR */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR4</span><span class="p">,</span> <span class="n">PTR4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR3</span><span class="p">,</span> <span class="n">PTR3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR2</span><span class="p">,</span> <span class="n">PTR2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR1</span><span class="p">,</span> <span class="n">PTR1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR0</span><span class="p">,</span> <span class="n">PTR0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTS */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTS4</span><span class="p">,</span> <span class="n">PTS4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTS3</span><span class="p">,</span> <span class="n">PTS3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTS2</span><span class="p">,</span> <span class="n">PTS2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTS1</span><span class="p">,</span> <span class="n">PTS1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTS0</span><span class="p">,</span> <span class="n">PTS0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTT */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTT4</span><span class="p">,</span> <span class="n">PTT4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTT3</span><span class="p">,</span> <span class="n">PTT3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTT2</span><span class="p">,</span> <span class="n">PTT2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTT1</span><span class="p">,</span> <span class="n">PTT1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTT0</span><span class="p">,</span> <span class="n">PTT0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTU */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTU4</span><span class="p">,</span> <span class="n">PTU4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTU3</span><span class="p">,</span> <span class="n">PTU3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTU2</span><span class="p">,</span> <span class="n">PTU2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTU1</span><span class="p">,</span> <span class="n">PTU1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTU0</span><span class="p">,</span> <span class="n">PTU0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTV */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTV4</span><span class="p">,</span> <span class="n">PTV4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTV3</span><span class="p">,</span> <span class="n">PTV3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTV2</span><span class="p">,</span> <span class="n">PTV2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTV1</span><span class="p">,</span> <span class="n">PTV1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTV0</span><span class="p">,</span> <span class="n">PTV0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTW */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTW6</span><span class="p">,</span> <span class="n">PTW6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTW5</span><span class="p">,</span> <span class="n">PTW5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTW4</span><span class="p">,</span> <span class="n">PTW4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTW3</span><span class="p">,</span> <span class="n">PTW3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTW2</span><span class="p">,</span> <span class="n">PTW2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTW1</span><span class="p">,</span> <span class="n">PTW1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTW0</span><span class="p">,</span> <span class="n">PTW0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTX */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTX6</span><span class="p">,</span> <span class="n">PTX6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTX5</span><span class="p">,</span> <span class="n">PTX5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTX4</span><span class="p">,</span> <span class="n">PTX4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTX3</span><span class="p">,</span> <span class="n">PTX3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTX2</span><span class="p">,</span> <span class="n">PTX2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTX1</span><span class="p">,</span> <span class="n">PTX1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTX0</span><span class="p">,</span> <span class="n">PTX0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTY */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTY5</span><span class="p">,</span> <span class="n">PTY5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTY4</span><span class="p">,</span> <span class="n">PTY4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTY3</span><span class="p">,</span> <span class="n">PTY3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTY2</span><span class="p">,</span> <span class="n">PTY2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTY1</span><span class="p">,</span> <span class="n">PTY1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTY0</span><span class="p">,</span> <span class="n">PTY0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTZ */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTZ5</span><span class="p">,</span> <span class="n">PTZ5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTZ4</span><span class="p">,</span> <span class="n">PTZ4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTZ3</span><span class="p">,</span> <span class="n">PTZ3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTZ2</span><span class="p">,</span> <span class="n">PTZ2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTZ1</span><span class="p">,</span> <span class="n">PTZ1_DATA</span><span class="p">),</span>

	<span class="cm">/* SCIF0 */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF0_TXD</span><span class="p">,</span> <span class="n">SCIF0_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF0_RXD</span><span class="p">,</span> <span class="n">SCIF0_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF0_RTS</span><span class="p">,</span> <span class="n">SCIF0_RTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF0_CTS</span><span class="p">,</span> <span class="n">SCIF0_CTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF0_SCK</span><span class="p">,</span> <span class="n">SCIF0_SCK_MARK</span><span class="p">),</span>

	<span class="cm">/* SCIF1 */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF1_TXD</span><span class="p">,</span> <span class="n">SCIF1_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF1_RXD</span><span class="p">,</span> <span class="n">SCIF1_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF1_RTS</span><span class="p">,</span> <span class="n">SCIF1_RTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF1_CTS</span><span class="p">,</span> <span class="n">SCIF1_CTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF1_SCK</span><span class="p">,</span> <span class="n">SCIF1_SCK_MARK</span><span class="p">),</span>

	<span class="cm">/* SCIF2 */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF2_TXD</span><span class="p">,</span> <span class="n">SCIF2_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF2_RXD</span><span class="p">,</span> <span class="n">SCIF2_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF2_RTS</span><span class="p">,</span> <span class="n">SCIF2_RTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF2_CTS</span><span class="p">,</span> <span class="n">SCIF2_CTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF2_SCK</span><span class="p">,</span> <span class="n">SCIF2_SCK_MARK</span><span class="p">),</span>

	<span class="cm">/* SIO */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOTXD</span><span class="p">,</span> <span class="n">SIOTXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIORXD</span><span class="p">,</span> <span class="n">SIORXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOD</span><span class="p">,</span> <span class="n">SIOD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOSTRB0</span><span class="p">,</span> <span class="n">SIOSTRB0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOSTRB1</span><span class="p">,</span> <span class="n">SIOSTRB1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOSCK</span><span class="p">,</span> <span class="n">SIOSCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOMCK</span><span class="p">,</span> <span class="n">SIOMCK_MARK</span><span class="p">),</span>

	<span class="cm">/* CEU */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D15</span><span class="p">,</span> <span class="n">VIO_D15_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D14</span><span class="p">,</span> <span class="n">VIO_D14_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D13</span><span class="p">,</span> <span class="n">VIO_D13_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D12</span><span class="p">,</span> <span class="n">VIO_D12_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D11</span><span class="p">,</span> <span class="n">VIO_D11_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D10</span><span class="p">,</span> <span class="n">VIO_D10_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D9</span><span class="p">,</span> <span class="n">VIO_D9_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D8</span><span class="p">,</span> <span class="n">VIO_D8_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D7</span><span class="p">,</span> <span class="n">VIO_D7_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D6</span><span class="p">,</span> <span class="n">VIO_D6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D5</span><span class="p">,</span> <span class="n">VIO_D5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D4</span><span class="p">,</span> <span class="n">VIO_D4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D3</span><span class="p">,</span> <span class="n">VIO_D3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D2</span><span class="p">,</span> <span class="n">VIO_D2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D1</span><span class="p">,</span> <span class="n">VIO_D1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D0</span><span class="p">,</span> <span class="n">VIO_D0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_CLK</span><span class="p">,</span> <span class="n">VIO_CLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_VD</span><span class="p">,</span> <span class="n">VIO_VD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_HD</span><span class="p">,</span> <span class="n">VIO_HD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_FLD</span><span class="p">,</span> <span class="n">VIO_FLD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_CKO</span><span class="p">,</span> <span class="n">VIO_CKO_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_STEX</span><span class="p">,</span> <span class="n">VIO_STEX_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_STEM</span><span class="p">,</span> <span class="n">VIO_STEM_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_VD2</span><span class="p">,</span> <span class="n">VIO_VD2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_HD2</span><span class="p">,</span> <span class="n">VIO_HD2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_CLK2</span><span class="p">,</span> <span class="n">VIO_CLK2_MARK</span><span class="p">),</span>

	<span class="cm">/* LCDC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD23</span><span class="p">,</span> <span class="n">LCDD23_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD22</span><span class="p">,</span> <span class="n">LCDD22_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD21</span><span class="p">,</span> <span class="n">LCDD21_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD20</span><span class="p">,</span> <span class="n">LCDD20_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD19</span><span class="p">,</span> <span class="n">LCDD19_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD18</span><span class="p">,</span> <span class="n">LCDD18_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD17</span><span class="p">,</span> <span class="n">LCDD17_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD16</span><span class="p">,</span> <span class="n">LCDD16_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD15</span><span class="p">,</span> <span class="n">LCDD15_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD14</span><span class="p">,</span> <span class="n">LCDD14_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD13</span><span class="p">,</span> <span class="n">LCDD13_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD12</span><span class="p">,</span> <span class="n">LCDD12_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD11</span><span class="p">,</span> <span class="n">LCDD11_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD10</span><span class="p">,</span> <span class="n">LCDD10_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD9</span><span class="p">,</span> <span class="n">LCDD9_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD8</span><span class="p">,</span> <span class="n">LCDD8_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD7</span><span class="p">,</span> <span class="n">LCDD7_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD6</span><span class="p">,</span> <span class="n">LCDD6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD5</span><span class="p">,</span> <span class="n">LCDD5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD4</span><span class="p">,</span> <span class="n">LCDD4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD3</span><span class="p">,</span> <span class="n">LCDD3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD2</span><span class="p">,</span> <span class="n">LCDD2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD1</span><span class="p">,</span> <span class="n">LCDD1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD0</span><span class="p">,</span> <span class="n">LCDD0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDLCLK</span><span class="p">,</span> <span class="n">LCDLCLK_MARK</span><span class="p">),</span>
	<span class="cm">/* Main LCD */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDDON</span><span class="p">,</span> <span class="n">LCDDON_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDVCPWC</span><span class="p">,</span> <span class="n">LCDVCPWC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDVEPWC</span><span class="p">,</span> <span class="n">LCDVEPWC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDVSYN</span><span class="p">,</span> <span class="n">LCDVSYN_MARK</span><span class="p">),</span>
	<span class="cm">/* Main LCD - RGB Mode */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDDCK</span><span class="p">,</span> <span class="n">LCDDCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDHSYN</span><span class="p">,</span> <span class="n">LCDHSYN_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDDISP</span><span class="p">,</span> <span class="n">LCDDISP_MARK</span><span class="p">),</span>
	<span class="cm">/* Main LCD - SYS Mode */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDRS</span><span class="p">,</span> <span class="n">LCDRS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDCS</span><span class="p">,</span> <span class="n">LCDCS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDWR</span><span class="p">,</span> <span class="n">LCDWR_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDRD</span><span class="p">,</span> <span class="n">LCDRD_MARK</span><span class="p">),</span>
	<span class="cm">/* Sub LCD - SYS Mode */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDDON2</span><span class="p">,</span> <span class="n">LCDDON2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDVCPWC2</span><span class="p">,</span> <span class="n">LCDVCPWC2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDVEPWC2</span><span class="p">,</span> <span class="n">LCDVEPWC2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDVSYN2</span><span class="p">,</span> <span class="n">LCDVSYN2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDCS2</span><span class="p">,</span> <span class="n">LCDCS2_MARK</span><span class="p">),</span>

	<span class="cm">/* BSC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IOIS16</span><span class="p">,</span> <span class="n">IOIS16_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A25</span><span class="p">,</span> <span class="n">A25_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A24</span><span class="p">,</span> <span class="n">A24_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A23</span><span class="p">,</span> <span class="n">A23_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A22</span><span class="p">,</span> <span class="n">A22_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_BS</span><span class="p">,</span> <span class="n">BS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CS6B_CE1B</span><span class="p">,</span> <span class="n">CS6B_CE1B_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_WAIT</span><span class="p">,</span> <span class="n">WAIT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CS6A_CE2B</span><span class="p">,</span> <span class="n">CS6A_CE2B_MARK</span><span class="p">),</span>

	<span class="cm">/* SBSC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HPD63</span><span class="p">,</span> <span class="n">HPD63_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HPD62</span><span class="p">,</span> <span class="n">HPD62_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HPD61</span><span class="p">,</span> <span class="n">HPD61_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HPD60</span><span class="p">,</span> <span class="n">HPD60_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HPD59</span><span class="p">,</span> <span class="n">HPD59_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HPD58</span><span class="p">,</span> <span class="n">HPD58_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HPD57</span><span class="p">,</span> <span class="n">HPD57_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HPD56</span><span class="p">,</span> <span class="n">HPD56_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HPD55</span><span class="p">,</span> <span class="n">HPD55_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HPD54</span><span class="p">,</span> <span class="n">HPD54_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HPD53</span><span class="p">,</span> <span class="n">HPD53_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HPD52</span><span class="p">,</span> <span class="n">HPD52_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HPD51</span><span class="p">,</span> <span class="n">HPD51_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HPD50</span><span class="p">,</span> <span class="n">HPD50_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HPD49</span><span class="p">,</span> <span class="n">HPD49_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HPD48</span><span class="p">,</span> <span class="n">HPD48_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HPDQM7</span><span class="p">,</span> <span class="n">HPDQM7_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HPDQM6</span><span class="p">,</span> <span class="n">HPDQM6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HPDQM5</span><span class="p">,</span> <span class="n">HPDQM5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HPDQM4</span><span class="p">,</span> <span class="n">HPDQM4_MARK</span><span class="p">),</span>

	<span class="cm">/* IRQ */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ0</span><span class="p">,</span> <span class="n">IRQ0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ1</span><span class="p">,</span> <span class="n">IRQ1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ2</span><span class="p">,</span> <span class="n">IRQ2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ3</span><span class="p">,</span> <span class="n">IRQ3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ4</span><span class="p">,</span> <span class="n">IRQ4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ5</span><span class="p">,</span> <span class="n">IRQ5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ6</span><span class="p">,</span> <span class="n">IRQ6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ7</span><span class="p">,</span> <span class="n">IRQ7_MARK</span><span class="p">),</span>

	<span class="cm">/* SDHI */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHICD</span><span class="p">,</span> <span class="n">SDHICD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHIWP</span><span class="p">,</span> <span class="n">SDHIWP_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHID3</span><span class="p">,</span> <span class="n">SDHID3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHID2</span><span class="p">,</span> <span class="n">SDHID2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHID1</span><span class="p">,</span> <span class="n">SDHID1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHID0</span><span class="p">,</span> <span class="n">SDHID0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHICMD</span><span class="p">,</span> <span class="n">SDHICMD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHICLK</span><span class="p">,</span> <span class="n">SDHICLK_MARK</span><span class="p">),</span>

	<span class="cm">/* SIU - Port A */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUAOLR</span><span class="p">,</span> <span class="n">SIUAOLR_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUAOBT</span><span class="p">,</span> <span class="n">SIUAOBT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUAISLD</span><span class="p">,</span> <span class="n">SIUAISLD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUAILR</span><span class="p">,</span> <span class="n">SIUAILR_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUAIBT</span><span class="p">,</span> <span class="n">SIUAIBT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUAOSLD</span><span class="p">,</span> <span class="n">SIUAOSLD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUMCKA</span><span class="p">,</span> <span class="n">SIUMCKA_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUFCKA</span><span class="p">,</span> <span class="n">SIUFCKA_MARK</span><span class="p">),</span>

	<span class="cm">/* SIU - Port B */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUBOLR</span><span class="p">,</span> <span class="n">SIUBOLR_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUBOBT</span><span class="p">,</span> <span class="n">SIUBOBT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUBISLD</span><span class="p">,</span> <span class="n">SIUBISLD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUBILR</span><span class="p">,</span> <span class="n">SIUBILR_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUBIBT</span><span class="p">,</span> <span class="n">SIUBIBT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUBOSLD</span><span class="p">,</span> <span class="n">SIUBOSLD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUMCKB</span><span class="p">,</span> <span class="n">SIUMCKB_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUFCKB</span><span class="p">,</span> <span class="n">SIUFCKB_MARK</span><span class="p">),</span>

	<span class="cm">/* AUD */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AUDSYNC</span><span class="p">,</span> <span class="n">AUDSYNC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AUDATA3</span><span class="p">,</span> <span class="n">AUDATA3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AUDATA2</span><span class="p">,</span> <span class="n">AUDATA2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AUDATA1</span><span class="p">,</span> <span class="n">AUDATA1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AUDATA0</span><span class="p">,</span> <span class="n">AUDATA0_MARK</span><span class="p">),</span>

	<span class="cm">/* DMAC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DACK</span><span class="p">,</span> <span class="n">DACK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DREQ0</span><span class="p">,</span> <span class="n">DREQ0_MARK</span><span class="p">),</span>

	<span class="cm">/* VOU */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_CLKI</span><span class="p">,</span> <span class="n">DV_CLKI_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_CLK</span><span class="p">,</span> <span class="n">DV_CLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_HSYNC</span><span class="p">,</span> <span class="n">DV_HSYNC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_VSYNC</span><span class="p">,</span> <span class="n">DV_VSYNC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D15</span><span class="p">,</span> <span class="n">DV_D15_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D14</span><span class="p">,</span> <span class="n">DV_D14_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D13</span><span class="p">,</span> <span class="n">DV_D13_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D12</span><span class="p">,</span> <span class="n">DV_D12_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D11</span><span class="p">,</span> <span class="n">DV_D11_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D10</span><span class="p">,</span> <span class="n">DV_D10_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D9</span><span class="p">,</span> <span class="n">DV_D9_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D8</span><span class="p">,</span> <span class="n">DV_D8_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D7</span><span class="p">,</span> <span class="n">DV_D7_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D6</span><span class="p">,</span> <span class="n">DV_D6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D5</span><span class="p">,</span> <span class="n">DV_D5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D4</span><span class="p">,</span> <span class="n">DV_D4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D3</span><span class="p">,</span> <span class="n">DV_D3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D2</span><span class="p">,</span> <span class="n">DV_D2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D1</span><span class="p">,</span> <span class="n">DV_D1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D0</span><span class="p">,</span> <span class="n">DV_D0_MARK</span><span class="p">),</span>

	<span class="cm">/* CPG */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_STATUS0</span><span class="p">,</span> <span class="n">STATUS0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PDSTATUS</span><span class="p">,</span> <span class="n">PDSTATUS_MARK</span><span class="p">),</span>

	<span class="cm">/* SIOF0 */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF0_MCK</span><span class="p">,</span> <span class="n">SIOF0_MCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF0_SCK</span><span class="p">,</span> <span class="n">SIOF0_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF0_SYNC</span><span class="p">,</span> <span class="n">SIOF0_SYNC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF0_SS1</span><span class="p">,</span> <span class="n">SIOF0_SS1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF0_SS2</span><span class="p">,</span> <span class="n">SIOF0_SS2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF0_TXD</span><span class="p">,</span> <span class="n">SIOF0_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF0_RXD</span><span class="p">,</span> <span class="n">SIOF0_RXD_MARK</span><span class="p">),</span>

	<span class="cm">/* SIOF1 */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF1_MCK</span><span class="p">,</span> <span class="n">SIOF1_MCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF1_SCK</span><span class="p">,</span> <span class="n">SIOF1_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF1_SYNC</span><span class="p">,</span> <span class="n">SIOF1_SYNC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF1_SS1</span><span class="p">,</span> <span class="n">SIOF1_SS1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF1_SS2</span><span class="p">,</span> <span class="n">SIOF1_SS2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF1_TXD</span><span class="p">,</span> <span class="n">SIOF1_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF1_RXD</span><span class="p">,</span> <span class="n">SIOF1_RXD_MARK</span><span class="p">),</span>

	<span class="cm">/* SIM */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIM_D</span><span class="p">,</span> <span class="n">SIM_D_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIM_CLK</span><span class="p">,</span> <span class="n">SIM_CLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIM_RST</span><span class="p">,</span> <span class="n">SIM_RST_MARK</span><span class="p">),</span>

	<span class="cm">/* TSIF */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TS_SDAT</span><span class="p">,</span> <span class="n">TS_SDAT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TS_SCK</span><span class="p">,</span> <span class="n">TS_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TS_SDEN</span><span class="p">,</span> <span class="n">TS_SDEN_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TS_SPSYNC</span><span class="p">,</span> <span class="n">TS_SPSYNC_MARK</span><span class="p">),</span>

	<span class="cm">/* IRDA */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRDA_IN</span><span class="p">,</span> <span class="n">IRDA_IN_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRDA_OUT</span><span class="p">,</span> <span class="n">IRDA_OUT_MARK</span><span class="p">),</span>

	<span class="cm">/* TPU */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TPUTO</span><span class="p">,</span> <span class="n">TPUTO_MARK</span><span class="p">),</span>

	<span class="cm">/* FLCTL */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FCE</span><span class="p">,</span> <span class="n">FCE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_NAF7</span><span class="p">,</span> <span class="n">NAF7_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_NAF6</span><span class="p">,</span> <span class="n">NAF6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_NAF5</span><span class="p">,</span> <span class="n">NAF5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_NAF4</span><span class="p">,</span> <span class="n">NAF4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_NAF3</span><span class="p">,</span> <span class="n">NAF3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_NAF2</span><span class="p">,</span> <span class="n">NAF2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_NAF1</span><span class="p">,</span> <span class="n">NAF1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_NAF0</span><span class="p">,</span> <span class="n">NAF0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FCDE</span><span class="p">,</span> <span class="n">FCDE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FOE</span><span class="p">,</span> <span class="n">FOE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FSC</span><span class="p">,</span> <span class="n">FSC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FWE</span><span class="p">,</span> <span class="n">FWE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FRB</span><span class="p">,</span> <span class="n">FRB_MARK</span><span class="p">),</span>

	<span class="cm">/* KEYSC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_KEYIN0</span><span class="p">,</span> <span class="n">KEYIN0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_KEYIN1</span><span class="p">,</span> <span class="n">KEYIN1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_KEYIN2</span><span class="p">,</span> <span class="n">KEYIN2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_KEYIN3</span><span class="p">,</span> <span class="n">KEYIN3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_KEYIN4</span><span class="p">,</span> <span class="n">KEYIN4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_KEYOUT0</span><span class="p">,</span> <span class="n">KEYOUT0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_KEYOUT1</span><span class="p">,</span> <span class="n">KEYOUT1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_KEYOUT2</span><span class="p">,</span> <span class="n">KEYOUT2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_KEYOUT3</span><span class="p">,</span> <span class="n">KEYOUT3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_KEYOUT4_IN6</span><span class="p">,</span> <span class="n">KEYOUT4_IN6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_KEYOUT5_IN5</span><span class="p">,</span> <span class="n">KEYOUT5_IN5_MARK</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_cfg_reg</span> <span class="n">pinmux_config_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PACR&quot;</span><span class="p">,</span> <span class="mh">0xa4050100</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">VIO_D7_SCIF1_SCK</span><span class="p">,</span> <span class="n">PTA7_OUT</span><span class="p">,</span> <span class="n">PTA7_IN_PD</span><span class="p">,</span> <span class="n">PTA7_IN</span><span class="p">,</span>
		<span class="n">VIO_D6_SCIF1_RXD</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTA6_IN_PD</span><span class="p">,</span> <span class="n">PTA6_IN</span><span class="p">,</span>
		<span class="n">VIO_D5_SCIF1_TXD</span><span class="p">,</span> <span class="n">PTA5_OUT</span><span class="p">,</span> <span class="n">PTA5_IN_PD</span><span class="p">,</span> <span class="n">PTA5_IN</span><span class="p">,</span>
		<span class="n">VIO_D4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTA4_IN_PD</span><span class="p">,</span> <span class="n">PTA4_IN</span><span class="p">,</span>
		<span class="n">VIO_D3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTA3_IN_PD</span><span class="p">,</span> <span class="n">PTA3_IN</span><span class="p">,</span>
		<span class="n">VIO_D2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTA2_IN_PD</span><span class="p">,</span> <span class="n">PTA2_IN</span><span class="p">,</span>
		<span class="n">VIO_D1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTA1_IN_PD</span><span class="p">,</span> <span class="n">PTA1_IN</span><span class="p">,</span>
		<span class="n">VIO_D0_LCDLCLK</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTA0_IN_PD</span><span class="p">,</span> <span class="n">PTA0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PBCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050102</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">HPD55</span><span class="p">,</span> <span class="n">PTB7_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTB7_IN</span><span class="p">,</span>
		<span class="n">HPD54</span><span class="p">,</span> <span class="n">PTB6_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTB6_IN</span><span class="p">,</span>
		<span class="n">HPD53</span><span class="p">,</span> <span class="n">PTB5_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTB5_IN</span><span class="p">,</span>
		<span class="n">HPD52</span><span class="p">,</span> <span class="n">PTB4_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTB4_IN</span><span class="p">,</span>
		<span class="n">HPD51</span><span class="p">,</span> <span class="n">PTB3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTB3_IN</span><span class="p">,</span>
		<span class="n">HPD50</span><span class="p">,</span> <span class="n">PTB2_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTB2_IN</span><span class="p">,</span>
		<span class="n">HPD49</span><span class="p">,</span> <span class="n">PTB1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTB1_IN</span><span class="p">,</span>
		<span class="n">HPD48</span><span class="p">,</span> <span class="n">PTB0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTB0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PCCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050104</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTC7_IN_PU</span><span class="p">,</span> <span class="n">PTC7_IN</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">IOIS16</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTC5_IN_PU</span><span class="p">,</span> <span class="n">PTC5_IN</span><span class="p">,</span>
		<span class="n">HPDQM7</span><span class="p">,</span> <span class="n">PTC4_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTC4_IN</span><span class="p">,</span>
		<span class="n">HPDQM6</span><span class="p">,</span> <span class="n">PTC3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTC3_IN</span><span class="p">,</span>
		<span class="n">HPDQM5</span><span class="p">,</span> <span class="n">PTC2_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTC2_IN</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">HPDQM4</span><span class="p">,</span> <span class="n">PTC0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTC0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PDCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050106</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">SDHICD</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTD7_IN_PU</span><span class="p">,</span> <span class="n">PTD7_IN</span><span class="p">,</span>
		<span class="n">SDHIWP</span><span class="p">,</span> <span class="n">PTD6_OUT</span><span class="p">,</span> <span class="n">PTD6_IN_PU</span><span class="p">,</span> <span class="n">PTD6_IN</span><span class="p">,</span>
		<span class="n">SDHID3</span><span class="p">,</span> <span class="n">PTD5_OUT</span><span class="p">,</span> <span class="n">PTD5_IN_PU</span><span class="p">,</span> <span class="n">PTD5_IN</span><span class="p">,</span>
		<span class="n">IRQ2_SDHID2</span><span class="p">,</span> <span class="n">PTD4_OUT</span><span class="p">,</span> <span class="n">PTD4_IN_PU</span><span class="p">,</span> <span class="n">PTD4_IN</span><span class="p">,</span>
		<span class="n">SDHID1</span><span class="p">,</span> <span class="n">PTD3_OUT</span><span class="p">,</span> <span class="n">PTD3_IN_PU</span><span class="p">,</span> <span class="n">PTD3_IN</span><span class="p">,</span>
		<span class="n">SDHID0</span><span class="p">,</span> <span class="n">PTD2_OUT</span><span class="p">,</span> <span class="n">PTD2_IN_PU</span><span class="p">,</span> <span class="n">PTD2_IN</span><span class="p">,</span>
		<span class="n">SDHICMD</span><span class="p">,</span> <span class="n">PTD1_OUT</span><span class="p">,</span> <span class="n">PTD1_IN_PU</span><span class="p">,</span> <span class="n">PTD1_IN</span><span class="p">,</span>
		<span class="n">SDHICLK</span><span class="p">,</span> <span class="n">PTD0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PECR&quot;</span><span class="p">,</span> <span class="mh">0xa4050108</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">A25</span><span class="p">,</span> <span class="n">PTE7_OUT</span><span class="p">,</span> <span class="n">PTE7_IN_PD</span><span class="p">,</span> <span class="n">PTE7_IN</span><span class="p">,</span>
		<span class="n">A24</span><span class="p">,</span> <span class="n">PTE6_OUT</span><span class="p">,</span> <span class="n">PTE6_IN_PD</span><span class="p">,</span> <span class="n">PTE6_IN</span><span class="p">,</span>
		<span class="n">A23</span><span class="p">,</span> <span class="n">PTE5_OUT</span><span class="p">,</span> <span class="n">PTE5_IN_PD</span><span class="p">,</span> <span class="n">PTE5_IN</span><span class="p">,</span>
		<span class="n">A22</span><span class="p">,</span> <span class="n">PTE4_OUT</span><span class="p">,</span> <span class="n">PTE4_IN_PD</span><span class="p">,</span> <span class="n">PTE4_IN</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">IRQ5</span><span class="p">,</span> <span class="n">PTE1_OUT</span><span class="p">,</span> <span class="n">PTE1_IN_PD</span><span class="p">,</span> <span class="n">PTE1_IN</span><span class="p">,</span>
		<span class="n">IRQ4_BS</span><span class="p">,</span> <span class="n">PTE0_OUT</span><span class="p">,</span> <span class="n">PTE0_IN_PD</span><span class="p">,</span> <span class="n">PTE0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PFCR&quot;</span><span class="p">,</span> <span class="mh">0xa405010a</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTF6</span><span class="p">,</span> <span class="n">PTF6_OUT</span><span class="p">,</span> <span class="n">PTF6_IN_PD</span><span class="p">,</span> <span class="n">PTF6_IN</span><span class="p">,</span>
		<span class="n">SIOSCK_SIUBOBT</span><span class="p">,</span> <span class="n">PTF5_OUT</span><span class="p">,</span> <span class="n">PTF5_IN_PD</span><span class="p">,</span> <span class="n">PTF5_IN</span><span class="p">,</span>
		<span class="n">SIOSTRB1_SIUBOLR</span><span class="p">,</span> <span class="n">PTF4_OUT</span><span class="p">,</span> <span class="n">PTF4_IN_PD</span><span class="p">,</span> <span class="n">PTF4_IN</span><span class="p">,</span>
		<span class="n">SIOSTRB0_SIUBIBT</span><span class="p">,</span> <span class="n">PTF3_OUT</span><span class="p">,</span> <span class="n">PTF3_IN_PD</span><span class="p">,</span> <span class="n">PTF3_IN</span><span class="p">,</span>
		<span class="n">SIOD_SIUBILR</span><span class="p">,</span> <span class="n">PTF2_OUT</span><span class="p">,</span> <span class="n">PTF2_IN_PD</span><span class="p">,</span> <span class="n">PTF2_IN</span><span class="p">,</span>
		<span class="n">SIORXD_SIUBISLD</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTF1_IN_PD</span><span class="p">,</span> <span class="n">PTF1_IN</span><span class="p">,</span>
		<span class="n">SIOTXD_SIUBOSLD</span><span class="p">,</span> <span class="n">PTF0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PGCR&quot;</span><span class="p">,</span> <span class="mh">0xa405010c</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">AUDSYNC</span><span class="p">,</span> <span class="n">PTG4_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">AUDATA3</span><span class="p">,</span> <span class="n">PTG3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">AUDATA2</span><span class="p">,</span> <span class="n">PTG2_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">AUDATA1</span><span class="p">,</span> <span class="n">PTG1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">AUDATA0</span><span class="p">,</span> <span class="n">PTG0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PHCR&quot;</span><span class="p">,</span> <span class="mh">0xa405010e</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">LCDVCPWC_LCDVCPWC2</span><span class="p">,</span> <span class="n">PTH7_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">LCDVSYN2_DACK</span><span class="p">,</span> <span class="n">PTH6_OUT</span><span class="p">,</span> <span class="n">PTH6_IN_PD</span><span class="p">,</span> <span class="n">PTH6_IN</span><span class="p">,</span>
		<span class="n">LCDVSYN</span><span class="p">,</span> <span class="n">PTH5_OUT</span><span class="p">,</span> <span class="n">PTH5_IN_PD</span><span class="p">,</span> <span class="n">PTH5_IN</span><span class="p">,</span>
		<span class="n">LCDDISP_LCDRS</span><span class="p">,</span> <span class="n">PTH4_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">LCDHSYN_LCDCS</span><span class="p">,</span> <span class="n">PTH3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">LCDDON_LCDDON2</span><span class="p">,</span> <span class="n">PTH2_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">LCDD17_DV_HSYNC</span><span class="p">,</span> <span class="n">PTH1_OUT</span><span class="p">,</span> <span class="n">PTH1_IN_PD</span><span class="p">,</span> <span class="n">PTH1_IN</span><span class="p">,</span>
		<span class="n">LCDD16_DV_VSYNC</span><span class="p">,</span> <span class="n">PTH0_OUT</span><span class="p">,</span> <span class="n">PTH0_IN_PD</span><span class="p">,</span> <span class="n">PTH0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PJCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050110</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">STATUS0</span><span class="p">,</span> <span class="n">PTJ7_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">PTJ6_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PDSTATUS</span><span class="p">,</span> <span class="n">PTJ5_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">IRQ1</span><span class="p">,</span> <span class="n">PTJ1_OUT</span><span class="p">,</span> <span class="n">PTJ1_IN_PU</span><span class="p">,</span> <span class="n">PTJ1_IN</span><span class="p">,</span>
		<span class="n">IRQ0</span><span class="p">,</span> <span class="n">PTJ0_OUT</span><span class="p">,</span> <span class="n">PTJ0_IN_PU</span><span class="p">,</span> <span class="n">PTJ0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PKCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050112</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">SIUAILR_SIOF1_SS2</span><span class="p">,</span> <span class="n">PTK6_OUT</span><span class="p">,</span> <span class="n">PTK6_IN_PD</span><span class="p">,</span> <span class="n">PTK6_IN</span><span class="p">,</span>
		<span class="n">SIUAIBT_SIOF1_SS1</span><span class="p">,</span> <span class="n">PTK5_OUT</span><span class="p">,</span> <span class="n">PTK5_IN_PD</span><span class="p">,</span> <span class="n">PTK5_IN</span><span class="p">,</span>
		<span class="n">SIUAOLR_SIOF1_SYNC</span><span class="p">,</span> <span class="n">PTK4_OUT</span><span class="p">,</span> <span class="n">PTK4_IN_PD</span><span class="p">,</span> <span class="n">PTK4_IN</span><span class="p">,</span>
		<span class="n">SIUAOBT_SIOF1_SCK</span><span class="p">,</span> <span class="n">PTK3_OUT</span><span class="p">,</span> <span class="n">PTK3_IN_PD</span><span class="p">,</span> <span class="n">PTK3_IN</span><span class="p">,</span>
		<span class="n">SIUAISLD_SIOF1_RXD</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTK2_IN_PD</span><span class="p">,</span> <span class="n">PTK2_IN</span><span class="p">,</span>
		<span class="n">SIUAOSLD_SIOF1_TXD</span><span class="p">,</span> <span class="n">PTK1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTK0</span><span class="p">,</span> <span class="n">PTK0_OUT</span><span class="p">,</span> <span class="n">PTK0_IN_PD</span><span class="p">,</span> <span class="n">PTK0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PLCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050114</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">LCDD15_DV_D15</span><span class="p">,</span> <span class="n">PTL7_OUT</span><span class="p">,</span> <span class="n">PTL7_IN_PD</span><span class="p">,</span> <span class="n">PTL7_IN</span><span class="p">,</span>
		<span class="n">LCDD14_DV_D14</span><span class="p">,</span> <span class="n">PTL6_OUT</span><span class="p">,</span> <span class="n">PTL6_IN_PD</span><span class="p">,</span> <span class="n">PTL6_IN</span><span class="p">,</span>
		<span class="n">LCDD13_DV_D13</span><span class="p">,</span> <span class="n">PTL5_OUT</span><span class="p">,</span> <span class="n">PTL5_IN_PD</span><span class="p">,</span> <span class="n">PTL5_IN</span><span class="p">,</span>
		<span class="n">LCDD12_DV_D12</span><span class="p">,</span> <span class="n">PTL4_OUT</span><span class="p">,</span> <span class="n">PTL4_IN_PD</span><span class="p">,</span> <span class="n">PTL4_IN</span><span class="p">,</span>
		<span class="n">LCDD11_DV_D11</span><span class="p">,</span> <span class="n">PTL3_OUT</span><span class="p">,</span> <span class="n">PTL3_IN_PD</span><span class="p">,</span> <span class="n">PTL3_IN</span><span class="p">,</span>
		<span class="n">LCDD10_DV_D10</span><span class="p">,</span> <span class="n">PTL2_OUT</span><span class="p">,</span> <span class="n">PTL2_IN_PD</span><span class="p">,</span> <span class="n">PTL2_IN</span><span class="p">,</span>
		<span class="n">LCDD9_DV_D9</span><span class="p">,</span> <span class="n">PTL1_OUT</span><span class="p">,</span> <span class="n">PTL1_IN_PD</span><span class="p">,</span> <span class="n">PTL1_IN</span><span class="p">,</span>
		<span class="n">LCDD8_DV_D8</span><span class="p">,</span> <span class="n">PTL0_OUT</span><span class="p">,</span> <span class="n">PTL0_IN_PD</span><span class="p">,</span> <span class="n">PTL0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PMCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050116</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">LCDD7_DV_D7</span><span class="p">,</span> <span class="n">PTM7_OUT</span><span class="p">,</span> <span class="n">PTM7_IN_PD</span><span class="p">,</span> <span class="n">PTM7_IN</span><span class="p">,</span>
		<span class="n">LCDD6_DV_D6</span><span class="p">,</span> <span class="n">PTM6_OUT</span><span class="p">,</span> <span class="n">PTM6_IN_PD</span><span class="p">,</span> <span class="n">PTM6_IN</span><span class="p">,</span>
		<span class="n">LCDD5_DV_D5</span><span class="p">,</span> <span class="n">PTM5_OUT</span><span class="p">,</span> <span class="n">PTM5_IN_PD</span><span class="p">,</span> <span class="n">PTM5_IN</span><span class="p">,</span>
		<span class="n">LCDD4_DV_D4</span><span class="p">,</span> <span class="n">PTM4_OUT</span><span class="p">,</span> <span class="n">PTM4_IN_PD</span><span class="p">,</span> <span class="n">PTM4_IN</span><span class="p">,</span>
		<span class="n">LCDD3_DV_D3</span><span class="p">,</span> <span class="n">PTM3_OUT</span><span class="p">,</span> <span class="n">PTM3_IN_PD</span><span class="p">,</span> <span class="n">PTM3_IN</span><span class="p">,</span>
		<span class="n">LCDD2_DV_D2</span><span class="p">,</span> <span class="n">PTM2_OUT</span><span class="p">,</span> <span class="n">PTM2_IN_PD</span><span class="p">,</span> <span class="n">PTM2_IN</span><span class="p">,</span>
		<span class="n">LCDD1_DV_D1</span><span class="p">,</span> <span class="n">PTM1_OUT</span><span class="p">,</span> <span class="n">PTM1_IN_PD</span><span class="p">,</span> <span class="n">PTM1_IN</span><span class="p">,</span>
		<span class="n">LCDD0_DV_D0</span><span class="p">,</span> <span class="n">PTM0_OUT</span><span class="p">,</span> <span class="n">PTM0_IN_PD</span><span class="p">,</span> <span class="n">PTM0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PNCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050118</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">HPD63</span><span class="p">,</span> <span class="n">PTN7_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTN7_IN</span><span class="p">,</span>
		<span class="n">HPD62</span><span class="p">,</span> <span class="n">PTN6_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTN6_IN</span><span class="p">,</span>
		<span class="n">HPD61</span><span class="p">,</span> <span class="n">PTN5_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTN5_IN</span><span class="p">,</span>
		<span class="n">HPD60</span><span class="p">,</span> <span class="n">PTN4_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTN4_IN</span><span class="p">,</span>
		<span class="n">HPD59</span><span class="p">,</span> <span class="n">PTN3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTN3_IN</span><span class="p">,</span>
		<span class="n">HPD58</span><span class="p">,</span> <span class="n">PTN2_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTN2_IN</span><span class="p">,</span>
		<span class="n">HPD57</span><span class="p">,</span> <span class="n">PTN1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTN1_IN</span><span class="p">,</span>
		<span class="n">HPD56</span><span class="p">,</span> <span class="n">PTN0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTN0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PQCR&quot;</span><span class="p">,</span> <span class="mh">0xa405011a</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">SIOF0_SS2_SIM_RST</span><span class="p">,</span> <span class="n">PTQ6_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">SIOF0_SS1_TS_SPSYNC</span><span class="p">,</span> <span class="n">PTQ5_OUT</span><span class="p">,</span> <span class="n">PTQ5_IN_PD</span><span class="p">,</span> <span class="n">PTQ5_IN</span><span class="p">,</span>
		<span class="n">SIOF0_SYNC_TS_SDEN</span><span class="p">,</span> <span class="n">PTQ4_OUT</span><span class="p">,</span> <span class="n">PTQ4_IN_PD</span><span class="p">,</span> <span class="n">PTQ4_IN</span><span class="p">,</span>
		<span class="n">SIOF0_SCK_TS_SCK</span><span class="p">,</span> <span class="n">PTQ3_OUT</span><span class="p">,</span> <span class="n">PTQ3_IN_PD</span><span class="p">,</span> <span class="n">PTQ3_IN</span><span class="p">,</span>
		<span class="n">PTQ2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTQ2_IN_PD</span><span class="p">,</span> <span class="n">PTQ2_IN</span><span class="p">,</span>
		<span class="n">PTQ1</span><span class="p">,</span> <span class="n">PTQ1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTQ0</span><span class="p">,</span> <span class="n">PTQ0_OUT</span><span class="p">,</span> <span class="n">PTQ0_IN_PU</span><span class="p">,</span> <span class="n">PTQ0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PRCR&quot;</span><span class="p">,</span> <span class="mh">0xa405011c</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">LCDRD</span><span class="p">,</span> <span class="n">PTR4_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">CS6B_CE1B_LCDCS2</span><span class="p">,</span> <span class="n">PTR3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">WAIT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTR2_IN_PU</span><span class="p">,</span> <span class="n">PTR2_IN</span><span class="p">,</span>
		<span class="n">LCDDCK_LCDWR</span><span class="p">,</span> <span class="n">PTR1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">LCDVEPWC_LCDVEPWC2</span><span class="p">,</span> <span class="n">PTR0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PSCR&quot;</span><span class="p">,</span> <span class="mh">0xa405011e</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">SCIF0_CTS_SIUAISPD</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTS4_IN_PD</span><span class="p">,</span> <span class="n">PTS4_IN</span><span class="p">,</span>
		<span class="n">SCIF0_RTS_SIUAOSPD</span><span class="p">,</span> <span class="n">PTS3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">SCIF0_SCK_TPUTO</span><span class="p">,</span> <span class="n">PTS2_OUT</span><span class="p">,</span> <span class="n">PTS2_IN_PD</span><span class="p">,</span> <span class="n">PTS2_IN</span><span class="p">,</span>
		<span class="n">SCIF0_RXD</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTS1_IN_PD</span><span class="p">,</span> <span class="n">PTS1_IN</span><span class="p">,</span>
		<span class="n">SCIF0_TXD</span><span class="p">,</span> <span class="n">PTS0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PTCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050140</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">FOE_VIO_VD2</span><span class="p">,</span> <span class="n">PTT4_OUT</span><span class="p">,</span> <span class="n">PTT4_IN_PD</span><span class="p">,</span> <span class="n">PTT4_IN</span><span class="p">,</span>
		<span class="n">FWE</span><span class="p">,</span> <span class="n">PTT3_OUT</span><span class="p">,</span> <span class="n">PTT3_IN_PD</span><span class="p">,</span> <span class="n">PTT3_IN</span><span class="p">,</span>
		<span class="n">FSC</span><span class="p">,</span> <span class="n">PTT2_OUT</span><span class="p">,</span> <span class="n">PTT2_IN_PD</span><span class="p">,</span> <span class="n">PTT2_IN</span><span class="p">,</span>
		<span class="n">DREQ0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTT1_IN_PD</span><span class="p">,</span> <span class="n">PTT1_IN</span><span class="p">,</span>
		<span class="n">FCDE</span><span class="p">,</span> <span class="n">PTT0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PUCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050142</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">NAF2_VIO_D10</span><span class="p">,</span> <span class="n">PTU4_OUT</span><span class="p">,</span> <span class="n">PTU4_IN_PD</span><span class="p">,</span> <span class="n">PTU4_IN</span><span class="p">,</span>
		<span class="n">NAF1_VIO_D9</span><span class="p">,</span> <span class="n">PTU3_OUT</span><span class="p">,</span> <span class="n">PTU3_IN_PD</span><span class="p">,</span> <span class="n">PTU3_IN</span><span class="p">,</span>
		<span class="n">NAF0_VIO_D8</span><span class="p">,</span> <span class="n">PTU2_OUT</span><span class="p">,</span> <span class="n">PTU2_IN_PD</span><span class="p">,</span> <span class="n">PTU2_IN</span><span class="p">,</span>
		<span class="n">FRB_VIO_CLK2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTU1_IN_PD</span><span class="p">,</span> <span class="n">PTU1_IN</span><span class="p">,</span>
		<span class="n">FCE_VIO_HD2</span><span class="p">,</span> <span class="n">PTU0_OUT</span><span class="p">,</span> <span class="n">PTU0_IN_PD</span><span class="p">,</span> <span class="n">PTU0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PVCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050144</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">NAF7_VIO_D15</span><span class="p">,</span> <span class="n">PTV4_OUT</span><span class="p">,</span> <span class="n">PTV4_IN_PD</span><span class="p">,</span> <span class="n">PTV4_IN</span><span class="p">,</span>
		<span class="n">NAF6_VIO_D14</span><span class="p">,</span> <span class="n">PTV3_OUT</span><span class="p">,</span> <span class="n">PTV3_IN_PD</span><span class="p">,</span> <span class="n">PTV3_IN</span><span class="p">,</span>
		<span class="n">NAF5_VIO_D13</span><span class="p">,</span> <span class="n">PTV2_OUT</span><span class="p">,</span> <span class="n">PTV2_IN_PD</span><span class="p">,</span> <span class="n">PTV2_IN</span><span class="p">,</span>
		<span class="n">NAF4_VIO_D12</span><span class="p">,</span> <span class="n">PTV1_OUT</span><span class="p">,</span> <span class="n">PTV1_IN_PD</span><span class="p">,</span> <span class="n">PTV1_IN</span><span class="p">,</span>
		<span class="n">NAF3_VIO_D11</span><span class="p">,</span> <span class="n">PTV0_OUT</span><span class="p">,</span> <span class="n">PTV0_IN_PD</span><span class="p">,</span> <span class="n">PTV0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PWCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050146</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">VIO_FLD_SCIF2_CTS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTW6_IN_PD</span><span class="p">,</span> <span class="n">PTW6_IN</span><span class="p">,</span>
		<span class="n">VIO_CKO_SCIF2_RTS</span><span class="p">,</span> <span class="n">PTW5_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">VIO_STEX_SCIF2_SCK</span><span class="p">,</span> <span class="n">PTW4_OUT</span><span class="p">,</span> <span class="n">PTW4_IN_PD</span><span class="p">,</span> <span class="n">PTW4_IN</span><span class="p">,</span>
		<span class="n">VIO_STEM_SCIF2_TXD</span><span class="p">,</span> <span class="n">PTW3_OUT</span><span class="p">,</span> <span class="n">PTW3_IN_PD</span><span class="p">,</span> <span class="n">PTW3_IN</span><span class="p">,</span>
		<span class="n">VIO_HD_SCIF2_RXD</span><span class="p">,</span> <span class="n">PTW2_OUT</span><span class="p">,</span> <span class="n">PTW2_IN_PD</span><span class="p">,</span> <span class="n">PTW2_IN</span><span class="p">,</span>
		<span class="n">VIO_VD_SCIF1_CTS</span><span class="p">,</span> <span class="n">PTW1_OUT</span><span class="p">,</span> <span class="n">PTW1_IN_PD</span><span class="p">,</span> <span class="n">PTW1_IN</span><span class="p">,</span>
		<span class="n">VIO_CLK_SCIF1_RTS</span><span class="p">,</span> <span class="n">PTW0_OUT</span><span class="p">,</span> <span class="n">PTW0_IN_PD</span><span class="p">,</span> <span class="n">PTW0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PXCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050148</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">CS6A_CE2B</span><span class="p">,</span> <span class="n">PTX6_OUT</span><span class="p">,</span> <span class="n">PTX6_IN_PU</span><span class="p">,</span> <span class="n">PTX6_IN</span><span class="p">,</span>
		<span class="n">LCDD23</span><span class="p">,</span> <span class="n">PTX5_OUT</span><span class="p">,</span> <span class="n">PTX5_IN_PD</span><span class="p">,</span> <span class="n">PTX5_IN</span><span class="p">,</span>
		<span class="n">LCDD22</span><span class="p">,</span> <span class="n">PTX4_OUT</span><span class="p">,</span> <span class="n">PTX4_IN_PD</span><span class="p">,</span> <span class="n">PTX4_IN</span><span class="p">,</span>
		<span class="n">LCDD21</span><span class="p">,</span> <span class="n">PTX3_OUT</span><span class="p">,</span> <span class="n">PTX3_IN_PD</span><span class="p">,</span> <span class="n">PTX3_IN</span><span class="p">,</span>
		<span class="n">LCDD20</span><span class="p">,</span> <span class="n">PTX2_OUT</span><span class="p">,</span> <span class="n">PTX2_IN_PD</span><span class="p">,</span> <span class="n">PTX2_IN</span><span class="p">,</span>
		<span class="n">LCDD19_DV_CLKI</span><span class="p">,</span> <span class="n">PTX1_OUT</span><span class="p">,</span> <span class="n">PTX1_IN_PD</span><span class="p">,</span> <span class="n">PTX1_IN</span><span class="p">,</span>
		<span class="n">LCDD18_DV_CLK</span><span class="p">,</span> <span class="n">PTX0_OUT</span><span class="p">,</span> <span class="n">PTX0_IN_PD</span><span class="p">,</span> <span class="n">PTX0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PYCR&quot;</span><span class="p">,</span> <span class="mh">0xa405014a</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">KEYOUT5_IN5</span><span class="p">,</span> <span class="n">PTY5_OUT</span><span class="p">,</span> <span class="n">PTY5_IN_PU</span><span class="p">,</span> <span class="n">PTY5_IN</span><span class="p">,</span>
		<span class="n">KEYOUT4_IN6</span><span class="p">,</span> <span class="n">PTY4_OUT</span><span class="p">,</span> <span class="n">PTY4_IN_PU</span><span class="p">,</span> <span class="n">PTY4_IN</span><span class="p">,</span>
		<span class="n">KEYOUT3</span><span class="p">,</span> <span class="n">PTY3_OUT</span><span class="p">,</span> <span class="n">PTY3_IN_PU</span><span class="p">,</span> <span class="n">PTY3_IN</span><span class="p">,</span>
		<span class="n">KEYOUT2</span><span class="p">,</span> <span class="n">PTY2_OUT</span><span class="p">,</span> <span class="n">PTY2_IN_PU</span><span class="p">,</span> <span class="n">PTY2_IN</span><span class="p">,</span>
		<span class="n">KEYOUT1</span><span class="p">,</span> <span class="n">PTY1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">KEYOUT0</span><span class="p">,</span> <span class="n">PTY0_OUT</span><span class="p">,</span> <span class="n">PTY0_IN_PU</span><span class="p">,</span> <span class="n">PTY0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PZCR&quot;</span><span class="p">,</span> <span class="mh">0xa405014c</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">KEYIN4_IRQ7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTZ5_IN_PU</span><span class="p">,</span> <span class="n">PTZ5_IN</span><span class="p">,</span>
		<span class="n">KEYIN3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTZ4_IN_PU</span><span class="p">,</span> <span class="n">PTZ4_IN</span><span class="p">,</span>
		<span class="n">KEYIN2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTZ3_IN_PU</span><span class="p">,</span> <span class="n">PTZ3_IN</span><span class="p">,</span>
		<span class="n">KEYIN1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTZ2_IN_PU</span><span class="p">,</span> <span class="n">PTZ2_IN</span><span class="p">,</span>
		<span class="n">KEYIN0_IRQ6</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTZ1_IN_PU</span><span class="p">,</span> <span class="n">PTZ1_IN</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PSELA&quot;</span><span class="p">,</span> <span class="mh">0xa405014e</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PSA15_KEYIN0</span><span class="p">,</span> <span class="n">PSA15_IRQ6</span><span class="p">,</span>
		<span class="n">PSA14_KEYIN4</span><span class="p">,</span> <span class="n">PSA14_IRQ7</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSA9_IRQ4</span><span class="p">,</span> <span class="n">PSA9_BS</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSA4_IRQ2</span><span class="p">,</span> <span class="n">PSA4_SDHID2</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PSELB&quot;</span><span class="p">,</span> <span class="mh">0xa4050150</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PSB15_SIOTXD</span><span class="p">,</span> <span class="n">PSB15_SIUBOSLD</span><span class="p">,</span>
		<span class="n">PSB14_SIORXD</span><span class="p">,</span> <span class="n">PSB14_SIUBISLD</span><span class="p">,</span>
		<span class="n">PSB13_SIOD</span><span class="p">,</span> <span class="n">PSB13_SIUBILR</span><span class="p">,</span>
		<span class="n">PSB12_SIOSTRB0</span><span class="p">,</span> <span class="n">PSB12_SIUBIBT</span><span class="p">,</span>
		<span class="n">PSB11_SIOSTRB1</span><span class="p">,</span> <span class="n">PSB11_SIUBOLR</span><span class="p">,</span>
		<span class="n">PSB10_SIOSCK</span><span class="p">,</span> <span class="n">PSB10_SIUBOBT</span><span class="p">,</span>
		<span class="n">PSB9_SIOMCK</span><span class="p">,</span> <span class="n">PSB9_SIUMCKB</span><span class="p">,</span>
		<span class="n">PSB8_SIOF0_MCK</span><span class="p">,</span> <span class="n">PSB8_IRQ3</span><span class="p">,</span>
		<span class="n">PSB7_SIOF0_TXD</span><span class="p">,</span> <span class="n">PSB7_IRDA_OUT</span><span class="p">,</span>
		<span class="n">PSB6_SIOF0_RXD</span><span class="p">,</span> <span class="n">PSB6_IRDA_IN</span><span class="p">,</span>
		<span class="n">PSB5_SIOF0_SCK</span><span class="p">,</span> <span class="n">PSB5_TS_SCK</span><span class="p">,</span>
		<span class="n">PSB4_SIOF0_SYNC</span><span class="p">,</span> <span class="n">PSB4_TS_SDEN</span><span class="p">,</span>
		<span class="n">PSB3_SIOF0_SS1</span><span class="p">,</span> <span class="n">PSB3_TS_SPSYNC</span><span class="p">,</span>
		<span class="n">PSB2_SIOF0_SS2</span><span class="p">,</span> <span class="n">PSB2_SIM_RST</span><span class="p">,</span>
		<span class="n">PSB1_SIUMCKA</span><span class="p">,</span> <span class="n">PSB1_SIOF1_MCK</span><span class="p">,</span>
		<span class="n">PSB0_SIUAOSLD</span><span class="p">,</span> <span class="n">PSB0_SIOF1_TXD</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PSELC&quot;</span><span class="p">,</span> <span class="mh">0xa4050152</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PSC15_SIUAISLD</span><span class="p">,</span> <span class="n">PSC15_SIOF1_RXD</span><span class="p">,</span>
		<span class="n">PSC14_SIUAOBT</span><span class="p">,</span> <span class="n">PSC14_SIOF1_SCK</span><span class="p">,</span>
		<span class="n">PSC13_SIUAOLR</span><span class="p">,</span> <span class="n">PSC13_SIOF1_SYNC</span><span class="p">,</span>
		<span class="n">PSC12_SIUAIBT</span><span class="p">,</span> <span class="n">PSC12_SIOF1_SS1</span><span class="p">,</span>
		<span class="n">PSC11_SIUAILR</span><span class="p">,</span> <span class="n">PSC11_SIOF1_SS2</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSC0_NAF</span><span class="p">,</span> <span class="n">PSC0_VIO</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PSELD&quot;</span><span class="p">,</span> <span class="mh">0xa4050154</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSD13_VIO</span><span class="p">,</span> <span class="n">PSD13_SCIF2</span><span class="p">,</span>
		<span class="n">PSD12_VIO</span><span class="p">,</span> <span class="n">PSD12_SCIF1</span><span class="p">,</span>
		<span class="n">PSD11_VIO</span><span class="p">,</span> <span class="n">PSD11_SCIF1</span><span class="p">,</span>
		<span class="n">PSD10_VIO_D0</span><span class="p">,</span> <span class="n">PSD10_LCDLCLK</span><span class="p">,</span>
		<span class="n">PSD9_SIOMCK_SIUMCKB</span><span class="p">,</span> <span class="n">PSD9_SIUFCKB</span><span class="p">,</span>
		<span class="n">PSD8_SCIF0_SCK</span><span class="p">,</span> <span class="n">PSD8_TPUTO</span><span class="p">,</span>
		<span class="n">PSD7_SCIF0_RTS</span><span class="p">,</span> <span class="n">PSD7_SIUAOSPD</span><span class="p">,</span>
		<span class="n">PSD6_SCIF0_CTS</span><span class="p">,</span> <span class="n">PSD6_SIUAISPD</span><span class="p">,</span>
		<span class="n">PSD5_CS6B_CE1B</span><span class="p">,</span> <span class="n">PSD5_LCDCS2</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSD3_LCDVEPWC_LCDVCPWC</span><span class="p">,</span> <span class="n">PSD3_LCDVEPWC2_LCDVCPWC2</span><span class="p">,</span>
		<span class="n">PSD2_LCDDON</span><span class="p">,</span> <span class="n">PSD2_LCDDON2</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSD0_LCDD19_LCDD0</span><span class="p">,</span> <span class="n">PSD0_DV</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PSELE&quot;</span><span class="p">,</span> <span class="mh">0xa4050156</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PSE15_SIOF0_MCK_IRQ3</span><span class="p">,</span> <span class="n">PSE15_SIM_D</span><span class="p">,</span>
		<span class="n">PSE14_SIOF0_TXD_IRDA_OUT</span><span class="p">,</span> <span class="n">PSE14_SIM_CLK</span><span class="p">,</span>
		<span class="n">PSE13_SIOF0_RXD_IRDA_IN</span><span class="p">,</span> <span class="n">PSE13_TS_SDAT</span><span class="p">,</span>
		<span class="n">PSE12_LCDVSYN2</span><span class="p">,</span> <span class="n">PSE12_DACK</span><span class="p">,</span>
		<span class="n">PSE11_SIUMCKA_SIOF1_MCK</span><span class="p">,</span> <span class="n">PSE11_SIUFCKA</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSE3_FLCTL</span><span class="p">,</span> <span class="n">PSE3_VIO</span><span class="p">,</span>
		<span class="n">PSE2_NAF2</span><span class="p">,</span> <span class="n">PSE2_VIO_D10</span><span class="p">,</span>
		<span class="n">PSE1_NAF1</span><span class="p">,</span> <span class="n">PSE1_VIO_D9</span><span class="p">,</span>
		<span class="n">PSE0_NAF0</span><span class="p">,</span> <span class="n">PSE0_VIO_D8</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;HIZCRA&quot;</span><span class="p">,</span> <span class="mh">0xa4050158</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">HIZA14_KEYSC</span><span class="p">,</span> <span class="n">HIZA14_HIZ</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">HIZA10_NAF</span><span class="p">,</span> <span class="n">HIZA10_HIZ</span><span class="p">,</span>
		<span class="n">HIZA9_VIO</span><span class="p">,</span> <span class="n">HIZA9_HIZ</span><span class="p">,</span>
		<span class="n">HIZA8_LCDC</span><span class="p">,</span> <span class="n">HIZA8_HIZ</span><span class="p">,</span>
		<span class="n">HIZA7_LCDC</span><span class="p">,</span> <span class="n">HIZA7_HIZ</span><span class="p">,</span>
		<span class="n">HIZA6_LCDC</span><span class="p">,</span> <span class="n">HIZA6_HIZ</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;HIZCRB&quot;</span><span class="p">,</span> <span class="mh">0xa405015a</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">HIZB4_SIUA</span><span class="p">,</span> <span class="n">HIZB4_HIZ</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">HIZB1_VIO</span><span class="p">,</span> <span class="n">HIZB1_HIZ</span><span class="p">,</span>
		<span class="n">HIZB0_VIO</span><span class="p">,</span> <span class="n">HIZB0_HIZ</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;HIZCRC&quot;</span><span class="p">,</span> <span class="mh">0xa405015c</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">HIZC15_IRQ7</span><span class="p">,</span> <span class="n">HIZC15_HIZ</span><span class="p">,</span>
		<span class="n">HIZC14_IRQ6</span><span class="p">,</span> <span class="n">HIZC14_HIZ</span><span class="p">,</span>
		<span class="n">HIZC13_IRQ5</span><span class="p">,</span> <span class="n">HIZC13_HIZ</span><span class="p">,</span>
		<span class="n">HIZC12_IRQ4</span><span class="p">,</span> <span class="n">HIZC12_HIZ</span><span class="p">,</span>
		<span class="n">HIZC11_IRQ3</span><span class="p">,</span> <span class="n">HIZC11_HIZ</span><span class="p">,</span>
		<span class="n">HIZC10_IRQ2</span><span class="p">,</span> <span class="n">HIZC10_HIZ</span><span class="p">,</span>
		<span class="n">HIZC9_IRQ1</span><span class="p">,</span> <span class="n">HIZC9_HIZ</span><span class="p">,</span>
		<span class="n">HIZC8_IRQ0</span><span class="p">,</span> <span class="n">HIZC8_HIZ</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;MSELCRB&quot;</span><span class="p">,</span> <span class="mh">0xa4050182</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">MSELB9_VIO</span><span class="p">,</span> <span class="n">MSELB9_VIO2</span><span class="p">,</span>
		<span class="n">MSELB8_RGB</span><span class="p">,</span> <span class="n">MSELB8_SYS</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_data_reg</span> <span class="n">pinmux_data_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PADR&quot;</span><span class="p">,</span> <span class="mh">0xa4050120</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTA7_DATA</span><span class="p">,</span> <span class="n">PTA6_DATA</span><span class="p">,</span> <span class="n">PTA5_DATA</span><span class="p">,</span> <span class="n">PTA4_DATA</span><span class="p">,</span>
		<span class="n">PTA3_DATA</span><span class="p">,</span> <span class="n">PTA2_DATA</span><span class="p">,</span> <span class="n">PTA1_DATA</span><span class="p">,</span> <span class="n">PTA0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PBDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050122</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTB7_DATA</span><span class="p">,</span> <span class="n">PTB6_DATA</span><span class="p">,</span> <span class="n">PTB5_DATA</span><span class="p">,</span> <span class="n">PTB4_DATA</span><span class="p">,</span>
		<span class="n">PTB3_DATA</span><span class="p">,</span> <span class="n">PTB2_DATA</span><span class="p">,</span> <span class="n">PTB1_DATA</span><span class="p">,</span> <span class="n">PTB0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PCDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050124</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTC7_DATA</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTC5_DATA</span><span class="p">,</span> <span class="n">PTC4_DATA</span><span class="p">,</span>
		<span class="n">PTC3_DATA</span><span class="p">,</span> <span class="n">PTC2_DATA</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTC0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PDDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050126</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTD7_DATA</span><span class="p">,</span> <span class="n">PTD6_DATA</span><span class="p">,</span> <span class="n">PTD5_DATA</span><span class="p">,</span> <span class="n">PTD4_DATA</span><span class="p">,</span>
		<span class="n">PTD3_DATA</span><span class="p">,</span> <span class="n">PTD2_DATA</span><span class="p">,</span> <span class="n">PTD1_DATA</span><span class="p">,</span> <span class="n">PTD0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PEDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050128</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTE7_DATA</span><span class="p">,</span> <span class="n">PTE6_DATA</span><span class="p">,</span> <span class="n">PTE5_DATA</span><span class="p">,</span> <span class="n">PTE4_DATA</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTE1_DATA</span><span class="p">,</span> <span class="n">PTE0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PFDR&quot;</span><span class="p">,</span> <span class="mh">0xa405012a</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">PTF6_DATA</span><span class="p">,</span> <span class="n">PTF5_DATA</span><span class="p">,</span> <span class="n">PTF4_DATA</span><span class="p">,</span>
		<span class="n">PTF3_DATA</span><span class="p">,</span> <span class="n">PTF2_DATA</span><span class="p">,</span> <span class="n">PTF1_DATA</span><span class="p">,</span> <span class="n">PTF0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PGDR&quot;</span><span class="p">,</span> <span class="mh">0xa405012c</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTG4_DATA</span><span class="p">,</span>
		<span class="n">PTG3_DATA</span><span class="p">,</span> <span class="n">PTG2_DATA</span><span class="p">,</span> <span class="n">PTG1_DATA</span><span class="p">,</span> <span class="n">PTG0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PHDR&quot;</span><span class="p">,</span> <span class="mh">0xa405012e</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTH7_DATA</span><span class="p">,</span> <span class="n">PTH6_DATA</span><span class="p">,</span> <span class="n">PTH5_DATA</span><span class="p">,</span> <span class="n">PTH4_DATA</span><span class="p">,</span>
		<span class="n">PTH3_DATA</span><span class="p">,</span> <span class="n">PTH2_DATA</span><span class="p">,</span> <span class="n">PTH1_DATA</span><span class="p">,</span> <span class="n">PTH0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PJDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050130</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTJ7_DATA</span><span class="p">,</span> <span class="n">PTJ6_DATA</span><span class="p">,</span> <span class="n">PTJ5_DATA</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTJ1_DATA</span><span class="p">,</span> <span class="n">PTJ0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PKDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050132</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">PTK6_DATA</span><span class="p">,</span> <span class="n">PTK5_DATA</span><span class="p">,</span> <span class="n">PTK4_DATA</span><span class="p">,</span>
		<span class="n">PTK3_DATA</span><span class="p">,</span> <span class="n">PTK2_DATA</span><span class="p">,</span> <span class="n">PTK1_DATA</span><span class="p">,</span> <span class="n">PTK0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PLDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050134</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTL7_DATA</span><span class="p">,</span> <span class="n">PTL6_DATA</span><span class="p">,</span> <span class="n">PTL5_DATA</span><span class="p">,</span> <span class="n">PTL4_DATA</span><span class="p">,</span>
		<span class="n">PTL3_DATA</span><span class="p">,</span> <span class="n">PTL2_DATA</span><span class="p">,</span> <span class="n">PTL1_DATA</span><span class="p">,</span> <span class="n">PTL0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PMDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050136</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTM7_DATA</span><span class="p">,</span> <span class="n">PTM6_DATA</span><span class="p">,</span> <span class="n">PTM5_DATA</span><span class="p">,</span> <span class="n">PTM4_DATA</span><span class="p">,</span>
		<span class="n">PTM3_DATA</span><span class="p">,</span> <span class="n">PTM2_DATA</span><span class="p">,</span> <span class="n">PTM1_DATA</span><span class="p">,</span> <span class="n">PTM0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PNDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050138</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTN7_DATA</span><span class="p">,</span> <span class="n">PTN6_DATA</span><span class="p">,</span> <span class="n">PTN5_DATA</span><span class="p">,</span> <span class="n">PTN4_DATA</span><span class="p">,</span>
		<span class="n">PTN3_DATA</span><span class="p">,</span> <span class="n">PTN2_DATA</span><span class="p">,</span> <span class="n">PTN1_DATA</span><span class="p">,</span> <span class="n">PTN0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PQDR&quot;</span><span class="p">,</span> <span class="mh">0xa405013a</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">PTQ6_DATA</span><span class="p">,</span> <span class="n">PTQ5_DATA</span><span class="p">,</span> <span class="n">PTQ4_DATA</span><span class="p">,</span>
		<span class="n">PTQ3_DATA</span><span class="p">,</span> <span class="n">PTQ2_DATA</span><span class="p">,</span> <span class="n">PTQ1_DATA</span><span class="p">,</span> <span class="n">PTQ0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PRDR&quot;</span><span class="p">,</span> <span class="mh">0xa405013c</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTR4_DATA</span><span class="p">,</span>
		<span class="n">PTR3_DATA</span><span class="p">,</span> <span class="n">PTR2_DATA</span><span class="p">,</span> <span class="n">PTR1_DATA</span><span class="p">,</span> <span class="n">PTR0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PSDR&quot;</span><span class="p">,</span> <span class="mh">0xa405013e</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTS4_DATA</span><span class="p">,</span>
		<span class="n">PTS3_DATA</span><span class="p">,</span> <span class="n">PTS2_DATA</span><span class="p">,</span> <span class="n">PTS1_DATA</span><span class="p">,</span> <span class="n">PTS0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PTDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050160</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTT4_DATA</span><span class="p">,</span>
		<span class="n">PTT3_DATA</span><span class="p">,</span> <span class="n">PTT2_DATA</span><span class="p">,</span> <span class="n">PTT1_DATA</span><span class="p">,</span> <span class="n">PTT0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PUDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050162</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTU4_DATA</span><span class="p">,</span>
		<span class="n">PTU3_DATA</span><span class="p">,</span> <span class="n">PTU2_DATA</span><span class="p">,</span> <span class="n">PTU1_DATA</span><span class="p">,</span> <span class="n">PTU0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PVDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050164</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTV4_DATA</span><span class="p">,</span>
		<span class="n">PTV3_DATA</span><span class="p">,</span> <span class="n">PTV2_DATA</span><span class="p">,</span> <span class="n">PTV1_DATA</span><span class="p">,</span> <span class="n">PTV0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PWDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050166</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">PTW6_DATA</span><span class="p">,</span> <span class="n">PTW5_DATA</span><span class="p">,</span> <span class="n">PTW4_DATA</span><span class="p">,</span>
		<span class="n">PTW3_DATA</span><span class="p">,</span> <span class="n">PTW2_DATA</span><span class="p">,</span> <span class="n">PTW1_DATA</span><span class="p">,</span> <span class="n">PTW0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PXDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050168</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">PTX6_DATA</span><span class="p">,</span> <span class="n">PTX5_DATA</span><span class="p">,</span> <span class="n">PTX4_DATA</span><span class="p">,</span>
		<span class="n">PTX3_DATA</span><span class="p">,</span> <span class="n">PTX2_DATA</span><span class="p">,</span> <span class="n">PTX1_DATA</span><span class="p">,</span> <span class="n">PTX0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PYDR&quot;</span><span class="p">,</span> <span class="mh">0xa405016a</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">PTY6_DATA</span><span class="p">,</span> <span class="n">PTY5_DATA</span><span class="p">,</span> <span class="n">PTY4_DATA</span><span class="p">,</span>
		<span class="n">PTY3_DATA</span><span class="p">,</span> <span class="n">PTY2_DATA</span><span class="p">,</span> <span class="n">PTY1_DATA</span><span class="p">,</span> <span class="n">PTY0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PZDR&quot;</span><span class="p">,</span> <span class="mh">0xa405016c</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTZ5_DATA</span><span class="p">,</span> <span class="n">PTZ4_DATA</span><span class="p">,</span>
		<span class="n">PTZ3_DATA</span><span class="p">,</span> <span class="n">PTZ2_DATA</span><span class="p">,</span> <span class="n">PTZ1_DATA</span><span class="p">,</span> <span class="n">PTZ0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_info</span> <span class="n">sh7722_pinmux_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sh7722_pfc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reserved_id</span> <span class="o">=</span> <span class="n">PINMUX_RESERVED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_DATA_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_INPUT_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input_pd</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_PULLDOWN_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_INPUT_PULLDOWN_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input_pu</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_PULLUP_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_INPUT_PULLUP_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">output</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_OUTPUT_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">mark</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_MARK_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">function</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_FUNCTION_END</span> <span class="p">},</span>

	<span class="p">.</span><span class="n">first_gpio</span> <span class="o">=</span> <span class="n">GPIO_PTA7</span><span class="p">,</span>
	<span class="p">.</span><span class="n">last_gpio</span> <span class="o">=</span> <span class="n">GPIO_FN_KEYOUT5_IN5</span><span class="p">,</span>

	<span class="p">.</span><span class="n">gpios</span> <span class="o">=</span> <span class="n">pinmux_gpios</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cfg_regs</span> <span class="o">=</span> <span class="n">pinmux_config_regs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data_regs</span> <span class="o">=</span> <span class="n">pinmux_data_regs</span><span class="p">,</span>

	<span class="p">.</span><span class="n">gpio_data</span> <span class="o">=</span> <span class="n">pinmux_data</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_data_size</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pinmux_data</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">plat_pinmux_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">register_pinmux</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7722_pinmux_info</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">arch_initcall</span><span class="p">(</span><span class="n">plat_pinmux_setup</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
