vendor_name = ModelSim
source_file = 1, D:/Documents/CSC343_Summer2021/CSC343_Lab_1_ Schematic Capture digital circuits_Adil_Sum21/Adil_BasicTutorial.bdf
source_file = 1, D:/Documents/CSC343_Summer2021/CSC343_Lab_1_ Schematic Capture digital circuits_Adil_Sum21/Adil_BasicSymbol.bdf
source_file = 1, D:/Documents/CSC343_Summer2021/CSC343_Lab_1_ Schematic Capture digital circuits_Adil_Sum21/Adil_basictutorial_simulation.vwf
source_file = 1, D:/Documents/CSC343_Summer2021/CSC343_Lab_1_ Schematic Capture digital circuits_Adil_Sum21/mypins.txt
source_file = 1, D:/Documents/CSC343_Summer2021/CSC343_Lab_1_ Schematic Capture digital circuits_Adil_Sum21/Adil_BASIC_MUX_LPM.qip
source_file = 1, D:/Documents/CSC343_Summer2021/CSC343_Lab_1_ Schematic Capture digital circuits_Adil_Sum21/Adil_BASIC_MUX_LPM.vhd
source_file = 1, D:/Documents/CSC343_Summer2021/CSC343_Lab_1_ Schematic Capture digital circuits_Adil_Sum21/Adil_BasicTutorial.vhd
source_file = 1, i:/intel/fpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, i:/intel/fpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, i:/intel/fpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, i:/intel/fpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Documents/CSC343_Summer2021/CSC343_Lab_1_ Schematic Capture digital circuits_Adil_Sum21/db/BasicTutorial.cbx.xml
design_name = Adil_BasicSymbol
instance = comp, \Adil_OUT_Z~output , Adil_OUT_Z~output, Adil_BasicSymbol, 1
instance = comp, \Adil_IN_C~input , Adil_IN_C~input, Adil_BasicSymbol, 1
instance = comp, \Adil_IN_D~input , Adil_IN_D~input, Adil_BasicSymbol, 1
instance = comp, \Adil_IN_A~input , Adil_IN_A~input, Adil_BasicSymbol, 1
instance = comp, \Adil_IN_B~input , Adil_IN_B~input, Adil_BasicSymbol, 1
instance = comp, \Adil_Component|Adil_NOR , Adil_Component|Adil_NOR, Adil_BasicSymbol, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, Adil_BasicSymbol, 1
