/**
 * @file    peripherals/pic16f87xa_usart.h
 * @brief   USART driver — async + sync master/slave.
 *
 * @details
 *   Source: DS39582B §10.0, Registers 10-1 (TXSTA) and 10-2 (RCSTA),
 *   §10.1 (BRG), Table 10-1 (baud-rate formulas).
 *
 *   Wiring on the part:
 *     - Asynchronous full-duplex (TX on RC6, RX on RC7).
 *     - Synchronous master (clock on RC6, data on RC7).
 *     - Synchronous slave (clock on RC6, data on RC7, both input).
 *     - 8-bit or 9-bit data.
 *     - Address-detect mode (9-bit async with ADDEN).
 *
 *   Reset state (DS39582B Table 14-6):
 *     - TXSTA = 0000 -010 (TRMT=1, others 0)
 *     - RCSTA = 0000 000x
 *     - SPBRG = 0000 0000
 *
 *   Only one USART instance exists on the PIC16F87XA.
 */

#ifndef PIC16F87XA_USART_H
#define PIC16F87XA_USART_H

#include "pic16f87xa.h"
#include "pic16f87xa_sfr.h"

/**
 * @brief USART mode (TXSTA<SYNC>, DS39582B Register 10-1).
 */
typedef enum {
    USART_MODE_ASYNCHRONOUS  = 0x0U,   /**< SYNC = 0. */
    USART_MODE_SYNCHRONOUS   = 0x1U,   /**< SYNC = 1. */
} USART_ModeTypeDef;

/**
 * @brief Synchronous clock source (TXSTA<CSRC>, Register 10-1).
 *        Only meaningful in synchronous mode; ignored otherwise.
 */
typedef enum {
    USART_CLOCK_SLAVE        = 0x0U,   /**< CSRC = 0 — clock from external. */
    USART_CLOCK_MASTER       = 0x1U,   /**< CSRC = 1 — clock from BRG. */
} USART_ClockSourceTypeDef;

/**
 * @brief High/low baud-rate divisor (TXSTA<BRGH>, DS39582B §10.1).
 *        Async mode only. Synchronous mode always uses /4.
 */
typedef enum {
    USART_BRGH_LOW           = 0x0U,   /**< BRGH = 0 — divisor 64. */
    USART_BRGH_HIGH          = 0x1U,   /**< BRGH = 1 — divisor 16. */
} USART_BaudRateHighTypeDef;

/**
 * @brief Receive / transmit data width (RCSTA<RX9>, TXSTA<TX9>).
 */
typedef enum {
    USART_DATA_8BITS         = 0x0U,
    USART_DATA_9BITS         = 0x1U,
} USART_DataWidthTypeDef;

/**
 * @brief Compute the SPBRG value for a desired baud rate.
 *
 *   Async: rate = FOSC / (64 × (X+1))  (BRGH=0)
 *          rate = FOSC / (16 × (X+1))  (BRGH=1)
 *   Sync:  rate = FOSC / (4  × (X+1))
 *
 * Returns 0..255 (the SPBRG range), or 0xFFFF if the requested baud
 * rate is unattainable (X would have to exceed 255).
 */
uint16_t USART_ComputeSPBRG(uint32_t fosc_hz, uint32_t baud,
                            USART_ModeTypeDef mode,
                            USART_BaudRateHighTypeDef brgh);

/** Driver handle (Cube-style). */
typedef struct {
    USART_ModeTypeDef          Mode;
    USART_ClockSourceTypeDef   ClockSource;
    USART_BaudRateHighTypeDef  BaudHigh;
    USART_DataWidthTypeDef     DataWidth;
    uint8_t                    SPBRG;        /**< 0..255 — pre-computed. */
    /** @brief  Optional TX-complete callback (fires on TXIF). */
    void (*TxCpltCallback)(void);
    /** @brief  Optional RX-complete callback (fires on RCIF). */
    void (*RxCpltCallback)(uint8_t data);
} USART_HandleTypeDef;

#define USART_HANDLE_DEFAULT {                                          \
    .Mode          = USART_MODE_ASYNCHRONOUS,                           \
    .ClockSource   = USART_CLOCK_MASTER,                                \
    .BaudHigh      = USART_BRGH_HIGH,                                   \
    .DataWidth     = USART_DATA_8BITS,                                  \
    .SPBRG         = 0,                                                 \
    .TxCpltCallback = NULL,                                            \
    .RxCpltCallback = NULL,                                            \
}

/* ───────────────────────── init / deinit ────────────────────────── */

PIC16F87XA_StatusTypeDef HAL_USART_Init(const USART_HandleTypeDef *h);
PIC16F87XA_StatusTypeDef HAL_USART_DeInit(void);

/* ───────────────────────── transmit ──────────────────────────────── */

/**
 * @brief  Write one byte to TXREG. The write:
 *    - loads the byte into the TSR if it's empty (back-to-back transfer),
 *    - else parks it in TXREG until TSR drains,
 *    - sets TXIF = 0 (TXIF is read-only, cleared on TXREG write).
 *
 * @note   TXIF is NOT cleared by reading — only by writing TXREG.
 *         DS39582B §10.2.1.
 */
void HAL_USART_Transmit(uint8_t data);

/** Read the 9th bit (TX9D) just transmitted. */
uint8_t HAL_USART_GetTX9D(void);

/** Set the 9th bit to send NEXT. Must be set BEFORE writing TXREG. */
void HAL_USART_SetTX9D(uint8_t bit9);

/** Returns 1 if the TSR is empty (TRMT = 1). */
uint8_t HAL_USART_IsTxShiftRegisterEmpty(void);

/* ───────────────────────── receive ──────────────────────────────── */

/**
 * @brief  Read the latest byte from RCREG. Reading:
 *    - clears RCIF,
 *    - advances the 2-deep FIFO.
 */
uint8_t HAL_USART_Receive(void);

/** Read RX9D — the 9th bit of the most recently received byte. */
uint8_t HAL_USART_GetRX9D(void);

/* ───────────────────────── interrupts ───────────────────────────── */

/** Weak USART RX ISR — override in user code. */
void USART_RX_IRQHandler(void) PIC16F87XA_WEAK;
/** Weak USART TX ISR — override in user code. */
void USART_TX_IRQHandler(void) PIC16F87XA_WEAK;

#endif /* PIC16F87XA_USART_H */
