#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23560c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2356250 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x23472d0 .functor NOT 1, L_0x23b55e0, C4<0>, C4<0>, C4<0>;
L_0x23b53c0 .functor XOR 2, L_0x23b5280, L_0x23b5320, C4<00>, C4<00>;
L_0x23b54d0 .functor XOR 2, L_0x23b53c0, L_0x23b5430, C4<00>, C4<00>;
v0x23ac3d0_0 .net *"_ivl_10", 1 0, L_0x23b5430;  1 drivers
v0x23ac4d0_0 .net *"_ivl_12", 1 0, L_0x23b54d0;  1 drivers
v0x23ac5b0_0 .net *"_ivl_2", 1 0, L_0x23af790;  1 drivers
v0x23ac670_0 .net *"_ivl_4", 1 0, L_0x23b5280;  1 drivers
v0x23ac750_0 .net *"_ivl_6", 1 0, L_0x23b5320;  1 drivers
v0x23ac880_0 .net *"_ivl_8", 1 0, L_0x23b53c0;  1 drivers
v0x23ac960_0 .net "a", 0 0, v0x23a6b50_0;  1 drivers
v0x23aca00_0 .net "b", 0 0, v0x23a6bf0_0;  1 drivers
v0x23acaa0_0 .net "c", 0 0, v0x23a6c90_0;  1 drivers
v0x23acb40_0 .var "clk", 0 0;
v0x23acbe0_0 .net "d", 0 0, v0x23a6dd0_0;  1 drivers
v0x23acc80_0 .net "out_pos_dut", 0 0, L_0x23b4ec0;  1 drivers
v0x23acd20_0 .net "out_pos_ref", 0 0, L_0x23ae250;  1 drivers
v0x23acdc0_0 .net "out_sop_dut", 0 0, L_0x23af1b0;  1 drivers
v0x23ace60_0 .net "out_sop_ref", 0 0, L_0x2381300;  1 drivers
v0x23acf00_0 .var/2u "stats1", 223 0;
v0x23acfa0_0 .var/2u "strobe", 0 0;
v0x23ad040_0 .net "tb_match", 0 0, L_0x23b55e0;  1 drivers
v0x23ad110_0 .net "tb_mismatch", 0 0, L_0x23472d0;  1 drivers
v0x23ad1b0_0 .net "wavedrom_enable", 0 0, v0x23a70a0_0;  1 drivers
v0x23ad280_0 .net "wavedrom_title", 511 0, v0x23a7140_0;  1 drivers
L_0x23af790 .concat [ 1 1 0 0], L_0x23ae250, L_0x2381300;
L_0x23b5280 .concat [ 1 1 0 0], L_0x23ae250, L_0x2381300;
L_0x23b5320 .concat [ 1 1 0 0], L_0x23b4ec0, L_0x23af1b0;
L_0x23b5430 .concat [ 1 1 0 0], L_0x23ae250, L_0x2381300;
L_0x23b55e0 .cmp/eeq 2, L_0x23af790, L_0x23b54d0;
S_0x23563e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2356250;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x23476b0 .functor AND 1, v0x23a6c90_0, v0x23a6dd0_0, C4<1>, C4<1>;
L_0x2347a90 .functor NOT 1, v0x23a6b50_0, C4<0>, C4<0>, C4<0>;
L_0x2347e70 .functor NOT 1, v0x23a6bf0_0, C4<0>, C4<0>, C4<0>;
L_0x23480f0 .functor AND 1, L_0x2347a90, L_0x2347e70, C4<1>, C4<1>;
L_0x2360cd0 .functor AND 1, L_0x23480f0, v0x23a6c90_0, C4<1>, C4<1>;
L_0x2381300 .functor OR 1, L_0x23476b0, L_0x2360cd0, C4<0>, C4<0>;
L_0x23ad6d0 .functor NOT 1, v0x23a6bf0_0, C4<0>, C4<0>, C4<0>;
L_0x23ad740 .functor OR 1, L_0x23ad6d0, v0x23a6dd0_0, C4<0>, C4<0>;
L_0x23ad850 .functor AND 1, v0x23a6c90_0, L_0x23ad740, C4<1>, C4<1>;
L_0x23ad910 .functor NOT 1, v0x23a6b50_0, C4<0>, C4<0>, C4<0>;
L_0x23ad9e0 .functor OR 1, L_0x23ad910, v0x23a6bf0_0, C4<0>, C4<0>;
L_0x23ada50 .functor AND 1, L_0x23ad850, L_0x23ad9e0, C4<1>, C4<1>;
L_0x23adbd0 .functor NOT 1, v0x23a6bf0_0, C4<0>, C4<0>, C4<0>;
L_0x23adc40 .functor OR 1, L_0x23adbd0, v0x23a6dd0_0, C4<0>, C4<0>;
L_0x23adb60 .functor AND 1, v0x23a6c90_0, L_0x23adc40, C4<1>, C4<1>;
L_0x23addd0 .functor NOT 1, v0x23a6b50_0, C4<0>, C4<0>, C4<0>;
L_0x23aded0 .functor OR 1, L_0x23addd0, v0x23a6dd0_0, C4<0>, C4<0>;
L_0x23adf90 .functor AND 1, L_0x23adb60, L_0x23aded0, C4<1>, C4<1>;
L_0x23ae140 .functor XNOR 1, L_0x23ada50, L_0x23adf90, C4<0>, C4<0>;
v0x2346c00_0 .net *"_ivl_0", 0 0, L_0x23476b0;  1 drivers
v0x2347000_0 .net *"_ivl_12", 0 0, L_0x23ad6d0;  1 drivers
v0x23473e0_0 .net *"_ivl_14", 0 0, L_0x23ad740;  1 drivers
v0x23477c0_0 .net *"_ivl_16", 0 0, L_0x23ad850;  1 drivers
v0x2347ba0_0 .net *"_ivl_18", 0 0, L_0x23ad910;  1 drivers
v0x2347f80_0 .net *"_ivl_2", 0 0, L_0x2347a90;  1 drivers
v0x2348200_0 .net *"_ivl_20", 0 0, L_0x23ad9e0;  1 drivers
v0x23a50c0_0 .net *"_ivl_24", 0 0, L_0x23adbd0;  1 drivers
v0x23a51a0_0 .net *"_ivl_26", 0 0, L_0x23adc40;  1 drivers
v0x23a5280_0 .net *"_ivl_28", 0 0, L_0x23adb60;  1 drivers
v0x23a5360_0 .net *"_ivl_30", 0 0, L_0x23addd0;  1 drivers
v0x23a5440_0 .net *"_ivl_32", 0 0, L_0x23aded0;  1 drivers
v0x23a5520_0 .net *"_ivl_36", 0 0, L_0x23ae140;  1 drivers
L_0x7fa8cfa8b018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x23a55e0_0 .net *"_ivl_38", 0 0, L_0x7fa8cfa8b018;  1 drivers
v0x23a56c0_0 .net *"_ivl_4", 0 0, L_0x2347e70;  1 drivers
v0x23a57a0_0 .net *"_ivl_6", 0 0, L_0x23480f0;  1 drivers
v0x23a5880_0 .net *"_ivl_8", 0 0, L_0x2360cd0;  1 drivers
v0x23a5960_0 .net "a", 0 0, v0x23a6b50_0;  alias, 1 drivers
v0x23a5a20_0 .net "b", 0 0, v0x23a6bf0_0;  alias, 1 drivers
v0x23a5ae0_0 .net "c", 0 0, v0x23a6c90_0;  alias, 1 drivers
v0x23a5ba0_0 .net "d", 0 0, v0x23a6dd0_0;  alias, 1 drivers
v0x23a5c60_0 .net "out_pos", 0 0, L_0x23ae250;  alias, 1 drivers
v0x23a5d20_0 .net "out_sop", 0 0, L_0x2381300;  alias, 1 drivers
v0x23a5de0_0 .net "pos0", 0 0, L_0x23ada50;  1 drivers
v0x23a5ea0_0 .net "pos1", 0 0, L_0x23adf90;  1 drivers
L_0x23ae250 .functor MUXZ 1, L_0x7fa8cfa8b018, L_0x23ada50, L_0x23ae140, C4<>;
S_0x23a6020 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2356250;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x23a6b50_0 .var "a", 0 0;
v0x23a6bf0_0 .var "b", 0 0;
v0x23a6c90_0 .var "c", 0 0;
v0x23a6d30_0 .net "clk", 0 0, v0x23acb40_0;  1 drivers
v0x23a6dd0_0 .var "d", 0 0;
v0x23a6ec0_0 .var/2u "fail", 0 0;
v0x23a6f60_0 .var/2u "fail1", 0 0;
v0x23a7000_0 .net "tb_match", 0 0, L_0x23b55e0;  alias, 1 drivers
v0x23a70a0_0 .var "wavedrom_enable", 0 0;
v0x23a7140_0 .var "wavedrom_title", 511 0;
E_0x2354a30/0 .event negedge, v0x23a6d30_0;
E_0x2354a30/1 .event posedge, v0x23a6d30_0;
E_0x2354a30 .event/or E_0x2354a30/0, E_0x2354a30/1;
S_0x23a6350 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x23a6020;
 .timescale -12 -12;
v0x23a6590_0 .var/2s "i", 31 0;
E_0x23548d0 .event posedge, v0x23a6d30_0;
S_0x23a6690 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x23a6020;
 .timescale -12 -12;
v0x23a6890_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23a6970 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x23a6020;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23a7320 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2356250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x23ae400 .functor NOT 1, v0x23a6bf0_0, C4<0>, C4<0>, C4<0>;
L_0x23ae5a0 .functor AND 1, v0x23a6b50_0, L_0x23ae400, C4<1>, C4<1>;
L_0x23ae680 .functor NOT 1, v0x23a6c90_0, C4<0>, C4<0>, C4<0>;
L_0x23ae800 .functor AND 1, L_0x23ae5a0, L_0x23ae680, C4<1>, C4<1>;
L_0x23ae940 .functor NOT 1, v0x23a6dd0_0, C4<0>, C4<0>, C4<0>;
L_0x23aeac0 .functor AND 1, L_0x23ae800, L_0x23ae940, C4<1>, C4<1>;
L_0x23aec10 .functor NOT 1, v0x23a6b50_0, C4<0>, C4<0>, C4<0>;
L_0x23aed90 .functor AND 1, L_0x23aec10, v0x23a6bf0_0, C4<1>, C4<1>;
L_0x23aeea0 .functor AND 1, L_0x23aed90, v0x23a6c90_0, C4<1>, C4<1>;
L_0x23aef60 .functor AND 1, L_0x23aeea0, v0x23a6dd0_0, C4<1>, C4<1>;
L_0x23af080 .functor OR 1, L_0x23aeac0, L_0x23aef60, C4<0>, C4<0>;
L_0x23af140 .functor AND 1, v0x23a6b50_0, v0x23a6bf0_0, C4<1>, C4<1>;
L_0x23af220 .functor AND 1, L_0x23af140, v0x23a6c90_0, C4<1>, C4<1>;
L_0x23af2e0 .functor AND 1, L_0x23af220, v0x23a6dd0_0, C4<1>, C4<1>;
L_0x23af1b0 .functor OR 1, L_0x23af080, L_0x23af2e0, C4<0>, C4<0>;
L_0x23af510 .functor NOT 1, v0x23a6b50_0, C4<0>, C4<0>, C4<0>;
L_0x23af610 .functor NOT 1, v0x23a6bf0_0, C4<0>, C4<0>, C4<0>;
L_0x23af680 .functor OR 1, L_0x23af510, L_0x23af610, C4<0>, C4<0>;
L_0x23af830 .functor NOT 1, v0x23a6c90_0, C4<0>, C4<0>, C4<0>;
L_0x23af8a0 .functor OR 1, L_0x23af680, L_0x23af830, C4<0>, C4<0>;
L_0x23afa60 .functor NOT 1, v0x23a6dd0_0, C4<0>, C4<0>, C4<0>;
L_0x23afad0 .functor OR 1, L_0x23af8a0, L_0x23afa60, C4<0>, C4<0>;
L_0x23afca0 .functor NOT 1, v0x23a6b50_0, C4<0>, C4<0>, C4<0>;
L_0x23afd10 .functor NOT 1, v0x23a6bf0_0, C4<0>, C4<0>, C4<0>;
L_0x23afe50 .functor OR 1, L_0x23afca0, L_0x23afd10, C4<0>, C4<0>;
L_0x23aff60 .functor NOT 1, v0x23a6c90_0, C4<0>, C4<0>, C4<0>;
L_0x23b00b0 .functor OR 1, L_0x23afe50, L_0x23aff60, C4<0>, C4<0>;
L_0x23b01c0 .functor OR 1, L_0x23b00b0, v0x23a6dd0_0, C4<0>, C4<0>;
L_0x23b0370 .functor AND 1, L_0x23afad0, L_0x23b01c0, C4<1>, C4<1>;
L_0x23b0480 .functor NOT 1, v0x23a6b50_0, C4<0>, C4<0>, C4<0>;
L_0x23b05f0 .functor NOT 1, v0x23a6bf0_0, C4<0>, C4<0>, C4<0>;
L_0x23b0660 .functor OR 1, L_0x23b0480, L_0x23b05f0, C4<0>, C4<0>;
L_0x23b0880 .functor OR 1, L_0x23b0660, v0x23a6c90_0, C4<0>, C4<0>;
L_0x23b0940 .functor NOT 1, v0x23a6dd0_0, C4<0>, C4<0>, C4<0>;
L_0x23b0ad0 .functor OR 1, L_0x23b0880, L_0x23b0940, C4<0>, C4<0>;
L_0x23b0be0 .functor AND 1, L_0x23b0370, L_0x23b0ad0, C4<1>, C4<1>;
L_0x23b0e20 .functor NOT 1, v0x23a6b50_0, C4<0>, C4<0>, C4<0>;
L_0x23b0e90 .functor NOT 1, v0x23a6bf0_0, C4<0>, C4<0>, C4<0>;
L_0x23b0cf0 .functor OR 1, L_0x23b0e20, L_0x23b0e90, C4<0>, C4<0>;
L_0x23b1040 .functor OR 1, L_0x23b0cf0, v0x23a6c90_0, C4<0>, C4<0>;
L_0x23b1250 .functor OR 1, L_0x23b1040, v0x23a6dd0_0, C4<0>, C4<0>;
L_0x23b1310 .functor AND 1, L_0x23b0be0, L_0x23b1250, C4<1>, C4<1>;
L_0x23b1580 .functor NOT 1, v0x23a6b50_0, C4<0>, C4<0>, C4<0>;
L_0x23b15f0 .functor OR 1, L_0x23b1580, v0x23a6bf0_0, C4<0>, C4<0>;
L_0x23b1820 .functor NOT 1, v0x23a6c90_0, C4<0>, C4<0>, C4<0>;
L_0x23b1890 .functor OR 1, L_0x23b15f0, L_0x23b1820, C4<0>, C4<0>;
L_0x23b1b20 .functor NOT 1, v0x23a6dd0_0, C4<0>, C4<0>, C4<0>;
L_0x23b1b90 .functor OR 1, L_0x23b1890, L_0x23b1b20, C4<0>, C4<0>;
L_0x23b1e30 .functor AND 1, L_0x23b1310, L_0x23b1b90, C4<1>, C4<1>;
L_0x23b1f40 .functor NOT 1, v0x23a6b50_0, C4<0>, C4<0>, C4<0>;
L_0x23b2150 .functor OR 1, L_0x23b1f40, v0x23a6bf0_0, C4<0>, C4<0>;
L_0x23b2210 .functor NOT 1, v0x23a6c90_0, C4<0>, C4<0>, C4<0>;
L_0x23b2640 .functor OR 1, L_0x23b2150, L_0x23b2210, C4<0>, C4<0>;
L_0x23b2750 .functor OR 1, L_0x23b2640, v0x23a6dd0_0, C4<0>, C4<0>;
L_0x23b2be0 .functor AND 1, L_0x23b1e30, L_0x23b2750, C4<1>, C4<1>;
L_0x23b2cf0 .functor NOT 1, v0x23a6b50_0, C4<0>, C4<0>, C4<0>;
L_0x23b3140 .functor OR 1, L_0x23b2cf0, v0x23a6bf0_0, C4<0>, C4<0>;
L_0x23b3200 .functor OR 1, L_0x23b3140, v0x23a6c90_0, C4<0>, C4<0>;
L_0x23b34a0 .functor NOT 1, v0x23a6dd0_0, C4<0>, C4<0>, C4<0>;
L_0x23b3510 .functor OR 1, L_0x23b3200, L_0x23b34a0, C4<0>, C4<0>;
L_0x23b3810 .functor AND 1, L_0x23b2be0, L_0x23b3510, C4<1>, C4<1>;
L_0x23b3920 .functor NOT 1, v0x23a6bf0_0, C4<0>, C4<0>, C4<0>;
L_0x23b3b90 .functor OR 1, v0x23a6b50_0, L_0x23b3920, C4<0>, C4<0>;
L_0x23b3c50 .functor NOT 1, v0x23a6c90_0, C4<0>, C4<0>, C4<0>;
L_0x23b3ed0 .functor OR 1, L_0x23b3b90, L_0x23b3c50, C4<0>, C4<0>;
L_0x23b3fe0 .functor NOT 1, v0x23a6dd0_0, C4<0>, C4<0>, C4<0>;
L_0x23b4270 .functor OR 1, L_0x23b3ed0, L_0x23b3fe0, C4<0>, C4<0>;
L_0x23b4380 .functor AND 1, L_0x23b3810, L_0x23b4270, C4<1>, C4<1>;
L_0x23b46c0 .functor NOT 1, v0x23a6bf0_0, C4<0>, C4<0>, C4<0>;
L_0x23b4730 .functor OR 1, v0x23a6b50_0, L_0x23b46c0, C4<0>, C4<0>;
L_0x23b4a30 .functor NOT 1, v0x23a6c90_0, C4<0>, C4<0>, C4<0>;
L_0x23b4aa0 .functor OR 1, L_0x23b4730, L_0x23b4a30, C4<0>, C4<0>;
L_0x23b4e00 .functor OR 1, L_0x23b4aa0, v0x23a6dd0_0, C4<0>, C4<0>;
L_0x23b4ec0 .functor AND 1, L_0x23b4380, L_0x23b4e00, C4<1>, C4<1>;
v0x23a74e0_0 .net *"_ivl_0", 0 0, L_0x23ae400;  1 drivers
v0x23a75c0_0 .net *"_ivl_10", 0 0, L_0x23aeac0;  1 drivers
v0x23a76a0_0 .net *"_ivl_100", 0 0, L_0x23b2150;  1 drivers
v0x23a7790_0 .net *"_ivl_102", 0 0, L_0x23b2210;  1 drivers
v0x23a7870_0 .net *"_ivl_104", 0 0, L_0x23b2640;  1 drivers
v0x23a79a0_0 .net *"_ivl_106", 0 0, L_0x23b2750;  1 drivers
v0x23a7a80_0 .net *"_ivl_108", 0 0, L_0x23b2be0;  1 drivers
v0x23a7b60_0 .net *"_ivl_110", 0 0, L_0x23b2cf0;  1 drivers
v0x23a7c40_0 .net *"_ivl_112", 0 0, L_0x23b3140;  1 drivers
v0x23a7db0_0 .net *"_ivl_114", 0 0, L_0x23b3200;  1 drivers
v0x23a7e90_0 .net *"_ivl_116", 0 0, L_0x23b34a0;  1 drivers
v0x23a7f70_0 .net *"_ivl_118", 0 0, L_0x23b3510;  1 drivers
v0x23a8050_0 .net *"_ivl_12", 0 0, L_0x23aec10;  1 drivers
v0x23a8130_0 .net *"_ivl_120", 0 0, L_0x23b3810;  1 drivers
v0x23a8210_0 .net *"_ivl_122", 0 0, L_0x23b3920;  1 drivers
v0x23a82f0_0 .net *"_ivl_124", 0 0, L_0x23b3b90;  1 drivers
v0x23a83d0_0 .net *"_ivl_126", 0 0, L_0x23b3c50;  1 drivers
v0x23a85c0_0 .net *"_ivl_128", 0 0, L_0x23b3ed0;  1 drivers
v0x23a86a0_0 .net *"_ivl_130", 0 0, L_0x23b3fe0;  1 drivers
v0x23a8780_0 .net *"_ivl_132", 0 0, L_0x23b4270;  1 drivers
v0x23a8860_0 .net *"_ivl_134", 0 0, L_0x23b4380;  1 drivers
v0x23a8940_0 .net *"_ivl_136", 0 0, L_0x23b46c0;  1 drivers
v0x23a8a20_0 .net *"_ivl_138", 0 0, L_0x23b4730;  1 drivers
v0x23a8b00_0 .net *"_ivl_14", 0 0, L_0x23aed90;  1 drivers
v0x23a8be0_0 .net *"_ivl_140", 0 0, L_0x23b4a30;  1 drivers
v0x23a8cc0_0 .net *"_ivl_142", 0 0, L_0x23b4aa0;  1 drivers
v0x23a8da0_0 .net *"_ivl_144", 0 0, L_0x23b4e00;  1 drivers
v0x23a8e80_0 .net *"_ivl_16", 0 0, L_0x23aeea0;  1 drivers
v0x23a8f60_0 .net *"_ivl_18", 0 0, L_0x23aef60;  1 drivers
v0x23a9040_0 .net *"_ivl_2", 0 0, L_0x23ae5a0;  1 drivers
v0x23a9120_0 .net *"_ivl_20", 0 0, L_0x23af080;  1 drivers
v0x23a9200_0 .net *"_ivl_22", 0 0, L_0x23af140;  1 drivers
v0x23a92e0_0 .net *"_ivl_24", 0 0, L_0x23af220;  1 drivers
v0x23a95d0_0 .net *"_ivl_26", 0 0, L_0x23af2e0;  1 drivers
v0x23a96b0_0 .net *"_ivl_30", 0 0, L_0x23af510;  1 drivers
v0x23a9790_0 .net *"_ivl_32", 0 0, L_0x23af610;  1 drivers
v0x23a9870_0 .net *"_ivl_34", 0 0, L_0x23af680;  1 drivers
v0x23a9950_0 .net *"_ivl_36", 0 0, L_0x23af830;  1 drivers
v0x23a9a30_0 .net *"_ivl_38", 0 0, L_0x23af8a0;  1 drivers
v0x23a9b10_0 .net *"_ivl_4", 0 0, L_0x23ae680;  1 drivers
v0x23a9bf0_0 .net *"_ivl_40", 0 0, L_0x23afa60;  1 drivers
v0x23a9cd0_0 .net *"_ivl_42", 0 0, L_0x23afad0;  1 drivers
v0x23a9db0_0 .net *"_ivl_44", 0 0, L_0x23afca0;  1 drivers
v0x23a9e90_0 .net *"_ivl_46", 0 0, L_0x23afd10;  1 drivers
v0x23a9f70_0 .net *"_ivl_48", 0 0, L_0x23afe50;  1 drivers
v0x23aa050_0 .net *"_ivl_50", 0 0, L_0x23aff60;  1 drivers
v0x23aa130_0 .net *"_ivl_52", 0 0, L_0x23b00b0;  1 drivers
v0x23aa210_0 .net *"_ivl_54", 0 0, L_0x23b01c0;  1 drivers
v0x23aa2f0_0 .net *"_ivl_56", 0 0, L_0x23b0370;  1 drivers
v0x23aa3d0_0 .net *"_ivl_58", 0 0, L_0x23b0480;  1 drivers
v0x23aa4b0_0 .net *"_ivl_6", 0 0, L_0x23ae800;  1 drivers
v0x23aa590_0 .net *"_ivl_60", 0 0, L_0x23b05f0;  1 drivers
v0x23aa670_0 .net *"_ivl_62", 0 0, L_0x23b0660;  1 drivers
v0x23aa750_0 .net *"_ivl_64", 0 0, L_0x23b0880;  1 drivers
v0x23aa830_0 .net *"_ivl_66", 0 0, L_0x23b0940;  1 drivers
v0x23aa910_0 .net *"_ivl_68", 0 0, L_0x23b0ad0;  1 drivers
v0x23aa9f0_0 .net *"_ivl_70", 0 0, L_0x23b0be0;  1 drivers
v0x23aaad0_0 .net *"_ivl_72", 0 0, L_0x23b0e20;  1 drivers
v0x23aabb0_0 .net *"_ivl_74", 0 0, L_0x23b0e90;  1 drivers
v0x23aac90_0 .net *"_ivl_76", 0 0, L_0x23b0cf0;  1 drivers
v0x23aad70_0 .net *"_ivl_78", 0 0, L_0x23b1040;  1 drivers
v0x23aae50_0 .net *"_ivl_8", 0 0, L_0x23ae940;  1 drivers
v0x23aaf30_0 .net *"_ivl_80", 0 0, L_0x23b1250;  1 drivers
v0x23ab010_0 .net *"_ivl_82", 0 0, L_0x23b1310;  1 drivers
v0x23ab0f0_0 .net *"_ivl_84", 0 0, L_0x23b1580;  1 drivers
v0x23ab5e0_0 .net *"_ivl_86", 0 0, L_0x23b15f0;  1 drivers
v0x23ab6c0_0 .net *"_ivl_88", 0 0, L_0x23b1820;  1 drivers
v0x23ab7a0_0 .net *"_ivl_90", 0 0, L_0x23b1890;  1 drivers
v0x23ab880_0 .net *"_ivl_92", 0 0, L_0x23b1b20;  1 drivers
v0x23ab960_0 .net *"_ivl_94", 0 0, L_0x23b1b90;  1 drivers
v0x23aba40_0 .net *"_ivl_96", 0 0, L_0x23b1e30;  1 drivers
v0x23abb20_0 .net *"_ivl_98", 0 0, L_0x23b1f40;  1 drivers
v0x23abc00_0 .net "a", 0 0, v0x23a6b50_0;  alias, 1 drivers
v0x23abca0_0 .net "b", 0 0, v0x23a6bf0_0;  alias, 1 drivers
v0x23abd90_0 .net "c", 0 0, v0x23a6c90_0;  alias, 1 drivers
v0x23abe80_0 .net "d", 0 0, v0x23a6dd0_0;  alias, 1 drivers
v0x23abf70_0 .net "out_pos", 0 0, L_0x23b4ec0;  alias, 1 drivers
v0x23ac030_0 .net "out_sop", 0 0, L_0x23af1b0;  alias, 1 drivers
S_0x23ac1b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2356250;
 .timescale -12 -12;
E_0x233c9f0 .event anyedge, v0x23acfa0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23acfa0_0;
    %nor/r;
    %assign/vec4 v0x23acfa0_0, 0;
    %wait E_0x233c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23a6020;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a6ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a6f60_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x23a6020;
T_4 ;
    %wait E_0x2354a30;
    %load/vec4 v0x23a7000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23a6ec0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x23a6020;
T_5 ;
    %wait E_0x23548d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23a6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6bf0_0, 0;
    %assign/vec4 v0x23a6b50_0, 0;
    %wait E_0x23548d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23a6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6bf0_0, 0;
    %assign/vec4 v0x23a6b50_0, 0;
    %wait E_0x23548d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23a6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6bf0_0, 0;
    %assign/vec4 v0x23a6b50_0, 0;
    %wait E_0x23548d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23a6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6bf0_0, 0;
    %assign/vec4 v0x23a6b50_0, 0;
    %wait E_0x23548d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23a6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6bf0_0, 0;
    %assign/vec4 v0x23a6b50_0, 0;
    %wait E_0x23548d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23a6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6bf0_0, 0;
    %assign/vec4 v0x23a6b50_0, 0;
    %wait E_0x23548d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23a6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6bf0_0, 0;
    %assign/vec4 v0x23a6b50_0, 0;
    %wait E_0x23548d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23a6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6bf0_0, 0;
    %assign/vec4 v0x23a6b50_0, 0;
    %wait E_0x23548d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23a6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6bf0_0, 0;
    %assign/vec4 v0x23a6b50_0, 0;
    %wait E_0x23548d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23a6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6bf0_0, 0;
    %assign/vec4 v0x23a6b50_0, 0;
    %wait E_0x23548d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23a6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6bf0_0, 0;
    %assign/vec4 v0x23a6b50_0, 0;
    %wait E_0x23548d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23a6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6bf0_0, 0;
    %assign/vec4 v0x23a6b50_0, 0;
    %wait E_0x23548d0;
    %load/vec4 v0x23a6ec0_0;
    %store/vec4 v0x23a6f60_0, 0, 1;
    %fork t_1, S_0x23a6350;
    %jmp t_0;
    .scope S_0x23a6350;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23a6590_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x23a6590_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x23548d0;
    %load/vec4 v0x23a6590_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23a6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6bf0_0, 0;
    %assign/vec4 v0x23a6b50_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23a6590_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x23a6590_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x23a6020;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2354a30;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23a6dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a6bf0_0, 0;
    %assign/vec4 v0x23a6b50_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x23a6ec0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x23a6f60_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2356250;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23acb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23acfa0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2356250;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x23acb40_0;
    %inv;
    %store/vec4 v0x23acb40_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2356250;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23a6d30_0, v0x23ad110_0, v0x23ac960_0, v0x23aca00_0, v0x23acaa0_0, v0x23acbe0_0, v0x23ace60_0, v0x23acdc0_0, v0x23acd20_0, v0x23acc80_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2356250;
T_9 ;
    %load/vec4 v0x23acf00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x23acf00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23acf00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x23acf00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x23acf00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23acf00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x23acf00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x23acf00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23acf00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x23acf00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2356250;
T_10 ;
    %wait E_0x2354a30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23acf00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23acf00_0, 4, 32;
    %load/vec4 v0x23ad040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x23acf00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23acf00_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23acf00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23acf00_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x23ace60_0;
    %load/vec4 v0x23ace60_0;
    %load/vec4 v0x23acdc0_0;
    %xor;
    %load/vec4 v0x23ace60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x23acf00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23acf00_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x23acf00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23acf00_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x23acd20_0;
    %load/vec4 v0x23acd20_0;
    %load/vec4 v0x23acc80_0;
    %xor;
    %load/vec4 v0x23acd20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x23acf00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23acf00_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x23acf00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23acf00_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth10/human/ece241_2013_q2/iter5/response0/top_module.sv";
