#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Sep 23 22:08:11 2018
# Process ID: 4972
# Current directory: C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.runs/synth_1
# Command line: vivado.exe -log Memory_Scroll.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Memory_Scroll.tcl
# Log file: C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.runs/synth_1/Memory_Scroll.vds
# Journal file: C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Memory_Scroll.tcl -notrace
Command: synth_design -top Memory_Scroll -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21092 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 351.953 ; gain = 98.992
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Memory_Scroll' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:23]
INFO: [Synth 8-6157] synthesizing module 'disp_hex_mux' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/imports/new/disp_hex_mux.sv:23]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'disp_hex_mux' (1#1) [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/imports/new/disp_hex_mux.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sync_single_port_ram' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/sync_single_port_ram.sv:23]
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_single_port_ram' (2#1) [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/sync_single_port_ram.sv:23]
WARNING: [Synth 8-689] width (4) of port connection 'addr' does not match port width (3) of module 'sync_single_port_ram' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:59]
INFO: [Synth 8-6157] synthesizing module 'stopwatch' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/imports/new/stopwatch.sv:24]
	Parameter DVSR bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stopwatch' (3#1) [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/imports/new/stopwatch.sv:24]
WARNING: [Synth 8-5788] Register dsp3_reg in module Memory_Scroll is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:55]
WARNING: [Synth 8-5788] Register dsp2_reg in module Memory_Scroll is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
WARNING: [Synth 8-5788] Register dsp1_reg in module Memory_Scroll is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
WARNING: [Synth 8-5788] Register dsp0_reg in module Memory_Scroll is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
WARNING: [Synth 8-87] always_comb on 'timerRST_reg' did not result in combinational logic [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:61]
WARNING: [Synth 8-87] always_comb on 'write_reg' did not result in combinational logic [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:59]
WARNING: [Synth 8-87] always_comb on 'rgb_led1_reg' did not result in combinational logic [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:107]
WARNING: [Synth 8-87] always_comb on 'scrollCount_reg' did not result in combinational logic [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:122]
WARNING: [Synth 8-87] always_comb on 'visable_reg' did not result in combinational logic [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:136]
WARNING: [Synth 8-87] always_comb on 'address_reg' did not result in combinational logic [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:147]
WARNING: [Synth 8-87] always_comb on 'data_w_reg' did not result in combinational logic [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:59]
WARNING: [Synth 8-87] always_comb on 'address_w_reg' did not result in combinational logic [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:147]
WARNING: [Synth 8-87] always_comb on 'address_r_reg' did not result in combinational logic [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:156]
INFO: [Synth 8-6155] done synthesizing module 'Memory_Scroll' (4#1) [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 407.105 ; gain = 154.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 407.105 ; gain = 154.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 407.105 ; gain = 154.145
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset_n'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnu'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnl'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnd'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led2[0]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led2[1]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led2[2]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_pdm'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_on'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2c'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2d'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmp_i2c_scl'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmp_i2c_sda'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'acl_miso'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'acl_mosi'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'acl_sclk'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'acl_ss_n'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hsync'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vsync'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[8]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[9]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[10]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[11]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[4]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[5]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[6]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[7]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[0]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[1]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[2]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[3]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_reset'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_sclk'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_mosi'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_miso'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_ss_n'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_n[0]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_p[0]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_n[1]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_p[1]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_n[2]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:211]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:211]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_p[2]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_n[3]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_p[3]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_top[1]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_top[2]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_top[3]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:225]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:225]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_top[4]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_btm[7]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_btm[8]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_btm[9]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:229]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:229]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_btm[10]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_top[1]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:237]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:237]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_top[2]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_top[3]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_top[4]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_btm[7]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_btm[8]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_btm[9]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_btm[10]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_top[1]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:251]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:251]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_top[2]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:252]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:252]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_top[3]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:253]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:253]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_top[4]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:254]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:254]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_btm[7]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:255]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:255]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_btm[8]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:256]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:256]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_btm[9]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:257]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:257]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_btm[10]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:258]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:258]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_top[1]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:266]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:266]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_top[2]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:267]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:267]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_top[3]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:268]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:268]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_top[4]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:269]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:269]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_btm[7]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:270]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:270]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_btm[8]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:271]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:271]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_btm[9]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:272]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:272]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_btm[10]'. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:273]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc:273]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/constrs_1/imports/Constraints/Nexys4_DDR_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Memory_Scroll_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Memory_Scroll_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 759.445 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 759.445 ; gain = 506.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 759.445 ; gain = 506.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 759.445 ; gain = 506.484
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ms_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'Memory_Scroll'
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timerRST" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "d7_tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "d3_tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timerRST" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "write" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rgb_led1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "address" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_w" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "address_r" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'rgb_led1_reg' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:107]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    show |                             0001 | 00000000000000000000000000000000
                    load |                             0010 | 00000000000000000000000000000011
                  scroll |                             0100 | 00000000000000000000000000000001
                    read |                             1000 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'Memory_Scroll'
WARNING: [Synth 8-327] inferring latch for variable 'address_w_reg' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:147]
WARNING: [Synth 8-327] inferring latch for variable 'address_r_reg' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:156]
WARNING: [Synth 8-327] inferring latch for variable 'scrollCount_reg' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:122]
WARNING: [Synth 8-327] inferring latch for variable 'visable_reg' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'timerRST_reg' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'write_reg' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:59]
WARNING: [Synth 8-327] inferring latch for variable 'address_reg' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:147]
WARNING: [Synth 8-327] inferring latch for variable 'data_w_reg' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:59]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 759.445 ; gain = 506.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 7     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 12    
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Memory_Scroll 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module sync_single_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module stopwatch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element memory/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element memory/data_reg_reg was removed.  [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/sync_single_port_ram.sv:44]
INFO: [Synth 8-5546] ROM "timer/ms_tick" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Memory_Scroll has port sseg[7] driven by constant 1
WARNING: [Synth 8-3332] Sequential element (address_w_reg[3]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (address_w_reg[2]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (address_w_reg[1]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (address_w_reg[0]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (address_r_reg[3]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (address_r_reg[2]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (address_r_reg[1]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (address_r_reg[0]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (visable_reg[7]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (visable_reg[6]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (visable_reg[5]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (visable_reg[4]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (visable_reg[3]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (visable_reg[2]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (visable_reg[1]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (visable_reg[0]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (visable_reg[7]__0) is unused and will be removed from module Memory_Scroll.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'visable_reg[7]__0/Q' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'VCC' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
WARNING: [Synth 8-3332] Sequential element (visable_reg[6]__0) is unused and will be removed from module Memory_Scroll.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'visable_reg[6]__0/Q' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'VCC' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
WARNING: [Synth 8-3332] Sequential element (visable_reg[5]__0) is unused and will be removed from module Memory_Scroll.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'visable_reg[5]__0/Q' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'VCC' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
WARNING: [Synth 8-3332] Sequential element (visable_reg[4]__0) is unused and will be removed from module Memory_Scroll.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'visable_reg[4]__0/Q' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'VCC' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
WARNING: [Synth 8-3332] Sequential element (visable_reg[3]__0) is unused and will be removed from module Memory_Scroll.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'visable_reg[3]__0/Q' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
WARNING: [Synth 8-3332] Sequential element (visable_reg[2]__0) is unused and will be removed from module Memory_Scroll.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'visable_reg[2]__0/Q' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
WARNING: [Synth 8-3332] Sequential element (visable_reg[1]__0) is unused and will be removed from module Memory_Scroll.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'visable_reg[1]__0/Q' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
WARNING: [Synth 8-3332] Sequential element (visable_reg[0]__0) is unused and will be removed from module Memory_Scroll.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'visable_reg[0]__0/Q' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:56]
WARNING: [Synth 8-3332] Sequential element (address_reg[3]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (address_reg[2]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (address_reg[1]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (address_reg[0]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (write_reg) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (address_reg[3]__0) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (address_reg[2]__0) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (address_reg[1]__0) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (address_reg[0]__0) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (data_w_reg[15]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (data_w_reg[14]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (data_w_reg[13]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (data_w_reg[12]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (data_w_reg[11]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (data_w_reg[10]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (data_w_reg[9]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (data_w_reg[8]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (data_w_reg[7]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (data_w_reg[6]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (data_w_reg[5]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (data_w_reg[4]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (data_w_reg[3]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (data_w_reg[2]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (data_w_reg[1]) is unused and will be removed from module Memory_Scroll.
WARNING: [Synth 8-3332] Sequential element (data_w_reg[0]) is unused and will be removed from module Memory_Scroll.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 759.445 ; gain = 506.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 759.445 ; gain = 506.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 762.375 ; gain = 509.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 772.102 ; gain = 519.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:61]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.srcs/sources_1/new/Memory_Scroll.sv:122]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 772.102 ; gain = 519.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 772.102 ; gain = 519.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 772.102 ; gain = 519.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 772.102 ; gain = 519.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 772.102 ; gain = 519.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 772.102 ; gain = 519.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     7|
|4     |LUT2   |     9|
|5     |LUT3   |    11|
|6     |LUT4   |    22|
|7     |LUT5   |     8|
|8     |LUT6   |    28|
|9     |MUXF7  |     4|
|10    |FDCE   |    29|
|11    |FDPE   |     9|
|12    |FDRE   |    57|
|13    |LD     |     8|
|14    |IBUF   |     3|
|15    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+----------+-------------+------+
|      |Instance  |Module       |Cells |
+------+----------+-------------+------+
|1     |top       |             |   227|
|2     |  display |disp_hex_mux |    47|
|3     |  timer   |stopwatch    |   101|
+------+----------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 772.102 ; gain = 519.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 24 critical warnings and 63 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 772.102 ; gain = 166.801
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 772.102 ; gain = 519.141
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 171 Warnings, 118 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 773.160 ; gain = 533.207
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/runne/Desktop/Soc_FPGA/Memory_Display/Memory_Display.runs/synth_1/Memory_Scroll.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Memory_Scroll_utilization_synth.rpt -pb Memory_Scroll_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 773.160 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Sep 23 22:08:42 2018...
