
STU3_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a04  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08003b9c  08003b9c  00013b9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003bbc  08003bbc  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  08003bbc  08003bbc  00013bbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003bc4  08003bc4  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003bc4  08003bc4  00013bc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003bc8  08003bc8  00013bc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08003bcc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000184  20000014  08003be0  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000198  08003be0  00020198  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   000097a4  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001653  00000000  00000000  000297e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006c8  00000000  00000000  0002ae40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000650  00000000  00000000  0002b508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001563e  00000000  00000000  0002bb58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008a5f  00000000  00000000  00041196  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085cf0  00000000  00000000  00049bf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cf8e5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001adc  00000000  00000000  000cf938  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000014 	.word	0x20000014
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08003b84 	.word	0x08003b84

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000018 	.word	0x20000018
 80001d4:	08003b84 	.word	0x08003b84

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b96e 	b.w	80004cc <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	468c      	mov	ip, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	f040 8083 	bne.w	800031e <__udivmoddi4+0x116>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d947      	bls.n	80002ae <__udivmoddi4+0xa6>
 800021e:	fab2 f282 	clz	r2, r2
 8000222:	b142      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000224:	f1c2 0020 	rsb	r0, r2, #32
 8000228:	fa24 f000 	lsr.w	r0, r4, r0
 800022c:	4091      	lsls	r1, r2
 800022e:	4097      	lsls	r7, r2
 8000230:	ea40 0c01 	orr.w	ip, r0, r1
 8000234:	4094      	lsls	r4, r2
 8000236:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800023a:	0c23      	lsrs	r3, r4, #16
 800023c:	fbbc f6f8 	udiv	r6, ip, r8
 8000240:	fa1f fe87 	uxth.w	lr, r7
 8000244:	fb08 c116 	mls	r1, r8, r6, ip
 8000248:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024c:	fb06 f10e 	mul.w	r1, r6, lr
 8000250:	4299      	cmp	r1, r3
 8000252:	d909      	bls.n	8000268 <__udivmoddi4+0x60>
 8000254:	18fb      	adds	r3, r7, r3
 8000256:	f106 30ff 	add.w	r0, r6, #4294967295
 800025a:	f080 8119 	bcs.w	8000490 <__udivmoddi4+0x288>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 8116 	bls.w	8000490 <__udivmoddi4+0x288>
 8000264:	3e02      	subs	r6, #2
 8000266:	443b      	add	r3, r7
 8000268:	1a5b      	subs	r3, r3, r1
 800026a:	b2a4      	uxth	r4, r4
 800026c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000270:	fb08 3310 	mls	r3, r8, r0, r3
 8000274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000278:	fb00 fe0e 	mul.w	lr, r0, lr
 800027c:	45a6      	cmp	lr, r4
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x8c>
 8000280:	193c      	adds	r4, r7, r4
 8000282:	f100 33ff 	add.w	r3, r0, #4294967295
 8000286:	f080 8105 	bcs.w	8000494 <__udivmoddi4+0x28c>
 800028a:	45a6      	cmp	lr, r4
 800028c:	f240 8102 	bls.w	8000494 <__udivmoddi4+0x28c>
 8000290:	3802      	subs	r0, #2
 8000292:	443c      	add	r4, r7
 8000294:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000298:	eba4 040e 	sub.w	r4, r4, lr
 800029c:	2600      	movs	r6, #0
 800029e:	b11d      	cbz	r5, 80002a8 <__udivmoddi4+0xa0>
 80002a0:	40d4      	lsrs	r4, r2
 80002a2:	2300      	movs	r3, #0
 80002a4:	e9c5 4300 	strd	r4, r3, [r5]
 80002a8:	4631      	mov	r1, r6
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	b902      	cbnz	r2, 80002b2 <__udivmoddi4+0xaa>
 80002b0:	deff      	udf	#255	; 0xff
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d150      	bne.n	800035c <__udivmoddi4+0x154>
 80002ba:	1bcb      	subs	r3, r1, r7
 80002bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c0:	fa1f f887 	uxth.w	r8, r7
 80002c4:	2601      	movs	r6, #1
 80002c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ca:	0c21      	lsrs	r1, r4, #16
 80002cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002d4:	fb08 f30c 	mul.w	r3, r8, ip
 80002d8:	428b      	cmp	r3, r1
 80002da:	d907      	bls.n	80002ec <__udivmoddi4+0xe4>
 80002dc:	1879      	adds	r1, r7, r1
 80002de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002e2:	d202      	bcs.n	80002ea <__udivmoddi4+0xe2>
 80002e4:	428b      	cmp	r3, r1
 80002e6:	f200 80e9 	bhi.w	80004bc <__udivmoddi4+0x2b4>
 80002ea:	4684      	mov	ip, r0
 80002ec:	1ac9      	subs	r1, r1, r3
 80002ee:	b2a3      	uxth	r3, r4
 80002f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002fc:	fb08 f800 	mul.w	r8, r8, r0
 8000300:	45a0      	cmp	r8, r4
 8000302:	d907      	bls.n	8000314 <__udivmoddi4+0x10c>
 8000304:	193c      	adds	r4, r7, r4
 8000306:	f100 33ff 	add.w	r3, r0, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x10a>
 800030c:	45a0      	cmp	r8, r4
 800030e:	f200 80d9 	bhi.w	80004c4 <__udivmoddi4+0x2bc>
 8000312:	4618      	mov	r0, r3
 8000314:	eba4 0408 	sub.w	r4, r4, r8
 8000318:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800031c:	e7bf      	b.n	800029e <__udivmoddi4+0x96>
 800031e:	428b      	cmp	r3, r1
 8000320:	d909      	bls.n	8000336 <__udivmoddi4+0x12e>
 8000322:	2d00      	cmp	r5, #0
 8000324:	f000 80b1 	beq.w	800048a <__udivmoddi4+0x282>
 8000328:	2600      	movs	r6, #0
 800032a:	e9c5 0100 	strd	r0, r1, [r5]
 800032e:	4630      	mov	r0, r6
 8000330:	4631      	mov	r1, r6
 8000332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000336:	fab3 f683 	clz	r6, r3
 800033a:	2e00      	cmp	r6, #0
 800033c:	d14a      	bne.n	80003d4 <__udivmoddi4+0x1cc>
 800033e:	428b      	cmp	r3, r1
 8000340:	d302      	bcc.n	8000348 <__udivmoddi4+0x140>
 8000342:	4282      	cmp	r2, r0
 8000344:	f200 80b8 	bhi.w	80004b8 <__udivmoddi4+0x2b0>
 8000348:	1a84      	subs	r4, r0, r2
 800034a:	eb61 0103 	sbc.w	r1, r1, r3
 800034e:	2001      	movs	r0, #1
 8000350:	468c      	mov	ip, r1
 8000352:	2d00      	cmp	r5, #0
 8000354:	d0a8      	beq.n	80002a8 <__udivmoddi4+0xa0>
 8000356:	e9c5 4c00 	strd	r4, ip, [r5]
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0xa0>
 800035c:	f1c2 0320 	rsb	r3, r2, #32
 8000360:	fa20 f603 	lsr.w	r6, r0, r3
 8000364:	4097      	lsls	r7, r2
 8000366:	fa01 f002 	lsl.w	r0, r1, r2
 800036a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800036e:	40d9      	lsrs	r1, r3
 8000370:	4330      	orrs	r0, r6
 8000372:	0c03      	lsrs	r3, r0, #16
 8000374:	fbb1 f6fe 	udiv	r6, r1, lr
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f108 	mul.w	r1, r6, r8
 8000388:	4299      	cmp	r1, r3
 800038a:	fa04 f402 	lsl.w	r4, r4, r2
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x19c>
 8000390:	18fb      	adds	r3, r7, r3
 8000392:	f106 3cff 	add.w	ip, r6, #4294967295
 8000396:	f080 808d 	bcs.w	80004b4 <__udivmoddi4+0x2ac>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 808a 	bls.w	80004b4 <__udivmoddi4+0x2ac>
 80003a0:	3e02      	subs	r6, #2
 80003a2:	443b      	add	r3, r7
 80003a4:	1a5b      	subs	r3, r3, r1
 80003a6:	b281      	uxth	r1, r0
 80003a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80003ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80003b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003b4:	fb00 f308 	mul.w	r3, r0, r8
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x1c4>
 80003bc:	1879      	adds	r1, r7, r1
 80003be:	f100 3cff 	add.w	ip, r0, #4294967295
 80003c2:	d273      	bcs.n	80004ac <__udivmoddi4+0x2a4>
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d971      	bls.n	80004ac <__udivmoddi4+0x2a4>
 80003c8:	3802      	subs	r0, #2
 80003ca:	4439      	add	r1, r7
 80003cc:	1acb      	subs	r3, r1, r3
 80003ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003d2:	e778      	b.n	80002c6 <__udivmoddi4+0xbe>
 80003d4:	f1c6 0c20 	rsb	ip, r6, #32
 80003d8:	fa03 f406 	lsl.w	r4, r3, r6
 80003dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003e0:	431c      	orrs	r4, r3
 80003e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003e6:	fa01 f306 	lsl.w	r3, r1, r6
 80003ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80003f2:	431f      	orrs	r7, r3
 80003f4:	0c3b      	lsrs	r3, r7, #16
 80003f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003fa:	fa1f f884 	uxth.w	r8, r4
 80003fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000402:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000406:	fb09 fa08 	mul.w	sl, r9, r8
 800040a:	458a      	cmp	sl, r1
 800040c:	fa02 f206 	lsl.w	r2, r2, r6
 8000410:	fa00 f306 	lsl.w	r3, r0, r6
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x220>
 8000416:	1861      	adds	r1, r4, r1
 8000418:	f109 30ff 	add.w	r0, r9, #4294967295
 800041c:	d248      	bcs.n	80004b0 <__udivmoddi4+0x2a8>
 800041e:	458a      	cmp	sl, r1
 8000420:	d946      	bls.n	80004b0 <__udivmoddi4+0x2a8>
 8000422:	f1a9 0902 	sub.w	r9, r9, #2
 8000426:	4421      	add	r1, r4
 8000428:	eba1 010a 	sub.w	r1, r1, sl
 800042c:	b2bf      	uxth	r7, r7
 800042e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000432:	fb0e 1110 	mls	r1, lr, r0, r1
 8000436:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800043a:	fb00 f808 	mul.w	r8, r0, r8
 800043e:	45b8      	cmp	r8, r7
 8000440:	d907      	bls.n	8000452 <__udivmoddi4+0x24a>
 8000442:	19e7      	adds	r7, r4, r7
 8000444:	f100 31ff 	add.w	r1, r0, #4294967295
 8000448:	d22e      	bcs.n	80004a8 <__udivmoddi4+0x2a0>
 800044a:	45b8      	cmp	r8, r7
 800044c:	d92c      	bls.n	80004a8 <__udivmoddi4+0x2a0>
 800044e:	3802      	subs	r0, #2
 8000450:	4427      	add	r7, r4
 8000452:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000456:	eba7 0708 	sub.w	r7, r7, r8
 800045a:	fba0 8902 	umull	r8, r9, r0, r2
 800045e:	454f      	cmp	r7, r9
 8000460:	46c6      	mov	lr, r8
 8000462:	4649      	mov	r1, r9
 8000464:	d31a      	bcc.n	800049c <__udivmoddi4+0x294>
 8000466:	d017      	beq.n	8000498 <__udivmoddi4+0x290>
 8000468:	b15d      	cbz	r5, 8000482 <__udivmoddi4+0x27a>
 800046a:	ebb3 020e 	subs.w	r2, r3, lr
 800046e:	eb67 0701 	sbc.w	r7, r7, r1
 8000472:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000476:	40f2      	lsrs	r2, r6
 8000478:	ea4c 0202 	orr.w	r2, ip, r2
 800047c:	40f7      	lsrs	r7, r6
 800047e:	e9c5 2700 	strd	r2, r7, [r5]
 8000482:	2600      	movs	r6, #0
 8000484:	4631      	mov	r1, r6
 8000486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e70b      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e9      	b.n	8000268 <__udivmoddi4+0x60>
 8000494:	4618      	mov	r0, r3
 8000496:	e6fd      	b.n	8000294 <__udivmoddi4+0x8c>
 8000498:	4543      	cmp	r3, r8
 800049a:	d2e5      	bcs.n	8000468 <__udivmoddi4+0x260>
 800049c:	ebb8 0e02 	subs.w	lr, r8, r2
 80004a0:	eb69 0104 	sbc.w	r1, r9, r4
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7df      	b.n	8000468 <__udivmoddi4+0x260>
 80004a8:	4608      	mov	r0, r1
 80004aa:	e7d2      	b.n	8000452 <__udivmoddi4+0x24a>
 80004ac:	4660      	mov	r0, ip
 80004ae:	e78d      	b.n	80003cc <__udivmoddi4+0x1c4>
 80004b0:	4681      	mov	r9, r0
 80004b2:	e7b9      	b.n	8000428 <__udivmoddi4+0x220>
 80004b4:	4666      	mov	r6, ip
 80004b6:	e775      	b.n	80003a4 <__udivmoddi4+0x19c>
 80004b8:	4630      	mov	r0, r6
 80004ba:	e74a      	b.n	8000352 <__udivmoddi4+0x14a>
 80004bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c0:	4439      	add	r1, r7
 80004c2:	e713      	b.n	80002ec <__udivmoddi4+0xe4>
 80004c4:	3802      	subs	r0, #2
 80004c6:	443c      	add	r4, r7
 80004c8:	e724      	b.n	8000314 <__udivmoddi4+0x10c>
 80004ca:	bf00      	nop

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <HAL_UARTEx_RxEventCallback>:

uint16_t oldPos = 0;
uint16_t newPos = 0;

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b084      	sub	sp, #16
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
 80004d8:	460b      	mov	r3, r1
 80004da:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART2)
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	4a3d      	ldr	r2, [pc, #244]	; (80005d8 <HAL_UARTEx_RxEventCallback+0x108>)
 80004e2:	4293      	cmp	r3, r2
 80004e4:	d173      	bne.n	80005ce <HAL_UARTEx_RxEventCallback+0xfe>
	{
		oldPos = newPos;  // Update the last position before copying new data
 80004e6:	4b3d      	ldr	r3, [pc, #244]	; (80005dc <HAL_UARTEx_RxEventCallback+0x10c>)
 80004e8:	881a      	ldrh	r2, [r3, #0]
 80004ea:	4b3d      	ldr	r3, [pc, #244]	; (80005e0 <HAL_UARTEx_RxEventCallback+0x110>)
 80004ec:	801a      	strh	r2, [r3, #0]
		datasize = Size;
 80004ee:	4a3d      	ldr	r2, [pc, #244]	; (80005e4 <HAL_UARTEx_RxEventCallback+0x114>)
 80004f0:	887b      	ldrh	r3, [r7, #2]
 80004f2:	8013      	strh	r3, [r2, #0]
		/* If the data in large and it is about to exceed the buffer size, we have to route it to the start of the buffer
		 * This is to maintain the circular buffer
		 * The old data in the main buffer will be overlapped
		 */
		if (oldPos+Size > MainBuf_SIZE)  // If the current position + new data size is greater than the main buffer
 80004f4:	4b3a      	ldr	r3, [pc, #232]	; (80005e0 <HAL_UARTEx_RxEventCallback+0x110>)
 80004f6:	881b      	ldrh	r3, [r3, #0]
 80004f8:	461a      	mov	r2, r3
 80004fa:	887b      	ldrh	r3, [r7, #2]
 80004fc:	4413      	add	r3, r2
 80004fe:	2b20      	cmp	r3, #32
 8000500:	dd22      	ble.n	8000548 <HAL_UARTEx_RxEventCallback+0x78>
		{
			uint16_t datatocopy = MainBuf_SIZE-oldPos;  // find out how much space is left in the main buffer
 8000502:	4b37      	ldr	r3, [pc, #220]	; (80005e0 <HAL_UARTEx_RxEventCallback+0x110>)
 8000504:	881b      	ldrh	r3, [r3, #0]
 8000506:	f1c3 0320 	rsb	r3, r3, #32
 800050a:	81fb      	strh	r3, [r7, #14]
			memcpy ((uint8_t *)MainBuf+oldPos, RxBuf, datatocopy);  // copy data in that remaining space
 800050c:	4b34      	ldr	r3, [pc, #208]	; (80005e0 <HAL_UARTEx_RxEventCallback+0x110>)
 800050e:	881b      	ldrh	r3, [r3, #0]
 8000510:	461a      	mov	r2, r3
 8000512:	4b35      	ldr	r3, [pc, #212]	; (80005e8 <HAL_UARTEx_RxEventCallback+0x118>)
 8000514:	4413      	add	r3, r2
 8000516:	89fa      	ldrh	r2, [r7, #14]
 8000518:	4934      	ldr	r1, [pc, #208]	; (80005ec <HAL_UARTEx_RxEventCallback+0x11c>)
 800051a:	4618      	mov	r0, r3
 800051c:	f003 fb1c 	bl	8003b58 <memcpy>

			oldPos = 0;  // point to the start of the buffer
 8000520:	4b2f      	ldr	r3, [pc, #188]	; (80005e0 <HAL_UARTEx_RxEventCallback+0x110>)
 8000522:	2200      	movs	r2, #0
 8000524:	801a      	strh	r2, [r3, #0]
			memcpy ((uint8_t *)MainBuf, (uint8_t *)RxBuf+datatocopy, (Size-datatocopy));  // copy the remaining data
 8000526:	89fb      	ldrh	r3, [r7, #14]
 8000528:	4a30      	ldr	r2, [pc, #192]	; (80005ec <HAL_UARTEx_RxEventCallback+0x11c>)
 800052a:	1899      	adds	r1, r3, r2
 800052c:	887a      	ldrh	r2, [r7, #2]
 800052e:	89fb      	ldrh	r3, [r7, #14]
 8000530:	1ad3      	subs	r3, r2, r3
 8000532:	461a      	mov	r2, r3
 8000534:	482c      	ldr	r0, [pc, #176]	; (80005e8 <HAL_UARTEx_RxEventCallback+0x118>)
 8000536:	f003 fb0f 	bl	8003b58 <memcpy>
			newPos = (Size-datatocopy);  // update the position
 800053a:	887a      	ldrh	r2, [r7, #2]
 800053c:	89fb      	ldrh	r3, [r7, #14]
 800053e:	1ad3      	subs	r3, r2, r3
 8000540:	b29a      	uxth	r2, r3
 8000542:	4b26      	ldr	r3, [pc, #152]	; (80005dc <HAL_UARTEx_RxEventCallback+0x10c>)
 8000544:	801a      	strh	r2, [r3, #0]
 8000546:	e010      	b.n	800056a <HAL_UARTEx_RxEventCallback+0x9a>
		/* if the current position + new data size is less than the main buffer
		 * we will simply copy the data into the buffer and update the position
		 */
		else
		{
			memcpy ((uint8_t *)MainBuf+oldPos, RxBuf, Size);
 8000548:	4b25      	ldr	r3, [pc, #148]	; (80005e0 <HAL_UARTEx_RxEventCallback+0x110>)
 800054a:	881b      	ldrh	r3, [r3, #0]
 800054c:	461a      	mov	r2, r3
 800054e:	4b26      	ldr	r3, [pc, #152]	; (80005e8 <HAL_UARTEx_RxEventCallback+0x118>)
 8000550:	4413      	add	r3, r2
 8000552:	887a      	ldrh	r2, [r7, #2]
 8000554:	4925      	ldr	r1, [pc, #148]	; (80005ec <HAL_UARTEx_RxEventCallback+0x11c>)
 8000556:	4618      	mov	r0, r3
 8000558:	f003 fafe 	bl	8003b58 <memcpy>
			newPos = Size+oldPos;
 800055c:	4b20      	ldr	r3, [pc, #128]	; (80005e0 <HAL_UARTEx_RxEventCallback+0x110>)
 800055e:	881a      	ldrh	r2, [r3, #0]
 8000560:	887b      	ldrh	r3, [r7, #2]
 8000562:	4413      	add	r3, r2
 8000564:	b29a      	uxth	r2, r3
 8000566:	4b1d      	ldr	r3, [pc, #116]	; (80005dc <HAL_UARTEx_RxEventCallback+0x10c>)
 8000568:	801a      	strh	r2, [r3, #0]
		}
		StartM = MainBuf[newPos-datasize];
 800056a:	4b1c      	ldr	r3, [pc, #112]	; (80005dc <HAL_UARTEx_RxEventCallback+0x10c>)
 800056c:	881b      	ldrh	r3, [r3, #0]
 800056e:	461a      	mov	r2, r3
 8000570:	4b1c      	ldr	r3, [pc, #112]	; (80005e4 <HAL_UARTEx_RxEventCallback+0x114>)
 8000572:	881b      	ldrh	r3, [r3, #0]
 8000574:	1ad3      	subs	r3, r2, r3
 8000576:	4a1c      	ldr	r2, [pc, #112]	; (80005e8 <HAL_UARTEx_RxEventCallback+0x118>)
 8000578:	5cd2      	ldrb	r2, [r2, r3]
 800057a:	4b1d      	ldr	r3, [pc, #116]	; (80005f0 <HAL_UARTEx_RxEventCallback+0x120>)
 800057c:	701a      	strb	r2, [r3, #0]
		chkStart = StartM >> 4;
 800057e:	4b1c      	ldr	r3, [pc, #112]	; (80005f0 <HAL_UARTEx_RxEventCallback+0x120>)
 8000580:	781b      	ldrb	r3, [r3, #0]
 8000582:	091b      	lsrs	r3, r3, #4
 8000584:	b2da      	uxtb	r2, r3
 8000586:	4b1b      	ldr	r3, [pc, #108]	; (80005f4 <HAL_UARTEx_RxEventCallback+0x124>)
 8000588:	701a      	strb	r2, [r3, #0]
		NameM = (StartM & 15);
 800058a:	4b19      	ldr	r3, [pc, #100]	; (80005f0 <HAL_UARTEx_RxEventCallback+0x120>)
 800058c:	781b      	ldrb	r3, [r3, #0]
 800058e:	f003 030f 	and.w	r3, r3, #15
 8000592:	b2da      	uxtb	r2, r3
 8000594:	4b18      	ldr	r3, [pc, #96]	; (80005f8 <HAL_UARTEx_RxEventCallback+0x128>)
 8000596:	701a      	strb	r2, [r3, #0]
		if (chkStart == 9){
 8000598:	4b16      	ldr	r3, [pc, #88]	; (80005f4 <HAL_UARTEx_RxEventCallback+0x124>)
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	2b09      	cmp	r3, #9
 800059e:	d109      	bne.n	80005b4 <HAL_UARTEx_RxEventCallback+0xe4>
			if (NameM >= 1 && NameM <= 14){
 80005a0:	4b15      	ldr	r3, [pc, #84]	; (80005f8 <HAL_UARTEx_RxEventCallback+0x128>)
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d005      	beq.n	80005b4 <HAL_UARTEx_RxEventCallback+0xe4>
 80005a8:	4b13      	ldr	r3, [pc, #76]	; (80005f8 <HAL_UARTEx_RxEventCallback+0x128>)
 80005aa:	781b      	ldrb	r3, [r3, #0]
 80005ac:	2b0e      	cmp	r3, #14
 80005ae:	d801      	bhi.n	80005b4 <HAL_UARTEx_RxEventCallback+0xe4>
				check_Mode();
 80005b0:	f000 f828 	bl	8000604 <check_Mode>
			}
		}


		/* start the DMA again */
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, (uint8_t *) RxBuf, RxBuf_SIZE);
 80005b4:	2220      	movs	r2, #32
 80005b6:	490d      	ldr	r1, [pc, #52]	; (80005ec <HAL_UARTEx_RxEventCallback+0x11c>)
 80005b8:	4810      	ldr	r0, [pc, #64]	; (80005fc <HAL_UARTEx_RxEventCallback+0x12c>)
 80005ba:	f002 fa04 	bl	80029c6 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 80005be:	4b10      	ldr	r3, [pc, #64]	; (8000600 <HAL_UARTEx_RxEventCallback+0x130>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	681a      	ldr	r2, [r3, #0]
 80005c4:	4b0e      	ldr	r3, [pc, #56]	; (8000600 <HAL_UARTEx_RxEventCallback+0x130>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	f022 0208 	bic.w	r2, r2, #8
 80005cc:	601a      	str	r2, [r3, #0]

	}
}
 80005ce:	bf00      	nop
 80005d0:	3710      	adds	r7, #16
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	40004400 	.word	0x40004400
 80005dc:	20000034 	.word	0x20000034
 80005e0:	20000032 	.word	0x20000032
 80005e4:	20000030 	.word	0x20000030
 80005e8:	2000012c 	.word	0x2000012c
 80005ec:	20000108 	.word	0x20000108
 80005f0:	2000009c 	.word	0x2000009c
 80005f4:	20000038 	.word	0x20000038
 80005f8:	2000009e 	.word	0x2000009e
 80005fc:	2000014c 	.word	0x2000014c
 8000600:	2000003c 	.word	0x2000003c

08000604 <check_Mode>:
void check_Mode()
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
		switch (NameM){
 800060a:	4ba2      	ldr	r3, [pc, #648]	; (8000894 <check_Mode+0x290>)
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	3b01      	subs	r3, #1
 8000610:	2b0d      	cmp	r3, #13
 8000612:	f200 8292 	bhi.w	8000b3a <check_Mode+0x536>
 8000616:	a201      	add	r2, pc, #4	; (adr r2, 800061c <check_Mode+0x18>)
 8000618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800061c:	08000655 	.word	0x08000655
 8000620:	080006bf 	.word	0x080006bf
 8000624:	080006fd 	.word	0x080006fd
 8000628:	0800073b 	.word	0x0800073b
 800062c:	080007a5 	.word	0x080007a5
 8000630:	0800080f 	.word	0x0800080f
 8000634:	08000879 	.word	0x08000879
 8000638:	0800094d 	.word	0x0800094d
 800063c:	08000999 	.word	0x08000999
 8000640:	080009d7 	.word	0x080009d7
 8000644:	08000a15 	.word	0x08000a15
 8000648:	08000a51 	.word	0x08000a51
 800064c:	08000a8d 	.word	0x08000a8d
 8000650:	08000ac9 	.word	0x08000ac9
			case 1: //10010001 01000000 00000000 00101110
				chksum = MainBuf[newPos-1];
 8000654:	4b90      	ldr	r3, [pc, #576]	; (8000898 <check_Mode+0x294>)
 8000656:	881b      	ldrh	r3, [r3, #0]
 8000658:	3b01      	subs	r3, #1
 800065a:	4a90      	ldr	r2, [pc, #576]	; (800089c <check_Mode+0x298>)
 800065c:	5cd2      	ldrb	r2, [r2, r3]
 800065e:	4b90      	ldr	r3, [pc, #576]	; (80008a0 <check_Mode+0x29c>)
 8000660:	701a      	strb	r2, [r3, #0]
				dataF2 = MainBuf[newPos-2];
 8000662:	4b8d      	ldr	r3, [pc, #564]	; (8000898 <check_Mode+0x294>)
 8000664:	881b      	ldrh	r3, [r3, #0]
 8000666:	3b02      	subs	r3, #2
 8000668:	4a8c      	ldr	r2, [pc, #560]	; (800089c <check_Mode+0x298>)
 800066a:	5cd2      	ldrb	r2, [r2, r3]
 800066c:	4b8d      	ldr	r3, [pc, #564]	; (80008a4 <check_Mode+0x2a0>)
 800066e:	701a      	strb	r2, [r3, #0]
				dataF1 = MainBuf[newPos-3];
 8000670:	4b89      	ldr	r3, [pc, #548]	; (8000898 <check_Mode+0x294>)
 8000672:	881b      	ldrh	r3, [r3, #0]
 8000674:	3b03      	subs	r3, #3
 8000676:	4a89      	ldr	r2, [pc, #548]	; (800089c <check_Mode+0x298>)
 8000678:	5cd2      	ldrb	r2, [r2, r3]
 800067a:	4b8b      	ldr	r3, [pc, #556]	; (80008a8 <check_Mode+0x2a4>)
 800067c:	701a      	strb	r2, [r3, #0]
				chksum2 = ~(StartM + dataF1 + dataF2);
 800067e:	4b8b      	ldr	r3, [pc, #556]	; (80008ac <check_Mode+0x2a8>)
 8000680:	781a      	ldrb	r2, [r3, #0]
 8000682:	4b89      	ldr	r3, [pc, #548]	; (80008a8 <check_Mode+0x2a4>)
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	4413      	add	r3, r2
 8000688:	b2da      	uxtb	r2, r3
 800068a:	4b86      	ldr	r3, [pc, #536]	; (80008a4 <check_Mode+0x2a0>)
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	4413      	add	r3, r2
 8000690:	b2db      	uxtb	r3, r3
 8000692:	43db      	mvns	r3, r3
 8000694:	b2da      	uxtb	r2, r3
 8000696:	4b86      	ldr	r3, [pc, #536]	; (80008b0 <check_Mode+0x2ac>)
 8000698:	701a      	strb	r2, [r3, #0]
				if (chksum == chksum2){
 800069a:	4b81      	ldr	r3, [pc, #516]	; (80008a0 <check_Mode+0x29c>)
 800069c:	781a      	ldrb	r2, [r3, #0]
 800069e:	4b84      	ldr	r3, [pc, #528]	; (80008b0 <check_Mode+0x2ac>)
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	429a      	cmp	r2, r3
 80006a4:	f040 822e 	bne.w	8000b04 <check_Mode+0x500>
					M_state = 1;
 80006a8:	4b82      	ldr	r3, [pc, #520]	; (80008b4 <check_Mode+0x2b0>)
 80006aa:	2201      	movs	r2, #1
 80006ac:	701a      	strb	r2, [r3, #0]
					//HAL_UART_Transmit_DMA(&huart2, (uint8_t*)temp_s, 2);
					HAL_UART_Transmit(&huart2, (uint8_t*)temp_s, 2 ,1000); //Xu
 80006ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006b2:	2202      	movs	r2, #2
 80006b4:	4980      	ldr	r1, [pc, #512]	; (80008b8 <check_Mode+0x2b4>)
 80006b6:	4881      	ldr	r0, [pc, #516]	; (80008bc <check_Mode+0x2b8>)
 80006b8:	f002 f8f3 	bl	80028a2 <HAL_UART_Transmit>
				}
				break;
 80006bc:	e222      	b.n	8000b04 <check_Mode+0x500>
			case 2: //10010010 01101101
				chksum = MainBuf[newPos-1];
 80006be:	4b76      	ldr	r3, [pc, #472]	; (8000898 <check_Mode+0x294>)
 80006c0:	881b      	ldrh	r3, [r3, #0]
 80006c2:	3b01      	subs	r3, #1
 80006c4:	4a75      	ldr	r2, [pc, #468]	; (800089c <check_Mode+0x298>)
 80006c6:	5cd2      	ldrb	r2, [r2, r3]
 80006c8:	4b75      	ldr	r3, [pc, #468]	; (80008a0 <check_Mode+0x29c>)
 80006ca:	701a      	strb	r2, [r3, #0]
				chksum1 = ~(StartM);
 80006cc:	4b77      	ldr	r3, [pc, #476]	; (80008ac <check_Mode+0x2a8>)
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	43db      	mvns	r3, r3
 80006d2:	b2da      	uxtb	r2, r3
 80006d4:	4b7a      	ldr	r3, [pc, #488]	; (80008c0 <check_Mode+0x2bc>)
 80006d6:	701a      	strb	r2, [r3, #0]
				if (chksum == chksum1){
 80006d8:	4b71      	ldr	r3, [pc, #452]	; (80008a0 <check_Mode+0x29c>)
 80006da:	781a      	ldrb	r2, [r3, #0]
 80006dc:	4b78      	ldr	r3, [pc, #480]	; (80008c0 <check_Mode+0x2bc>)
 80006de:	781b      	ldrb	r3, [r3, #0]
 80006e0:	429a      	cmp	r2, r3
 80006e2:	f040 8211 	bne.w	8000b08 <check_Mode+0x504>
					M_state = 2;
 80006e6:	4b73      	ldr	r3, [pc, #460]	; (80008b4 <check_Mode+0x2b0>)
 80006e8:	2202      	movs	r2, #2
 80006ea:	701a      	strb	r2, [r3, #0]
					//HAL_UART_Transmit_DMA(&huart2, (uint8_t*)temp_s, 2);
					HAL_UART_Transmit(&huart2, (uint8_t*)temp_s, 2 ,1000); //Xu
 80006ec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006f0:	2202      	movs	r2, #2
 80006f2:	4971      	ldr	r1, [pc, #452]	; (80008b8 <check_Mode+0x2b4>)
 80006f4:	4871      	ldr	r0, [pc, #452]	; (80008bc <check_Mode+0x2b8>)
 80006f6:	f002 f8d4 	bl	80028a2 <HAL_UART_Transmit>
				}
				break;
 80006fa:	e205      	b.n	8000b08 <check_Mode+0x504>
			case 3: //10010011 01101100
					chksum = MainBuf[newPos-1];
 80006fc:	4b66      	ldr	r3, [pc, #408]	; (8000898 <check_Mode+0x294>)
 80006fe:	881b      	ldrh	r3, [r3, #0]
 8000700:	3b01      	subs	r3, #1
 8000702:	4a66      	ldr	r2, [pc, #408]	; (800089c <check_Mode+0x298>)
 8000704:	5cd2      	ldrb	r2, [r2, r3]
 8000706:	4b66      	ldr	r3, [pc, #408]	; (80008a0 <check_Mode+0x29c>)
 8000708:	701a      	strb	r2, [r3, #0]
					chksum1 = ~(StartM);
 800070a:	4b68      	ldr	r3, [pc, #416]	; (80008ac <check_Mode+0x2a8>)
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	43db      	mvns	r3, r3
 8000710:	b2da      	uxtb	r2, r3
 8000712:	4b6b      	ldr	r3, [pc, #428]	; (80008c0 <check_Mode+0x2bc>)
 8000714:	701a      	strb	r2, [r3, #0]
				if (chksum == chksum1){
 8000716:	4b62      	ldr	r3, [pc, #392]	; (80008a0 <check_Mode+0x29c>)
 8000718:	781a      	ldrb	r2, [r3, #0]
 800071a:	4b69      	ldr	r3, [pc, #420]	; (80008c0 <check_Mode+0x2bc>)
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	429a      	cmp	r2, r3
 8000720:	f040 81f4 	bne.w	8000b0c <check_Mode+0x508>
					M_state = 3;
 8000724:	4b63      	ldr	r3, [pc, #396]	; (80008b4 <check_Mode+0x2b0>)
 8000726:	2203      	movs	r2, #3
 8000728:	701a      	strb	r2, [r3, #0]
					//HAL_UART_Transmit_DMA(&huart2, (uint8_t*)temp_s, 2);
					HAL_UART_Transmit(&huart2, (uint8_t*)temp_s, 2 ,1000); //Xu
 800072a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800072e:	2202      	movs	r2, #2
 8000730:	4961      	ldr	r1, [pc, #388]	; (80008b8 <check_Mode+0x2b4>)
 8000732:	4862      	ldr	r0, [pc, #392]	; (80008bc <check_Mode+0x2b8>)
 8000734:	f002 f8b5 	bl	80028a2 <HAL_UART_Transmit>
				}
				break;
 8000738:	e1e8      	b.n	8000b0c <check_Mode+0x508>
			case 4:
					chksum = MainBuf[newPos-1];
 800073a:	4b57      	ldr	r3, [pc, #348]	; (8000898 <check_Mode+0x294>)
 800073c:	881b      	ldrh	r3, [r3, #0]
 800073e:	3b01      	subs	r3, #1
 8000740:	4a56      	ldr	r2, [pc, #344]	; (800089c <check_Mode+0x298>)
 8000742:	5cd2      	ldrb	r2, [r2, r3]
 8000744:	4b56      	ldr	r3, [pc, #344]	; (80008a0 <check_Mode+0x29c>)
 8000746:	701a      	strb	r2, [r3, #0]
					dataF2 = MainBuf[newPos-2];
 8000748:	4b53      	ldr	r3, [pc, #332]	; (8000898 <check_Mode+0x294>)
 800074a:	881b      	ldrh	r3, [r3, #0]
 800074c:	3b02      	subs	r3, #2
 800074e:	4a53      	ldr	r2, [pc, #332]	; (800089c <check_Mode+0x298>)
 8000750:	5cd2      	ldrb	r2, [r2, r3]
 8000752:	4b54      	ldr	r3, [pc, #336]	; (80008a4 <check_Mode+0x2a0>)
 8000754:	701a      	strb	r2, [r3, #0]
					dataF1 = MainBuf[newPos-3];
 8000756:	4b50      	ldr	r3, [pc, #320]	; (8000898 <check_Mode+0x294>)
 8000758:	881b      	ldrh	r3, [r3, #0]
 800075a:	3b03      	subs	r3, #3
 800075c:	4a4f      	ldr	r2, [pc, #316]	; (800089c <check_Mode+0x298>)
 800075e:	5cd2      	ldrb	r2, [r2, r3]
 8000760:	4b51      	ldr	r3, [pc, #324]	; (80008a8 <check_Mode+0x2a4>)
 8000762:	701a      	strb	r2, [r3, #0]
					chksum2 = ~(StartM + dataF1 + dataF2);
 8000764:	4b51      	ldr	r3, [pc, #324]	; (80008ac <check_Mode+0x2a8>)
 8000766:	781a      	ldrb	r2, [r3, #0]
 8000768:	4b4f      	ldr	r3, [pc, #316]	; (80008a8 <check_Mode+0x2a4>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	4413      	add	r3, r2
 800076e:	b2da      	uxtb	r2, r3
 8000770:	4b4c      	ldr	r3, [pc, #304]	; (80008a4 <check_Mode+0x2a0>)
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	4413      	add	r3, r2
 8000776:	b2db      	uxtb	r3, r3
 8000778:	43db      	mvns	r3, r3
 800077a:	b2da      	uxtb	r2, r3
 800077c:	4b4c      	ldr	r3, [pc, #304]	; (80008b0 <check_Mode+0x2ac>)
 800077e:	701a      	strb	r2, [r3, #0]
				if (chksum == chksum2){
 8000780:	4b47      	ldr	r3, [pc, #284]	; (80008a0 <check_Mode+0x29c>)
 8000782:	781a      	ldrb	r2, [r3, #0]
 8000784:	4b4a      	ldr	r3, [pc, #296]	; (80008b0 <check_Mode+0x2ac>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	429a      	cmp	r2, r3
 800078a:	f040 81c1 	bne.w	8000b10 <check_Mode+0x50c>
					M_state = 4;
 800078e:	4b49      	ldr	r3, [pc, #292]	; (80008b4 <check_Mode+0x2b0>)
 8000790:	2204      	movs	r2, #4
 8000792:	701a      	strb	r2, [r3, #0]
					//HAL_UART_Transmit_DMA(&huart2, (uint8_t*)temp_s, 2);
					HAL_UART_Transmit(&huart2, (uint8_t*)temp_s, 2 ,1000); //Xu
 8000794:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000798:	2202      	movs	r2, #2
 800079a:	4947      	ldr	r1, [pc, #284]	; (80008b8 <check_Mode+0x2b4>)
 800079c:	4847      	ldr	r0, [pc, #284]	; (80008bc <check_Mode+0x2b8>)
 800079e:	f002 f880 	bl	80028a2 <HAL_UART_Transmit>
				}
				break;
 80007a2:	e1b5      	b.n	8000b10 <check_Mode+0x50c>
			case 5:
					chksum = MainBuf[newPos-1];
 80007a4:	4b3c      	ldr	r3, [pc, #240]	; (8000898 <check_Mode+0x294>)
 80007a6:	881b      	ldrh	r3, [r3, #0]
 80007a8:	3b01      	subs	r3, #1
 80007aa:	4a3c      	ldr	r2, [pc, #240]	; (800089c <check_Mode+0x298>)
 80007ac:	5cd2      	ldrb	r2, [r2, r3]
 80007ae:	4b3c      	ldr	r3, [pc, #240]	; (80008a0 <check_Mode+0x29c>)
 80007b0:	701a      	strb	r2, [r3, #0]
					dataF2 = MainBuf[newPos-2];
 80007b2:	4b39      	ldr	r3, [pc, #228]	; (8000898 <check_Mode+0x294>)
 80007b4:	881b      	ldrh	r3, [r3, #0]
 80007b6:	3b02      	subs	r3, #2
 80007b8:	4a38      	ldr	r2, [pc, #224]	; (800089c <check_Mode+0x298>)
 80007ba:	5cd2      	ldrb	r2, [r2, r3]
 80007bc:	4b39      	ldr	r3, [pc, #228]	; (80008a4 <check_Mode+0x2a0>)
 80007be:	701a      	strb	r2, [r3, #0]
					dataF1 = MainBuf[newPos-3];
 80007c0:	4b35      	ldr	r3, [pc, #212]	; (8000898 <check_Mode+0x294>)
 80007c2:	881b      	ldrh	r3, [r3, #0]
 80007c4:	3b03      	subs	r3, #3
 80007c6:	4a35      	ldr	r2, [pc, #212]	; (800089c <check_Mode+0x298>)
 80007c8:	5cd2      	ldrb	r2, [r2, r3]
 80007ca:	4b37      	ldr	r3, [pc, #220]	; (80008a8 <check_Mode+0x2a4>)
 80007cc:	701a      	strb	r2, [r3, #0]
					chksum2 = ~(StartM + dataF1 + dataF2);
 80007ce:	4b37      	ldr	r3, [pc, #220]	; (80008ac <check_Mode+0x2a8>)
 80007d0:	781a      	ldrb	r2, [r3, #0]
 80007d2:	4b35      	ldr	r3, [pc, #212]	; (80008a8 <check_Mode+0x2a4>)
 80007d4:	781b      	ldrb	r3, [r3, #0]
 80007d6:	4413      	add	r3, r2
 80007d8:	b2da      	uxtb	r2, r3
 80007da:	4b32      	ldr	r3, [pc, #200]	; (80008a4 <check_Mode+0x2a0>)
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	4413      	add	r3, r2
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	43db      	mvns	r3, r3
 80007e4:	b2da      	uxtb	r2, r3
 80007e6:	4b32      	ldr	r3, [pc, #200]	; (80008b0 <check_Mode+0x2ac>)
 80007e8:	701a      	strb	r2, [r3, #0]
				if (chksum == chksum2){
 80007ea:	4b2d      	ldr	r3, [pc, #180]	; (80008a0 <check_Mode+0x29c>)
 80007ec:	781a      	ldrb	r2, [r3, #0]
 80007ee:	4b30      	ldr	r3, [pc, #192]	; (80008b0 <check_Mode+0x2ac>)
 80007f0:	781b      	ldrb	r3, [r3, #0]
 80007f2:	429a      	cmp	r2, r3
 80007f4:	f040 818e 	bne.w	8000b14 <check_Mode+0x510>
					M_state = 5;
 80007f8:	4b2e      	ldr	r3, [pc, #184]	; (80008b4 <check_Mode+0x2b0>)
 80007fa:	2205      	movs	r2, #5
 80007fc:	701a      	strb	r2, [r3, #0]
					//HAL_UART_Transmit_DMA(&huart2, (uint8_t*)temp_s, 2);
					HAL_UART_Transmit(&huart2, (uint8_t*)temp_s, 2 ,1000); //Xu
 80007fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000802:	2202      	movs	r2, #2
 8000804:	492c      	ldr	r1, [pc, #176]	; (80008b8 <check_Mode+0x2b4>)
 8000806:	482d      	ldr	r0, [pc, #180]	; (80008bc <check_Mode+0x2b8>)
 8000808:	f002 f84b 	bl	80028a2 <HAL_UART_Transmit>
				}
				break;
 800080c:	e182      	b.n	8000b14 <check_Mode+0x510>
			case 6:
					chksum = MainBuf[newPos-1];
 800080e:	4b22      	ldr	r3, [pc, #136]	; (8000898 <check_Mode+0x294>)
 8000810:	881b      	ldrh	r3, [r3, #0]
 8000812:	3b01      	subs	r3, #1
 8000814:	4a21      	ldr	r2, [pc, #132]	; (800089c <check_Mode+0x298>)
 8000816:	5cd2      	ldrb	r2, [r2, r3]
 8000818:	4b21      	ldr	r3, [pc, #132]	; (80008a0 <check_Mode+0x29c>)
 800081a:	701a      	strb	r2, [r3, #0]
					dataF2 = MainBuf[newPos-2];
 800081c:	4b1e      	ldr	r3, [pc, #120]	; (8000898 <check_Mode+0x294>)
 800081e:	881b      	ldrh	r3, [r3, #0]
 8000820:	3b02      	subs	r3, #2
 8000822:	4a1e      	ldr	r2, [pc, #120]	; (800089c <check_Mode+0x298>)
 8000824:	5cd2      	ldrb	r2, [r2, r3]
 8000826:	4b1f      	ldr	r3, [pc, #124]	; (80008a4 <check_Mode+0x2a0>)
 8000828:	701a      	strb	r2, [r3, #0]
					dataF1 = MainBuf[newPos-3];
 800082a:	4b1b      	ldr	r3, [pc, #108]	; (8000898 <check_Mode+0x294>)
 800082c:	881b      	ldrh	r3, [r3, #0]
 800082e:	3b03      	subs	r3, #3
 8000830:	4a1a      	ldr	r2, [pc, #104]	; (800089c <check_Mode+0x298>)
 8000832:	5cd2      	ldrb	r2, [r2, r3]
 8000834:	4b1c      	ldr	r3, [pc, #112]	; (80008a8 <check_Mode+0x2a4>)
 8000836:	701a      	strb	r2, [r3, #0]
					chksum2 = ~(StartM + dataF1 + dataF2);
 8000838:	4b1c      	ldr	r3, [pc, #112]	; (80008ac <check_Mode+0x2a8>)
 800083a:	781a      	ldrb	r2, [r3, #0]
 800083c:	4b1a      	ldr	r3, [pc, #104]	; (80008a8 <check_Mode+0x2a4>)
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	4413      	add	r3, r2
 8000842:	b2da      	uxtb	r2, r3
 8000844:	4b17      	ldr	r3, [pc, #92]	; (80008a4 <check_Mode+0x2a0>)
 8000846:	781b      	ldrb	r3, [r3, #0]
 8000848:	4413      	add	r3, r2
 800084a:	b2db      	uxtb	r3, r3
 800084c:	43db      	mvns	r3, r3
 800084e:	b2da      	uxtb	r2, r3
 8000850:	4b17      	ldr	r3, [pc, #92]	; (80008b0 <check_Mode+0x2ac>)
 8000852:	701a      	strb	r2, [r3, #0]
				if (chksum == chksum2){
 8000854:	4b12      	ldr	r3, [pc, #72]	; (80008a0 <check_Mode+0x29c>)
 8000856:	781a      	ldrb	r2, [r3, #0]
 8000858:	4b15      	ldr	r3, [pc, #84]	; (80008b0 <check_Mode+0x2ac>)
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	429a      	cmp	r2, r3
 800085e:	f040 815b 	bne.w	8000b18 <check_Mode+0x514>
					M_state = 6;
 8000862:	4b14      	ldr	r3, [pc, #80]	; (80008b4 <check_Mode+0x2b0>)
 8000864:	2206      	movs	r2, #6
 8000866:	701a      	strb	r2, [r3, #0]
					//HAL_UART_Transmit_DMA(&huart2, (uint8_t*)temp_s, 2);
					HAL_UART_Transmit(&huart2, (uint8_t*)temp_s, 2 ,1000); //Xu
 8000868:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800086c:	2202      	movs	r2, #2
 800086e:	4912      	ldr	r1, [pc, #72]	; (80008b8 <check_Mode+0x2b4>)
 8000870:	4812      	ldr	r0, [pc, #72]	; (80008bc <check_Mode+0x2b8>)
 8000872:	f002 f816 	bl	80028a2 <HAL_UART_Transmit>
				}
				break;
 8000876:	e14f      	b.n	8000b18 <check_Mode+0x514>
			case 7:
				Nstation = MainBuf[(newPos-datasize)+1];
 8000878:	4b07      	ldr	r3, [pc, #28]	; (8000898 <check_Mode+0x294>)
 800087a:	881b      	ldrh	r3, [r3, #0]
 800087c:	461a      	mov	r2, r3
 800087e:	4b11      	ldr	r3, [pc, #68]	; (80008c4 <check_Mode+0x2c0>)
 8000880:	881b      	ldrh	r3, [r3, #0]
 8000882:	1ad3      	subs	r3, r2, r3
 8000884:	3301      	adds	r3, #1
 8000886:	4a05      	ldr	r2, [pc, #20]	; (800089c <check_Mode+0x298>)
 8000888:	5cd2      	ldrb	r2, [r2, r3]
 800088a:	4b0f      	ldr	r3, [pc, #60]	; (80008c8 <check_Mode+0x2c4>)
 800088c:	701a      	strb	r2, [r3, #0]
				for(int i=2; i < Nstation+2; i++ ){
 800088e:	2302      	movs	r3, #2
 8000890:	607b      	str	r3, [r7, #4]
 8000892:	e02b      	b.n	80008ec <check_Mode+0x2e8>
 8000894:	2000009e 	.word	0x2000009e
 8000898:	20000034 	.word	0x20000034
 800089c:	2000012c 	.word	0x2000012c
 80008a0:	20000128 	.word	0x20000128
 80008a4:	20000190 	.word	0x20000190
 80008a8:	20000103 	.word	0x20000103
 80008ac:	2000009c 	.word	0x2000009c
 80008b0:	20000101 	.word	0x20000101
 80008b4:	20000106 	.word	0x20000106
 80008b8:	20000000 	.word	0x20000000
 80008bc:	2000014c 	.word	0x2000014c
 80008c0:	20000104 	.word	0x20000104
 80008c4:	20000030 	.word	0x20000030
 80008c8:	20000100 	.word	0x20000100
					dataFSum += MainBuf[newPos-i];
 80008cc:	4b9d      	ldr	r3, [pc, #628]	; (8000b44 <check_Mode+0x540>)
 80008ce:	881b      	ldrh	r3, [r3, #0]
 80008d0:	461a      	mov	r2, r3
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	1ad3      	subs	r3, r2, r3
 80008d6:	4a9c      	ldr	r2, [pc, #624]	; (8000b48 <check_Mode+0x544>)
 80008d8:	5cd2      	ldrb	r2, [r2, r3]
 80008da:	4b9c      	ldr	r3, [pc, #624]	; (8000b4c <check_Mode+0x548>)
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	4413      	add	r3, r2
 80008e0:	b2da      	uxtb	r2, r3
 80008e2:	4b9a      	ldr	r3, [pc, #616]	; (8000b4c <check_Mode+0x548>)
 80008e4:	701a      	strb	r2, [r3, #0]
				for(int i=2; i < Nstation+2; i++ ){
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	3301      	adds	r3, #1
 80008ea:	607b      	str	r3, [r7, #4]
 80008ec:	4b98      	ldr	r3, [pc, #608]	; (8000b50 <check_Mode+0x54c>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	3301      	adds	r3, #1
 80008f2:	687a      	ldr	r2, [r7, #4]
 80008f4:	429a      	cmp	r2, r3
 80008f6:	dde9      	ble.n	80008cc <check_Mode+0x2c8>
				}
				chksum = MainBuf[newPos-1];
 80008f8:	4b92      	ldr	r3, [pc, #584]	; (8000b44 <check_Mode+0x540>)
 80008fa:	881b      	ldrh	r3, [r3, #0]
 80008fc:	3b01      	subs	r3, #1
 80008fe:	4a92      	ldr	r2, [pc, #584]	; (8000b48 <check_Mode+0x544>)
 8000900:	5cd2      	ldrb	r2, [r2, r3]
 8000902:	4b94      	ldr	r3, [pc, #592]	; (8000b54 <check_Mode+0x550>)
 8000904:	701a      	strb	r2, [r3, #0]
				chksum3 = ~(StartM + Nstation + dataFSum);
 8000906:	4b94      	ldr	r3, [pc, #592]	; (8000b58 <check_Mode+0x554>)
 8000908:	781a      	ldrb	r2, [r3, #0]
 800090a:	4b91      	ldr	r3, [pc, #580]	; (8000b50 <check_Mode+0x54c>)
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	4413      	add	r3, r2
 8000910:	b2da      	uxtb	r2, r3
 8000912:	4b8e      	ldr	r3, [pc, #568]	; (8000b4c <check_Mode+0x548>)
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	4413      	add	r3, r2
 8000918:	b2db      	uxtb	r3, r3
 800091a:	43db      	mvns	r3, r3
 800091c:	b2da      	uxtb	r2, r3
 800091e:	4b8f      	ldr	r3, [pc, #572]	; (8000b5c <check_Mode+0x558>)
 8000920:	701a      	strb	r2, [r3, #0]
				if (chksum == chksum3){
 8000922:	4b8c      	ldr	r3, [pc, #560]	; (8000b54 <check_Mode+0x550>)
 8000924:	781a      	ldrb	r2, [r3, #0]
 8000926:	4b8d      	ldr	r3, [pc, #564]	; (8000b5c <check_Mode+0x558>)
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	429a      	cmp	r2, r3
 800092c:	f040 80f6 	bne.w	8000b1c <check_Mode+0x518>
					M_state = 7;
 8000930:	4b8b      	ldr	r3, [pc, #556]	; (8000b60 <check_Mode+0x55c>)
 8000932:	2207      	movs	r2, #7
 8000934:	701a      	strb	r2, [r3, #0]
					//HAL_UART_Transmit_DMA(&huart2, (uint8_t*)temp_s, 2);
					dataFSum = 0;
 8000936:	4b85      	ldr	r3, [pc, #532]	; (8000b4c <check_Mode+0x548>)
 8000938:	2200      	movs	r2, #0
 800093a:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit(&huart2, (uint8_t*)temp_s, 2 ,1000); //Xu
 800093c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000940:	2202      	movs	r2, #2
 8000942:	4988      	ldr	r1, [pc, #544]	; (8000b64 <check_Mode+0x560>)
 8000944:	4888      	ldr	r0, [pc, #544]	; (8000b68 <check_Mode+0x564>)
 8000946:	f001 ffac 	bl	80028a2 <HAL_UART_Transmit>
				}
				break;
 800094a:	e0e7      	b.n	8000b1c <check_Mode+0x518>
			case 8: //10011000 01100111
				chksum = MainBuf[newPos-1];
 800094c:	4b7d      	ldr	r3, [pc, #500]	; (8000b44 <check_Mode+0x540>)
 800094e:	881b      	ldrh	r3, [r3, #0]
 8000950:	3b01      	subs	r3, #1
 8000952:	4a7d      	ldr	r2, [pc, #500]	; (8000b48 <check_Mode+0x544>)
 8000954:	5cd2      	ldrb	r2, [r2, r3]
 8000956:	4b7f      	ldr	r3, [pc, #508]	; (8000b54 <check_Mode+0x550>)
 8000958:	701a      	strb	r2, [r3, #0]
				chksum1 = ~(StartM);
 800095a:	4b7f      	ldr	r3, [pc, #508]	; (8000b58 <check_Mode+0x554>)
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	43db      	mvns	r3, r3
 8000960:	b2da      	uxtb	r2, r3
 8000962:	4b82      	ldr	r3, [pc, #520]	; (8000b6c <check_Mode+0x568>)
 8000964:	701a      	strb	r2, [r3, #0]
				if (chksum == chksum1){
 8000966:	4b7b      	ldr	r3, [pc, #492]	; (8000b54 <check_Mode+0x550>)
 8000968:	781a      	ldrb	r2, [r3, #0]
 800096a:	4b80      	ldr	r3, [pc, #512]	; (8000b6c <check_Mode+0x568>)
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	429a      	cmp	r2, r3
 8000970:	f040 80d6 	bne.w	8000b20 <check_Mode+0x51c>
					M_state = 8;
 8000974:	4b7a      	ldr	r3, [pc, #488]	; (8000b60 <check_Mode+0x55c>)
 8000976:	2208      	movs	r2, #8
 8000978:	701a      	strb	r2, [r3, #0]
					//HAL_UART_Transmit_DMA(&huart2, (uint8_t*)temp_s, 2);
					HAL_UART_Transmit(&huart2, (uint8_t*)temp_s, 2 ,1000); //Xu
 800097a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800097e:	2202      	movs	r2, #2
 8000980:	4978      	ldr	r1, [pc, #480]	; (8000b64 <check_Mode+0x560>)
 8000982:	4879      	ldr	r0, [pc, #484]	; (8000b68 <check_Mode+0x564>)
 8000984:	f001 ff8d 	bl	80028a2 <HAL_UART_Transmit>
					HAL_UART_Transmit(&huart2, (uint8_t*)temp_f, 2 ,1000);
 8000988:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800098c:	2202      	movs	r2, #2
 800098e:	4978      	ldr	r1, [pc, #480]	; (8000b70 <check_Mode+0x56c>)
 8000990:	4875      	ldr	r0, [pc, #468]	; (8000b68 <check_Mode+0x564>)
 8000992:	f001 ff86 	bl	80028a2 <HAL_UART_Transmit>
				}
				break;
 8000996:	e0c3      	b.n	8000b20 <check_Mode+0x51c>
			case 9: //10011001 01100110
				chksum = MainBuf[newPos-1];
 8000998:	4b6a      	ldr	r3, [pc, #424]	; (8000b44 <check_Mode+0x540>)
 800099a:	881b      	ldrh	r3, [r3, #0]
 800099c:	3b01      	subs	r3, #1
 800099e:	4a6a      	ldr	r2, [pc, #424]	; (8000b48 <check_Mode+0x544>)
 80009a0:	5cd2      	ldrb	r2, [r2, r3]
 80009a2:	4b6c      	ldr	r3, [pc, #432]	; (8000b54 <check_Mode+0x550>)
 80009a4:	701a      	strb	r2, [r3, #0]
				chksum1 = ~(StartM);
 80009a6:	4b6c      	ldr	r3, [pc, #432]	; (8000b58 <check_Mode+0x554>)
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	43db      	mvns	r3, r3
 80009ac:	b2da      	uxtb	r2, r3
 80009ae:	4b6f      	ldr	r3, [pc, #444]	; (8000b6c <check_Mode+0x568>)
 80009b0:	701a      	strb	r2, [r3, #0]
				if (chksum == chksum1){
 80009b2:	4b68      	ldr	r3, [pc, #416]	; (8000b54 <check_Mode+0x550>)
 80009b4:	781a      	ldrb	r2, [r3, #0]
 80009b6:	4b6d      	ldr	r3, [pc, #436]	; (8000b6c <check_Mode+0x568>)
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	429a      	cmp	r2, r3
 80009bc:	f040 80b2 	bne.w	8000b24 <check_Mode+0x520>
					M_state = 9;
 80009c0:	4b67      	ldr	r3, [pc, #412]	; (8000b60 <check_Mode+0x55c>)
 80009c2:	2209      	movs	r2, #9
 80009c4:	701a      	strb	r2, [r3, #0]
					//HAL_UART_Transmit_DMA(&huart2, (uint8_t*)temp_s, 2);
					HAL_UART_Transmit(&huart2, (uint8_t*)temp_s, 2 ,1000);
 80009c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009ca:	2202      	movs	r2, #2
 80009cc:	4965      	ldr	r1, [pc, #404]	; (8000b64 <check_Mode+0x560>)
 80009ce:	4866      	ldr	r0, [pc, #408]	; (8000b68 <check_Mode+0x564>)
 80009d0:	f001 ff67 	bl	80028a2 <HAL_UART_Transmit>
				}
				break;
 80009d4:	e0a6      	b.n	8000b24 <check_Mode+0x520>
			case 10: //10011010 01100101
				chksum = MainBuf[newPos-1];
 80009d6:	4b5b      	ldr	r3, [pc, #364]	; (8000b44 <check_Mode+0x540>)
 80009d8:	881b      	ldrh	r3, [r3, #0]
 80009da:	3b01      	subs	r3, #1
 80009dc:	4a5a      	ldr	r2, [pc, #360]	; (8000b48 <check_Mode+0x544>)
 80009de:	5cd2      	ldrb	r2, [r2, r3]
 80009e0:	4b5c      	ldr	r3, [pc, #368]	; (8000b54 <check_Mode+0x550>)
 80009e2:	701a      	strb	r2, [r3, #0]
				chksum1 = ~(StartM);
 80009e4:	4b5c      	ldr	r3, [pc, #368]	; (8000b58 <check_Mode+0x554>)
 80009e6:	781b      	ldrb	r3, [r3, #0]
 80009e8:	43db      	mvns	r3, r3
 80009ea:	b2da      	uxtb	r2, r3
 80009ec:	4b5f      	ldr	r3, [pc, #380]	; (8000b6c <check_Mode+0x568>)
 80009ee:	701a      	strb	r2, [r3, #0]
				if (chksum == chksum1){
 80009f0:	4b58      	ldr	r3, [pc, #352]	; (8000b54 <check_Mode+0x550>)
 80009f2:	781a      	ldrb	r2, [r3, #0]
 80009f4:	4b5d      	ldr	r3, [pc, #372]	; (8000b6c <check_Mode+0x568>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	429a      	cmp	r2, r3
 80009fa:	f040 8095 	bne.w	8000b28 <check_Mode+0x524>
					M_state = 10;
 80009fe:	4b58      	ldr	r3, [pc, #352]	; (8000b60 <check_Mode+0x55c>)
 8000a00:	220a      	movs	r2, #10
 8000a02:	701a      	strb	r2, [r3, #0]
					//HAL_UART_Transmit_DMA(&huart2, (uint8_t*)temp_s, 2);
					HAL_UART_Transmit(&huart2, (uint8_t*)temp_s, 2 ,1000);
 8000a04:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a08:	2202      	movs	r2, #2
 8000a0a:	4956      	ldr	r1, [pc, #344]	; (8000b64 <check_Mode+0x560>)
 8000a0c:	4856      	ldr	r0, [pc, #344]	; (8000b68 <check_Mode+0x564>)
 8000a0e:	f001 ff48 	bl	80028a2 <HAL_UART_Transmit>
				}
				break;
 8000a12:	e089      	b.n	8000b28 <check_Mode+0x524>
			case 11: //10011011 01100100
				chksum = MainBuf[newPos-1];
 8000a14:	4b4b      	ldr	r3, [pc, #300]	; (8000b44 <check_Mode+0x540>)
 8000a16:	881b      	ldrh	r3, [r3, #0]
 8000a18:	3b01      	subs	r3, #1
 8000a1a:	4a4b      	ldr	r2, [pc, #300]	; (8000b48 <check_Mode+0x544>)
 8000a1c:	5cd2      	ldrb	r2, [r2, r3]
 8000a1e:	4b4d      	ldr	r3, [pc, #308]	; (8000b54 <check_Mode+0x550>)
 8000a20:	701a      	strb	r2, [r3, #0]
				chksum1 = ~(StartM);
 8000a22:	4b4d      	ldr	r3, [pc, #308]	; (8000b58 <check_Mode+0x554>)
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	43db      	mvns	r3, r3
 8000a28:	b2da      	uxtb	r2, r3
 8000a2a:	4b50      	ldr	r3, [pc, #320]	; (8000b6c <check_Mode+0x568>)
 8000a2c:	701a      	strb	r2, [r3, #0]
				if (chksum == chksum1){
 8000a2e:	4b49      	ldr	r3, [pc, #292]	; (8000b54 <check_Mode+0x550>)
 8000a30:	781a      	ldrb	r2, [r3, #0]
 8000a32:	4b4e      	ldr	r3, [pc, #312]	; (8000b6c <check_Mode+0x568>)
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	429a      	cmp	r2, r3
 8000a38:	d178      	bne.n	8000b2c <check_Mode+0x528>
					M_state = 11;
 8000a3a:	4b49      	ldr	r3, [pc, #292]	; (8000b60 <check_Mode+0x55c>)
 8000a3c:	220b      	movs	r2, #11
 8000a3e:	701a      	strb	r2, [r3, #0]
					//HAL_UART_Transmit_DMA(&huart2, (uint8_t*)temp_s, 2);
					HAL_UART_Transmit(&huart2, (uint8_t*)temp_s, 2 ,1000);
 8000a40:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a44:	2202      	movs	r2, #2
 8000a46:	4947      	ldr	r1, [pc, #284]	; (8000b64 <check_Mode+0x560>)
 8000a48:	4847      	ldr	r0, [pc, #284]	; (8000b68 <check_Mode+0x564>)
 8000a4a:	f001 ff2a 	bl	80028a2 <HAL_UART_Transmit>
				}
				break;
 8000a4e:	e06d      	b.n	8000b2c <check_Mode+0x528>
			case 12: //10011100 01100011
				chksum = MainBuf[newPos-1];
 8000a50:	4b3c      	ldr	r3, [pc, #240]	; (8000b44 <check_Mode+0x540>)
 8000a52:	881b      	ldrh	r3, [r3, #0]
 8000a54:	3b01      	subs	r3, #1
 8000a56:	4a3c      	ldr	r2, [pc, #240]	; (8000b48 <check_Mode+0x544>)
 8000a58:	5cd2      	ldrb	r2, [r2, r3]
 8000a5a:	4b3e      	ldr	r3, [pc, #248]	; (8000b54 <check_Mode+0x550>)
 8000a5c:	701a      	strb	r2, [r3, #0]
				chksum1 = ~(StartM);
 8000a5e:	4b3e      	ldr	r3, [pc, #248]	; (8000b58 <check_Mode+0x554>)
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	43db      	mvns	r3, r3
 8000a64:	b2da      	uxtb	r2, r3
 8000a66:	4b41      	ldr	r3, [pc, #260]	; (8000b6c <check_Mode+0x568>)
 8000a68:	701a      	strb	r2, [r3, #0]
				if (chksum == chksum1){
 8000a6a:	4b3a      	ldr	r3, [pc, #232]	; (8000b54 <check_Mode+0x550>)
 8000a6c:	781a      	ldrb	r2, [r3, #0]
 8000a6e:	4b3f      	ldr	r3, [pc, #252]	; (8000b6c <check_Mode+0x568>)
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	429a      	cmp	r2, r3
 8000a74:	d15c      	bne.n	8000b30 <check_Mode+0x52c>
					M_state = 12;
 8000a76:	4b3a      	ldr	r3, [pc, #232]	; (8000b60 <check_Mode+0x55c>)
 8000a78:	220c      	movs	r2, #12
 8000a7a:	701a      	strb	r2, [r3, #0]
					//HAL_UART_Transmit_DMA(&huart2, (uint8_t*)temp_s, 2);
					HAL_UART_Transmit(&huart2, (uint8_t*)temp_s, 2 ,1000); //Xu
 8000a7c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a80:	2202      	movs	r2, #2
 8000a82:	4938      	ldr	r1, [pc, #224]	; (8000b64 <check_Mode+0x560>)
 8000a84:	4838      	ldr	r0, [pc, #224]	; (8000b68 <check_Mode+0x564>)
 8000a86:	f001 ff0c 	bl	80028a2 <HAL_UART_Transmit>
				}
				break;
 8000a8a:	e051      	b.n	8000b30 <check_Mode+0x52c>
			case 13: //10011101 01100010
				chksum = MainBuf[newPos-1];
 8000a8c:	4b2d      	ldr	r3, [pc, #180]	; (8000b44 <check_Mode+0x540>)
 8000a8e:	881b      	ldrh	r3, [r3, #0]
 8000a90:	3b01      	subs	r3, #1
 8000a92:	4a2d      	ldr	r2, [pc, #180]	; (8000b48 <check_Mode+0x544>)
 8000a94:	5cd2      	ldrb	r2, [r2, r3]
 8000a96:	4b2f      	ldr	r3, [pc, #188]	; (8000b54 <check_Mode+0x550>)
 8000a98:	701a      	strb	r2, [r3, #0]
				chksum1 = ~(StartM);
 8000a9a:	4b2f      	ldr	r3, [pc, #188]	; (8000b58 <check_Mode+0x554>)
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	43db      	mvns	r3, r3
 8000aa0:	b2da      	uxtb	r2, r3
 8000aa2:	4b32      	ldr	r3, [pc, #200]	; (8000b6c <check_Mode+0x568>)
 8000aa4:	701a      	strb	r2, [r3, #0]
				if (chksum == chksum1){
 8000aa6:	4b2b      	ldr	r3, [pc, #172]	; (8000b54 <check_Mode+0x550>)
 8000aa8:	781a      	ldrb	r2, [r3, #0]
 8000aaa:	4b30      	ldr	r3, [pc, #192]	; (8000b6c <check_Mode+0x568>)
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	429a      	cmp	r2, r3
 8000ab0:	d140      	bne.n	8000b34 <check_Mode+0x530>
					M_state = 13;
 8000ab2:	4b2b      	ldr	r3, [pc, #172]	; (8000b60 <check_Mode+0x55c>)
 8000ab4:	220d      	movs	r2, #13
 8000ab6:	701a      	strb	r2, [r3, #0]
					//HAL_UART_Transmit_DMA(&huart2, (uint8_t*)temp_s, 2);
					HAL_UART_Transmit(&huart2, (uint8_t*)temp_s, 2 ,1000); //Xu
 8000ab8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000abc:	2202      	movs	r2, #2
 8000abe:	4929      	ldr	r1, [pc, #164]	; (8000b64 <check_Mode+0x560>)
 8000ac0:	4829      	ldr	r0, [pc, #164]	; (8000b68 <check_Mode+0x564>)
 8000ac2:	f001 feee 	bl	80028a2 <HAL_UART_Transmit>
				}
				break;
 8000ac6:	e035      	b.n	8000b34 <check_Mode+0x530>
			case 14: //10011110 01100001
				chksum = MainBuf[newPos-1];
 8000ac8:	4b1e      	ldr	r3, [pc, #120]	; (8000b44 <check_Mode+0x540>)
 8000aca:	881b      	ldrh	r3, [r3, #0]
 8000acc:	3b01      	subs	r3, #1
 8000ace:	4a1e      	ldr	r2, [pc, #120]	; (8000b48 <check_Mode+0x544>)
 8000ad0:	5cd2      	ldrb	r2, [r2, r3]
 8000ad2:	4b20      	ldr	r3, [pc, #128]	; (8000b54 <check_Mode+0x550>)
 8000ad4:	701a      	strb	r2, [r3, #0]
				chksum1 = ~(StartM);
 8000ad6:	4b20      	ldr	r3, [pc, #128]	; (8000b58 <check_Mode+0x554>)
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	43db      	mvns	r3, r3
 8000adc:	b2da      	uxtb	r2, r3
 8000ade:	4b23      	ldr	r3, [pc, #140]	; (8000b6c <check_Mode+0x568>)
 8000ae0:	701a      	strb	r2, [r3, #0]
				if (chksum == chksum1){
 8000ae2:	4b1c      	ldr	r3, [pc, #112]	; (8000b54 <check_Mode+0x550>)
 8000ae4:	781a      	ldrb	r2, [r3, #0]
 8000ae6:	4b21      	ldr	r3, [pc, #132]	; (8000b6c <check_Mode+0x568>)
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	429a      	cmp	r2, r3
 8000aec:	d124      	bne.n	8000b38 <check_Mode+0x534>
					M_state = 14;
 8000aee:	4b1c      	ldr	r3, [pc, #112]	; (8000b60 <check_Mode+0x55c>)
 8000af0:	220e      	movs	r2, #14
 8000af2:	701a      	strb	r2, [r3, #0]
					//HAL_UART_Transmit_DMA(&huart2, (uint8_t*)temp_s, 2);
					HAL_UART_Transmit(&huart2, (uint8_t*)temp_s, 2 ,1000); //Xu
 8000af4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000af8:	2202      	movs	r2, #2
 8000afa:	491a      	ldr	r1, [pc, #104]	; (8000b64 <check_Mode+0x560>)
 8000afc:	481a      	ldr	r0, [pc, #104]	; (8000b68 <check_Mode+0x564>)
 8000afe:	f001 fed0 	bl	80028a2 <HAL_UART_Transmit>
				}
				break;
 8000b02:	e019      	b.n	8000b38 <check_Mode+0x534>
				break;
 8000b04:	bf00      	nop
 8000b06:	e018      	b.n	8000b3a <check_Mode+0x536>
				break;
 8000b08:	bf00      	nop
 8000b0a:	e016      	b.n	8000b3a <check_Mode+0x536>
				break;
 8000b0c:	bf00      	nop
 8000b0e:	e014      	b.n	8000b3a <check_Mode+0x536>
				break;
 8000b10:	bf00      	nop
 8000b12:	e012      	b.n	8000b3a <check_Mode+0x536>
				break;
 8000b14:	bf00      	nop
 8000b16:	e010      	b.n	8000b3a <check_Mode+0x536>
				break;
 8000b18:	bf00      	nop
 8000b1a:	e00e      	b.n	8000b3a <check_Mode+0x536>
				break;
 8000b1c:	bf00      	nop
 8000b1e:	e00c      	b.n	8000b3a <check_Mode+0x536>
				break;
 8000b20:	bf00      	nop
 8000b22:	e00a      	b.n	8000b3a <check_Mode+0x536>
				break;
 8000b24:	bf00      	nop
 8000b26:	e008      	b.n	8000b3a <check_Mode+0x536>
				break;
 8000b28:	bf00      	nop
 8000b2a:	e006      	b.n	8000b3a <check_Mode+0x536>
				break;
 8000b2c:	bf00      	nop
 8000b2e:	e004      	b.n	8000b3a <check_Mode+0x536>
				break;
 8000b30:	bf00      	nop
 8000b32:	e002      	b.n	8000b3a <check_Mode+0x536>
				break;
 8000b34:	bf00      	nop
 8000b36:	e000      	b.n	8000b3a <check_Mode+0x536>
				break;
 8000b38:	bf00      	nop
			}

}
 8000b3a:	bf00      	nop
 8000b3c:	3708      	adds	r7, #8
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	20000034 	.word	0x20000034
 8000b48:	2000012c 	.word	0x2000012c
 8000b4c:	20000105 	.word	0x20000105
 8000b50:	20000100 	.word	0x20000100
 8000b54:	20000128 	.word	0x20000128
 8000b58:	2000009c 	.word	0x2000009c
 8000b5c:	2000009d 	.word	0x2000009d
 8000b60:	20000106 	.word	0x20000106
 8000b64:	20000000 	.word	0x20000000
 8000b68:	2000014c 	.word	0x2000014c
 8000b6c:	20000104 	.word	0x20000104
 8000b70:	20000004 	.word	0x20000004

08000b74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b78:	f000 faae 	bl	80010d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b7c:	f000 f81a 	bl	8000bb4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b80:	f000 f8d6 	bl	8000d30 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b84:	f000 f8ac 	bl	8000ce0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000b88:	f000 f87e 	bl	8000c88 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxBuf, RxBuf_SIZE);
 8000b8c:	2220      	movs	r2, #32
 8000b8e:	4906      	ldr	r1, [pc, #24]	; (8000ba8 <main+0x34>)
 8000b90:	4806      	ldr	r0, [pc, #24]	; (8000bac <main+0x38>)
 8000b92:	f001 ff18 	bl	80029c6 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 8000b96:	4b06      	ldr	r3, [pc, #24]	; (8000bb0 <main+0x3c>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	681a      	ldr	r2, [r3, #0]
 8000b9c:	4b04      	ldr	r3, [pc, #16]	; (8000bb0 <main+0x3c>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	f022 0208 	bic.w	r2, r2, #8
 8000ba4:	601a      	str	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ba6:	e7fe      	b.n	8000ba6 <main+0x32>
 8000ba8:	20000108 	.word	0x20000108
 8000bac:	2000014c 	.word	0x2000014c
 8000bb0:	2000003c 	.word	0x2000003c

08000bb4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b094      	sub	sp, #80	; 0x50
 8000bb8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bba:	f107 0320 	add.w	r3, r7, #32
 8000bbe:	2230      	movs	r2, #48	; 0x30
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f002 ffd6 	bl	8003b74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bc8:	f107 030c 	add.w	r3, r7, #12
 8000bcc:	2200      	movs	r2, #0
 8000bce:	601a      	str	r2, [r3, #0]
 8000bd0:	605a      	str	r2, [r3, #4]
 8000bd2:	609a      	str	r2, [r3, #8]
 8000bd4:	60da      	str	r2, [r3, #12]
 8000bd6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bd8:	2300      	movs	r3, #0
 8000bda:	60bb      	str	r3, [r7, #8]
 8000bdc:	4b28      	ldr	r3, [pc, #160]	; (8000c80 <SystemClock_Config+0xcc>)
 8000bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000be0:	4a27      	ldr	r2, [pc, #156]	; (8000c80 <SystemClock_Config+0xcc>)
 8000be2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000be6:	6413      	str	r3, [r2, #64]	; 0x40
 8000be8:	4b25      	ldr	r3, [pc, #148]	; (8000c80 <SystemClock_Config+0xcc>)
 8000bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bf0:	60bb      	str	r3, [r7, #8]
 8000bf2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	607b      	str	r3, [r7, #4]
 8000bf8:	4b22      	ldr	r3, [pc, #136]	; (8000c84 <SystemClock_Config+0xd0>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4a21      	ldr	r2, [pc, #132]	; (8000c84 <SystemClock_Config+0xd0>)
 8000bfe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000c02:	6013      	str	r3, [r2, #0]
 8000c04:	4b1f      	ldr	r3, [pc, #124]	; (8000c84 <SystemClock_Config+0xd0>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000c0c:	607b      	str	r3, [r7, #4]
 8000c0e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c10:	2302      	movs	r3, #2
 8000c12:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c14:	2301      	movs	r3, #1
 8000c16:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c18:	2310      	movs	r3, #16
 8000c1a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c1c:	2302      	movs	r3, #2
 8000c1e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c20:	2300      	movs	r3, #0
 8000c22:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000c24:	2310      	movs	r3, #16
 8000c26:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000c28:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000c2c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000c2e:	2304      	movs	r3, #4
 8000c30:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c32:	2304      	movs	r3, #4
 8000c34:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c36:	f107 0320 	add.w	r3, r7, #32
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f001 f970 	bl	8001f20 <HAL_RCC_OscConfig>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000c46:	f000 f8e1 	bl	8000e0c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c4a:	230f      	movs	r3, #15
 8000c4c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c52:	2300      	movs	r3, #0
 8000c54:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c5a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c60:	f107 030c 	add.w	r3, r7, #12
 8000c64:	2102      	movs	r1, #2
 8000c66:	4618      	mov	r0, r3
 8000c68:	f001 fbd2 	bl	8002410 <HAL_RCC_ClockConfig>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000c72:	f000 f8cb 	bl	8000e0c <Error_Handler>
  }
}
 8000c76:	bf00      	nop
 8000c78:	3750      	adds	r7, #80	; 0x50
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	40023800 	.word	0x40023800
 8000c84:	40007000 	.word	0x40007000

08000c88 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c8c:	4b12      	ldr	r3, [pc, #72]	; (8000cd8 <MX_USART2_UART_Init+0x50>)
 8000c8e:	4a13      	ldr	r2, [pc, #76]	; (8000cdc <MX_USART2_UART_Init+0x54>)
 8000c90:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 512000;
 8000c92:	4b11      	ldr	r3, [pc, #68]	; (8000cd8 <MX_USART2_UART_Init+0x50>)
 8000c94:	f44f 22fa 	mov.w	r2, #512000	; 0x7d000
 8000c98:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8000c9a:	4b0f      	ldr	r3, [pc, #60]	; (8000cd8 <MX_USART2_UART_Init+0x50>)
 8000c9c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000ca0:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ca2:	4b0d      	ldr	r3, [pc, #52]	; (8000cd8 <MX_USART2_UART_Init+0x50>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8000ca8:	4b0b      	ldr	r3, [pc, #44]	; (8000cd8 <MX_USART2_UART_Init+0x50>)
 8000caa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000cae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000cb0:	4b09      	ldr	r3, [pc, #36]	; (8000cd8 <MX_USART2_UART_Init+0x50>)
 8000cb2:	220c      	movs	r2, #12
 8000cb4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cb6:	4b08      	ldr	r3, [pc, #32]	; (8000cd8 <MX_USART2_UART_Init+0x50>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cbc:	4b06      	ldr	r3, [pc, #24]	; (8000cd8 <MX_USART2_UART_Init+0x50>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000cc2:	4805      	ldr	r0, [pc, #20]	; (8000cd8 <MX_USART2_UART_Init+0x50>)
 8000cc4:	f001 fda0 	bl	8002808 <HAL_UART_Init>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 8000cce:	f000 f89d 	bl	8000e0c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000cd2:	bf00      	nop
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	2000014c 	.word	0x2000014c
 8000cdc:	40004400 	.word	0x40004400

08000ce0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	607b      	str	r3, [r7, #4]
 8000cea:	4b10      	ldr	r3, [pc, #64]	; (8000d2c <MX_DMA_Init+0x4c>)
 8000cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cee:	4a0f      	ldr	r2, [pc, #60]	; (8000d2c <MX_DMA_Init+0x4c>)
 8000cf0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000cf4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cf6:	4b0d      	ldr	r3, [pc, #52]	; (8000d2c <MX_DMA_Init+0x4c>)
 8000cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000cfe:	607b      	str	r3, [r7, #4]
 8000d00:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000d02:	2200      	movs	r2, #0
 8000d04:	2100      	movs	r1, #0
 8000d06:	2010      	movs	r0, #16
 8000d08:	f000 fb33 	bl	8001372 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000d0c:	2010      	movs	r0, #16
 8000d0e:	f000 fb4c 	bl	80013aa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000d12:	2200      	movs	r2, #0
 8000d14:	2100      	movs	r1, #0
 8000d16:	2011      	movs	r0, #17
 8000d18:	f000 fb2b 	bl	8001372 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000d1c:	2011      	movs	r0, #17
 8000d1e:	f000 fb44 	bl	80013aa <HAL_NVIC_EnableIRQ>

}
 8000d22:	bf00      	nop
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	40023800 	.word	0x40023800

08000d30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b08a      	sub	sp, #40	; 0x28
 8000d34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d36:	f107 0314 	add.w	r3, r7, #20
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	601a      	str	r2, [r3, #0]
 8000d3e:	605a      	str	r2, [r3, #4]
 8000d40:	609a      	str	r2, [r3, #8]
 8000d42:	60da      	str	r2, [r3, #12]
 8000d44:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d46:	2300      	movs	r3, #0
 8000d48:	613b      	str	r3, [r7, #16]
 8000d4a:	4b2d      	ldr	r3, [pc, #180]	; (8000e00 <MX_GPIO_Init+0xd0>)
 8000d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d4e:	4a2c      	ldr	r2, [pc, #176]	; (8000e00 <MX_GPIO_Init+0xd0>)
 8000d50:	f043 0304 	orr.w	r3, r3, #4
 8000d54:	6313      	str	r3, [r2, #48]	; 0x30
 8000d56:	4b2a      	ldr	r3, [pc, #168]	; (8000e00 <MX_GPIO_Init+0xd0>)
 8000d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d5a:	f003 0304 	and.w	r3, r3, #4
 8000d5e:	613b      	str	r3, [r7, #16]
 8000d60:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d62:	2300      	movs	r3, #0
 8000d64:	60fb      	str	r3, [r7, #12]
 8000d66:	4b26      	ldr	r3, [pc, #152]	; (8000e00 <MX_GPIO_Init+0xd0>)
 8000d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d6a:	4a25      	ldr	r2, [pc, #148]	; (8000e00 <MX_GPIO_Init+0xd0>)
 8000d6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d70:	6313      	str	r3, [r2, #48]	; 0x30
 8000d72:	4b23      	ldr	r3, [pc, #140]	; (8000e00 <MX_GPIO_Init+0xd0>)
 8000d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d7a:	60fb      	str	r3, [r7, #12]
 8000d7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d7e:	2300      	movs	r3, #0
 8000d80:	60bb      	str	r3, [r7, #8]
 8000d82:	4b1f      	ldr	r3, [pc, #124]	; (8000e00 <MX_GPIO_Init+0xd0>)
 8000d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d86:	4a1e      	ldr	r2, [pc, #120]	; (8000e00 <MX_GPIO_Init+0xd0>)
 8000d88:	f043 0301 	orr.w	r3, r3, #1
 8000d8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d8e:	4b1c      	ldr	r3, [pc, #112]	; (8000e00 <MX_GPIO_Init+0xd0>)
 8000d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d92:	f003 0301 	and.w	r3, r3, #1
 8000d96:	60bb      	str	r3, [r7, #8]
 8000d98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	607b      	str	r3, [r7, #4]
 8000d9e:	4b18      	ldr	r3, [pc, #96]	; (8000e00 <MX_GPIO_Init+0xd0>)
 8000da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da2:	4a17      	ldr	r2, [pc, #92]	; (8000e00 <MX_GPIO_Init+0xd0>)
 8000da4:	f043 0302 	orr.w	r3, r3, #2
 8000da8:	6313      	str	r3, [r2, #48]	; 0x30
 8000daa:	4b15      	ldr	r3, [pc, #84]	; (8000e00 <MX_GPIO_Init+0xd0>)
 8000dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dae:	f003 0302 	and.w	r3, r3, #2
 8000db2:	607b      	str	r3, [r7, #4]
 8000db4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000db6:	2200      	movs	r2, #0
 8000db8:	2120      	movs	r1, #32
 8000dba:	4812      	ldr	r0, [pc, #72]	; (8000e04 <MX_GPIO_Init+0xd4>)
 8000dbc:	f001 f896 	bl	8001eec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000dc0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000dc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000dc6:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000dca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000dd0:	f107 0314 	add.w	r3, r7, #20
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	480c      	ldr	r0, [pc, #48]	; (8000e08 <MX_GPIO_Init+0xd8>)
 8000dd8:	f000 ff04 	bl	8001be4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000ddc:	2320      	movs	r3, #32
 8000dde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000de0:	2301      	movs	r3, #1
 8000de2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de4:	2300      	movs	r3, #0
 8000de6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de8:	2300      	movs	r3, #0
 8000dea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000dec:	f107 0314 	add.w	r3, r7, #20
 8000df0:	4619      	mov	r1, r3
 8000df2:	4804      	ldr	r0, [pc, #16]	; (8000e04 <MX_GPIO_Init+0xd4>)
 8000df4:	f000 fef6 	bl	8001be4 <HAL_GPIO_Init>

}
 8000df8:	bf00      	nop
 8000dfa:	3728      	adds	r7, #40	; 0x28
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	40023800 	.word	0x40023800
 8000e04:	40020000 	.word	0x40020000
 8000e08:	40020800 	.word	0x40020800

08000e0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e10:	b672      	cpsid	i
}
 8000e12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e14:	e7fe      	b.n	8000e14 <Error_Handler+0x8>
	...

08000e18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e1e:	2300      	movs	r3, #0
 8000e20:	607b      	str	r3, [r7, #4]
 8000e22:	4b10      	ldr	r3, [pc, #64]	; (8000e64 <HAL_MspInit+0x4c>)
 8000e24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e26:	4a0f      	ldr	r2, [pc, #60]	; (8000e64 <HAL_MspInit+0x4c>)
 8000e28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e2c:	6453      	str	r3, [r2, #68]	; 0x44
 8000e2e:	4b0d      	ldr	r3, [pc, #52]	; (8000e64 <HAL_MspInit+0x4c>)
 8000e30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e36:	607b      	str	r3, [r7, #4]
 8000e38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	603b      	str	r3, [r7, #0]
 8000e3e:	4b09      	ldr	r3, [pc, #36]	; (8000e64 <HAL_MspInit+0x4c>)
 8000e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e42:	4a08      	ldr	r2, [pc, #32]	; (8000e64 <HAL_MspInit+0x4c>)
 8000e44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e48:	6413      	str	r3, [r2, #64]	; 0x40
 8000e4a:	4b06      	ldr	r3, [pc, #24]	; (8000e64 <HAL_MspInit+0x4c>)
 8000e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e52:	603b      	str	r3, [r7, #0]
 8000e54:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000e56:	2007      	movs	r0, #7
 8000e58:	f000 fa80 	bl	800135c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e5c:	bf00      	nop
 8000e5e:	3708      	adds	r7, #8
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	40023800 	.word	0x40023800

08000e68 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b08a      	sub	sp, #40	; 0x28
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e70:	f107 0314 	add.w	r3, r7, #20
 8000e74:	2200      	movs	r2, #0
 8000e76:	601a      	str	r2, [r3, #0]
 8000e78:	605a      	str	r2, [r3, #4]
 8000e7a:	609a      	str	r2, [r3, #8]
 8000e7c:	60da      	str	r2, [r3, #12]
 8000e7e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a4b      	ldr	r2, [pc, #300]	; (8000fb4 <HAL_UART_MspInit+0x14c>)
 8000e86:	4293      	cmp	r3, r2
 8000e88:	f040 8090 	bne.w	8000fac <HAL_UART_MspInit+0x144>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	613b      	str	r3, [r7, #16]
 8000e90:	4b49      	ldr	r3, [pc, #292]	; (8000fb8 <HAL_UART_MspInit+0x150>)
 8000e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e94:	4a48      	ldr	r2, [pc, #288]	; (8000fb8 <HAL_UART_MspInit+0x150>)
 8000e96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e9a:	6413      	str	r3, [r2, #64]	; 0x40
 8000e9c:	4b46      	ldr	r3, [pc, #280]	; (8000fb8 <HAL_UART_MspInit+0x150>)
 8000e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ea0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ea4:	613b      	str	r3, [r7, #16]
 8000ea6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	60fb      	str	r3, [r7, #12]
 8000eac:	4b42      	ldr	r3, [pc, #264]	; (8000fb8 <HAL_UART_MspInit+0x150>)
 8000eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb0:	4a41      	ldr	r2, [pc, #260]	; (8000fb8 <HAL_UART_MspInit+0x150>)
 8000eb2:	f043 0301 	orr.w	r3, r3, #1
 8000eb6:	6313      	str	r3, [r2, #48]	; 0x30
 8000eb8:	4b3f      	ldr	r3, [pc, #252]	; (8000fb8 <HAL_UART_MspInit+0x150>)
 8000eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ebc:	f003 0301 	and.w	r3, r3, #1
 8000ec0:	60fb      	str	r3, [r7, #12]
 8000ec2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000ec4:	230c      	movs	r3, #12
 8000ec6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec8:	2302      	movs	r3, #2
 8000eca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ed4:	2307      	movs	r3, #7
 8000ed6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ed8:	f107 0314 	add.w	r3, r7, #20
 8000edc:	4619      	mov	r1, r3
 8000ede:	4837      	ldr	r0, [pc, #220]	; (8000fbc <HAL_UART_MspInit+0x154>)
 8000ee0:	f000 fe80 	bl	8001be4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8000ee4:	4b36      	ldr	r3, [pc, #216]	; (8000fc0 <HAL_UART_MspInit+0x158>)
 8000ee6:	4a37      	ldr	r2, [pc, #220]	; (8000fc4 <HAL_UART_MspInit+0x15c>)
 8000ee8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8000eea:	4b35      	ldr	r3, [pc, #212]	; (8000fc0 <HAL_UART_MspInit+0x158>)
 8000eec:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000ef0:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ef2:	4b33      	ldr	r3, [pc, #204]	; (8000fc0 <HAL_UART_MspInit+0x158>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ef8:	4b31      	ldr	r3, [pc, #196]	; (8000fc0 <HAL_UART_MspInit+0x158>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000efe:	4b30      	ldr	r3, [pc, #192]	; (8000fc0 <HAL_UART_MspInit+0x158>)
 8000f00:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f04:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f06:	4b2e      	ldr	r3, [pc, #184]	; (8000fc0 <HAL_UART_MspInit+0x158>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f0c:	4b2c      	ldr	r3, [pc, #176]	; (8000fc0 <HAL_UART_MspInit+0x158>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000f12:	4b2b      	ldr	r3, [pc, #172]	; (8000fc0 <HAL_UART_MspInit+0x158>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000f18:	4b29      	ldr	r3, [pc, #164]	; (8000fc0 <HAL_UART_MspInit+0x158>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f1e:	4b28      	ldr	r3, [pc, #160]	; (8000fc0 <HAL_UART_MspInit+0x158>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000f24:	4826      	ldr	r0, [pc, #152]	; (8000fc0 <HAL_UART_MspInit+0x158>)
 8000f26:	f000 fa5b 	bl	80013e0 <HAL_DMA_Init>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8000f30:	f7ff ff6c 	bl	8000e0c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	4a22      	ldr	r2, [pc, #136]	; (8000fc0 <HAL_UART_MspInit+0x158>)
 8000f38:	639a      	str	r2, [r3, #56]	; 0x38
 8000f3a:	4a21      	ldr	r2, [pc, #132]	; (8000fc0 <HAL_UART_MspInit+0x158>)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8000f40:	4b21      	ldr	r3, [pc, #132]	; (8000fc8 <HAL_UART_MspInit+0x160>)
 8000f42:	4a22      	ldr	r2, [pc, #136]	; (8000fcc <HAL_UART_MspInit+0x164>)
 8000f44:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8000f46:	4b20      	ldr	r3, [pc, #128]	; (8000fc8 <HAL_UART_MspInit+0x160>)
 8000f48:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000f4c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f4e:	4b1e      	ldr	r3, [pc, #120]	; (8000fc8 <HAL_UART_MspInit+0x160>)
 8000f50:	2240      	movs	r2, #64	; 0x40
 8000f52:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f54:	4b1c      	ldr	r3, [pc, #112]	; (8000fc8 <HAL_UART_MspInit+0x160>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000f5a:	4b1b      	ldr	r3, [pc, #108]	; (8000fc8 <HAL_UART_MspInit+0x160>)
 8000f5c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f60:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f62:	4b19      	ldr	r3, [pc, #100]	; (8000fc8 <HAL_UART_MspInit+0x160>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f68:	4b17      	ldr	r3, [pc, #92]	; (8000fc8 <HAL_UART_MspInit+0x160>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000f6e:	4b16      	ldr	r3, [pc, #88]	; (8000fc8 <HAL_UART_MspInit+0x160>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000f74:	4b14      	ldr	r3, [pc, #80]	; (8000fc8 <HAL_UART_MspInit+0x160>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f7a:	4b13      	ldr	r3, [pc, #76]	; (8000fc8 <HAL_UART_MspInit+0x160>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000f80:	4811      	ldr	r0, [pc, #68]	; (8000fc8 <HAL_UART_MspInit+0x160>)
 8000f82:	f000 fa2d 	bl	80013e0 <HAL_DMA_Init>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 8000f8c:	f7ff ff3e 	bl	8000e0c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	4a0d      	ldr	r2, [pc, #52]	; (8000fc8 <HAL_UART_MspInit+0x160>)
 8000f94:	635a      	str	r2, [r3, #52]	; 0x34
 8000f96:	4a0c      	ldr	r2, [pc, #48]	; (8000fc8 <HAL_UART_MspInit+0x160>)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	2026      	movs	r0, #38	; 0x26
 8000fa2:	f000 f9e6 	bl	8001372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000fa6:	2026      	movs	r0, #38	; 0x26
 8000fa8:	f000 f9ff 	bl	80013aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000fac:	bf00      	nop
 8000fae:	3728      	adds	r7, #40	; 0x28
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	40004400 	.word	0x40004400
 8000fb8:	40023800 	.word	0x40023800
 8000fbc:	40020000 	.word	0x40020000
 8000fc0:	2000003c 	.word	0x2000003c
 8000fc4:	40026088 	.word	0x40026088
 8000fc8:	200000a0 	.word	0x200000a0
 8000fcc:	400260a0 	.word	0x400260a0

08000fd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fd4:	e7fe      	b.n	8000fd4 <NMI_Handler+0x4>

08000fd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fd6:	b480      	push	{r7}
 8000fd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fda:	e7fe      	b.n	8000fda <HardFault_Handler+0x4>

08000fdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fe0:	e7fe      	b.n	8000fe0 <MemManage_Handler+0x4>

08000fe2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fe2:	b480      	push	{r7}
 8000fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fe6:	e7fe      	b.n	8000fe6 <BusFault_Handler+0x4>

08000fe8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fec:	e7fe      	b.n	8000fec <UsageFault_Handler+0x4>

08000fee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fee:	b480      	push	{r7}
 8000ff0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ff2:	bf00      	nop
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr

08000ffc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001000:	bf00      	nop
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr

0800100a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800100a:	b480      	push	{r7}
 800100c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800100e:	bf00      	nop
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr

08001018 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800101c:	f000 f8ae 	bl	800117c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001020:	bf00      	nop
 8001022:	bd80      	pop	{r7, pc}

08001024 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001028:	4802      	ldr	r0, [pc, #8]	; (8001034 <DMA1_Stream5_IRQHandler+0x10>)
 800102a:	f000 fb71 	bl	8001710 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	2000003c 	.word	0x2000003c

08001038 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800103c:	4802      	ldr	r0, [pc, #8]	; (8001048 <DMA1_Stream6_IRQHandler+0x10>)
 800103e:	f000 fb67 	bl	8001710 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001042:	bf00      	nop
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	200000a0 	.word	0x200000a0

0800104c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001050:	4802      	ldr	r0, [pc, #8]	; (800105c <USART2_IRQHandler+0x10>)
 8001052:	f001 fd1d 	bl	8002a90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001056:	bf00      	nop
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	2000014c 	.word	0x2000014c

08001060 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001064:	4b06      	ldr	r3, [pc, #24]	; (8001080 <SystemInit+0x20>)
 8001066:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800106a:	4a05      	ldr	r2, [pc, #20]	; (8001080 <SystemInit+0x20>)
 800106c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001070:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001074:	bf00      	nop
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	e000ed00 	.word	0xe000ed00

08001084 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001084:	f8df d034 	ldr.w	sp, [pc, #52]	; 80010bc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001088:	480d      	ldr	r0, [pc, #52]	; (80010c0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800108a:	490e      	ldr	r1, [pc, #56]	; (80010c4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800108c:	4a0e      	ldr	r2, [pc, #56]	; (80010c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800108e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001090:	e002      	b.n	8001098 <LoopCopyDataInit>

08001092 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001092:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001094:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001096:	3304      	adds	r3, #4

08001098 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001098:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800109a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800109c:	d3f9      	bcc.n	8001092 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800109e:	4a0b      	ldr	r2, [pc, #44]	; (80010cc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80010a0:	4c0b      	ldr	r4, [pc, #44]	; (80010d0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80010a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010a4:	e001      	b.n	80010aa <LoopFillZerobss>

080010a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010a8:	3204      	adds	r2, #4

080010aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010ac:	d3fb      	bcc.n	80010a6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80010ae:	f7ff ffd7 	bl	8001060 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80010b2:	f002 fd2d 	bl	8003b10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010b6:	f7ff fd5d 	bl	8000b74 <main>
  bx  lr    
 80010ba:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80010bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80010c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010c4:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80010c8:	08003bcc 	.word	0x08003bcc
  ldr r2, =_sbss
 80010cc:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80010d0:	20000198 	.word	0x20000198

080010d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010d4:	e7fe      	b.n	80010d4 <ADC_IRQHandler>
	...

080010d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80010dc:	4b0e      	ldr	r3, [pc, #56]	; (8001118 <HAL_Init+0x40>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a0d      	ldr	r2, [pc, #52]	; (8001118 <HAL_Init+0x40>)
 80010e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80010e8:	4b0b      	ldr	r3, [pc, #44]	; (8001118 <HAL_Init+0x40>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a0a      	ldr	r2, [pc, #40]	; (8001118 <HAL_Init+0x40>)
 80010ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80010f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010f4:	4b08      	ldr	r3, [pc, #32]	; (8001118 <HAL_Init+0x40>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a07      	ldr	r2, [pc, #28]	; (8001118 <HAL_Init+0x40>)
 80010fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001100:	2003      	movs	r0, #3
 8001102:	f000 f92b 	bl	800135c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001106:	2000      	movs	r0, #0
 8001108:	f000 f808 	bl	800111c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800110c:	f7ff fe84 	bl	8000e18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001110:	2300      	movs	r3, #0
}
 8001112:	4618      	mov	r0, r3
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40023c00 	.word	0x40023c00

0800111c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001124:	4b12      	ldr	r3, [pc, #72]	; (8001170 <HAL_InitTick+0x54>)
 8001126:	681a      	ldr	r2, [r3, #0]
 8001128:	4b12      	ldr	r3, [pc, #72]	; (8001174 <HAL_InitTick+0x58>)
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	4619      	mov	r1, r3
 800112e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001132:	fbb3 f3f1 	udiv	r3, r3, r1
 8001136:	fbb2 f3f3 	udiv	r3, r2, r3
 800113a:	4618      	mov	r0, r3
 800113c:	f000 f943 	bl	80013c6 <HAL_SYSTICK_Config>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001146:	2301      	movs	r3, #1
 8001148:	e00e      	b.n	8001168 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2b0f      	cmp	r3, #15
 800114e:	d80a      	bhi.n	8001166 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001150:	2200      	movs	r2, #0
 8001152:	6879      	ldr	r1, [r7, #4]
 8001154:	f04f 30ff 	mov.w	r0, #4294967295
 8001158:	f000 f90b 	bl	8001372 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800115c:	4a06      	ldr	r2, [pc, #24]	; (8001178 <HAL_InitTick+0x5c>)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001162:	2300      	movs	r3, #0
 8001164:	e000      	b.n	8001168 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001166:	2301      	movs	r3, #1
}
 8001168:	4618      	mov	r0, r3
 800116a:	3708      	adds	r7, #8
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	20000008 	.word	0x20000008
 8001174:	20000010 	.word	0x20000010
 8001178:	2000000c 	.word	0x2000000c

0800117c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001180:	4b06      	ldr	r3, [pc, #24]	; (800119c <HAL_IncTick+0x20>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	461a      	mov	r2, r3
 8001186:	4b06      	ldr	r3, [pc, #24]	; (80011a0 <HAL_IncTick+0x24>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4413      	add	r3, r2
 800118c:	4a04      	ldr	r2, [pc, #16]	; (80011a0 <HAL_IncTick+0x24>)
 800118e:	6013      	str	r3, [r2, #0]
}
 8001190:	bf00      	nop
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop
 800119c:	20000010 	.word	0x20000010
 80011a0:	20000194 	.word	0x20000194

080011a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  return uwTick;
 80011a8:	4b03      	ldr	r3, [pc, #12]	; (80011b8 <HAL_GetTick+0x14>)
 80011aa:	681b      	ldr	r3, [r3, #0]
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	20000194 	.word	0x20000194

080011bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011bc:	b480      	push	{r7}
 80011be:	b085      	sub	sp, #20
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	f003 0307 	and.w	r3, r3, #7
 80011ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011cc:	4b0c      	ldr	r3, [pc, #48]	; (8001200 <__NVIC_SetPriorityGrouping+0x44>)
 80011ce:	68db      	ldr	r3, [r3, #12]
 80011d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011d2:	68ba      	ldr	r2, [r7, #8]
 80011d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011d8:	4013      	ands	r3, r2
 80011da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011e0:	68bb      	ldr	r3, [r7, #8]
 80011e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011ee:	4a04      	ldr	r2, [pc, #16]	; (8001200 <__NVIC_SetPriorityGrouping+0x44>)
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	60d3      	str	r3, [r2, #12]
}
 80011f4:	bf00      	nop
 80011f6:	3714      	adds	r7, #20
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr
 8001200:	e000ed00 	.word	0xe000ed00

08001204 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001208:	4b04      	ldr	r3, [pc, #16]	; (800121c <__NVIC_GetPriorityGrouping+0x18>)
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	0a1b      	lsrs	r3, r3, #8
 800120e:	f003 0307 	and.w	r3, r3, #7
}
 8001212:	4618      	mov	r0, r3
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr
 800121c:	e000ed00 	.word	0xe000ed00

08001220 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800122a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800122e:	2b00      	cmp	r3, #0
 8001230:	db0b      	blt.n	800124a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001232:	79fb      	ldrb	r3, [r7, #7]
 8001234:	f003 021f 	and.w	r2, r3, #31
 8001238:	4907      	ldr	r1, [pc, #28]	; (8001258 <__NVIC_EnableIRQ+0x38>)
 800123a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800123e:	095b      	lsrs	r3, r3, #5
 8001240:	2001      	movs	r0, #1
 8001242:	fa00 f202 	lsl.w	r2, r0, r2
 8001246:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800124a:	bf00      	nop
 800124c:	370c      	adds	r7, #12
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	e000e100 	.word	0xe000e100

0800125c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800125c:	b480      	push	{r7}
 800125e:	b083      	sub	sp, #12
 8001260:	af00      	add	r7, sp, #0
 8001262:	4603      	mov	r3, r0
 8001264:	6039      	str	r1, [r7, #0]
 8001266:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001268:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800126c:	2b00      	cmp	r3, #0
 800126e:	db0a      	blt.n	8001286 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	b2da      	uxtb	r2, r3
 8001274:	490c      	ldr	r1, [pc, #48]	; (80012a8 <__NVIC_SetPriority+0x4c>)
 8001276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800127a:	0112      	lsls	r2, r2, #4
 800127c:	b2d2      	uxtb	r2, r2
 800127e:	440b      	add	r3, r1
 8001280:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001284:	e00a      	b.n	800129c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	b2da      	uxtb	r2, r3
 800128a:	4908      	ldr	r1, [pc, #32]	; (80012ac <__NVIC_SetPriority+0x50>)
 800128c:	79fb      	ldrb	r3, [r7, #7]
 800128e:	f003 030f 	and.w	r3, r3, #15
 8001292:	3b04      	subs	r3, #4
 8001294:	0112      	lsls	r2, r2, #4
 8001296:	b2d2      	uxtb	r2, r2
 8001298:	440b      	add	r3, r1
 800129a:	761a      	strb	r2, [r3, #24]
}
 800129c:	bf00      	nop
 800129e:	370c      	adds	r7, #12
 80012a0:	46bd      	mov	sp, r7
 80012a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a6:	4770      	bx	lr
 80012a8:	e000e100 	.word	0xe000e100
 80012ac:	e000ed00 	.word	0xe000ed00

080012b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b089      	sub	sp, #36	; 0x24
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	60f8      	str	r0, [r7, #12]
 80012b8:	60b9      	str	r1, [r7, #8]
 80012ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	f003 0307 	and.w	r3, r3, #7
 80012c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012c4:	69fb      	ldr	r3, [r7, #28]
 80012c6:	f1c3 0307 	rsb	r3, r3, #7
 80012ca:	2b04      	cmp	r3, #4
 80012cc:	bf28      	it	cs
 80012ce:	2304      	movcs	r3, #4
 80012d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	3304      	adds	r3, #4
 80012d6:	2b06      	cmp	r3, #6
 80012d8:	d902      	bls.n	80012e0 <NVIC_EncodePriority+0x30>
 80012da:	69fb      	ldr	r3, [r7, #28]
 80012dc:	3b03      	subs	r3, #3
 80012de:	e000      	b.n	80012e2 <NVIC_EncodePriority+0x32>
 80012e0:	2300      	movs	r3, #0
 80012e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012e4:	f04f 32ff 	mov.w	r2, #4294967295
 80012e8:	69bb      	ldr	r3, [r7, #24]
 80012ea:	fa02 f303 	lsl.w	r3, r2, r3
 80012ee:	43da      	mvns	r2, r3
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	401a      	ands	r2, r3
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012f8:	f04f 31ff 	mov.w	r1, #4294967295
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001302:	43d9      	mvns	r1, r3
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001308:	4313      	orrs	r3, r2
         );
}
 800130a:	4618      	mov	r0, r3
 800130c:	3724      	adds	r7, #36	; 0x24
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
	...

08001318 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	3b01      	subs	r3, #1
 8001324:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001328:	d301      	bcc.n	800132e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800132a:	2301      	movs	r3, #1
 800132c:	e00f      	b.n	800134e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800132e:	4a0a      	ldr	r2, [pc, #40]	; (8001358 <SysTick_Config+0x40>)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	3b01      	subs	r3, #1
 8001334:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001336:	210f      	movs	r1, #15
 8001338:	f04f 30ff 	mov.w	r0, #4294967295
 800133c:	f7ff ff8e 	bl	800125c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001340:	4b05      	ldr	r3, [pc, #20]	; (8001358 <SysTick_Config+0x40>)
 8001342:	2200      	movs	r2, #0
 8001344:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001346:	4b04      	ldr	r3, [pc, #16]	; (8001358 <SysTick_Config+0x40>)
 8001348:	2207      	movs	r2, #7
 800134a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800134c:	2300      	movs	r3, #0
}
 800134e:	4618      	mov	r0, r3
 8001350:	3708      	adds	r7, #8
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	e000e010 	.word	0xe000e010

0800135c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	f7ff ff29 	bl	80011bc <__NVIC_SetPriorityGrouping>
}
 800136a:	bf00      	nop
 800136c:	3708      	adds	r7, #8
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}

08001372 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001372:	b580      	push	{r7, lr}
 8001374:	b086      	sub	sp, #24
 8001376:	af00      	add	r7, sp, #0
 8001378:	4603      	mov	r3, r0
 800137a:	60b9      	str	r1, [r7, #8]
 800137c:	607a      	str	r2, [r7, #4]
 800137e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001380:	2300      	movs	r3, #0
 8001382:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001384:	f7ff ff3e 	bl	8001204 <__NVIC_GetPriorityGrouping>
 8001388:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800138a:	687a      	ldr	r2, [r7, #4]
 800138c:	68b9      	ldr	r1, [r7, #8]
 800138e:	6978      	ldr	r0, [r7, #20]
 8001390:	f7ff ff8e 	bl	80012b0 <NVIC_EncodePriority>
 8001394:	4602      	mov	r2, r0
 8001396:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800139a:	4611      	mov	r1, r2
 800139c:	4618      	mov	r0, r3
 800139e:	f7ff ff5d 	bl	800125c <__NVIC_SetPriority>
}
 80013a2:	bf00      	nop
 80013a4:	3718      	adds	r7, #24
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}

080013aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013aa:	b580      	push	{r7, lr}
 80013ac:	b082      	sub	sp, #8
 80013ae:	af00      	add	r7, sp, #0
 80013b0:	4603      	mov	r3, r0
 80013b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013b8:	4618      	mov	r0, r3
 80013ba:	f7ff ff31 	bl	8001220 <__NVIC_EnableIRQ>
}
 80013be:	bf00      	nop
 80013c0:	3708      	adds	r7, #8
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}

080013c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013c6:	b580      	push	{r7, lr}
 80013c8:	b082      	sub	sp, #8
 80013ca:	af00      	add	r7, sp, #0
 80013cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013ce:	6878      	ldr	r0, [r7, #4]
 80013d0:	f7ff ffa2 	bl	8001318 <SysTick_Config>
 80013d4:	4603      	mov	r3, r0
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3708      	adds	r7, #8
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
	...

080013e0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b086      	sub	sp, #24
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80013e8:	2300      	movs	r3, #0
 80013ea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80013ec:	f7ff feda 	bl	80011a4 <HAL_GetTick>
 80013f0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d101      	bne.n	80013fc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80013f8:	2301      	movs	r3, #1
 80013fa:	e099      	b.n	8001530 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2202      	movs	r2, #2
 8001400:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2200      	movs	r2, #0
 8001408:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	681a      	ldr	r2, [r3, #0]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f022 0201 	bic.w	r2, r2, #1
 800141a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800141c:	e00f      	b.n	800143e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800141e:	f7ff fec1 	bl	80011a4 <HAL_GetTick>
 8001422:	4602      	mov	r2, r0
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	1ad3      	subs	r3, r2, r3
 8001428:	2b05      	cmp	r3, #5
 800142a:	d908      	bls.n	800143e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2220      	movs	r2, #32
 8001430:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2203      	movs	r2, #3
 8001436:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800143a:	2303      	movs	r3, #3
 800143c:	e078      	b.n	8001530 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f003 0301 	and.w	r3, r3, #1
 8001448:	2b00      	cmp	r3, #0
 800144a:	d1e8      	bne.n	800141e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001454:	697a      	ldr	r2, [r7, #20]
 8001456:	4b38      	ldr	r3, [pc, #224]	; (8001538 <HAL_DMA_Init+0x158>)
 8001458:	4013      	ands	r3, r2
 800145a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	685a      	ldr	r2, [r3, #4]
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	689b      	ldr	r3, [r3, #8]
 8001464:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800146a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	691b      	ldr	r3, [r3, #16]
 8001470:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001476:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	699b      	ldr	r3, [r3, #24]
 800147c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001482:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6a1b      	ldr	r3, [r3, #32]
 8001488:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800148a:	697a      	ldr	r2, [r7, #20]
 800148c:	4313      	orrs	r3, r2
 800148e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001494:	2b04      	cmp	r3, #4
 8001496:	d107      	bne.n	80014a8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a0:	4313      	orrs	r3, r2
 80014a2:	697a      	ldr	r2, [r7, #20]
 80014a4:	4313      	orrs	r3, r2
 80014a6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	697a      	ldr	r2, [r7, #20]
 80014ae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	695b      	ldr	r3, [r3, #20]
 80014b6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	f023 0307 	bic.w	r3, r3, #7
 80014be:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c4:	697a      	ldr	r2, [r7, #20]
 80014c6:	4313      	orrs	r3, r2
 80014c8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ce:	2b04      	cmp	r3, #4
 80014d0:	d117      	bne.n	8001502 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014d6:	697a      	ldr	r2, [r7, #20]
 80014d8:	4313      	orrs	r3, r2
 80014da:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d00e      	beq.n	8001502 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80014e4:	6878      	ldr	r0, [r7, #4]
 80014e6:	f000 fb01 	bl	8001aec <DMA_CheckFifoParam>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d008      	beq.n	8001502 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2240      	movs	r2, #64	; 0x40
 80014f4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2201      	movs	r2, #1
 80014fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80014fe:	2301      	movs	r3, #1
 8001500:	e016      	b.n	8001530 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	697a      	ldr	r2, [r7, #20]
 8001508:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800150a:	6878      	ldr	r0, [r7, #4]
 800150c:	f000 fab8 	bl	8001a80 <DMA_CalcBaseAndBitshift>
 8001510:	4603      	mov	r3, r0
 8001512:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001518:	223f      	movs	r2, #63	; 0x3f
 800151a:	409a      	lsls	r2, r3
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2200      	movs	r2, #0
 8001524:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2201      	movs	r2, #1
 800152a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800152e:	2300      	movs	r3, #0
}
 8001530:	4618      	mov	r0, r3
 8001532:	3718      	adds	r7, #24
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	f010803f 	.word	0xf010803f

0800153c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b086      	sub	sp, #24
 8001540:	af00      	add	r7, sp, #0
 8001542:	60f8      	str	r0, [r7, #12]
 8001544:	60b9      	str	r1, [r7, #8]
 8001546:	607a      	str	r2, [r7, #4]
 8001548:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800154a:	2300      	movs	r3, #0
 800154c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001552:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800155a:	2b01      	cmp	r3, #1
 800155c:	d101      	bne.n	8001562 <HAL_DMA_Start_IT+0x26>
 800155e:	2302      	movs	r3, #2
 8001560:	e040      	b.n	80015e4 <HAL_DMA_Start_IT+0xa8>
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	2201      	movs	r2, #1
 8001566:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001570:	b2db      	uxtb	r3, r3
 8001572:	2b01      	cmp	r3, #1
 8001574:	d12f      	bne.n	80015d6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	2202      	movs	r2, #2
 800157a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	2200      	movs	r2, #0
 8001582:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	687a      	ldr	r2, [r7, #4]
 8001588:	68b9      	ldr	r1, [r7, #8]
 800158a:	68f8      	ldr	r0, [r7, #12]
 800158c:	f000 fa4a 	bl	8001a24 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001594:	223f      	movs	r2, #63	; 0x3f
 8001596:	409a      	lsls	r2, r3
 8001598:	693b      	ldr	r3, [r7, #16]
 800159a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f042 0216 	orr.w	r2, r2, #22
 80015aa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d007      	beq.n	80015c4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	681a      	ldr	r2, [r3, #0]
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f042 0208 	orr.w	r2, r2, #8
 80015c2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f042 0201 	orr.w	r2, r2, #1
 80015d2:	601a      	str	r2, [r3, #0]
 80015d4:	e005      	b.n	80015e2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	2200      	movs	r2, #0
 80015da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80015de:	2302      	movs	r3, #2
 80015e0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80015e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3718      	adds	r7, #24
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}

080015ec <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b084      	sub	sp, #16
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015f8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80015fa:	f7ff fdd3 	bl	80011a4 <HAL_GetTick>
 80015fe:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001606:	b2db      	uxtb	r3, r3
 8001608:	2b02      	cmp	r3, #2
 800160a:	d008      	beq.n	800161e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2280      	movs	r2, #128	; 0x80
 8001610:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2200      	movs	r2, #0
 8001616:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e052      	b.n	80016c4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f022 0216 	bic.w	r2, r2, #22
 800162c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	695a      	ldr	r2, [r3, #20]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800163c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001642:	2b00      	cmp	r3, #0
 8001644:	d103      	bne.n	800164e <HAL_DMA_Abort+0x62>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800164a:	2b00      	cmp	r3, #0
 800164c:	d007      	beq.n	800165e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	681a      	ldr	r2, [r3, #0]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f022 0208 	bic.w	r2, r2, #8
 800165c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f022 0201 	bic.w	r2, r2, #1
 800166c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800166e:	e013      	b.n	8001698 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001670:	f7ff fd98 	bl	80011a4 <HAL_GetTick>
 8001674:	4602      	mov	r2, r0
 8001676:	68bb      	ldr	r3, [r7, #8]
 8001678:	1ad3      	subs	r3, r2, r3
 800167a:	2b05      	cmp	r3, #5
 800167c:	d90c      	bls.n	8001698 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2220      	movs	r2, #32
 8001682:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2203      	movs	r2, #3
 8001688:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2200      	movs	r2, #0
 8001690:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001694:	2303      	movs	r3, #3
 8001696:	e015      	b.n	80016c4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f003 0301 	and.w	r3, r3, #1
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d1e4      	bne.n	8001670 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016aa:	223f      	movs	r2, #63	; 0x3f
 80016ac:	409a      	lsls	r2, r3
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2201      	movs	r2, #1
 80016b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2200      	movs	r2, #0
 80016be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80016c2:	2300      	movs	r3, #0
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	3710      	adds	r7, #16
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}

080016cc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80016da:	b2db      	uxtb	r3, r3
 80016dc:	2b02      	cmp	r3, #2
 80016de:	d004      	beq.n	80016ea <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2280      	movs	r2, #128	; 0x80
 80016e4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e00c      	b.n	8001704 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2205      	movs	r2, #5
 80016ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f022 0201 	bic.w	r2, r2, #1
 8001700:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001702:	2300      	movs	r3, #0
}
 8001704:	4618      	mov	r0, r3
 8001706:	370c      	adds	r7, #12
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr

08001710 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b086      	sub	sp, #24
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001718:	2300      	movs	r3, #0
 800171a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800171c:	4b92      	ldr	r3, [pc, #584]	; (8001968 <HAL_DMA_IRQHandler+0x258>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a92      	ldr	r2, [pc, #584]	; (800196c <HAL_DMA_IRQHandler+0x25c>)
 8001722:	fba2 2303 	umull	r2, r3, r2, r3
 8001726:	0a9b      	lsrs	r3, r3, #10
 8001728:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800172e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800173a:	2208      	movs	r2, #8
 800173c:	409a      	lsls	r2, r3
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	4013      	ands	r3, r2
 8001742:	2b00      	cmp	r3, #0
 8001744:	d01a      	beq.n	800177c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f003 0304 	and.w	r3, r3, #4
 8001750:	2b00      	cmp	r3, #0
 8001752:	d013      	beq.n	800177c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	681a      	ldr	r2, [r3, #0]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f022 0204 	bic.w	r2, r2, #4
 8001762:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001768:	2208      	movs	r2, #8
 800176a:	409a      	lsls	r2, r3
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001774:	f043 0201 	orr.w	r2, r3, #1
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001780:	2201      	movs	r2, #1
 8001782:	409a      	lsls	r2, r3
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	4013      	ands	r3, r2
 8001788:	2b00      	cmp	r3, #0
 800178a:	d012      	beq.n	80017b2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	695b      	ldr	r3, [r3, #20]
 8001792:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001796:	2b00      	cmp	r3, #0
 8001798:	d00b      	beq.n	80017b2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800179e:	2201      	movs	r2, #1
 80017a0:	409a      	lsls	r2, r3
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017aa:	f043 0202 	orr.w	r2, r3, #2
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017b6:	2204      	movs	r2, #4
 80017b8:	409a      	lsls	r2, r3
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	4013      	ands	r3, r2
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d012      	beq.n	80017e8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f003 0302 	and.w	r3, r3, #2
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d00b      	beq.n	80017e8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017d4:	2204      	movs	r2, #4
 80017d6:	409a      	lsls	r2, r3
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017e0:	f043 0204 	orr.w	r2, r3, #4
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017ec:	2210      	movs	r2, #16
 80017ee:	409a      	lsls	r2, r3
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	4013      	ands	r3, r2
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d043      	beq.n	8001880 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f003 0308 	and.w	r3, r3, #8
 8001802:	2b00      	cmp	r3, #0
 8001804:	d03c      	beq.n	8001880 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800180a:	2210      	movs	r2, #16
 800180c:	409a      	lsls	r2, r3
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800181c:	2b00      	cmp	r3, #0
 800181e:	d018      	beq.n	8001852 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800182a:	2b00      	cmp	r3, #0
 800182c:	d108      	bne.n	8001840 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001832:	2b00      	cmp	r3, #0
 8001834:	d024      	beq.n	8001880 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	4798      	blx	r3
 800183e:	e01f      	b.n	8001880 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001844:	2b00      	cmp	r3, #0
 8001846:	d01b      	beq.n	8001880 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	4798      	blx	r3
 8001850:	e016      	b.n	8001880 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800185c:	2b00      	cmp	r3, #0
 800185e:	d107      	bne.n	8001870 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f022 0208 	bic.w	r2, r2, #8
 800186e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001874:	2b00      	cmp	r3, #0
 8001876:	d003      	beq.n	8001880 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001884:	2220      	movs	r2, #32
 8001886:	409a      	lsls	r2, r3
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	4013      	ands	r3, r2
 800188c:	2b00      	cmp	r3, #0
 800188e:	f000 808e 	beq.w	80019ae <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f003 0310 	and.w	r3, r3, #16
 800189c:	2b00      	cmp	r3, #0
 800189e:	f000 8086 	beq.w	80019ae <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018a6:	2220      	movs	r2, #32
 80018a8:	409a      	lsls	r2, r3
 80018aa:	693b      	ldr	r3, [r7, #16]
 80018ac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80018b4:	b2db      	uxtb	r3, r3
 80018b6:	2b05      	cmp	r3, #5
 80018b8:	d136      	bne.n	8001928 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f022 0216 	bic.w	r2, r2, #22
 80018c8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	695a      	ldr	r2, [r3, #20]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80018d8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d103      	bne.n	80018ea <HAL_DMA_IRQHandler+0x1da>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d007      	beq.n	80018fa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	681a      	ldr	r2, [r3, #0]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f022 0208 	bic.w	r2, r2, #8
 80018f8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018fe:	223f      	movs	r2, #63	; 0x3f
 8001900:	409a      	lsls	r2, r3
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	2201      	movs	r2, #1
 800190a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2200      	movs	r2, #0
 8001912:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800191a:	2b00      	cmp	r3, #0
 800191c:	d07d      	beq.n	8001a1a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	4798      	blx	r3
        }
        return;
 8001926:	e078      	b.n	8001a1a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001932:	2b00      	cmp	r3, #0
 8001934:	d01c      	beq.n	8001970 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001940:	2b00      	cmp	r3, #0
 8001942:	d108      	bne.n	8001956 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001948:	2b00      	cmp	r3, #0
 800194a:	d030      	beq.n	80019ae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001950:	6878      	ldr	r0, [r7, #4]
 8001952:	4798      	blx	r3
 8001954:	e02b      	b.n	80019ae <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800195a:	2b00      	cmp	r3, #0
 800195c:	d027      	beq.n	80019ae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	4798      	blx	r3
 8001966:	e022      	b.n	80019ae <HAL_DMA_IRQHandler+0x29e>
 8001968:	20000008 	.word	0x20000008
 800196c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800197a:	2b00      	cmp	r3, #0
 800197c:	d10f      	bne.n	800199e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f022 0210 	bic.w	r2, r2, #16
 800198c:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2201      	movs	r2, #1
 8001992:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2200      	movs	r2, #0
 800199a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d003      	beq.n	80019ae <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d032      	beq.n	8001a1c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d022      	beq.n	8001a08 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2205      	movs	r2, #5
 80019c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	681a      	ldr	r2, [r3, #0]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f022 0201 	bic.w	r2, r2, #1
 80019d8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	3301      	adds	r3, #1
 80019de:	60bb      	str	r3, [r7, #8]
 80019e0:	697a      	ldr	r2, [r7, #20]
 80019e2:	429a      	cmp	r2, r3
 80019e4:	d307      	bcc.n	80019f6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f003 0301 	and.w	r3, r3, #1
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d1f2      	bne.n	80019da <HAL_DMA_IRQHandler+0x2ca>
 80019f4:	e000      	b.n	80019f8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80019f6:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2201      	movs	r2, #1
 80019fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2200      	movs	r2, #0
 8001a04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d005      	beq.n	8001a1c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a14:	6878      	ldr	r0, [r7, #4]
 8001a16:	4798      	blx	r3
 8001a18:	e000      	b.n	8001a1c <HAL_DMA_IRQHandler+0x30c>
        return;
 8001a1a:	bf00      	nop
    }
  }
}
 8001a1c:	3718      	adds	r7, #24
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop

08001a24 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b085      	sub	sp, #20
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	60f8      	str	r0, [r7, #12]
 8001a2c:	60b9      	str	r1, [r7, #8]
 8001a2e:	607a      	str	r2, [r7, #4]
 8001a30:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001a40:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	683a      	ldr	r2, [r7, #0]
 8001a48:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	2b40      	cmp	r3, #64	; 0x40
 8001a50:	d108      	bne.n	8001a64 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	68ba      	ldr	r2, [r7, #8]
 8001a60:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001a62:	e007      	b.n	8001a74 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	68ba      	ldr	r2, [r7, #8]
 8001a6a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	687a      	ldr	r2, [r7, #4]
 8001a72:	60da      	str	r2, [r3, #12]
}
 8001a74:	bf00      	nop
 8001a76:	3714      	adds	r7, #20
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr

08001a80 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b085      	sub	sp, #20
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	3b10      	subs	r3, #16
 8001a90:	4a14      	ldr	r2, [pc, #80]	; (8001ae4 <DMA_CalcBaseAndBitshift+0x64>)
 8001a92:	fba2 2303 	umull	r2, r3, r2, r3
 8001a96:	091b      	lsrs	r3, r3, #4
 8001a98:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001a9a:	4a13      	ldr	r2, [pc, #76]	; (8001ae8 <DMA_CalcBaseAndBitshift+0x68>)
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	4413      	add	r3, r2
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	2b03      	cmp	r3, #3
 8001aac:	d909      	bls.n	8001ac2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001ab6:	f023 0303 	bic.w	r3, r3, #3
 8001aba:	1d1a      	adds	r2, r3, #4
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	659a      	str	r2, [r3, #88]	; 0x58
 8001ac0:	e007      	b.n	8001ad2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001aca:	f023 0303 	bic.w	r3, r3, #3
 8001ace:	687a      	ldr	r2, [r7, #4]
 8001ad0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	3714      	adds	r7, #20
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	aaaaaaab 	.word	0xaaaaaaab
 8001ae8:	08003bb4 	.word	0x08003bb4

08001aec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b085      	sub	sp, #20
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001af4:	2300      	movs	r3, #0
 8001af6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001afc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	699b      	ldr	r3, [r3, #24]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d11f      	bne.n	8001b46 <DMA_CheckFifoParam+0x5a>
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	2b03      	cmp	r3, #3
 8001b0a:	d856      	bhi.n	8001bba <DMA_CheckFifoParam+0xce>
 8001b0c:	a201      	add	r2, pc, #4	; (adr r2, 8001b14 <DMA_CheckFifoParam+0x28>)
 8001b0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b12:	bf00      	nop
 8001b14:	08001b25 	.word	0x08001b25
 8001b18:	08001b37 	.word	0x08001b37
 8001b1c:	08001b25 	.word	0x08001b25
 8001b20:	08001bbb 	.word	0x08001bbb
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b28:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d046      	beq.n	8001bbe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001b30:	2301      	movs	r3, #1
 8001b32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001b34:	e043      	b.n	8001bbe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b3a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001b3e:	d140      	bne.n	8001bc2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001b44:	e03d      	b.n	8001bc2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	699b      	ldr	r3, [r3, #24]
 8001b4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001b4e:	d121      	bne.n	8001b94 <DMA_CheckFifoParam+0xa8>
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	2b03      	cmp	r3, #3
 8001b54:	d837      	bhi.n	8001bc6 <DMA_CheckFifoParam+0xda>
 8001b56:	a201      	add	r2, pc, #4	; (adr r2, 8001b5c <DMA_CheckFifoParam+0x70>)
 8001b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b5c:	08001b6d 	.word	0x08001b6d
 8001b60:	08001b73 	.word	0x08001b73
 8001b64:	08001b6d 	.word	0x08001b6d
 8001b68:	08001b85 	.word	0x08001b85
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	73fb      	strb	r3, [r7, #15]
      break;
 8001b70:	e030      	b.n	8001bd4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b76:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d025      	beq.n	8001bca <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001b82:	e022      	b.n	8001bca <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b88:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001b8c:	d11f      	bne.n	8001bce <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001b92:	e01c      	b.n	8001bce <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001b94:	68bb      	ldr	r3, [r7, #8]
 8001b96:	2b02      	cmp	r3, #2
 8001b98:	d903      	bls.n	8001ba2 <DMA_CheckFifoParam+0xb6>
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	2b03      	cmp	r3, #3
 8001b9e:	d003      	beq.n	8001ba8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001ba0:	e018      	b.n	8001bd4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	73fb      	strb	r3, [r7, #15]
      break;
 8001ba6:	e015      	b.n	8001bd4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d00e      	beq.n	8001bd2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	73fb      	strb	r3, [r7, #15]
      break;
 8001bb8:	e00b      	b.n	8001bd2 <DMA_CheckFifoParam+0xe6>
      break;
 8001bba:	bf00      	nop
 8001bbc:	e00a      	b.n	8001bd4 <DMA_CheckFifoParam+0xe8>
      break;
 8001bbe:	bf00      	nop
 8001bc0:	e008      	b.n	8001bd4 <DMA_CheckFifoParam+0xe8>
      break;
 8001bc2:	bf00      	nop
 8001bc4:	e006      	b.n	8001bd4 <DMA_CheckFifoParam+0xe8>
      break;
 8001bc6:	bf00      	nop
 8001bc8:	e004      	b.n	8001bd4 <DMA_CheckFifoParam+0xe8>
      break;
 8001bca:	bf00      	nop
 8001bcc:	e002      	b.n	8001bd4 <DMA_CheckFifoParam+0xe8>
      break;   
 8001bce:	bf00      	nop
 8001bd0:	e000      	b.n	8001bd4 <DMA_CheckFifoParam+0xe8>
      break;
 8001bd2:	bf00      	nop
    }
  } 
  
  return status; 
 8001bd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3714      	adds	r7, #20
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr
 8001be2:	bf00      	nop

08001be4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b089      	sub	sp, #36	; 0x24
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	61fb      	str	r3, [r7, #28]
 8001bfe:	e159      	b.n	8001eb4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001c00:	2201      	movs	r2, #1
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	fa02 f303 	lsl.w	r3, r2, r3
 8001c08:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	697a      	ldr	r2, [r7, #20]
 8001c10:	4013      	ands	r3, r2
 8001c12:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001c14:	693a      	ldr	r2, [r7, #16]
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	f040 8148 	bne.w	8001eae <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f003 0303 	and.w	r3, r3, #3
 8001c26:	2b01      	cmp	r3, #1
 8001c28:	d005      	beq.n	8001c36 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d130      	bne.n	8001c98 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c3c:	69fb      	ldr	r3, [r7, #28]
 8001c3e:	005b      	lsls	r3, r3, #1
 8001c40:	2203      	movs	r2, #3
 8001c42:	fa02 f303 	lsl.w	r3, r2, r3
 8001c46:	43db      	mvns	r3, r3
 8001c48:	69ba      	ldr	r2, [r7, #24]
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	68da      	ldr	r2, [r3, #12]
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	005b      	lsls	r3, r3, #1
 8001c56:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5a:	69ba      	ldr	r2, [r7, #24]
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	69ba      	ldr	r2, [r7, #24]
 8001c64:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	fa02 f303 	lsl.w	r3, r2, r3
 8001c74:	43db      	mvns	r3, r3
 8001c76:	69ba      	ldr	r2, [r7, #24]
 8001c78:	4013      	ands	r3, r2
 8001c7a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	091b      	lsrs	r3, r3, #4
 8001c82:	f003 0201 	and.w	r2, r3, #1
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8c:	69ba      	ldr	r2, [r7, #24]
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	f003 0303 	and.w	r3, r3, #3
 8001ca0:	2b03      	cmp	r3, #3
 8001ca2:	d017      	beq.n	8001cd4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	005b      	lsls	r3, r3, #1
 8001cae:	2203      	movs	r2, #3
 8001cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb4:	43db      	mvns	r3, r3
 8001cb6:	69ba      	ldr	r2, [r7, #24]
 8001cb8:	4013      	ands	r3, r2
 8001cba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	689a      	ldr	r2, [r3, #8]
 8001cc0:	69fb      	ldr	r3, [r7, #28]
 8001cc2:	005b      	lsls	r3, r3, #1
 8001cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc8:	69ba      	ldr	r2, [r7, #24]
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	69ba      	ldr	r2, [r7, #24]
 8001cd2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	f003 0303 	and.w	r3, r3, #3
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	d123      	bne.n	8001d28 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ce0:	69fb      	ldr	r3, [r7, #28]
 8001ce2:	08da      	lsrs	r2, r3, #3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	3208      	adds	r2, #8
 8001ce8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	f003 0307 	and.w	r3, r3, #7
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	220f      	movs	r2, #15
 8001cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfc:	43db      	mvns	r3, r3
 8001cfe:	69ba      	ldr	r2, [r7, #24]
 8001d00:	4013      	ands	r3, r2
 8001d02:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	691a      	ldr	r2, [r3, #16]
 8001d08:	69fb      	ldr	r3, [r7, #28]
 8001d0a:	f003 0307 	and.w	r3, r3, #7
 8001d0e:	009b      	lsls	r3, r3, #2
 8001d10:	fa02 f303 	lsl.w	r3, r2, r3
 8001d14:	69ba      	ldr	r2, [r7, #24]
 8001d16:	4313      	orrs	r3, r2
 8001d18:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d1a:	69fb      	ldr	r3, [r7, #28]
 8001d1c:	08da      	lsrs	r2, r3, #3
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	3208      	adds	r2, #8
 8001d22:	69b9      	ldr	r1, [r7, #24]
 8001d24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	005b      	lsls	r3, r3, #1
 8001d32:	2203      	movs	r2, #3
 8001d34:	fa02 f303 	lsl.w	r3, r2, r3
 8001d38:	43db      	mvns	r3, r3
 8001d3a:	69ba      	ldr	r2, [r7, #24]
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f003 0203 	and.w	r2, r3, #3
 8001d48:	69fb      	ldr	r3, [r7, #28]
 8001d4a:	005b      	lsls	r3, r3, #1
 8001d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d50:	69ba      	ldr	r2, [r7, #24]
 8001d52:	4313      	orrs	r3, r2
 8001d54:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	69ba      	ldr	r2, [r7, #24]
 8001d5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	f000 80a2 	beq.w	8001eae <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	60fb      	str	r3, [r7, #12]
 8001d6e:	4b57      	ldr	r3, [pc, #348]	; (8001ecc <HAL_GPIO_Init+0x2e8>)
 8001d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d72:	4a56      	ldr	r2, [pc, #344]	; (8001ecc <HAL_GPIO_Init+0x2e8>)
 8001d74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d78:	6453      	str	r3, [r2, #68]	; 0x44
 8001d7a:	4b54      	ldr	r3, [pc, #336]	; (8001ecc <HAL_GPIO_Init+0x2e8>)
 8001d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d82:	60fb      	str	r3, [r7, #12]
 8001d84:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d86:	4a52      	ldr	r2, [pc, #328]	; (8001ed0 <HAL_GPIO_Init+0x2ec>)
 8001d88:	69fb      	ldr	r3, [r7, #28]
 8001d8a:	089b      	lsrs	r3, r3, #2
 8001d8c:	3302      	adds	r3, #2
 8001d8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d92:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d94:	69fb      	ldr	r3, [r7, #28]
 8001d96:	f003 0303 	and.w	r3, r3, #3
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	220f      	movs	r2, #15
 8001d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001da2:	43db      	mvns	r3, r3
 8001da4:	69ba      	ldr	r2, [r7, #24]
 8001da6:	4013      	ands	r3, r2
 8001da8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4a49      	ldr	r2, [pc, #292]	; (8001ed4 <HAL_GPIO_Init+0x2f0>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d019      	beq.n	8001de6 <HAL_GPIO_Init+0x202>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	4a48      	ldr	r2, [pc, #288]	; (8001ed8 <HAL_GPIO_Init+0x2f4>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d013      	beq.n	8001de2 <HAL_GPIO_Init+0x1fe>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	4a47      	ldr	r2, [pc, #284]	; (8001edc <HAL_GPIO_Init+0x2f8>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d00d      	beq.n	8001dde <HAL_GPIO_Init+0x1fa>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	4a46      	ldr	r2, [pc, #280]	; (8001ee0 <HAL_GPIO_Init+0x2fc>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d007      	beq.n	8001dda <HAL_GPIO_Init+0x1f6>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	4a45      	ldr	r2, [pc, #276]	; (8001ee4 <HAL_GPIO_Init+0x300>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d101      	bne.n	8001dd6 <HAL_GPIO_Init+0x1f2>
 8001dd2:	2304      	movs	r3, #4
 8001dd4:	e008      	b.n	8001de8 <HAL_GPIO_Init+0x204>
 8001dd6:	2307      	movs	r3, #7
 8001dd8:	e006      	b.n	8001de8 <HAL_GPIO_Init+0x204>
 8001dda:	2303      	movs	r3, #3
 8001ddc:	e004      	b.n	8001de8 <HAL_GPIO_Init+0x204>
 8001dde:	2302      	movs	r3, #2
 8001de0:	e002      	b.n	8001de8 <HAL_GPIO_Init+0x204>
 8001de2:	2301      	movs	r3, #1
 8001de4:	e000      	b.n	8001de8 <HAL_GPIO_Init+0x204>
 8001de6:	2300      	movs	r3, #0
 8001de8:	69fa      	ldr	r2, [r7, #28]
 8001dea:	f002 0203 	and.w	r2, r2, #3
 8001dee:	0092      	lsls	r2, r2, #2
 8001df0:	4093      	lsls	r3, r2
 8001df2:	69ba      	ldr	r2, [r7, #24]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001df8:	4935      	ldr	r1, [pc, #212]	; (8001ed0 <HAL_GPIO_Init+0x2ec>)
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	089b      	lsrs	r3, r3, #2
 8001dfe:	3302      	adds	r3, #2
 8001e00:	69ba      	ldr	r2, [r7, #24]
 8001e02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e06:	4b38      	ldr	r3, [pc, #224]	; (8001ee8 <HAL_GPIO_Init+0x304>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e0c:	693b      	ldr	r3, [r7, #16]
 8001e0e:	43db      	mvns	r3, r3
 8001e10:	69ba      	ldr	r2, [r7, #24]
 8001e12:	4013      	ands	r3, r2
 8001e14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d003      	beq.n	8001e2a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001e22:	69ba      	ldr	r2, [r7, #24]
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	4313      	orrs	r3, r2
 8001e28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e2a:	4a2f      	ldr	r2, [pc, #188]	; (8001ee8 <HAL_GPIO_Init+0x304>)
 8001e2c:	69bb      	ldr	r3, [r7, #24]
 8001e2e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001e30:	4b2d      	ldr	r3, [pc, #180]	; (8001ee8 <HAL_GPIO_Init+0x304>)
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	43db      	mvns	r3, r3
 8001e3a:	69ba      	ldr	r2, [r7, #24]
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d003      	beq.n	8001e54 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001e4c:	69ba      	ldr	r2, [r7, #24]
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	4313      	orrs	r3, r2
 8001e52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e54:	4a24      	ldr	r2, [pc, #144]	; (8001ee8 <HAL_GPIO_Init+0x304>)
 8001e56:	69bb      	ldr	r3, [r7, #24]
 8001e58:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e5a:	4b23      	ldr	r3, [pc, #140]	; (8001ee8 <HAL_GPIO_Init+0x304>)
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	43db      	mvns	r3, r3
 8001e64:	69ba      	ldr	r2, [r7, #24]
 8001e66:	4013      	ands	r3, r2
 8001e68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d003      	beq.n	8001e7e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001e76:	69ba      	ldr	r2, [r7, #24]
 8001e78:	693b      	ldr	r3, [r7, #16]
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e7e:	4a1a      	ldr	r2, [pc, #104]	; (8001ee8 <HAL_GPIO_Init+0x304>)
 8001e80:	69bb      	ldr	r3, [r7, #24]
 8001e82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e84:	4b18      	ldr	r3, [pc, #96]	; (8001ee8 <HAL_GPIO_Init+0x304>)
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	43db      	mvns	r3, r3
 8001e8e:	69ba      	ldr	r2, [r7, #24]
 8001e90:	4013      	ands	r3, r2
 8001e92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d003      	beq.n	8001ea8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001ea0:	69ba      	ldr	r2, [r7, #24]
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001ea8:	4a0f      	ldr	r2, [pc, #60]	; (8001ee8 <HAL_GPIO_Init+0x304>)
 8001eaa:	69bb      	ldr	r3, [r7, #24]
 8001eac:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001eae:	69fb      	ldr	r3, [r7, #28]
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	61fb      	str	r3, [r7, #28]
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	2b0f      	cmp	r3, #15
 8001eb8:	f67f aea2 	bls.w	8001c00 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ebc:	bf00      	nop
 8001ebe:	bf00      	nop
 8001ec0:	3724      	adds	r7, #36	; 0x24
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	40023800 	.word	0x40023800
 8001ed0:	40013800 	.word	0x40013800
 8001ed4:	40020000 	.word	0x40020000
 8001ed8:	40020400 	.word	0x40020400
 8001edc:	40020800 	.word	0x40020800
 8001ee0:	40020c00 	.word	0x40020c00
 8001ee4:	40021000 	.word	0x40021000
 8001ee8:	40013c00 	.word	0x40013c00

08001eec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	807b      	strh	r3, [r7, #2]
 8001ef8:	4613      	mov	r3, r2
 8001efa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001efc:	787b      	ldrb	r3, [r7, #1]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d003      	beq.n	8001f0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f02:	887a      	ldrh	r2, [r7, #2]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001f08:	e003      	b.n	8001f12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f0a:	887b      	ldrh	r3, [r7, #2]
 8001f0c:	041a      	lsls	r2, r3, #16
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	619a      	str	r2, [r3, #24]
}
 8001f12:	bf00      	nop
 8001f14:	370c      	adds	r7, #12
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
	...

08001f20 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b086      	sub	sp, #24
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d101      	bne.n	8001f32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	e264      	b.n	80023fc <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f003 0301 	and.w	r3, r3, #1
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d075      	beq.n	800202a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001f3e:	4ba3      	ldr	r3, [pc, #652]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	f003 030c 	and.w	r3, r3, #12
 8001f46:	2b04      	cmp	r3, #4
 8001f48:	d00c      	beq.n	8001f64 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f4a:	4ba0      	ldr	r3, [pc, #640]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001f52:	2b08      	cmp	r3, #8
 8001f54:	d112      	bne.n	8001f7c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f56:	4b9d      	ldr	r3, [pc, #628]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f5e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001f62:	d10b      	bne.n	8001f7c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f64:	4b99      	ldr	r3, [pc, #612]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d05b      	beq.n	8002028 <HAL_RCC_OscConfig+0x108>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d157      	bne.n	8002028 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e23f      	b.n	80023fc <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f84:	d106      	bne.n	8001f94 <HAL_RCC_OscConfig+0x74>
 8001f86:	4b91      	ldr	r3, [pc, #580]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a90      	ldr	r2, [pc, #576]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 8001f8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f90:	6013      	str	r3, [r2, #0]
 8001f92:	e01d      	b.n	8001fd0 <HAL_RCC_OscConfig+0xb0>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f9c:	d10c      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x98>
 8001f9e:	4b8b      	ldr	r3, [pc, #556]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a8a      	ldr	r2, [pc, #552]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 8001fa4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fa8:	6013      	str	r3, [r2, #0]
 8001faa:	4b88      	ldr	r3, [pc, #544]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a87      	ldr	r2, [pc, #540]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 8001fb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fb4:	6013      	str	r3, [r2, #0]
 8001fb6:	e00b      	b.n	8001fd0 <HAL_RCC_OscConfig+0xb0>
 8001fb8:	4b84      	ldr	r3, [pc, #528]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a83      	ldr	r2, [pc, #524]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 8001fbe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fc2:	6013      	str	r3, [r2, #0]
 8001fc4:	4b81      	ldr	r3, [pc, #516]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a80      	ldr	r2, [pc, #512]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 8001fca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d013      	beq.n	8002000 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fd8:	f7ff f8e4 	bl	80011a4 <HAL_GetTick>
 8001fdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fde:	e008      	b.n	8001ff2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fe0:	f7ff f8e0 	bl	80011a4 <HAL_GetTick>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	2b64      	cmp	r3, #100	; 0x64
 8001fec:	d901      	bls.n	8001ff2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001fee:	2303      	movs	r3, #3
 8001ff0:	e204      	b.n	80023fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ff2:	4b76      	ldr	r3, [pc, #472]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d0f0      	beq.n	8001fe0 <HAL_RCC_OscConfig+0xc0>
 8001ffe:	e014      	b.n	800202a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002000:	f7ff f8d0 	bl	80011a4 <HAL_GetTick>
 8002004:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002006:	e008      	b.n	800201a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002008:	f7ff f8cc 	bl	80011a4 <HAL_GetTick>
 800200c:	4602      	mov	r2, r0
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	2b64      	cmp	r3, #100	; 0x64
 8002014:	d901      	bls.n	800201a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002016:	2303      	movs	r3, #3
 8002018:	e1f0      	b.n	80023fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800201a:	4b6c      	ldr	r3, [pc, #432]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002022:	2b00      	cmp	r3, #0
 8002024:	d1f0      	bne.n	8002008 <HAL_RCC_OscConfig+0xe8>
 8002026:	e000      	b.n	800202a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002028:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f003 0302 	and.w	r3, r3, #2
 8002032:	2b00      	cmp	r3, #0
 8002034:	d063      	beq.n	80020fe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002036:	4b65      	ldr	r3, [pc, #404]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	f003 030c 	and.w	r3, r3, #12
 800203e:	2b00      	cmp	r3, #0
 8002040:	d00b      	beq.n	800205a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002042:	4b62      	ldr	r3, [pc, #392]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800204a:	2b08      	cmp	r3, #8
 800204c:	d11c      	bne.n	8002088 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800204e:	4b5f      	ldr	r3, [pc, #380]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002056:	2b00      	cmp	r3, #0
 8002058:	d116      	bne.n	8002088 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800205a:	4b5c      	ldr	r3, [pc, #368]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 0302 	and.w	r3, r3, #2
 8002062:	2b00      	cmp	r3, #0
 8002064:	d005      	beq.n	8002072 <HAL_RCC_OscConfig+0x152>
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	68db      	ldr	r3, [r3, #12]
 800206a:	2b01      	cmp	r3, #1
 800206c:	d001      	beq.n	8002072 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	e1c4      	b.n	80023fc <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002072:	4b56      	ldr	r3, [pc, #344]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	691b      	ldr	r3, [r3, #16]
 800207e:	00db      	lsls	r3, r3, #3
 8002080:	4952      	ldr	r1, [pc, #328]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 8002082:	4313      	orrs	r3, r2
 8002084:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002086:	e03a      	b.n	80020fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d020      	beq.n	80020d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002090:	4b4f      	ldr	r3, [pc, #316]	; (80021d0 <HAL_RCC_OscConfig+0x2b0>)
 8002092:	2201      	movs	r2, #1
 8002094:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002096:	f7ff f885 	bl	80011a4 <HAL_GetTick>
 800209a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800209c:	e008      	b.n	80020b0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800209e:	f7ff f881 	bl	80011a4 <HAL_GetTick>
 80020a2:	4602      	mov	r2, r0
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	2b02      	cmp	r3, #2
 80020aa:	d901      	bls.n	80020b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80020ac:	2303      	movs	r3, #3
 80020ae:	e1a5      	b.n	80023fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020b0:	4b46      	ldr	r3, [pc, #280]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f003 0302 	and.w	r3, r3, #2
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d0f0      	beq.n	800209e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020bc:	4b43      	ldr	r3, [pc, #268]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	691b      	ldr	r3, [r3, #16]
 80020c8:	00db      	lsls	r3, r3, #3
 80020ca:	4940      	ldr	r1, [pc, #256]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 80020cc:	4313      	orrs	r3, r2
 80020ce:	600b      	str	r3, [r1, #0]
 80020d0:	e015      	b.n	80020fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020d2:	4b3f      	ldr	r3, [pc, #252]	; (80021d0 <HAL_RCC_OscConfig+0x2b0>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020d8:	f7ff f864 	bl	80011a4 <HAL_GetTick>
 80020dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020de:	e008      	b.n	80020f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020e0:	f7ff f860 	bl	80011a4 <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d901      	bls.n	80020f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e184      	b.n	80023fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020f2:	4b36      	ldr	r3, [pc, #216]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d1f0      	bne.n	80020e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 0308 	and.w	r3, r3, #8
 8002106:	2b00      	cmp	r3, #0
 8002108:	d030      	beq.n	800216c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	695b      	ldr	r3, [r3, #20]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d016      	beq.n	8002140 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002112:	4b30      	ldr	r3, [pc, #192]	; (80021d4 <HAL_RCC_OscConfig+0x2b4>)
 8002114:	2201      	movs	r2, #1
 8002116:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002118:	f7ff f844 	bl	80011a4 <HAL_GetTick>
 800211c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800211e:	e008      	b.n	8002132 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002120:	f7ff f840 	bl	80011a4 <HAL_GetTick>
 8002124:	4602      	mov	r2, r0
 8002126:	693b      	ldr	r3, [r7, #16]
 8002128:	1ad3      	subs	r3, r2, r3
 800212a:	2b02      	cmp	r3, #2
 800212c:	d901      	bls.n	8002132 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800212e:	2303      	movs	r3, #3
 8002130:	e164      	b.n	80023fc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002132:	4b26      	ldr	r3, [pc, #152]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 8002134:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002136:	f003 0302 	and.w	r3, r3, #2
 800213a:	2b00      	cmp	r3, #0
 800213c:	d0f0      	beq.n	8002120 <HAL_RCC_OscConfig+0x200>
 800213e:	e015      	b.n	800216c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002140:	4b24      	ldr	r3, [pc, #144]	; (80021d4 <HAL_RCC_OscConfig+0x2b4>)
 8002142:	2200      	movs	r2, #0
 8002144:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002146:	f7ff f82d 	bl	80011a4 <HAL_GetTick>
 800214a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800214c:	e008      	b.n	8002160 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800214e:	f7ff f829 	bl	80011a4 <HAL_GetTick>
 8002152:	4602      	mov	r2, r0
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	1ad3      	subs	r3, r2, r3
 8002158:	2b02      	cmp	r3, #2
 800215a:	d901      	bls.n	8002160 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800215c:	2303      	movs	r3, #3
 800215e:	e14d      	b.n	80023fc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002160:	4b1a      	ldr	r3, [pc, #104]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 8002162:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002164:	f003 0302 	and.w	r3, r3, #2
 8002168:	2b00      	cmp	r3, #0
 800216a:	d1f0      	bne.n	800214e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f003 0304 	and.w	r3, r3, #4
 8002174:	2b00      	cmp	r3, #0
 8002176:	f000 80a0 	beq.w	80022ba <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800217a:	2300      	movs	r3, #0
 800217c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800217e:	4b13      	ldr	r3, [pc, #76]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 8002180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002182:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002186:	2b00      	cmp	r3, #0
 8002188:	d10f      	bne.n	80021aa <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800218a:	2300      	movs	r3, #0
 800218c:	60bb      	str	r3, [r7, #8]
 800218e:	4b0f      	ldr	r3, [pc, #60]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 8002190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002192:	4a0e      	ldr	r2, [pc, #56]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 8002194:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002198:	6413      	str	r3, [r2, #64]	; 0x40
 800219a:	4b0c      	ldr	r3, [pc, #48]	; (80021cc <HAL_RCC_OscConfig+0x2ac>)
 800219c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800219e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021a2:	60bb      	str	r3, [r7, #8]
 80021a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021a6:	2301      	movs	r3, #1
 80021a8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021aa:	4b0b      	ldr	r3, [pc, #44]	; (80021d8 <HAL_RCC_OscConfig+0x2b8>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d121      	bne.n	80021fa <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021b6:	4b08      	ldr	r3, [pc, #32]	; (80021d8 <HAL_RCC_OscConfig+0x2b8>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a07      	ldr	r2, [pc, #28]	; (80021d8 <HAL_RCC_OscConfig+0x2b8>)
 80021bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021c2:	f7fe ffef 	bl	80011a4 <HAL_GetTick>
 80021c6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021c8:	e011      	b.n	80021ee <HAL_RCC_OscConfig+0x2ce>
 80021ca:	bf00      	nop
 80021cc:	40023800 	.word	0x40023800
 80021d0:	42470000 	.word	0x42470000
 80021d4:	42470e80 	.word	0x42470e80
 80021d8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021dc:	f7fe ffe2 	bl	80011a4 <HAL_GetTick>
 80021e0:	4602      	mov	r2, r0
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	1ad3      	subs	r3, r2, r3
 80021e6:	2b02      	cmp	r3, #2
 80021e8:	d901      	bls.n	80021ee <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80021ea:	2303      	movs	r3, #3
 80021ec:	e106      	b.n	80023fc <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021ee:	4b85      	ldr	r3, [pc, #532]	; (8002404 <HAL_RCC_OscConfig+0x4e4>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d0f0      	beq.n	80021dc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d106      	bne.n	8002210 <HAL_RCC_OscConfig+0x2f0>
 8002202:	4b81      	ldr	r3, [pc, #516]	; (8002408 <HAL_RCC_OscConfig+0x4e8>)
 8002204:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002206:	4a80      	ldr	r2, [pc, #512]	; (8002408 <HAL_RCC_OscConfig+0x4e8>)
 8002208:	f043 0301 	orr.w	r3, r3, #1
 800220c:	6713      	str	r3, [r2, #112]	; 0x70
 800220e:	e01c      	b.n	800224a <HAL_RCC_OscConfig+0x32a>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	2b05      	cmp	r3, #5
 8002216:	d10c      	bne.n	8002232 <HAL_RCC_OscConfig+0x312>
 8002218:	4b7b      	ldr	r3, [pc, #492]	; (8002408 <HAL_RCC_OscConfig+0x4e8>)
 800221a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800221c:	4a7a      	ldr	r2, [pc, #488]	; (8002408 <HAL_RCC_OscConfig+0x4e8>)
 800221e:	f043 0304 	orr.w	r3, r3, #4
 8002222:	6713      	str	r3, [r2, #112]	; 0x70
 8002224:	4b78      	ldr	r3, [pc, #480]	; (8002408 <HAL_RCC_OscConfig+0x4e8>)
 8002226:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002228:	4a77      	ldr	r2, [pc, #476]	; (8002408 <HAL_RCC_OscConfig+0x4e8>)
 800222a:	f043 0301 	orr.w	r3, r3, #1
 800222e:	6713      	str	r3, [r2, #112]	; 0x70
 8002230:	e00b      	b.n	800224a <HAL_RCC_OscConfig+0x32a>
 8002232:	4b75      	ldr	r3, [pc, #468]	; (8002408 <HAL_RCC_OscConfig+0x4e8>)
 8002234:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002236:	4a74      	ldr	r2, [pc, #464]	; (8002408 <HAL_RCC_OscConfig+0x4e8>)
 8002238:	f023 0301 	bic.w	r3, r3, #1
 800223c:	6713      	str	r3, [r2, #112]	; 0x70
 800223e:	4b72      	ldr	r3, [pc, #456]	; (8002408 <HAL_RCC_OscConfig+0x4e8>)
 8002240:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002242:	4a71      	ldr	r2, [pc, #452]	; (8002408 <HAL_RCC_OscConfig+0x4e8>)
 8002244:	f023 0304 	bic.w	r3, r3, #4
 8002248:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d015      	beq.n	800227e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002252:	f7fe ffa7 	bl	80011a4 <HAL_GetTick>
 8002256:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002258:	e00a      	b.n	8002270 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800225a:	f7fe ffa3 	bl	80011a4 <HAL_GetTick>
 800225e:	4602      	mov	r2, r0
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	1ad3      	subs	r3, r2, r3
 8002264:	f241 3288 	movw	r2, #5000	; 0x1388
 8002268:	4293      	cmp	r3, r2
 800226a:	d901      	bls.n	8002270 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800226c:	2303      	movs	r3, #3
 800226e:	e0c5      	b.n	80023fc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002270:	4b65      	ldr	r3, [pc, #404]	; (8002408 <HAL_RCC_OscConfig+0x4e8>)
 8002272:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002274:	f003 0302 	and.w	r3, r3, #2
 8002278:	2b00      	cmp	r3, #0
 800227a:	d0ee      	beq.n	800225a <HAL_RCC_OscConfig+0x33a>
 800227c:	e014      	b.n	80022a8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800227e:	f7fe ff91 	bl	80011a4 <HAL_GetTick>
 8002282:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002284:	e00a      	b.n	800229c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002286:	f7fe ff8d 	bl	80011a4 <HAL_GetTick>
 800228a:	4602      	mov	r2, r0
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	f241 3288 	movw	r2, #5000	; 0x1388
 8002294:	4293      	cmp	r3, r2
 8002296:	d901      	bls.n	800229c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002298:	2303      	movs	r3, #3
 800229a:	e0af      	b.n	80023fc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800229c:	4b5a      	ldr	r3, [pc, #360]	; (8002408 <HAL_RCC_OscConfig+0x4e8>)
 800229e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022a0:	f003 0302 	and.w	r3, r3, #2
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d1ee      	bne.n	8002286 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80022a8:	7dfb      	ldrb	r3, [r7, #23]
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d105      	bne.n	80022ba <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022ae:	4b56      	ldr	r3, [pc, #344]	; (8002408 <HAL_RCC_OscConfig+0x4e8>)
 80022b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b2:	4a55      	ldr	r2, [pc, #340]	; (8002408 <HAL_RCC_OscConfig+0x4e8>)
 80022b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022b8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	699b      	ldr	r3, [r3, #24]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	f000 809b 	beq.w	80023fa <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80022c4:	4b50      	ldr	r3, [pc, #320]	; (8002408 <HAL_RCC_OscConfig+0x4e8>)
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	f003 030c 	and.w	r3, r3, #12
 80022cc:	2b08      	cmp	r3, #8
 80022ce:	d05c      	beq.n	800238a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	699b      	ldr	r3, [r3, #24]
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	d141      	bne.n	800235c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022d8:	4b4c      	ldr	r3, [pc, #304]	; (800240c <HAL_RCC_OscConfig+0x4ec>)
 80022da:	2200      	movs	r2, #0
 80022dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022de:	f7fe ff61 	bl	80011a4 <HAL_GetTick>
 80022e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022e4:	e008      	b.n	80022f8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022e6:	f7fe ff5d 	bl	80011a4 <HAL_GetTick>
 80022ea:	4602      	mov	r2, r0
 80022ec:	693b      	ldr	r3, [r7, #16]
 80022ee:	1ad3      	subs	r3, r2, r3
 80022f0:	2b02      	cmp	r3, #2
 80022f2:	d901      	bls.n	80022f8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80022f4:	2303      	movs	r3, #3
 80022f6:	e081      	b.n	80023fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022f8:	4b43      	ldr	r3, [pc, #268]	; (8002408 <HAL_RCC_OscConfig+0x4e8>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002300:	2b00      	cmp	r3, #0
 8002302:	d1f0      	bne.n	80022e6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	69da      	ldr	r2, [r3, #28]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6a1b      	ldr	r3, [r3, #32]
 800230c:	431a      	orrs	r2, r3
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002312:	019b      	lsls	r3, r3, #6
 8002314:	431a      	orrs	r2, r3
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800231a:	085b      	lsrs	r3, r3, #1
 800231c:	3b01      	subs	r3, #1
 800231e:	041b      	lsls	r3, r3, #16
 8002320:	431a      	orrs	r2, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002326:	061b      	lsls	r3, r3, #24
 8002328:	4937      	ldr	r1, [pc, #220]	; (8002408 <HAL_RCC_OscConfig+0x4e8>)
 800232a:	4313      	orrs	r3, r2
 800232c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800232e:	4b37      	ldr	r3, [pc, #220]	; (800240c <HAL_RCC_OscConfig+0x4ec>)
 8002330:	2201      	movs	r2, #1
 8002332:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002334:	f7fe ff36 	bl	80011a4 <HAL_GetTick>
 8002338:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800233a:	e008      	b.n	800234e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800233c:	f7fe ff32 	bl	80011a4 <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	2b02      	cmp	r3, #2
 8002348:	d901      	bls.n	800234e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800234a:	2303      	movs	r3, #3
 800234c:	e056      	b.n	80023fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800234e:	4b2e      	ldr	r3, [pc, #184]	; (8002408 <HAL_RCC_OscConfig+0x4e8>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d0f0      	beq.n	800233c <HAL_RCC_OscConfig+0x41c>
 800235a:	e04e      	b.n	80023fa <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800235c:	4b2b      	ldr	r3, [pc, #172]	; (800240c <HAL_RCC_OscConfig+0x4ec>)
 800235e:	2200      	movs	r2, #0
 8002360:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002362:	f7fe ff1f 	bl	80011a4 <HAL_GetTick>
 8002366:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002368:	e008      	b.n	800237c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800236a:	f7fe ff1b 	bl	80011a4 <HAL_GetTick>
 800236e:	4602      	mov	r2, r0
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	1ad3      	subs	r3, r2, r3
 8002374:	2b02      	cmp	r3, #2
 8002376:	d901      	bls.n	800237c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002378:	2303      	movs	r3, #3
 800237a:	e03f      	b.n	80023fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800237c:	4b22      	ldr	r3, [pc, #136]	; (8002408 <HAL_RCC_OscConfig+0x4e8>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002384:	2b00      	cmp	r3, #0
 8002386:	d1f0      	bne.n	800236a <HAL_RCC_OscConfig+0x44a>
 8002388:	e037      	b.n	80023fa <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	699b      	ldr	r3, [r3, #24]
 800238e:	2b01      	cmp	r3, #1
 8002390:	d101      	bne.n	8002396 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e032      	b.n	80023fc <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002396:	4b1c      	ldr	r3, [pc, #112]	; (8002408 <HAL_RCC_OscConfig+0x4e8>)
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	699b      	ldr	r3, [r3, #24]
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d028      	beq.n	80023f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80023ae:	429a      	cmp	r2, r3
 80023b0:	d121      	bne.n	80023f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023bc:	429a      	cmp	r2, r3
 80023be:	d11a      	bne.n	80023f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80023c0:	68fa      	ldr	r2, [r7, #12]
 80023c2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80023c6:	4013      	ands	r3, r2
 80023c8:	687a      	ldr	r2, [r7, #4]
 80023ca:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80023cc:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d111      	bne.n	80023f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023dc:	085b      	lsrs	r3, r3, #1
 80023de:	3b01      	subs	r3, #1
 80023e0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d107      	bne.n	80023f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023f0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80023f2:	429a      	cmp	r2, r3
 80023f4:	d001      	beq.n	80023fa <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e000      	b.n	80023fc <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80023fa:	2300      	movs	r3, #0
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3718      	adds	r7, #24
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}
 8002404:	40007000 	.word	0x40007000
 8002408:	40023800 	.word	0x40023800
 800240c:	42470060 	.word	0x42470060

08002410 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b084      	sub	sp, #16
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d101      	bne.n	8002424 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	e0cc      	b.n	80025be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002424:	4b68      	ldr	r3, [pc, #416]	; (80025c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 0307 	and.w	r3, r3, #7
 800242c:	683a      	ldr	r2, [r7, #0]
 800242e:	429a      	cmp	r2, r3
 8002430:	d90c      	bls.n	800244c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002432:	4b65      	ldr	r3, [pc, #404]	; (80025c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002434:	683a      	ldr	r2, [r7, #0]
 8002436:	b2d2      	uxtb	r2, r2
 8002438:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800243a:	4b63      	ldr	r3, [pc, #396]	; (80025c8 <HAL_RCC_ClockConfig+0x1b8>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 0307 	and.w	r3, r3, #7
 8002442:	683a      	ldr	r2, [r7, #0]
 8002444:	429a      	cmp	r2, r3
 8002446:	d001      	beq.n	800244c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	e0b8      	b.n	80025be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 0302 	and.w	r3, r3, #2
 8002454:	2b00      	cmp	r3, #0
 8002456:	d020      	beq.n	800249a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f003 0304 	and.w	r3, r3, #4
 8002460:	2b00      	cmp	r3, #0
 8002462:	d005      	beq.n	8002470 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002464:	4b59      	ldr	r3, [pc, #356]	; (80025cc <HAL_RCC_ClockConfig+0x1bc>)
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	4a58      	ldr	r2, [pc, #352]	; (80025cc <HAL_RCC_ClockConfig+0x1bc>)
 800246a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800246e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0308 	and.w	r3, r3, #8
 8002478:	2b00      	cmp	r3, #0
 800247a:	d005      	beq.n	8002488 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800247c:	4b53      	ldr	r3, [pc, #332]	; (80025cc <HAL_RCC_ClockConfig+0x1bc>)
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	4a52      	ldr	r2, [pc, #328]	; (80025cc <HAL_RCC_ClockConfig+0x1bc>)
 8002482:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002486:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002488:	4b50      	ldr	r3, [pc, #320]	; (80025cc <HAL_RCC_ClockConfig+0x1bc>)
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	494d      	ldr	r1, [pc, #308]	; (80025cc <HAL_RCC_ClockConfig+0x1bc>)
 8002496:	4313      	orrs	r3, r2
 8002498:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 0301 	and.w	r3, r3, #1
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d044      	beq.n	8002530 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d107      	bne.n	80024be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024ae:	4b47      	ldr	r3, [pc, #284]	; (80025cc <HAL_RCC_ClockConfig+0x1bc>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d119      	bne.n	80024ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e07f      	b.n	80025be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	2b02      	cmp	r3, #2
 80024c4:	d003      	beq.n	80024ce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80024ca:	2b03      	cmp	r3, #3
 80024cc:	d107      	bne.n	80024de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024ce:	4b3f      	ldr	r3, [pc, #252]	; (80025cc <HAL_RCC_ClockConfig+0x1bc>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d109      	bne.n	80024ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	e06f      	b.n	80025be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024de:	4b3b      	ldr	r3, [pc, #236]	; (80025cc <HAL_RCC_ClockConfig+0x1bc>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f003 0302 	and.w	r3, r3, #2
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d101      	bne.n	80024ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e067      	b.n	80025be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024ee:	4b37      	ldr	r3, [pc, #220]	; (80025cc <HAL_RCC_ClockConfig+0x1bc>)
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	f023 0203 	bic.w	r2, r3, #3
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	4934      	ldr	r1, [pc, #208]	; (80025cc <HAL_RCC_ClockConfig+0x1bc>)
 80024fc:	4313      	orrs	r3, r2
 80024fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002500:	f7fe fe50 	bl	80011a4 <HAL_GetTick>
 8002504:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002506:	e00a      	b.n	800251e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002508:	f7fe fe4c 	bl	80011a4 <HAL_GetTick>
 800250c:	4602      	mov	r2, r0
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	1ad3      	subs	r3, r2, r3
 8002512:	f241 3288 	movw	r2, #5000	; 0x1388
 8002516:	4293      	cmp	r3, r2
 8002518:	d901      	bls.n	800251e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800251a:	2303      	movs	r3, #3
 800251c:	e04f      	b.n	80025be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800251e:	4b2b      	ldr	r3, [pc, #172]	; (80025cc <HAL_RCC_ClockConfig+0x1bc>)
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	f003 020c 	and.w	r2, r3, #12
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	429a      	cmp	r2, r3
 800252e:	d1eb      	bne.n	8002508 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002530:	4b25      	ldr	r3, [pc, #148]	; (80025c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f003 0307 	and.w	r3, r3, #7
 8002538:	683a      	ldr	r2, [r7, #0]
 800253a:	429a      	cmp	r2, r3
 800253c:	d20c      	bcs.n	8002558 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800253e:	4b22      	ldr	r3, [pc, #136]	; (80025c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002540:	683a      	ldr	r2, [r7, #0]
 8002542:	b2d2      	uxtb	r2, r2
 8002544:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002546:	4b20      	ldr	r3, [pc, #128]	; (80025c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 0307 	and.w	r3, r3, #7
 800254e:	683a      	ldr	r2, [r7, #0]
 8002550:	429a      	cmp	r2, r3
 8002552:	d001      	beq.n	8002558 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	e032      	b.n	80025be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 0304 	and.w	r3, r3, #4
 8002560:	2b00      	cmp	r3, #0
 8002562:	d008      	beq.n	8002576 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002564:	4b19      	ldr	r3, [pc, #100]	; (80025cc <HAL_RCC_ClockConfig+0x1bc>)
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	4916      	ldr	r1, [pc, #88]	; (80025cc <HAL_RCC_ClockConfig+0x1bc>)
 8002572:	4313      	orrs	r3, r2
 8002574:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 0308 	and.w	r3, r3, #8
 800257e:	2b00      	cmp	r3, #0
 8002580:	d009      	beq.n	8002596 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002582:	4b12      	ldr	r3, [pc, #72]	; (80025cc <HAL_RCC_ClockConfig+0x1bc>)
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	691b      	ldr	r3, [r3, #16]
 800258e:	00db      	lsls	r3, r3, #3
 8002590:	490e      	ldr	r1, [pc, #56]	; (80025cc <HAL_RCC_ClockConfig+0x1bc>)
 8002592:	4313      	orrs	r3, r2
 8002594:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002596:	f000 f821 	bl	80025dc <HAL_RCC_GetSysClockFreq>
 800259a:	4602      	mov	r2, r0
 800259c:	4b0b      	ldr	r3, [pc, #44]	; (80025cc <HAL_RCC_ClockConfig+0x1bc>)
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	091b      	lsrs	r3, r3, #4
 80025a2:	f003 030f 	and.w	r3, r3, #15
 80025a6:	490a      	ldr	r1, [pc, #40]	; (80025d0 <HAL_RCC_ClockConfig+0x1c0>)
 80025a8:	5ccb      	ldrb	r3, [r1, r3]
 80025aa:	fa22 f303 	lsr.w	r3, r2, r3
 80025ae:	4a09      	ldr	r2, [pc, #36]	; (80025d4 <HAL_RCC_ClockConfig+0x1c4>)
 80025b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80025b2:	4b09      	ldr	r3, [pc, #36]	; (80025d8 <HAL_RCC_ClockConfig+0x1c8>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4618      	mov	r0, r3
 80025b8:	f7fe fdb0 	bl	800111c <HAL_InitTick>

  return HAL_OK;
 80025bc:	2300      	movs	r3, #0
}
 80025be:	4618      	mov	r0, r3
 80025c0:	3710      	adds	r7, #16
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	40023c00 	.word	0x40023c00
 80025cc:	40023800 	.word	0x40023800
 80025d0:	08003b9c 	.word	0x08003b9c
 80025d4:	20000008 	.word	0x20000008
 80025d8:	2000000c 	.word	0x2000000c

080025dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025dc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80025e0:	b084      	sub	sp, #16
 80025e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80025e4:	2300      	movs	r3, #0
 80025e6:	607b      	str	r3, [r7, #4]
 80025e8:	2300      	movs	r3, #0
 80025ea:	60fb      	str	r3, [r7, #12]
 80025ec:	2300      	movs	r3, #0
 80025ee:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80025f0:	2300      	movs	r3, #0
 80025f2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025f4:	4b67      	ldr	r3, [pc, #412]	; (8002794 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	f003 030c 	and.w	r3, r3, #12
 80025fc:	2b08      	cmp	r3, #8
 80025fe:	d00d      	beq.n	800261c <HAL_RCC_GetSysClockFreq+0x40>
 8002600:	2b08      	cmp	r3, #8
 8002602:	f200 80bd 	bhi.w	8002780 <HAL_RCC_GetSysClockFreq+0x1a4>
 8002606:	2b00      	cmp	r3, #0
 8002608:	d002      	beq.n	8002610 <HAL_RCC_GetSysClockFreq+0x34>
 800260a:	2b04      	cmp	r3, #4
 800260c:	d003      	beq.n	8002616 <HAL_RCC_GetSysClockFreq+0x3a>
 800260e:	e0b7      	b.n	8002780 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002610:	4b61      	ldr	r3, [pc, #388]	; (8002798 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002612:	60bb      	str	r3, [r7, #8]
       break;
 8002614:	e0b7      	b.n	8002786 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002616:	4b61      	ldr	r3, [pc, #388]	; (800279c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8002618:	60bb      	str	r3, [r7, #8]
      break;
 800261a:	e0b4      	b.n	8002786 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800261c:	4b5d      	ldr	r3, [pc, #372]	; (8002794 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002624:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002626:	4b5b      	ldr	r3, [pc, #364]	; (8002794 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800262e:	2b00      	cmp	r3, #0
 8002630:	d04d      	beq.n	80026ce <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002632:	4b58      	ldr	r3, [pc, #352]	; (8002794 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	099b      	lsrs	r3, r3, #6
 8002638:	461a      	mov	r2, r3
 800263a:	f04f 0300 	mov.w	r3, #0
 800263e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002642:	f04f 0100 	mov.w	r1, #0
 8002646:	ea02 0800 	and.w	r8, r2, r0
 800264a:	ea03 0901 	and.w	r9, r3, r1
 800264e:	4640      	mov	r0, r8
 8002650:	4649      	mov	r1, r9
 8002652:	f04f 0200 	mov.w	r2, #0
 8002656:	f04f 0300 	mov.w	r3, #0
 800265a:	014b      	lsls	r3, r1, #5
 800265c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002660:	0142      	lsls	r2, r0, #5
 8002662:	4610      	mov	r0, r2
 8002664:	4619      	mov	r1, r3
 8002666:	ebb0 0008 	subs.w	r0, r0, r8
 800266a:	eb61 0109 	sbc.w	r1, r1, r9
 800266e:	f04f 0200 	mov.w	r2, #0
 8002672:	f04f 0300 	mov.w	r3, #0
 8002676:	018b      	lsls	r3, r1, #6
 8002678:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800267c:	0182      	lsls	r2, r0, #6
 800267e:	1a12      	subs	r2, r2, r0
 8002680:	eb63 0301 	sbc.w	r3, r3, r1
 8002684:	f04f 0000 	mov.w	r0, #0
 8002688:	f04f 0100 	mov.w	r1, #0
 800268c:	00d9      	lsls	r1, r3, #3
 800268e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002692:	00d0      	lsls	r0, r2, #3
 8002694:	4602      	mov	r2, r0
 8002696:	460b      	mov	r3, r1
 8002698:	eb12 0208 	adds.w	r2, r2, r8
 800269c:	eb43 0309 	adc.w	r3, r3, r9
 80026a0:	f04f 0000 	mov.w	r0, #0
 80026a4:	f04f 0100 	mov.w	r1, #0
 80026a8:	0259      	lsls	r1, r3, #9
 80026aa:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80026ae:	0250      	lsls	r0, r2, #9
 80026b0:	4602      	mov	r2, r0
 80026b2:	460b      	mov	r3, r1
 80026b4:	4610      	mov	r0, r2
 80026b6:	4619      	mov	r1, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	461a      	mov	r2, r3
 80026bc:	f04f 0300 	mov.w	r3, #0
 80026c0:	f7fd fd8a 	bl	80001d8 <__aeabi_uldivmod>
 80026c4:	4602      	mov	r2, r0
 80026c6:	460b      	mov	r3, r1
 80026c8:	4613      	mov	r3, r2
 80026ca:	60fb      	str	r3, [r7, #12]
 80026cc:	e04a      	b.n	8002764 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026ce:	4b31      	ldr	r3, [pc, #196]	; (8002794 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	099b      	lsrs	r3, r3, #6
 80026d4:	461a      	mov	r2, r3
 80026d6:	f04f 0300 	mov.w	r3, #0
 80026da:	f240 10ff 	movw	r0, #511	; 0x1ff
 80026de:	f04f 0100 	mov.w	r1, #0
 80026e2:	ea02 0400 	and.w	r4, r2, r0
 80026e6:	ea03 0501 	and.w	r5, r3, r1
 80026ea:	4620      	mov	r0, r4
 80026ec:	4629      	mov	r1, r5
 80026ee:	f04f 0200 	mov.w	r2, #0
 80026f2:	f04f 0300 	mov.w	r3, #0
 80026f6:	014b      	lsls	r3, r1, #5
 80026f8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80026fc:	0142      	lsls	r2, r0, #5
 80026fe:	4610      	mov	r0, r2
 8002700:	4619      	mov	r1, r3
 8002702:	1b00      	subs	r0, r0, r4
 8002704:	eb61 0105 	sbc.w	r1, r1, r5
 8002708:	f04f 0200 	mov.w	r2, #0
 800270c:	f04f 0300 	mov.w	r3, #0
 8002710:	018b      	lsls	r3, r1, #6
 8002712:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002716:	0182      	lsls	r2, r0, #6
 8002718:	1a12      	subs	r2, r2, r0
 800271a:	eb63 0301 	sbc.w	r3, r3, r1
 800271e:	f04f 0000 	mov.w	r0, #0
 8002722:	f04f 0100 	mov.w	r1, #0
 8002726:	00d9      	lsls	r1, r3, #3
 8002728:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800272c:	00d0      	lsls	r0, r2, #3
 800272e:	4602      	mov	r2, r0
 8002730:	460b      	mov	r3, r1
 8002732:	1912      	adds	r2, r2, r4
 8002734:	eb45 0303 	adc.w	r3, r5, r3
 8002738:	f04f 0000 	mov.w	r0, #0
 800273c:	f04f 0100 	mov.w	r1, #0
 8002740:	0299      	lsls	r1, r3, #10
 8002742:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002746:	0290      	lsls	r0, r2, #10
 8002748:	4602      	mov	r2, r0
 800274a:	460b      	mov	r3, r1
 800274c:	4610      	mov	r0, r2
 800274e:	4619      	mov	r1, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	461a      	mov	r2, r3
 8002754:	f04f 0300 	mov.w	r3, #0
 8002758:	f7fd fd3e 	bl	80001d8 <__aeabi_uldivmod>
 800275c:	4602      	mov	r2, r0
 800275e:	460b      	mov	r3, r1
 8002760:	4613      	mov	r3, r2
 8002762:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002764:	4b0b      	ldr	r3, [pc, #44]	; (8002794 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	0c1b      	lsrs	r3, r3, #16
 800276a:	f003 0303 	and.w	r3, r3, #3
 800276e:	3301      	adds	r3, #1
 8002770:	005b      	lsls	r3, r3, #1
 8002772:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002774:	68fa      	ldr	r2, [r7, #12]
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	fbb2 f3f3 	udiv	r3, r2, r3
 800277c:	60bb      	str	r3, [r7, #8]
      break;
 800277e:	e002      	b.n	8002786 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002780:	4b05      	ldr	r3, [pc, #20]	; (8002798 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002782:	60bb      	str	r3, [r7, #8]
      break;
 8002784:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002786:	68bb      	ldr	r3, [r7, #8]
}
 8002788:	4618      	mov	r0, r3
 800278a:	3710      	adds	r7, #16
 800278c:	46bd      	mov	sp, r7
 800278e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002792:	bf00      	nop
 8002794:	40023800 	.word	0x40023800
 8002798:	00f42400 	.word	0x00f42400
 800279c:	007a1200 	.word	0x007a1200

080027a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027a4:	4b03      	ldr	r3, [pc, #12]	; (80027b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80027a6:	681b      	ldr	r3, [r3, #0]
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	20000008 	.word	0x20000008

080027b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80027bc:	f7ff fff0 	bl	80027a0 <HAL_RCC_GetHCLKFreq>
 80027c0:	4602      	mov	r2, r0
 80027c2:	4b05      	ldr	r3, [pc, #20]	; (80027d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	0a9b      	lsrs	r3, r3, #10
 80027c8:	f003 0307 	and.w	r3, r3, #7
 80027cc:	4903      	ldr	r1, [pc, #12]	; (80027dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80027ce:	5ccb      	ldrb	r3, [r1, r3]
 80027d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	40023800 	.word	0x40023800
 80027dc:	08003bac 	.word	0x08003bac

080027e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80027e4:	f7ff ffdc 	bl	80027a0 <HAL_RCC_GetHCLKFreq>
 80027e8:	4602      	mov	r2, r0
 80027ea:	4b05      	ldr	r3, [pc, #20]	; (8002800 <HAL_RCC_GetPCLK2Freq+0x20>)
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	0b5b      	lsrs	r3, r3, #13
 80027f0:	f003 0307 	and.w	r3, r3, #7
 80027f4:	4903      	ldr	r1, [pc, #12]	; (8002804 <HAL_RCC_GetPCLK2Freq+0x24>)
 80027f6:	5ccb      	ldrb	r3, [r1, r3]
 80027f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	40023800 	.word	0x40023800
 8002804:	08003bac 	.word	0x08003bac

08002808 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d101      	bne.n	800281a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e03f      	b.n	800289a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002820:	b2db      	uxtb	r3, r3
 8002822:	2b00      	cmp	r3, #0
 8002824:	d106      	bne.n	8002834 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2200      	movs	r2, #0
 800282a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	f7fe fb1a 	bl	8000e68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2224      	movs	r2, #36	; 0x24
 8002838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	68da      	ldr	r2, [r3, #12]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800284a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	f000 ff97 	bl	8003780 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	691a      	ldr	r2, [r3, #16]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002860:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	695a      	ldr	r2, [r3, #20]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002870:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	68da      	ldr	r2, [r3, #12]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002880:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2220      	movs	r2, #32
 800288c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2220      	movs	r2, #32
 8002894:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002898:	2300      	movs	r3, #0
}
 800289a:	4618      	mov	r0, r3
 800289c:	3708      	adds	r7, #8
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}

080028a2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028a2:	b580      	push	{r7, lr}
 80028a4:	b08a      	sub	sp, #40	; 0x28
 80028a6:	af02      	add	r7, sp, #8
 80028a8:	60f8      	str	r0, [r7, #12]
 80028aa:	60b9      	str	r1, [r7, #8]
 80028ac:	603b      	str	r3, [r7, #0]
 80028ae:	4613      	mov	r3, r2
 80028b0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80028b2:	2300      	movs	r3, #0
 80028b4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	2b20      	cmp	r3, #32
 80028c0:	d17c      	bne.n	80029bc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d002      	beq.n	80028ce <HAL_UART_Transmit+0x2c>
 80028c8:	88fb      	ldrh	r3, [r7, #6]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d101      	bne.n	80028d2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e075      	b.n	80029be <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028d8:	2b01      	cmp	r3, #1
 80028da:	d101      	bne.n	80028e0 <HAL_UART_Transmit+0x3e>
 80028dc:	2302      	movs	r3, #2
 80028de:	e06e      	b.n	80029be <HAL_UART_Transmit+0x11c>
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2201      	movs	r2, #1
 80028e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2200      	movs	r2, #0
 80028ec:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2221      	movs	r2, #33	; 0x21
 80028f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80028f6:	f7fe fc55 	bl	80011a4 <HAL_GetTick>
 80028fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	88fa      	ldrh	r2, [r7, #6]
 8002900:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	88fa      	ldrh	r2, [r7, #6]
 8002906:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	689b      	ldr	r3, [r3, #8]
 800290c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002910:	d108      	bne.n	8002924 <HAL_UART_Transmit+0x82>
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	691b      	ldr	r3, [r3, #16]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d104      	bne.n	8002924 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800291a:	2300      	movs	r3, #0
 800291c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	61bb      	str	r3, [r7, #24]
 8002922:	e003      	b.n	800292c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002928:	2300      	movs	r3, #0
 800292a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2200      	movs	r2, #0
 8002930:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002934:	e02a      	b.n	800298c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	9300      	str	r3, [sp, #0]
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	2200      	movs	r2, #0
 800293e:	2180      	movs	r1, #128	; 0x80
 8002940:	68f8      	ldr	r0, [r7, #12]
 8002942:	f000 fc53 	bl	80031ec <UART_WaitOnFlagUntilTimeout>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d001      	beq.n	8002950 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800294c:	2303      	movs	r3, #3
 800294e:	e036      	b.n	80029be <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d10b      	bne.n	800296e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002956:	69bb      	ldr	r3, [r7, #24]
 8002958:	881b      	ldrh	r3, [r3, #0]
 800295a:	461a      	mov	r2, r3
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002964:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002966:	69bb      	ldr	r3, [r7, #24]
 8002968:	3302      	adds	r3, #2
 800296a:	61bb      	str	r3, [r7, #24]
 800296c:	e007      	b.n	800297e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	781a      	ldrb	r2, [r3, #0]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	3301      	adds	r3, #1
 800297c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002982:	b29b      	uxth	r3, r3
 8002984:	3b01      	subs	r3, #1
 8002986:	b29a      	uxth	r2, r3
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002990:	b29b      	uxth	r3, r3
 8002992:	2b00      	cmp	r3, #0
 8002994:	d1cf      	bne.n	8002936 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	9300      	str	r3, [sp, #0]
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	2200      	movs	r2, #0
 800299e:	2140      	movs	r1, #64	; 0x40
 80029a0:	68f8      	ldr	r0, [r7, #12]
 80029a2:	f000 fc23 	bl	80031ec <UART_WaitOnFlagUntilTimeout>
 80029a6:	4603      	mov	r3, r0
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d001      	beq.n	80029b0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80029ac:	2303      	movs	r3, #3
 80029ae:	e006      	b.n	80029be <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2220      	movs	r2, #32
 80029b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80029b8:	2300      	movs	r3, #0
 80029ba:	e000      	b.n	80029be <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80029bc:	2302      	movs	r3, #2
  }
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3720      	adds	r7, #32
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}

080029c6 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80029c6:	b580      	push	{r7, lr}
 80029c8:	b08c      	sub	sp, #48	; 0x30
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	60f8      	str	r0, [r7, #12]
 80029ce:	60b9      	str	r1, [r7, #8]
 80029d0:	4613      	mov	r3, r2
 80029d2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	2b20      	cmp	r3, #32
 80029de:	d152      	bne.n	8002a86 <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d002      	beq.n	80029ec <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80029e6:	88fb      	ldrh	r3, [r7, #6]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d101      	bne.n	80029f0 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	e04b      	b.n	8002a88 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029f6:	2b01      	cmp	r3, #1
 80029f8:	d101      	bne.n	80029fe <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 80029fa:	2302      	movs	r3, #2
 80029fc:	e044      	b.n	8002a88 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2201      	movs	r2, #1
 8002a02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2201      	movs	r2, #1
 8002a0a:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8002a0c:	88fb      	ldrh	r3, [r7, #6]
 8002a0e:	461a      	mov	r2, r3
 8002a10:	68b9      	ldr	r1, [r7, #8]
 8002a12:	68f8      	ldr	r0, [r7, #12]
 8002a14:	f000 fc58 	bl	80032c8 <UART_Start_Receive_DMA>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8002a1e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d12c      	bne.n	8002a80 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2a:	2b01      	cmp	r3, #1
 8002a2c:	d125      	bne.n	8002a7a <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002a2e:	2300      	movs	r3, #0
 8002a30:	613b      	str	r3, [r7, #16]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	613b      	str	r3, [r7, #16]
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	613b      	str	r3, [r7, #16]
 8002a42:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	330c      	adds	r3, #12
 8002a4a:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a4c:	69bb      	ldr	r3, [r7, #24]
 8002a4e:	e853 3f00 	ldrex	r3, [r3]
 8002a52:	617b      	str	r3, [r7, #20]
   return(result);
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	f043 0310 	orr.w	r3, r3, #16
 8002a5a:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	330c      	adds	r3, #12
 8002a62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a64:	627a      	str	r2, [r7, #36]	; 0x24
 8002a66:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a68:	6a39      	ldr	r1, [r7, #32]
 8002a6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a6c:	e841 2300 	strex	r3, r2, [r1]
 8002a70:	61fb      	str	r3, [r7, #28]
   return(result);
 8002a72:	69fb      	ldr	r3, [r7, #28]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d1e5      	bne.n	8002a44 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8002a78:	e002      	b.n	8002a80 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8002a80:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002a84:	e000      	b.n	8002a88 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8002a86:	2302      	movs	r3, #2
  }
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	3730      	adds	r7, #48	; 0x30
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}

08002a90 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b0ba      	sub	sp, #232	; 0xe8
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	695b      	ldr	r3, [r3, #20]
 8002ab2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002abc:	2300      	movs	r3, #0
 8002abe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002ac2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ac6:	f003 030f 	and.w	r3, r3, #15
 8002aca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002ace:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d10f      	bne.n	8002af6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002ad6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ada:	f003 0320 	and.w	r3, r3, #32
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d009      	beq.n	8002af6 <HAL_UART_IRQHandler+0x66>
 8002ae2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ae6:	f003 0320 	and.w	r3, r3, #32
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d003      	beq.n	8002af6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f000 fd8b 	bl	800360a <UART_Receive_IT>
      return;
 8002af4:	e256      	b.n	8002fa4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002af6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	f000 80de 	beq.w	8002cbc <HAL_UART_IRQHandler+0x22c>
 8002b00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002b04:	f003 0301 	and.w	r3, r3, #1
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d106      	bne.n	8002b1a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002b0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002b10:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	f000 80d1 	beq.w	8002cbc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002b1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b1e:	f003 0301 	and.w	r3, r3, #1
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d00b      	beq.n	8002b3e <HAL_UART_IRQHandler+0xae>
 8002b26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002b2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d005      	beq.n	8002b3e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b36:	f043 0201 	orr.w	r2, r3, #1
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002b3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b42:	f003 0304 	and.w	r3, r3, #4
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d00b      	beq.n	8002b62 <HAL_UART_IRQHandler+0xd2>
 8002b4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002b4e:	f003 0301 	and.w	r3, r3, #1
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d005      	beq.n	8002b62 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5a:	f043 0202 	orr.w	r2, r3, #2
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002b62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b66:	f003 0302 	and.w	r3, r3, #2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d00b      	beq.n	8002b86 <HAL_UART_IRQHandler+0xf6>
 8002b6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002b72:	f003 0301 	and.w	r3, r3, #1
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d005      	beq.n	8002b86 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7e:	f043 0204 	orr.w	r2, r3, #4
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002b86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b8a:	f003 0308 	and.w	r3, r3, #8
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d011      	beq.n	8002bb6 <HAL_UART_IRQHandler+0x126>
 8002b92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002b96:	f003 0320 	and.w	r3, r3, #32
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d105      	bne.n	8002baa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002b9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002ba2:	f003 0301 	and.w	r3, r3, #1
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d005      	beq.n	8002bb6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bae:	f043 0208 	orr.w	r2, r3, #8
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	f000 81ed 	beq.w	8002f9a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002bc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002bc4:	f003 0320 	and.w	r3, r3, #32
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d008      	beq.n	8002bde <HAL_UART_IRQHandler+0x14e>
 8002bcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002bd0:	f003 0320 	and.w	r3, r3, #32
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d002      	beq.n	8002bde <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f000 fd16 	bl	800360a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	695b      	ldr	r3, [r3, #20]
 8002be4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002be8:	2b40      	cmp	r3, #64	; 0x40
 8002bea:	bf0c      	ite	eq
 8002bec:	2301      	moveq	r3, #1
 8002bee:	2300      	movne	r3, #0
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfa:	f003 0308 	and.w	r3, r3, #8
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d103      	bne.n	8002c0a <HAL_UART_IRQHandler+0x17a>
 8002c02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d04f      	beq.n	8002caa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002c0a:	6878      	ldr	r0, [r7, #4]
 8002c0c:	f000 fc1e 	bl	800344c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	695b      	ldr	r3, [r3, #20]
 8002c16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c1a:	2b40      	cmp	r3, #64	; 0x40
 8002c1c:	d141      	bne.n	8002ca2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	3314      	adds	r3, #20
 8002c24:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c28:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002c2c:	e853 3f00 	ldrex	r3, [r3]
 8002c30:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002c34:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002c38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c3c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	3314      	adds	r3, #20
 8002c46:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002c4a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002c4e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c52:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002c56:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002c5a:	e841 2300 	strex	r3, r2, [r1]
 8002c5e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002c62:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d1d9      	bne.n	8002c1e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d013      	beq.n	8002c9a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c76:	4a7d      	ldr	r2, [pc, #500]	; (8002e6c <HAL_UART_IRQHandler+0x3dc>)
 8002c78:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f7fe fd24 	bl	80016cc <HAL_DMA_Abort_IT>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d016      	beq.n	8002cb8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c90:	687a      	ldr	r2, [r7, #4]
 8002c92:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002c94:	4610      	mov	r0, r2
 8002c96:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c98:	e00e      	b.n	8002cb8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002c9a:	6878      	ldr	r0, [r7, #4]
 8002c9c:	f000 f9a4 	bl	8002fe8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ca0:	e00a      	b.n	8002cb8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f000 f9a0 	bl	8002fe8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ca8:	e006      	b.n	8002cb8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f000 f99c 	bl	8002fe8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002cb6:	e170      	b.n	8002f9a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cb8:	bf00      	nop
    return;
 8002cba:	e16e      	b.n	8002f9a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc0:	2b01      	cmp	r3, #1
 8002cc2:	f040 814a 	bne.w	8002f5a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002cc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002cca:	f003 0310 	and.w	r3, r3, #16
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	f000 8143 	beq.w	8002f5a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002cd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002cd8:	f003 0310 	and.w	r3, r3, #16
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	f000 813c 	beq.w	8002f5a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	60bb      	str	r3, [r7, #8]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	60bb      	str	r3, [r7, #8]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	60bb      	str	r3, [r7, #8]
 8002cf6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	695b      	ldr	r3, [r3, #20]
 8002cfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d02:	2b40      	cmp	r3, #64	; 0x40
 8002d04:	f040 80b4 	bne.w	8002e70 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002d14:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	f000 8140 	beq.w	8002f9e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002d22:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002d26:	429a      	cmp	r2, r3
 8002d28:	f080 8139 	bcs.w	8002f9e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002d32:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d38:	69db      	ldr	r3, [r3, #28]
 8002d3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d3e:	f000 8088 	beq.w	8002e52 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	330c      	adds	r3, #12
 8002d48:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d4c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002d50:	e853 3f00 	ldrex	r3, [r3]
 8002d54:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002d58:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002d5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d60:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	330c      	adds	r3, #12
 8002d6a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002d6e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002d72:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d76:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002d7a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002d7e:	e841 2300 	strex	r3, r2, [r1]
 8002d82:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002d86:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d1d9      	bne.n	8002d42 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	3314      	adds	r3, #20
 8002d94:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d98:	e853 3f00 	ldrex	r3, [r3]
 8002d9c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002d9e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002da0:	f023 0301 	bic.w	r3, r3, #1
 8002da4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	3314      	adds	r3, #20
 8002dae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002db2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002db6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002db8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002dba:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002dbe:	e841 2300 	strex	r3, r2, [r1]
 8002dc2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002dc4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d1e1      	bne.n	8002d8e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	3314      	adds	r3, #20
 8002dd0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dd2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002dd4:	e853 3f00 	ldrex	r3, [r3]
 8002dd8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002dda:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ddc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002de0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	3314      	adds	r3, #20
 8002dea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002dee:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002df0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002df2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002df4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002df6:	e841 2300 	strex	r3, r2, [r1]
 8002dfa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002dfc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d1e3      	bne.n	8002dca <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2220      	movs	r2, #32
 8002e06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	330c      	adds	r3, #12
 8002e16:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e1a:	e853 3f00 	ldrex	r3, [r3]
 8002e1e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002e20:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e22:	f023 0310 	bic.w	r3, r3, #16
 8002e26:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	330c      	adds	r3, #12
 8002e30:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002e34:	65ba      	str	r2, [r7, #88]	; 0x58
 8002e36:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e38:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002e3a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002e3c:	e841 2300 	strex	r3, r2, [r1]
 8002e40:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002e42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d1e3      	bne.n	8002e10 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f7fe fbcd 	bl	80015ec <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e5a:	b29b      	uxth	r3, r3
 8002e5c:	1ad3      	subs	r3, r2, r3
 8002e5e:	b29b      	uxth	r3, r3
 8002e60:	4619      	mov	r1, r3
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	f7fd fb34 	bl	80004d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002e68:	e099      	b.n	8002f9e <HAL_UART_IRQHandler+0x50e>
 8002e6a:	bf00      	nop
 8002e6c:	08003513 	.word	0x08003513
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	1ad3      	subs	r3, r2, r3
 8002e7c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e84:	b29b      	uxth	r3, r3
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	f000 808b 	beq.w	8002fa2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002e8c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	f000 8086 	beq.w	8002fa2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	330c      	adds	r3, #12
 8002e9c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ea0:	e853 3f00 	ldrex	r3, [r3]
 8002ea4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002ea6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ea8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002eac:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	330c      	adds	r3, #12
 8002eb6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002eba:	647a      	str	r2, [r7, #68]	; 0x44
 8002ebc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ebe:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002ec0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002ec2:	e841 2300 	strex	r3, r2, [r1]
 8002ec6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002ec8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d1e3      	bne.n	8002e96 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	3314      	adds	r3, #20
 8002ed4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed8:	e853 3f00 	ldrex	r3, [r3]
 8002edc:	623b      	str	r3, [r7, #32]
   return(result);
 8002ede:	6a3b      	ldr	r3, [r7, #32]
 8002ee0:	f023 0301 	bic.w	r3, r3, #1
 8002ee4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	3314      	adds	r3, #20
 8002eee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002ef2:	633a      	str	r2, [r7, #48]	; 0x30
 8002ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ef6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002ef8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002efa:	e841 2300 	strex	r3, r2, [r1]
 8002efe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002f00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d1e3      	bne.n	8002ece <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2220      	movs	r2, #32
 8002f0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2200      	movs	r2, #0
 8002f12:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	330c      	adds	r3, #12
 8002f1a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	e853 3f00 	ldrex	r3, [r3]
 8002f22:	60fb      	str	r3, [r7, #12]
   return(result);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	f023 0310 	bic.w	r3, r3, #16
 8002f2a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	330c      	adds	r3, #12
 8002f34:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002f38:	61fa      	str	r2, [r7, #28]
 8002f3a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f3c:	69b9      	ldr	r1, [r7, #24]
 8002f3e:	69fa      	ldr	r2, [r7, #28]
 8002f40:	e841 2300 	strex	r3, r2, [r1]
 8002f44:	617b      	str	r3, [r7, #20]
   return(result);
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d1e3      	bne.n	8002f14 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002f4c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002f50:	4619      	mov	r1, r3
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	f7fd fabc 	bl	80004d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002f58:	e023      	b.n	8002fa2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002f5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d009      	beq.n	8002f7a <HAL_UART_IRQHandler+0x4ea>
 8002f66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d003      	beq.n	8002f7a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	f000 fae1 	bl	800353a <UART_Transmit_IT>
    return;
 8002f78:	e014      	b.n	8002fa4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002f7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d00e      	beq.n	8002fa4 <HAL_UART_IRQHandler+0x514>
 8002f86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d008      	beq.n	8002fa4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f000 fb21 	bl	80035da <UART_EndTransmit_IT>
    return;
 8002f98:	e004      	b.n	8002fa4 <HAL_UART_IRQHandler+0x514>
    return;
 8002f9a:	bf00      	nop
 8002f9c:	e002      	b.n	8002fa4 <HAL_UART_IRQHandler+0x514>
      return;
 8002f9e:	bf00      	nop
 8002fa0:	e000      	b.n	8002fa4 <HAL_UART_IRQHandler+0x514>
      return;
 8002fa2:	bf00      	nop
  }
}
 8002fa4:	37e8      	adds	r7, #232	; 0xe8
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop

08002fac <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002fb4:	bf00      	nop
 8002fb6:	370c      	adds	r7, #12
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr

08002fc0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002fc8:	bf00      	nop
 8002fca:	370c      	adds	r7, #12
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr

08002fd4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b083      	sub	sp, #12
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8002fdc:	bf00      	nop
 8002fde:	370c      	adds	r7, #12
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr

08002fe8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b083      	sub	sp, #12
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002ff0:	bf00      	nop
 8002ff2:	370c      	adds	r7, #12
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr

08002ffc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b09c      	sub	sp, #112	; 0x70
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003008:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003014:	2b00      	cmp	r3, #0
 8003016:	d172      	bne.n	80030fe <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8003018:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800301a:	2200      	movs	r2, #0
 800301c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800301e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	330c      	adds	r3, #12
 8003024:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003026:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003028:	e853 3f00 	ldrex	r3, [r3]
 800302c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800302e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003030:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003034:	66bb      	str	r3, [r7, #104]	; 0x68
 8003036:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	330c      	adds	r3, #12
 800303c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800303e:	65ba      	str	r2, [r7, #88]	; 0x58
 8003040:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003042:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003044:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003046:	e841 2300 	strex	r3, r2, [r1]
 800304a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800304c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800304e:	2b00      	cmp	r3, #0
 8003050:	d1e5      	bne.n	800301e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003052:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	3314      	adds	r3, #20
 8003058:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800305a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800305c:	e853 3f00 	ldrex	r3, [r3]
 8003060:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003062:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003064:	f023 0301 	bic.w	r3, r3, #1
 8003068:	667b      	str	r3, [r7, #100]	; 0x64
 800306a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	3314      	adds	r3, #20
 8003070:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003072:	647a      	str	r2, [r7, #68]	; 0x44
 8003074:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003076:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003078:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800307a:	e841 2300 	strex	r3, r2, [r1]
 800307e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003080:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003082:	2b00      	cmp	r3, #0
 8003084:	d1e5      	bne.n	8003052 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003086:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	3314      	adds	r3, #20
 800308c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800308e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003090:	e853 3f00 	ldrex	r3, [r3]
 8003094:	623b      	str	r3, [r7, #32]
   return(result);
 8003096:	6a3b      	ldr	r3, [r7, #32]
 8003098:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800309c:	663b      	str	r3, [r7, #96]	; 0x60
 800309e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	3314      	adds	r3, #20
 80030a4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80030a6:	633a      	str	r2, [r7, #48]	; 0x30
 80030a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80030ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030ae:	e841 2300 	strex	r3, r2, [r1]
 80030b2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80030b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d1e5      	bne.n	8003086 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80030ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80030bc:	2220      	movs	r2, #32
 80030be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80030c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d119      	bne.n	80030fe <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	330c      	adds	r3, #12
 80030d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	e853 3f00 	ldrex	r3, [r3]
 80030d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	f023 0310 	bic.w	r3, r3, #16
 80030e0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80030e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	330c      	adds	r3, #12
 80030e8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80030ea:	61fa      	str	r2, [r7, #28]
 80030ec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030ee:	69b9      	ldr	r1, [r7, #24]
 80030f0:	69fa      	ldr	r2, [r7, #28]
 80030f2:	e841 2300 	strex	r3, r2, [r1]
 80030f6:	617b      	str	r3, [r7, #20]
   return(result);
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d1e5      	bne.n	80030ca <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003102:	2b01      	cmp	r3, #1
 8003104:	d106      	bne.n	8003114 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003106:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003108:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800310a:	4619      	mov	r1, r3
 800310c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800310e:	f7fd f9df 	bl	80004d0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003112:	e002      	b.n	800311a <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8003114:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003116:	f7ff ff53 	bl	8002fc0 <HAL_UART_RxCpltCallback>
}
 800311a:	bf00      	nop
 800311c:	3770      	adds	r7, #112	; 0x70
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}

08003122 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003122:	b580      	push	{r7, lr}
 8003124:	b084      	sub	sp, #16
 8003126:	af00      	add	r7, sp, #0
 8003128:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800312e:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003134:	2b01      	cmp	r3, #1
 8003136:	d108      	bne.n	800314a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800313c:	085b      	lsrs	r3, r3, #1
 800313e:	b29b      	uxth	r3, r3
 8003140:	4619      	mov	r1, r3
 8003142:	68f8      	ldr	r0, [r7, #12]
 8003144:	f7fd f9c4 	bl	80004d0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003148:	e002      	b.n	8003150 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800314a:	68f8      	ldr	r0, [r7, #12]
 800314c:	f7ff ff42 	bl	8002fd4 <HAL_UART_RxHalfCpltCallback>
}
 8003150:	bf00      	nop
 8003152:	3710      	adds	r7, #16
 8003154:	46bd      	mov	sp, r7
 8003156:	bd80      	pop	{r7, pc}

08003158 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b084      	sub	sp, #16
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003160:	2300      	movs	r3, #0
 8003162:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003168:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	695b      	ldr	r3, [r3, #20]
 8003170:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003174:	2b80      	cmp	r3, #128	; 0x80
 8003176:	bf0c      	ite	eq
 8003178:	2301      	moveq	r3, #1
 800317a:	2300      	movne	r3, #0
 800317c:	b2db      	uxtb	r3, r3
 800317e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003186:	b2db      	uxtb	r3, r3
 8003188:	2b21      	cmp	r3, #33	; 0x21
 800318a:	d108      	bne.n	800319e <UART_DMAError+0x46>
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d005      	beq.n	800319e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	2200      	movs	r2, #0
 8003196:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003198:	68b8      	ldr	r0, [r7, #8]
 800319a:	f000 f92f 	bl	80033fc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	695b      	ldr	r3, [r3, #20]
 80031a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031a8:	2b40      	cmp	r3, #64	; 0x40
 80031aa:	bf0c      	ite	eq
 80031ac:	2301      	moveq	r3, #1
 80031ae:	2300      	movne	r3, #0
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	2b22      	cmp	r3, #34	; 0x22
 80031be:	d108      	bne.n	80031d2 <UART_DMAError+0x7a>
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d005      	beq.n	80031d2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	2200      	movs	r2, #0
 80031ca:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80031cc:	68b8      	ldr	r0, [r7, #8]
 80031ce:	f000 f93d 	bl	800344c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d6:	f043 0210 	orr.w	r2, r3, #16
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80031de:	68b8      	ldr	r0, [r7, #8]
 80031e0:	f7ff ff02 	bl	8002fe8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80031e4:	bf00      	nop
 80031e6:	3710      	adds	r7, #16
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}

080031ec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b090      	sub	sp, #64	; 0x40
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	60f8      	str	r0, [r7, #12]
 80031f4:	60b9      	str	r1, [r7, #8]
 80031f6:	603b      	str	r3, [r7, #0]
 80031f8:	4613      	mov	r3, r2
 80031fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031fc:	e050      	b.n	80032a0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003204:	d04c      	beq.n	80032a0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003206:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003208:	2b00      	cmp	r3, #0
 800320a:	d007      	beq.n	800321c <UART_WaitOnFlagUntilTimeout+0x30>
 800320c:	f7fd ffca 	bl	80011a4 <HAL_GetTick>
 8003210:	4602      	mov	r2, r0
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003218:	429a      	cmp	r2, r3
 800321a:	d241      	bcs.n	80032a0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	330c      	adds	r3, #12
 8003222:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003226:	e853 3f00 	ldrex	r3, [r3]
 800322a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800322c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800322e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003232:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	330c      	adds	r3, #12
 800323a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800323c:	637a      	str	r2, [r7, #52]	; 0x34
 800323e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003240:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003242:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003244:	e841 2300 	strex	r3, r2, [r1]
 8003248:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800324a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800324c:	2b00      	cmp	r3, #0
 800324e:	d1e5      	bne.n	800321c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	3314      	adds	r3, #20
 8003256:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	e853 3f00 	ldrex	r3, [r3]
 800325e:	613b      	str	r3, [r7, #16]
   return(result);
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	f023 0301 	bic.w	r3, r3, #1
 8003266:	63bb      	str	r3, [r7, #56]	; 0x38
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	3314      	adds	r3, #20
 800326e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003270:	623a      	str	r2, [r7, #32]
 8003272:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003274:	69f9      	ldr	r1, [r7, #28]
 8003276:	6a3a      	ldr	r2, [r7, #32]
 8003278:	e841 2300 	strex	r3, r2, [r1]
 800327c:	61bb      	str	r3, [r7, #24]
   return(result);
 800327e:	69bb      	ldr	r3, [r7, #24]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d1e5      	bne.n	8003250 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2220      	movs	r2, #32
 8003288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2220      	movs	r2, #32
 8003290:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800329c:	2303      	movs	r3, #3
 800329e:	e00f      	b.n	80032c0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	4013      	ands	r3, r2
 80032aa:	68ba      	ldr	r2, [r7, #8]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	bf0c      	ite	eq
 80032b0:	2301      	moveq	r3, #1
 80032b2:	2300      	movne	r3, #0
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	461a      	mov	r2, r3
 80032b8:	79fb      	ldrb	r3, [r7, #7]
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d09f      	beq.n	80031fe <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80032be:	2300      	movs	r3, #0
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	3740      	adds	r7, #64	; 0x40
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}

080032c8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b098      	sub	sp, #96	; 0x60
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	60f8      	str	r0, [r7, #12]
 80032d0:	60b9      	str	r1, [r7, #8]
 80032d2:	4613      	mov	r3, r2
 80032d4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80032d6:	68ba      	ldr	r2, [r7, #8]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	88fa      	ldrh	r2, [r7, #6]
 80032e0:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2200      	movs	r2, #0
 80032e6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2222      	movs	r2, #34	; 0x22
 80032ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032f4:	4a3e      	ldr	r2, [pc, #248]	; (80033f0 <UART_Start_Receive_DMA+0x128>)
 80032f6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032fc:	4a3d      	ldr	r2, [pc, #244]	; (80033f4 <UART_Start_Receive_DMA+0x12c>)
 80032fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003304:	4a3c      	ldr	r2, [pc, #240]	; (80033f8 <UART_Start_Receive_DMA+0x130>)
 8003306:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800330c:	2200      	movs	r2, #0
 800330e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8003310:	f107 0308 	add.w	r3, r7, #8
 8003314:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	3304      	adds	r3, #4
 8003320:	4619      	mov	r1, r3
 8003322:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	88fb      	ldrh	r3, [r7, #6]
 8003328:	f7fe f908 	bl	800153c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800332c:	2300      	movs	r3, #0
 800332e:	613b      	str	r3, [r7, #16]
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	613b      	str	r3, [r7, #16]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	613b      	str	r3, [r7, #16]
 8003340:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2200      	movs	r2, #0
 8003346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	330c      	adds	r3, #12
 8003350:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003352:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003354:	e853 3f00 	ldrex	r3, [r3]
 8003358:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800335a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800335c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003360:	65bb      	str	r3, [r7, #88]	; 0x58
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	330c      	adds	r3, #12
 8003368:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800336a:	64fa      	str	r2, [r7, #76]	; 0x4c
 800336c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800336e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003370:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003372:	e841 2300 	strex	r3, r2, [r1]
 8003376:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8003378:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800337a:	2b00      	cmp	r3, #0
 800337c:	d1e5      	bne.n	800334a <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	3314      	adds	r3, #20
 8003384:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003386:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003388:	e853 3f00 	ldrex	r3, [r3]
 800338c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800338e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003390:	f043 0301 	orr.w	r3, r3, #1
 8003394:	657b      	str	r3, [r7, #84]	; 0x54
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	3314      	adds	r3, #20
 800339c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800339e:	63ba      	str	r2, [r7, #56]	; 0x38
 80033a0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033a2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80033a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80033a6:	e841 2300 	strex	r3, r2, [r1]
 80033aa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80033ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d1e5      	bne.n	800337e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	3314      	adds	r3, #20
 80033b8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033ba:	69bb      	ldr	r3, [r7, #24]
 80033bc:	e853 3f00 	ldrex	r3, [r3]
 80033c0:	617b      	str	r3, [r7, #20]
   return(result);
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80033c8:	653b      	str	r3, [r7, #80]	; 0x50
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	3314      	adds	r3, #20
 80033d0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80033d2:	627a      	str	r2, [r7, #36]	; 0x24
 80033d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033d6:	6a39      	ldr	r1, [r7, #32]
 80033d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033da:	e841 2300 	strex	r3, r2, [r1]
 80033de:	61fb      	str	r3, [r7, #28]
   return(result);
 80033e0:	69fb      	ldr	r3, [r7, #28]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d1e5      	bne.n	80033b2 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80033e6:	2300      	movs	r3, #0
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3760      	adds	r7, #96	; 0x60
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	08002ffd 	.word	0x08002ffd
 80033f4:	08003123 	.word	0x08003123
 80033f8:	08003159 	.word	0x08003159

080033fc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b089      	sub	sp, #36	; 0x24
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	330c      	adds	r3, #12
 800340a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	e853 3f00 	ldrex	r3, [r3]
 8003412:	60bb      	str	r3, [r7, #8]
   return(result);
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800341a:	61fb      	str	r3, [r7, #28]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	330c      	adds	r3, #12
 8003422:	69fa      	ldr	r2, [r7, #28]
 8003424:	61ba      	str	r2, [r7, #24]
 8003426:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003428:	6979      	ldr	r1, [r7, #20]
 800342a:	69ba      	ldr	r2, [r7, #24]
 800342c:	e841 2300 	strex	r3, r2, [r1]
 8003430:	613b      	str	r3, [r7, #16]
   return(result);
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d1e5      	bne.n	8003404 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2220      	movs	r2, #32
 800343c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8003440:	bf00      	nop
 8003442:	3724      	adds	r7, #36	; 0x24
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr

0800344c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800344c:	b480      	push	{r7}
 800344e:	b095      	sub	sp, #84	; 0x54
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	330c      	adds	r3, #12
 800345a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800345c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800345e:	e853 3f00 	ldrex	r3, [r3]
 8003462:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003464:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003466:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800346a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	330c      	adds	r3, #12
 8003472:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003474:	643a      	str	r2, [r7, #64]	; 0x40
 8003476:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003478:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800347a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800347c:	e841 2300 	strex	r3, r2, [r1]
 8003480:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003484:	2b00      	cmp	r3, #0
 8003486:	d1e5      	bne.n	8003454 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	3314      	adds	r3, #20
 800348e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003490:	6a3b      	ldr	r3, [r7, #32]
 8003492:	e853 3f00 	ldrex	r3, [r3]
 8003496:	61fb      	str	r3, [r7, #28]
   return(result);
 8003498:	69fb      	ldr	r3, [r7, #28]
 800349a:	f023 0301 	bic.w	r3, r3, #1
 800349e:	64bb      	str	r3, [r7, #72]	; 0x48
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	3314      	adds	r3, #20
 80034a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80034a8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80034aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80034ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80034b0:	e841 2300 	strex	r3, r2, [r1]
 80034b4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80034b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d1e5      	bne.n	8003488 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d119      	bne.n	80034f8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	330c      	adds	r3, #12
 80034ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	e853 3f00 	ldrex	r3, [r3]
 80034d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	f023 0310 	bic.w	r3, r3, #16
 80034da:	647b      	str	r3, [r7, #68]	; 0x44
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	330c      	adds	r3, #12
 80034e2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80034e4:	61ba      	str	r2, [r7, #24]
 80034e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034e8:	6979      	ldr	r1, [r7, #20]
 80034ea:	69ba      	ldr	r2, [r7, #24]
 80034ec:	e841 2300 	strex	r3, r2, [r1]
 80034f0:	613b      	str	r3, [r7, #16]
   return(result);
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d1e5      	bne.n	80034c4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2220      	movs	r2, #32
 80034fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2200      	movs	r2, #0
 8003504:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003506:	bf00      	nop
 8003508:	3754      	adds	r7, #84	; 0x54
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr

08003512 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003512:	b580      	push	{r7, lr}
 8003514:	b084      	sub	sp, #16
 8003516:	af00      	add	r7, sp, #0
 8003518:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800351e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	2200      	movs	r2, #0
 8003524:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	2200      	movs	r2, #0
 800352a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800352c:	68f8      	ldr	r0, [r7, #12]
 800352e:	f7ff fd5b 	bl	8002fe8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003532:	bf00      	nop
 8003534:	3710      	adds	r7, #16
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}

0800353a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800353a:	b480      	push	{r7}
 800353c:	b085      	sub	sp, #20
 800353e:	af00      	add	r7, sp, #0
 8003540:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003548:	b2db      	uxtb	r3, r3
 800354a:	2b21      	cmp	r3, #33	; 0x21
 800354c:	d13e      	bne.n	80035cc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003556:	d114      	bne.n	8003582 <UART_Transmit_IT+0x48>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	691b      	ldr	r3, [r3, #16]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d110      	bne.n	8003582 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6a1b      	ldr	r3, [r3, #32]
 8003564:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	881b      	ldrh	r3, [r3, #0]
 800356a:	461a      	mov	r2, r3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003574:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6a1b      	ldr	r3, [r3, #32]
 800357a:	1c9a      	adds	r2, r3, #2
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	621a      	str	r2, [r3, #32]
 8003580:	e008      	b.n	8003594 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6a1b      	ldr	r3, [r3, #32]
 8003586:	1c59      	adds	r1, r3, #1
 8003588:	687a      	ldr	r2, [r7, #4]
 800358a:	6211      	str	r1, [r2, #32]
 800358c:	781a      	ldrb	r2, [r3, #0]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003598:	b29b      	uxth	r3, r3
 800359a:	3b01      	subs	r3, #1
 800359c:	b29b      	uxth	r3, r3
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	4619      	mov	r1, r3
 80035a2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d10f      	bne.n	80035c8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	68da      	ldr	r2, [r3, #12]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80035b6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	68da      	ldr	r2, [r3, #12]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80035c6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80035c8:	2300      	movs	r3, #0
 80035ca:	e000      	b.n	80035ce <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80035cc:	2302      	movs	r3, #2
  }
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3714      	adds	r7, #20
 80035d2:	46bd      	mov	sp, r7
 80035d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d8:	4770      	bx	lr

080035da <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80035da:	b580      	push	{r7, lr}
 80035dc:	b082      	sub	sp, #8
 80035de:	af00      	add	r7, sp, #0
 80035e0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	68da      	ldr	r2, [r3, #12]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035f0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2220      	movs	r2, #32
 80035f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80035fa:	6878      	ldr	r0, [r7, #4]
 80035fc:	f7ff fcd6 	bl	8002fac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003600:	2300      	movs	r3, #0
}
 8003602:	4618      	mov	r0, r3
 8003604:	3708      	adds	r7, #8
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}

0800360a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800360a:	b580      	push	{r7, lr}
 800360c:	b08c      	sub	sp, #48	; 0x30
 800360e:	af00      	add	r7, sp, #0
 8003610:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003618:	b2db      	uxtb	r3, r3
 800361a:	2b22      	cmp	r3, #34	; 0x22
 800361c:	f040 80ab 	bne.w	8003776 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003628:	d117      	bne.n	800365a <UART_Receive_IT+0x50>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	691b      	ldr	r3, [r3, #16]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d113      	bne.n	800365a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003632:	2300      	movs	r3, #0
 8003634:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800363a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	b29b      	uxth	r3, r3
 8003644:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003648:	b29a      	uxth	r2, r3
 800364a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800364c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003652:	1c9a      	adds	r2, r3, #2
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	629a      	str	r2, [r3, #40]	; 0x28
 8003658:	e026      	b.n	80036a8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800365e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003660:	2300      	movs	r3, #0
 8003662:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800366c:	d007      	beq.n	800367e <UART_Receive_IT+0x74>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d10a      	bne.n	800368c <UART_Receive_IT+0x82>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	691b      	ldr	r3, [r3, #16]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d106      	bne.n	800368c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	b2da      	uxtb	r2, r3
 8003686:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003688:	701a      	strb	r2, [r3, #0]
 800368a:	e008      	b.n	800369e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	b2db      	uxtb	r3, r3
 8003694:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003698:	b2da      	uxtb	r2, r3
 800369a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800369c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036a2:	1c5a      	adds	r2, r3, #1
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80036ac:	b29b      	uxth	r3, r3
 80036ae:	3b01      	subs	r3, #1
 80036b0:	b29b      	uxth	r3, r3
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	4619      	mov	r1, r3
 80036b6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d15a      	bne.n	8003772 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	68da      	ldr	r2, [r3, #12]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f022 0220 	bic.w	r2, r2, #32
 80036ca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	68da      	ldr	r2, [r3, #12]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80036da:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	695a      	ldr	r2, [r3, #20]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f022 0201 	bic.w	r2, r2, #1
 80036ea:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2220      	movs	r2, #32
 80036f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d135      	bne.n	8003768 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2200      	movs	r2, #0
 8003700:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	330c      	adds	r3, #12
 8003708:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	e853 3f00 	ldrex	r3, [r3]
 8003710:	613b      	str	r3, [r7, #16]
   return(result);
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	f023 0310 	bic.w	r3, r3, #16
 8003718:	627b      	str	r3, [r7, #36]	; 0x24
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	330c      	adds	r3, #12
 8003720:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003722:	623a      	str	r2, [r7, #32]
 8003724:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003726:	69f9      	ldr	r1, [r7, #28]
 8003728:	6a3a      	ldr	r2, [r7, #32]
 800372a:	e841 2300 	strex	r3, r2, [r1]
 800372e:	61bb      	str	r3, [r7, #24]
   return(result);
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d1e5      	bne.n	8003702 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 0310 	and.w	r3, r3, #16
 8003740:	2b10      	cmp	r3, #16
 8003742:	d10a      	bne.n	800375a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003744:	2300      	movs	r3, #0
 8003746:	60fb      	str	r3, [r7, #12]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	60fb      	str	r3, [r7, #12]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	60fb      	str	r3, [r7, #12]
 8003758:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800375e:	4619      	mov	r1, r3
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	f7fc feb5 	bl	80004d0 <HAL_UARTEx_RxEventCallback>
 8003766:	e002      	b.n	800376e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003768:	6878      	ldr	r0, [r7, #4]
 800376a:	f7ff fc29 	bl	8002fc0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800376e:	2300      	movs	r3, #0
 8003770:	e002      	b.n	8003778 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8003772:	2300      	movs	r3, #0
 8003774:	e000      	b.n	8003778 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8003776:	2302      	movs	r3, #2
  }
}
 8003778:	4618      	mov	r0, r3
 800377a:	3730      	adds	r7, #48	; 0x30
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}

08003780 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003784:	b09f      	sub	sp, #124	; 0x7c
 8003786:	af00      	add	r7, sp, #0
 8003788:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800378a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	691b      	ldr	r3, [r3, #16]
 8003790:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003794:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003796:	68d9      	ldr	r1, [r3, #12]
 8003798:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	ea40 0301 	orr.w	r3, r0, r1
 80037a0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80037a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037a4:	689a      	ldr	r2, [r3, #8]
 80037a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037a8:	691b      	ldr	r3, [r3, #16]
 80037aa:	431a      	orrs	r2, r3
 80037ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037ae:	695b      	ldr	r3, [r3, #20]
 80037b0:	431a      	orrs	r2, r3
 80037b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037b4:	69db      	ldr	r3, [r3, #28]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80037ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	68db      	ldr	r3, [r3, #12]
 80037c0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80037c4:	f021 010c 	bic.w	r1, r1, #12
 80037c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80037ce:	430b      	orrs	r3, r1
 80037d0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80037d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	695b      	ldr	r3, [r3, #20]
 80037d8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80037dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037de:	6999      	ldr	r1, [r3, #24]
 80037e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	ea40 0301 	orr.w	r3, r0, r1
 80037e8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80037ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	4bc5      	ldr	r3, [pc, #788]	; (8003b04 <UART_SetConfig+0x384>)
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d004      	beq.n	80037fe <UART_SetConfig+0x7e>
 80037f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	4bc3      	ldr	r3, [pc, #780]	; (8003b08 <UART_SetConfig+0x388>)
 80037fa:	429a      	cmp	r2, r3
 80037fc:	d103      	bne.n	8003806 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80037fe:	f7fe ffef 	bl	80027e0 <HAL_RCC_GetPCLK2Freq>
 8003802:	6778      	str	r0, [r7, #116]	; 0x74
 8003804:	e002      	b.n	800380c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003806:	f7fe ffd7 	bl	80027b8 <HAL_RCC_GetPCLK1Freq>
 800380a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800380c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800380e:	69db      	ldr	r3, [r3, #28]
 8003810:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003814:	f040 80b6 	bne.w	8003984 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003818:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800381a:	461c      	mov	r4, r3
 800381c:	f04f 0500 	mov.w	r5, #0
 8003820:	4622      	mov	r2, r4
 8003822:	462b      	mov	r3, r5
 8003824:	1891      	adds	r1, r2, r2
 8003826:	6439      	str	r1, [r7, #64]	; 0x40
 8003828:	415b      	adcs	r3, r3
 800382a:	647b      	str	r3, [r7, #68]	; 0x44
 800382c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003830:	1912      	adds	r2, r2, r4
 8003832:	eb45 0303 	adc.w	r3, r5, r3
 8003836:	f04f 0000 	mov.w	r0, #0
 800383a:	f04f 0100 	mov.w	r1, #0
 800383e:	00d9      	lsls	r1, r3, #3
 8003840:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003844:	00d0      	lsls	r0, r2, #3
 8003846:	4602      	mov	r2, r0
 8003848:	460b      	mov	r3, r1
 800384a:	1911      	adds	r1, r2, r4
 800384c:	6639      	str	r1, [r7, #96]	; 0x60
 800384e:	416b      	adcs	r3, r5
 8003850:	667b      	str	r3, [r7, #100]	; 0x64
 8003852:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	461a      	mov	r2, r3
 8003858:	f04f 0300 	mov.w	r3, #0
 800385c:	1891      	adds	r1, r2, r2
 800385e:	63b9      	str	r1, [r7, #56]	; 0x38
 8003860:	415b      	adcs	r3, r3
 8003862:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003864:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003868:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800386c:	f7fc fcb4 	bl	80001d8 <__aeabi_uldivmod>
 8003870:	4602      	mov	r2, r0
 8003872:	460b      	mov	r3, r1
 8003874:	4ba5      	ldr	r3, [pc, #660]	; (8003b0c <UART_SetConfig+0x38c>)
 8003876:	fba3 2302 	umull	r2, r3, r3, r2
 800387a:	095b      	lsrs	r3, r3, #5
 800387c:	011e      	lsls	r6, r3, #4
 800387e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003880:	461c      	mov	r4, r3
 8003882:	f04f 0500 	mov.w	r5, #0
 8003886:	4622      	mov	r2, r4
 8003888:	462b      	mov	r3, r5
 800388a:	1891      	adds	r1, r2, r2
 800388c:	6339      	str	r1, [r7, #48]	; 0x30
 800388e:	415b      	adcs	r3, r3
 8003890:	637b      	str	r3, [r7, #52]	; 0x34
 8003892:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003896:	1912      	adds	r2, r2, r4
 8003898:	eb45 0303 	adc.w	r3, r5, r3
 800389c:	f04f 0000 	mov.w	r0, #0
 80038a0:	f04f 0100 	mov.w	r1, #0
 80038a4:	00d9      	lsls	r1, r3, #3
 80038a6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80038aa:	00d0      	lsls	r0, r2, #3
 80038ac:	4602      	mov	r2, r0
 80038ae:	460b      	mov	r3, r1
 80038b0:	1911      	adds	r1, r2, r4
 80038b2:	65b9      	str	r1, [r7, #88]	; 0x58
 80038b4:	416b      	adcs	r3, r5
 80038b6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80038b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	461a      	mov	r2, r3
 80038be:	f04f 0300 	mov.w	r3, #0
 80038c2:	1891      	adds	r1, r2, r2
 80038c4:	62b9      	str	r1, [r7, #40]	; 0x28
 80038c6:	415b      	adcs	r3, r3
 80038c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80038ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80038ce:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80038d2:	f7fc fc81 	bl	80001d8 <__aeabi_uldivmod>
 80038d6:	4602      	mov	r2, r0
 80038d8:	460b      	mov	r3, r1
 80038da:	4b8c      	ldr	r3, [pc, #560]	; (8003b0c <UART_SetConfig+0x38c>)
 80038dc:	fba3 1302 	umull	r1, r3, r3, r2
 80038e0:	095b      	lsrs	r3, r3, #5
 80038e2:	2164      	movs	r1, #100	; 0x64
 80038e4:	fb01 f303 	mul.w	r3, r1, r3
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	00db      	lsls	r3, r3, #3
 80038ec:	3332      	adds	r3, #50	; 0x32
 80038ee:	4a87      	ldr	r2, [pc, #540]	; (8003b0c <UART_SetConfig+0x38c>)
 80038f0:	fba2 2303 	umull	r2, r3, r2, r3
 80038f4:	095b      	lsrs	r3, r3, #5
 80038f6:	005b      	lsls	r3, r3, #1
 80038f8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80038fc:	441e      	add	r6, r3
 80038fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003900:	4618      	mov	r0, r3
 8003902:	f04f 0100 	mov.w	r1, #0
 8003906:	4602      	mov	r2, r0
 8003908:	460b      	mov	r3, r1
 800390a:	1894      	adds	r4, r2, r2
 800390c:	623c      	str	r4, [r7, #32]
 800390e:	415b      	adcs	r3, r3
 8003910:	627b      	str	r3, [r7, #36]	; 0x24
 8003912:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003916:	1812      	adds	r2, r2, r0
 8003918:	eb41 0303 	adc.w	r3, r1, r3
 800391c:	f04f 0400 	mov.w	r4, #0
 8003920:	f04f 0500 	mov.w	r5, #0
 8003924:	00dd      	lsls	r5, r3, #3
 8003926:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800392a:	00d4      	lsls	r4, r2, #3
 800392c:	4622      	mov	r2, r4
 800392e:	462b      	mov	r3, r5
 8003930:	1814      	adds	r4, r2, r0
 8003932:	653c      	str	r4, [r7, #80]	; 0x50
 8003934:	414b      	adcs	r3, r1
 8003936:	657b      	str	r3, [r7, #84]	; 0x54
 8003938:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	461a      	mov	r2, r3
 800393e:	f04f 0300 	mov.w	r3, #0
 8003942:	1891      	adds	r1, r2, r2
 8003944:	61b9      	str	r1, [r7, #24]
 8003946:	415b      	adcs	r3, r3
 8003948:	61fb      	str	r3, [r7, #28]
 800394a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800394e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8003952:	f7fc fc41 	bl	80001d8 <__aeabi_uldivmod>
 8003956:	4602      	mov	r2, r0
 8003958:	460b      	mov	r3, r1
 800395a:	4b6c      	ldr	r3, [pc, #432]	; (8003b0c <UART_SetConfig+0x38c>)
 800395c:	fba3 1302 	umull	r1, r3, r3, r2
 8003960:	095b      	lsrs	r3, r3, #5
 8003962:	2164      	movs	r1, #100	; 0x64
 8003964:	fb01 f303 	mul.w	r3, r1, r3
 8003968:	1ad3      	subs	r3, r2, r3
 800396a:	00db      	lsls	r3, r3, #3
 800396c:	3332      	adds	r3, #50	; 0x32
 800396e:	4a67      	ldr	r2, [pc, #412]	; (8003b0c <UART_SetConfig+0x38c>)
 8003970:	fba2 2303 	umull	r2, r3, r2, r3
 8003974:	095b      	lsrs	r3, r3, #5
 8003976:	f003 0207 	and.w	r2, r3, #7
 800397a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4432      	add	r2, r6
 8003980:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003982:	e0b9      	b.n	8003af8 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003984:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003986:	461c      	mov	r4, r3
 8003988:	f04f 0500 	mov.w	r5, #0
 800398c:	4622      	mov	r2, r4
 800398e:	462b      	mov	r3, r5
 8003990:	1891      	adds	r1, r2, r2
 8003992:	6139      	str	r1, [r7, #16]
 8003994:	415b      	adcs	r3, r3
 8003996:	617b      	str	r3, [r7, #20]
 8003998:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800399c:	1912      	adds	r2, r2, r4
 800399e:	eb45 0303 	adc.w	r3, r5, r3
 80039a2:	f04f 0000 	mov.w	r0, #0
 80039a6:	f04f 0100 	mov.w	r1, #0
 80039aa:	00d9      	lsls	r1, r3, #3
 80039ac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80039b0:	00d0      	lsls	r0, r2, #3
 80039b2:	4602      	mov	r2, r0
 80039b4:	460b      	mov	r3, r1
 80039b6:	eb12 0804 	adds.w	r8, r2, r4
 80039ba:	eb43 0905 	adc.w	r9, r3, r5
 80039be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	4618      	mov	r0, r3
 80039c4:	f04f 0100 	mov.w	r1, #0
 80039c8:	f04f 0200 	mov.w	r2, #0
 80039cc:	f04f 0300 	mov.w	r3, #0
 80039d0:	008b      	lsls	r3, r1, #2
 80039d2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80039d6:	0082      	lsls	r2, r0, #2
 80039d8:	4640      	mov	r0, r8
 80039da:	4649      	mov	r1, r9
 80039dc:	f7fc fbfc 	bl	80001d8 <__aeabi_uldivmod>
 80039e0:	4602      	mov	r2, r0
 80039e2:	460b      	mov	r3, r1
 80039e4:	4b49      	ldr	r3, [pc, #292]	; (8003b0c <UART_SetConfig+0x38c>)
 80039e6:	fba3 2302 	umull	r2, r3, r3, r2
 80039ea:	095b      	lsrs	r3, r3, #5
 80039ec:	011e      	lsls	r6, r3, #4
 80039ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80039f0:	4618      	mov	r0, r3
 80039f2:	f04f 0100 	mov.w	r1, #0
 80039f6:	4602      	mov	r2, r0
 80039f8:	460b      	mov	r3, r1
 80039fa:	1894      	adds	r4, r2, r2
 80039fc:	60bc      	str	r4, [r7, #8]
 80039fe:	415b      	adcs	r3, r3
 8003a00:	60fb      	str	r3, [r7, #12]
 8003a02:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003a06:	1812      	adds	r2, r2, r0
 8003a08:	eb41 0303 	adc.w	r3, r1, r3
 8003a0c:	f04f 0400 	mov.w	r4, #0
 8003a10:	f04f 0500 	mov.w	r5, #0
 8003a14:	00dd      	lsls	r5, r3, #3
 8003a16:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003a1a:	00d4      	lsls	r4, r2, #3
 8003a1c:	4622      	mov	r2, r4
 8003a1e:	462b      	mov	r3, r5
 8003a20:	1814      	adds	r4, r2, r0
 8003a22:	64bc      	str	r4, [r7, #72]	; 0x48
 8003a24:	414b      	adcs	r3, r1
 8003a26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003a28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f04f 0100 	mov.w	r1, #0
 8003a32:	f04f 0200 	mov.w	r2, #0
 8003a36:	f04f 0300 	mov.w	r3, #0
 8003a3a:	008b      	lsls	r3, r1, #2
 8003a3c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003a40:	0082      	lsls	r2, r0, #2
 8003a42:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8003a46:	f7fc fbc7 	bl	80001d8 <__aeabi_uldivmod>
 8003a4a:	4602      	mov	r2, r0
 8003a4c:	460b      	mov	r3, r1
 8003a4e:	4b2f      	ldr	r3, [pc, #188]	; (8003b0c <UART_SetConfig+0x38c>)
 8003a50:	fba3 1302 	umull	r1, r3, r3, r2
 8003a54:	095b      	lsrs	r3, r3, #5
 8003a56:	2164      	movs	r1, #100	; 0x64
 8003a58:	fb01 f303 	mul.w	r3, r1, r3
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	011b      	lsls	r3, r3, #4
 8003a60:	3332      	adds	r3, #50	; 0x32
 8003a62:	4a2a      	ldr	r2, [pc, #168]	; (8003b0c <UART_SetConfig+0x38c>)
 8003a64:	fba2 2303 	umull	r2, r3, r2, r3
 8003a68:	095b      	lsrs	r3, r3, #5
 8003a6a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a6e:	441e      	add	r6, r3
 8003a70:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a72:	4618      	mov	r0, r3
 8003a74:	f04f 0100 	mov.w	r1, #0
 8003a78:	4602      	mov	r2, r0
 8003a7a:	460b      	mov	r3, r1
 8003a7c:	1894      	adds	r4, r2, r2
 8003a7e:	603c      	str	r4, [r7, #0]
 8003a80:	415b      	adcs	r3, r3
 8003a82:	607b      	str	r3, [r7, #4]
 8003a84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a88:	1812      	adds	r2, r2, r0
 8003a8a:	eb41 0303 	adc.w	r3, r1, r3
 8003a8e:	f04f 0400 	mov.w	r4, #0
 8003a92:	f04f 0500 	mov.w	r5, #0
 8003a96:	00dd      	lsls	r5, r3, #3
 8003a98:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003a9c:	00d4      	lsls	r4, r2, #3
 8003a9e:	4622      	mov	r2, r4
 8003aa0:	462b      	mov	r3, r5
 8003aa2:	eb12 0a00 	adds.w	sl, r2, r0
 8003aa6:	eb43 0b01 	adc.w	fp, r3, r1
 8003aaa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f04f 0100 	mov.w	r1, #0
 8003ab4:	f04f 0200 	mov.w	r2, #0
 8003ab8:	f04f 0300 	mov.w	r3, #0
 8003abc:	008b      	lsls	r3, r1, #2
 8003abe:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003ac2:	0082      	lsls	r2, r0, #2
 8003ac4:	4650      	mov	r0, sl
 8003ac6:	4659      	mov	r1, fp
 8003ac8:	f7fc fb86 	bl	80001d8 <__aeabi_uldivmod>
 8003acc:	4602      	mov	r2, r0
 8003ace:	460b      	mov	r3, r1
 8003ad0:	4b0e      	ldr	r3, [pc, #56]	; (8003b0c <UART_SetConfig+0x38c>)
 8003ad2:	fba3 1302 	umull	r1, r3, r3, r2
 8003ad6:	095b      	lsrs	r3, r3, #5
 8003ad8:	2164      	movs	r1, #100	; 0x64
 8003ada:	fb01 f303 	mul.w	r3, r1, r3
 8003ade:	1ad3      	subs	r3, r2, r3
 8003ae0:	011b      	lsls	r3, r3, #4
 8003ae2:	3332      	adds	r3, #50	; 0x32
 8003ae4:	4a09      	ldr	r2, [pc, #36]	; (8003b0c <UART_SetConfig+0x38c>)
 8003ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8003aea:	095b      	lsrs	r3, r3, #5
 8003aec:	f003 020f 	and.w	r2, r3, #15
 8003af0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4432      	add	r2, r6
 8003af6:	609a      	str	r2, [r3, #8]
}
 8003af8:	bf00      	nop
 8003afa:	377c      	adds	r7, #124	; 0x7c
 8003afc:	46bd      	mov	sp, r7
 8003afe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b02:	bf00      	nop
 8003b04:	40011000 	.word	0x40011000
 8003b08:	40011400 	.word	0x40011400
 8003b0c:	51eb851f 	.word	0x51eb851f

08003b10 <__libc_init_array>:
 8003b10:	b570      	push	{r4, r5, r6, lr}
 8003b12:	4d0d      	ldr	r5, [pc, #52]	; (8003b48 <__libc_init_array+0x38>)
 8003b14:	4c0d      	ldr	r4, [pc, #52]	; (8003b4c <__libc_init_array+0x3c>)
 8003b16:	1b64      	subs	r4, r4, r5
 8003b18:	10a4      	asrs	r4, r4, #2
 8003b1a:	2600      	movs	r6, #0
 8003b1c:	42a6      	cmp	r6, r4
 8003b1e:	d109      	bne.n	8003b34 <__libc_init_array+0x24>
 8003b20:	4d0b      	ldr	r5, [pc, #44]	; (8003b50 <__libc_init_array+0x40>)
 8003b22:	4c0c      	ldr	r4, [pc, #48]	; (8003b54 <__libc_init_array+0x44>)
 8003b24:	f000 f82e 	bl	8003b84 <_init>
 8003b28:	1b64      	subs	r4, r4, r5
 8003b2a:	10a4      	asrs	r4, r4, #2
 8003b2c:	2600      	movs	r6, #0
 8003b2e:	42a6      	cmp	r6, r4
 8003b30:	d105      	bne.n	8003b3e <__libc_init_array+0x2e>
 8003b32:	bd70      	pop	{r4, r5, r6, pc}
 8003b34:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b38:	4798      	blx	r3
 8003b3a:	3601      	adds	r6, #1
 8003b3c:	e7ee      	b.n	8003b1c <__libc_init_array+0xc>
 8003b3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b42:	4798      	blx	r3
 8003b44:	3601      	adds	r6, #1
 8003b46:	e7f2      	b.n	8003b2e <__libc_init_array+0x1e>
 8003b48:	08003bc4 	.word	0x08003bc4
 8003b4c:	08003bc4 	.word	0x08003bc4
 8003b50:	08003bc4 	.word	0x08003bc4
 8003b54:	08003bc8 	.word	0x08003bc8

08003b58 <memcpy>:
 8003b58:	440a      	add	r2, r1
 8003b5a:	4291      	cmp	r1, r2
 8003b5c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003b60:	d100      	bne.n	8003b64 <memcpy+0xc>
 8003b62:	4770      	bx	lr
 8003b64:	b510      	push	{r4, lr}
 8003b66:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b6a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003b6e:	4291      	cmp	r1, r2
 8003b70:	d1f9      	bne.n	8003b66 <memcpy+0xe>
 8003b72:	bd10      	pop	{r4, pc}

08003b74 <memset>:
 8003b74:	4402      	add	r2, r0
 8003b76:	4603      	mov	r3, r0
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d100      	bne.n	8003b7e <memset+0xa>
 8003b7c:	4770      	bx	lr
 8003b7e:	f803 1b01 	strb.w	r1, [r3], #1
 8003b82:	e7f9      	b.n	8003b78 <memset+0x4>

08003b84 <_init>:
 8003b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b86:	bf00      	nop
 8003b88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b8a:	bc08      	pop	{r3}
 8003b8c:	469e      	mov	lr, r3
 8003b8e:	4770      	bx	lr

08003b90 <_fini>:
 8003b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b92:	bf00      	nop
 8003b94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b96:	bc08      	pop	{r3}
 8003b98:	469e      	mov	lr, r3
 8003b9a:	4770      	bx	lr
