xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_fifo.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../ipstatic/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,
v_tc_v6_1_vh_rfs.vhd,vhdl,v_tc_v6_1_12,../../../ipstatic/hdl/v_tc_v6_1_vh_rfs.vhd,
v_tc_0.vhd,vhdl,xil_defaultlib,../../../../v_axis_gen.srcs/sources_1/ip/v_tc_0/sim/v_tc_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
