Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 13:46:31 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                 Path #1                                                                                                                                                | WorstPath from Dst |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                 25.000 |             25.000 |
| Path Delay                |               0.742 |                                                                                                                                                                                                                                                                                                 23.524 |              0.460 |
| Logic Delay               | 0.093(13%)          | 6.385(28%)                                                                                                                                                                                                                                                                                             | 0.097(22%)         |
| Net Delay                 | 0.649(87%)          | 17.139(72%)                                                                                                                                                                                                                                                                                            | 0.363(78%)         |
| Clock Skew                |              -0.089 |                                                                                                                                                                                                                                                                                                 -0.116 |             -0.089 |
| Slack                     |              24.161 |                                                                                                                                                                                                                                                                                                  1.352 |             24.443 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                        |                    |
| Bounding Box Size         | 3% x 0%             | 10% x 4%                                                                                                                                                                                                                                                                                               | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                 | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                    384 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                     57 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                     57 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                   | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                   | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                     31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[6]/C      | muon_cand_0.pt[2]/C                                                                                                                                                                                                                                                                                    | sr_p.sr_1[245]/C   |
| End Point Pin             | muon_cand_0.pt[2]/D | sr_p.sr_1[245]/D                                                                                                                                                                                                                                                                                       | sr_p.sr_2[245]/D   |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                 Path #2                                                                                                                                                | WorstPath from Dst |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                 25.000 |             25.000 |
| Path Delay                |               0.742 |                                                                                                                                                                                                                                                                                                 23.526 |              0.907 |
| Logic Delay               | 0.093(13%)          | 6.212(27%)                                                                                                                                                                                                                                                                                             | 0.096(11%)         |
| Net Delay                 | 0.649(87%)          | 17.314(73%)                                                                                                                                                                                                                                                                                            | 0.811(89%)         |
| Clock Skew                |              -0.089 |                                                                                                                                                                                                                                                                                                 -0.109 |             -0.097 |
| Slack                     |              24.161 |                                                                                                                                                                                                                                                                                                  1.357 |             23.988 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                        |                    |
| Bounding Box Size         | 3% x 0%             | 10% x 4%                                                                                                                                                                                                                                                                                               | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                 | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                    384 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                     57 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                     57 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                   | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                   | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                     31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[6]/C      | muon_cand_0.pt[2]/C                                                                                                                                                                                                                                                                                    | sr_p.sr_1[255]/C   |
| End Point Pin             | muon_cand_0.pt[2]/D | sr_p.sr_1[255]/D                                                                                                                                                                                                                                                                                       | sr_p.sr_2[255]/D   |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                 Path #3                                                                                                                                                | WorstPath from Dst |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                 25.000 |             25.000 |
| Path Delay                |               0.742 |                                                                                                                                                                                                                                                                                                 23.518 |              0.535 |
| Logic Delay               | 0.093(13%)          | 6.334(27%)                                                                                                                                                                                                                                                                                             | 0.095(18%)         |
| Net Delay                 | 0.649(87%)          | 17.184(73%)                                                                                                                                                                                                                                                                                            | 0.440(82%)         |
| Clock Skew                |              -0.089 |                                                                                                                                                                                                                                                                                                 -0.108 |             -0.099 |
| Slack                     |              24.161 |                                                                                                                                                                                                                                                                                                  1.366 |             24.358 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                        |                    |
| Bounding Box Size         | 3% x 0%             | 10% x 4%                                                                                                                                                                                                                                                                                               | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                 | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                    384 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                     57 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                     57 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                   | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                   | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                     31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[6]/C      | muon_cand_0.pt[2]/C                                                                                                                                                                                                                                                                                    | sr_p.sr_1[240]/C   |
| End Point Pin             | muon_cand_0.pt[2]/D | sr_p.sr_1[240]/D                                                                                                                                                                                                                                                                                       | sr_p.sr_2[240]/D   |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                 Path #4                                                                                                                                                | WorstPath from Dst |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                 25.000 |             25.000 |
| Path Delay                |               0.742 |                                                                                                                                                                                                                                                                                                 23.491 |              0.481 |
| Logic Delay               | 0.093(13%)          | 6.161(27%)                                                                                                                                                                                                                                                                                             | 0.096(20%)         |
| Net Delay                 | 0.649(87%)          | 17.330(73%)                                                                                                                                                                                                                                                                                            | 0.385(80%)         |
| Clock Skew                |              -0.089 |                                                                                                                                                                                                                                                                                                 -0.114 |             -0.087 |
| Slack                     |              24.161 |                                                                                                                                                                                                                                                                                                  1.387 |             24.424 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                        |                    |
| Bounding Box Size         | 3% x 0%             | 10% x 4%                                                                                                                                                                                                                                                                                               | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                 | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                    384 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                     57 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                     57 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                   | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                   | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                     31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[6]/C      | muon_cand_0.pt[2]/C                                                                                                                                                                                                                                                                                    | sr_p.sr_1[253]/C   |
| End Point Pin             | muon_cand_0.pt[2]/D | sr_p.sr_1[253]/D                                                                                                                                                                                                                                                                                       | sr_p.sr_2[253]/D   |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                 Path #5                                                                                                                                                | WorstPath from Dst |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                 25.000 |             25.000 |
| Path Delay                |               0.742 |                                                                                                                                                                                                                                                                                                 23.487 |              0.530 |
| Logic Delay               | 0.093(13%)          | 6.185(27%)                                                                                                                                                                                                                                                                                             | 0.096(19%)         |
| Net Delay                 | 0.649(87%)          | 17.302(73%)                                                                                                                                                                                                                                                                                            | 0.434(81%)         |
| Clock Skew                |              -0.089 |                                                                                                                                                                                                                                                                                                 -0.107 |             -0.100 |
| Slack                     |              24.161 |                                                                                                                                                                                                                                                                                                  1.398 |             24.362 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                        |                    |
| Bounding Box Size         | 3% x 0%             | 10% x 4%                                                                                                                                                                                                                                                                                               | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                 | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                    384 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                     57 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                     57 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                   | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                   | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                     31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[6]/C      | muon_cand_0.pt[2]/C                                                                                                                                                                                                                                                                                    | sr_p.sr_1[254]/C   |
| End Point Pin             | muon_cand_0.pt[2]/D | sr_p.sr_1[254]/D                                                                                                                                                                                                                                                                                       | sr_p.sr_2[254]/D   |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                 Path #6                                                                                                                                                | WorstPath from Dst |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                 25.000 |             25.000 |
| Path Delay                |               0.742 |                                                                                                                                                                                                                                                                                                 23.466 |              0.621 |
| Logic Delay               | 0.093(13%)          | 6.246(27%)                                                                                                                                                                                                                                                                                             | 0.096(16%)         |
| Net Delay                 | 0.649(87%)          | 17.220(73%)                                                                                                                                                                                                                                                                                            | 0.525(84%)         |
| Clock Skew                |              -0.089 |                                                                                                                                                                                                                                                                                                 -0.115 |             -0.095 |
| Slack                     |              24.161 |                                                                                                                                                                                                                                                                                                  1.411 |             24.276 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                        |                    |
| Bounding Box Size         | 3% x 0%             | 10% x 4%                                                                                                                                                                                                                                                                                               | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                 | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                    384 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                     57 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                     57 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                   | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                   | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                     31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[6]/C      | muon_cand_0.pt[2]/C                                                                                                                                                                                                                                                                                    | sr_p.sr_1[242]/C   |
| End Point Pin             | muon_cand_0.pt[2]/D | sr_p.sr_1[242]/D                                                                                                                                                                                                                                                                                       | sr_p.sr_2[242]/D   |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                 Path #7                                                                                                                                                | WorstPath from Dst |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                 25.000 |             25.000 |
| Path Delay                |               0.742 |                                                                                                                                                                                                                                                                                                 23.474 |              0.350 |
| Logic Delay               | 0.093(13%)          | 6.197(27%)                                                                                                                                                                                                                                                                                             | 0.095(28%)         |
| Net Delay                 | 0.649(87%)          | 17.277(73%)                                                                                                                                                                                                                                                                                            | 0.255(72%)         |
| Clock Skew                |              -0.089 |                                                                                                                                                                                                                                                                                                 -0.106 |             -0.107 |
| Slack                     |              24.161 |                                                                                                                                                                                                                                                                                                  1.412 |             24.535 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                        |                    |
| Bounding Box Size         | 3% x 0%             | 10% x 4%                                                                                                                                                                                                                                                                                               | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                 | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                    384 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                     57 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                     57 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                   | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                   | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                     31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[6]/C      | muon_cand_0.pt[2]/C                                                                                                                                                                                                                                                                                    | sr_p.sr_1[252]/C   |
| End Point Pin             | muon_cand_0.pt[2]/D | sr_p.sr_1[252]/D                                                                                                                                                                                                                                                                                       | sr_p.sr_2[252]/D   |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                           Path #8                                                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                     25.000 |             25.000 |
| Path Delay                |               0.742 |                                                                                                                                                                                                                                                                                                                     23.454 |              0.459 |
| Logic Delay               | 0.093(13%)          | 6.358(28%)                                                                                                                                                                                                                                                                                                                 | 0.095(21%)         |
| Net Delay                 | 0.649(87%)          | 17.096(72%)                                                                                                                                                                                                                                                                                                                | 0.364(79%)         |
| Clock Skew                |              -0.089 |                                                                                                                                                                                                                                                                                                                     -0.110 |             -0.082 |
| Slack                     |              24.161 |                                                                                                                                                                                                                                                                                                                      1.428 |             24.451 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                            |                    |
| Bounding Box Size         | 3% x 0%             | 10% x 3%                                                                                                                                                                                                                                                                                                                   | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                     | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                        387 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                               | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                         61 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                         61 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                        | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                        | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                       | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                       | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                         31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                     | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                     | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[6]/C      | muon_cand_0.pt[2]/C                                                                                                                                                                                                                                                                                                        | sr_p.sr_1[249]/C   |
| End Point Pin             | muon_cand_0.pt[2]/D | sr_p.sr_1[249]/D                                                                                                                                                                                                                                                                                                           | sr_p.sr_2[249]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                           Path #9                                                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                     25.000 |             25.000 |
| Path Delay                |               0.742 |                                                                                                                                                                                                                                                                                                                     23.455 |              0.590 |
| Logic Delay               | 0.093(13%)          | 6.445(28%)                                                                                                                                                                                                                                                                                                                 | 0.095(17%)         |
| Net Delay                 | 0.649(87%)          | 17.010(72%)                                                                                                                                                                                                                                                                                                                | 0.495(83%)         |
| Clock Skew                |              -0.089 |                                                                                                                                                                                                                                                                                                                     -0.107 |             -0.100 |
| Slack                     |              24.161 |                                                                                                                                                                                                                                                                                                                      1.430 |             24.302 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                            |                    |
| Bounding Box Size         | 3% x 0%             | 10% x 3%                                                                                                                                                                                                                                                                                                                   | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                     | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                        387 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                               | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                         61 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                         61 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                        | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                        | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                       | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                       | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                         31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                     | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                     | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[6]/C      | muon_cand_0.pt[2]/C                                                                                                                                                                                                                                                                                                        | sr_p.sr_1[241]/C   |
| End Point Pin             | muon_cand_0.pt[2]/D | sr_p.sr_1[241]/D                                                                                                                                                                                                                                                                                                           | sr_p.sr_2[241]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                Path #10                                                                                                                                                | WorstPath from Dst |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                 25.000 |             25.000 |
| Path Delay                |               0.742 |                                                                                                                                                                                                                                                                                                 23.426 |              0.623 |
| Logic Delay               | 0.093(13%)          | 6.210(27%)                                                                                                                                                                                                                                                                                             | 0.095(16%)         |
| Net Delay                 | 0.649(87%)          | 17.216(73%)                                                                                                                                                                                                                                                                                            | 0.528(84%)         |
| Clock Skew                |              -0.089 |                                                                                                                                                                                                                                                                                                 -0.108 |             -0.026 |
| Slack                     |              24.161 |                                                                                                                                                                                                                                                                                                  1.458 |             24.343 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                        |                    |
| Bounding Box Size         | 3% x 0%             | 10% x 4%                                                                                                                                                                                                                                                                                               | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                 | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                    384 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                     57 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                     57 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                   | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                   | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                     31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[6]/C      | muon_cand_0.pt[2]/C                                                                                                                                                                                                                                                                                    | sr_p.sr_1[251]/C   |
| End Point Pin             | muon_cand_0.pt[2]/D | sr_p.sr_1[251]/D                                                                                                                                                                                                                                                                                       | sr_p.sr_2[251]/D   |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 6 | 7 | 9 | 10 | 11 | 12 | 13 | 14 | 16 | 17 | 19 | 20 | 21 | 23 | 24 | 26 | 27 | 28 | 31 | 33 | 34 | 35 | 36 | 37 | 38 | 40 | 41 | 43 | 44 | 46 | 47 | 49 | 50 | 53 | 54 | 55 | 57 | 61 |
+-----------------+-------------+-----+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 25.000ns    | 744 | 8 | 8 | 2 |  8 |  6 |  3 |  3 | 10 |  4 | 12 |  8 |  3 |  5 |  4 | 11 |  1 |  6 | 10 | 16 |  1 | 10 |  4 |  1 | 11 |  5 | 15 |  1 |  3 |  2 | 13 |  3 | 10 | 15 | 12 |  2 |  2 | 15 |  3 |
+-----------------+-------------+-----+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+----------------+---------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
|    Instance    |                          Module                         | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4   |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+----------------+---------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
| (top)          |                                                 wrapper | 0.74 |           3.92 |            7598 | 0(0.0%) | 241(4.6%) | 181(3.5%) | 209(4.0%) | 1910(36.7%) | 2664(51.2%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1 | muon_sorter_I016_O016_D000_SHORTSR-freq40retfan16_rev_1 | 0.71 |           4.35 |            5119 | 0(0.0%) | 240(4.7%) | 181(3.5%) | 124(2.4%) | 1910(37.3%) | 2664(52.0%) |          0 |   0 |    0 |    0 |    0 |
+----------------+---------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                1 |       102% | (CLEM_X67Y523,CLEL_R_X67Y524) | wrapper(100%) |            0% |       5.46875 | 100%         | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |       105% | (CLEL_R_X62Y527,CLEM_X64Y530) | wrapper(100%) |            0% |       5.30469 | 98%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |       106% | (CLEL_R_X62Y523,CLEM_X64Y526) | wrapper(100%) |            0% |       5.21875 | 98%          | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        99% | (CLEM_X66Y496,CLEM_X66Y496)   | wrapper(100%) |            0% |             5 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.041% | (CLEL_R_X62Y522,CLEM_X65Y529)   | wrapper(100%) |            0% |       5.28125 | 99%          | 0%         |   1% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Global |                1 |           0.001% | (CLEM_X66Y519,CLEM_X66Y520)     | wrapper(100%) |            0% |        5.0625 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                2 |           0.033% | (CLEM_X60Y528,CLEM_X63Y531)     | wrapper(100%) |            0% |         4.675 | 96%          | 0%         |  14% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Global |                2 |           0.026% | (CLEM_X66Y495,CLEL_R_X68Y503)   | wrapper(100%) |            0% |       5.18333 | 95%          | 0%         |   0% |   0% | 0%   | NA   | NA  |    0% |  0% |
| East      | Long   |                1 |           0.002% | (CLEL_R_X62Y528,CLEL_R_X62Y529) | wrapper(100%) |            0% |        5.1875 | 100%         | NA         |   3% |   0% | NA   | NA   | NA  |    0% |  NA |
| West      | Long   |                0 |           0.001% | (CLEM_X71Y514,CLEM_X71Y514)     | wrapper(100%) |            0% |             5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.185% | (CLEM_X64Y500,CLEM_X71Y531)     | wrapper(100%) |            0% |       4.89518 | 89%          | 0%         |   4% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Short  |                2 |           0.035% | (CLEM_X65Y516,CLEM_X67Y525)     | wrapper(100%) |            0% |        5.2325 | 98%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Short  |                4 |           0.146% | (CLEM_X64Y516,CLEM_X71Y531)     | wrapper(100%) |            0% |        5.0957 | 93%          | 0%         |   4% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.117% | (CLEM_X64Y494,CLEM_X71Y517)     | wrapper(100%) |            0% |        4.5204 | 82%          | 0%         |   3% |   0% | 0%   | NA   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X64Y525   | 380             | 388          | 47%                  | wrapper(100%) | Y                   |
| CLEM_X64Y527   | 380             | 386          | 46%                  | wrapper(100%) | Y                   |
| CLEM_X64Y526   | 380             | 387          | 46%                  | wrapper(100%) | Y                   |
| CLEM_X64Y524   | 380             | 389          | 46%                  | wrapper(100%) | Y                   |
| CLEM_X64Y528   | 380             | 385          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X65Y524   | 384             | 389          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X64Y523   | 380             | 390          | 45%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y524 | 379             | 389          | 45%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y525 | 379             | 388          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X64Y529   | 380             | 384          | 44%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X67Y520   | 393             | 393          | 37%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y521 | 386             | 392          | 37%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y520 | 391             | 393          | 37%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y520 | 386             | 393          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X65Y520   | 384             | 393          | 36%                  | wrapper(100%) | Y                   |
| CLEL_R_X67Y520 | 395             | 393          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X66Y522   | 389             | 391          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X66Y520   | 389             | 393          | 36%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y522 | 386             | 391          | 36%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y522 | 391             | 391          | 35%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


