;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-126
	MOV -1, <-30
	MOV -16, <-20
	DJN -1, @-20
	SUB @0, @0
	DJN -1, @-20
	SUB 210, 460
	MOV <-300, 90
	SPL -100, -301
	SPL -100, -301
	SUB @0, @0
	SUB @0, @0
	SUB #0, -176
	SUB #0, -176
	SUB 210, 460
	SUB @121, 103
	SUB @126, @106
	CMP <0, @2
	SLT 172, @280
	MOV 210, 660
	CMP <0, @2
	DJN -127, 101
	DJN @-300, 90
	SUB -7, <-104
	SUB 210, 460
	SUB 210, 460
	SUB -7, <-104
	SUB -7, <-104
	DJN -127, 101
	DAT <0, <2
	DJN -127, 101
	ADD 210, 30
	SLT -207, <-504
	SLT -207, <-504
	MOV <-300, 90
	JMN -207, @-126
	SLT -207, <-504
	JMN 0, #2
	SLT 210, 30
	ADD <300, 90
	JMN 0, -176
	JMN 0, -176
	SLT -207, <-504
	ADD <300, 90
	JMN 0, -176
	CMP -207, <-126
	SLT -207, <-504
	CMP -207, <-126
	MOV -1, <-30
	MOV -1, <-30
