{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659173457620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659173457621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 30 15:00:57 2022 " "Processing started: Sat Jul 30 15:00:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659173457621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173457621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173457621 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659173457741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659173457741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BP_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file BP_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 BP_Controller " "Found entity 1: BP_Controller" {  } { { "BP_Controller.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/BP_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_with_CCR.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU_with_CCR.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_with_CCR " "Found entity 1: ALU_with_CCR" {  } { { "ALU_with_CCR.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ALU_with_CCR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CCR.v 1 1 " "Found 1 design units, including 1 entities, in source file CCR.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCR " "Found entity 1: CCR" {  } { { "CCR.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CCR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file Instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_decoder " "Found entity 1: Instruction_decoder" {  } { { "Instruction_decoder.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/Instruction_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ID_RF_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file ID_RF_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_RF_reg " "Found entity 1: ID_RF_reg" {  } { { "ID_RF_reg.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ID_RF_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IF_ID_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file IF_ID_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_reg " "Found entity 1: IF_ID_reg" {  } { { "IF_ID_reg.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/IF_ID_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8to1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8to1_1bit " "Found entity 1: mux8to1_1bit" {  } { { "mux8to1_1bit.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/mux8to1_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8to1_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8to1_16bit " "Found entity 1: mux8to1_16bit" {  } { { "mux8to1_16bit.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/mux8to1_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_16bit " "Found entity 1: register_16bit" {  } { { "register_16bit.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/register_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4to16 " "Found entity 1: decoder4to16" {  } { { "decoder4to16.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/decoder4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Found entity 1: decoder3to8" {  } { { "decoder3to8.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463178 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(15) " "Verilog HDL information at ALU.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ALU.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1659173463179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 2 2 " "Found 2 design units, including 2 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463179 ""} { "Info" "ISGN_ENTITY_NAME" "2 single_bit_adder " "Found entity 2: single_bit_adder" {  } { { "adder.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/adder.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463179 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.v(25) " "Verilog HDL warning at data_memory.v(25): extended using \"x\" or \"z\"" {  } { { "data_memory.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1659173463180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463180 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RF_EX_reg.v(73) " "Verilog HDL information at RF_EX_reg.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "RF_EX_reg.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/RF_EX_reg.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1659173463180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RF_EX_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file RF_EX_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF_EX_reg " "Found entity 1: RF_EX_reg" {  } { { "RF_EX_reg.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/RF_EX_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EX_M_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file EX_M_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_M_reg " "Found entity 1: EX_M_reg" {  } { { "EX_M_reg.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/EX_M_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "M_WB_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file M_WB_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_WB_reg " "Found entity 1: M_WB_reg" {  } { { "M_WB_reg.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/M_WB_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1_16bit " "Found entity 1: mux4to1_16bit" {  } { { "mux4to1_16bit.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/mux4to1_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_16bit " "Found entity 1: mux2to1_16bit" {  } { { "mux2to1_16bit.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/mux2to1_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Branch_Load_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Branch_Load_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_Load_controller " "Found entity 1: Branch_Load_controller" {  } { { "Branch_Load_controller.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/Branch_Load_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Forward_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Forward_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forward_Controller " "Found entity 1: Forward_Controller" {  } { { "Forward_Controller.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/Forward_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_Incrementer.v 1 1 " "Found 1 design units, including 1 entities, in source file PC_Incrementer.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Incrementer " "Found entity 1: PC_Incrementer" {  } { { "PC_Incrementer.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/PC_Incrementer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_Plus_Immediate.v 1 1 " "Found 1 design units, including 1 entities, in source file PC_Plus_Immediate.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Plus_Immediate " "Found entity 1: PC_Plus_Immediate" {  } { { "PC_Plus_Immediate.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/PC_Plus_Immediate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sign_Extenter_9bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Sign_Extenter_9bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extenter_9bit " "Found entity 1: Sign_Extenter_9bit" {  } { { "Sign_Extenter_9bit.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/Sign_Extenter_9bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sign_Extenter_6bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Sign_Extenter_6bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extenter_6bit " "Found entity 1: Sign_Extenter_6bit" {  } { { "Sign_Extenter_6bit.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/Sign_Extenter_6bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Zero_Padder_9bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Zero_Padder_9bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Zero_Padder_9bit " "Found entity 1: Zero_Padder_9bit" {  } { { "Zero_Padder_9bit.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/Zero_Padder_9bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_memory " "Found entity 1: inst_memory" {  } { { "inst_memory.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/inst_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BranchPredictor.v 1 1 " "Found 1 design units, including 1 entities, in source file BranchPredictor.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchPredictor " "Found entity 1: BranchPredictor" {  } { { "BranchPredictor.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/BranchPredictor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Branch_Predictor_address_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file Branch_Predictor_address_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_Predictor_address_counter " "Found entity 1: Branch_Predictor_address_counter" {  } { { "Branch_Predictor_address_counter.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/Branch_Predictor_address_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659173463188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463188 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659173463220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_16bit mux2to1_16bit:mux2to1_16bit_instance5 " "Elaborating entity \"mux2to1_16bit\" for hierarchy \"mux2to1_16bit:mux2to1_16bit_instance5\"" {  } { { "CPU.v" "mux2to1_16bit_instance5" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BP_Controller BP_Controller:BP_Controller_instance " "Elaborating entity \"BP_Controller\" for hierarchy \"BP_Controller:BP_Controller_instance\"" {  } { { "CPU.v" "BP_Controller_instance" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc_instance " "Elaborating entity \"PC\" for hierarchy \"PC:pc_instance\"" {  } { { "CPU.v" "pc_instance" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_memory inst_memory:inst_memory_instance " "Elaborating entity \"inst_memory\" for hierarchy \"inst_memory:inst_memory_instance\"" {  } { { "CPU.v" "inst_memory_instance" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463226 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 inst_memory.v(7) " "Net \"mem.data_a\" at inst_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "inst_memory.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/inst_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1659173463226 "|CPU|inst_memory:inst_memory_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 inst_memory.v(7) " "Net \"mem.waddr_a\" at inst_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "inst_memory.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/inst_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1659173463227 "|CPU|inst_memory:inst_memory_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 inst_memory.v(7) " "Net \"mem.we_a\" at inst_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "inst_memory.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/inst_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1659173463227 "|CPU|inst_memory:inst_memory_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Incrementer PC_Incrementer:pc_incrementer_instance " "Elaborating entity \"PC_Incrementer\" for hierarchy \"PC_Incrementer:pc_incrementer_instance\"" {  } { { "CPU.v" "pc_incrementer_instance" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchPredictor BranchPredictor:BranchPredictor_instance " "Elaborating entity \"BranchPredictor\" for hierarchy \"BranchPredictor:BranchPredictor_instance\"" {  } { { "CPU.v" "BranchPredictor_instance" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_Predictor_address_counter Branch_Predictor_address_counter:counter1 " "Elaborating entity \"Branch_Predictor_address_counter\" for hierarchy \"Branch_Predictor_address_counter:counter1\"" {  } { { "CPU.v" "counter1" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463230 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Branch_Predictor_address_counter.v(11) " "Verilog HDL assignment warning at Branch_Predictor_address_counter.v(11): truncated value with size 32 to match size of target (2)" {  } { { "Branch_Predictor_address_counter.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/Branch_Predictor_address_counter.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659173463230 "|CPU|Branch_Predictor_address_counter:counter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_reg IF_ID_reg:if_id_reg_instance " "Elaborating entity \"IF_ID_reg\" for hierarchy \"IF_ID_reg:if_id_reg_instance\"" {  } { { "CPU.v" "if_id_reg_instance" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_decoder Instruction_decoder:instruction_decoder_instance " "Elaborating entity \"Instruction_decoder\" for hierarchy \"Instruction_decoder:instruction_decoder_instance\"" {  } { { "CPU.v" "instruction_decoder_instance" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_RF_reg ID_RF_reg:id_RF_reg_instance " "Elaborating entity \"ID_RF_reg\" for hierarchy \"ID_RF_reg:id_RF_reg_instance\"" {  } { { "CPU.v" "id_RF_reg_instance" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:registerFile_instance " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:registerFile_instance\"" {  } { { "CPU.v" "registerFile_instance" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3to8 RegisterFile:registerFile_instance\|decoder3to8:decoder_regFile " "Elaborating entity \"decoder3to8\" for hierarchy \"RegisterFile:registerFile_instance\|decoder3to8:decoder_regFile\"" {  } { { "RegisterFile.v" "decoder_regFile" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/RegisterFile.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_16bit RegisterFile:registerFile_instance\|register_16bit:reg_0 " "Elaborating entity \"register_16bit\" for hierarchy \"RegisterFile:registerFile_instance\|register_16bit:reg_0\"" {  } { { "RegisterFile.v" "reg_0" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/RegisterFile.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1_16bit RegisterFile:registerFile_instance\|mux8to1_16bit:mux_0 " "Elaborating entity \"mux8to1_16bit\" for hierarchy \"RegisterFile:registerFile_instance\|mux8to1_16bit:mux_0\"" {  } { { "RegisterFile.v" "mux_0" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/RegisterFile.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extenter_9bit Sign_Extenter_9bit:sign_Extenter_9bit_instance " "Elaborating entity \"Sign_Extenter_9bit\" for hierarchy \"Sign_Extenter_9bit:sign_Extenter_9bit_instance\"" {  } { { "CPU.v" "sign_Extenter_9bit_instance" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extenter_6bit Sign_Extenter_6bit:sign_Extenter_6bit_instance " "Elaborating entity \"Sign_Extenter_6bit\" for hierarchy \"Sign_Extenter_6bit:sign_Extenter_6bit_instance\"" {  } { { "CPU.v" "sign_Extenter_6bit_instance" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zero_Padder_9bit Zero_Padder_9bit:zero_Padder_9bit_instance " "Elaborating entity \"Zero_Padder_9bit\" for hierarchy \"Zero_Padder_9bit:zero_Padder_9bit_instance\"" {  } { { "CPU.v" "zero_Padder_9bit_instance" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Plus_Immediate PC_Plus_Immediate:pc_Plus_Immediate_instance " "Elaborating entity \"PC_Plus_Immediate\" for hierarchy \"PC_Plus_Immediate:pc_Plus_Immediate_instance\"" {  } { { "CPU.v" "pc_Plus_Immediate_instance" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1_16bit mux4to1_16bit:mux4to1_16bit_instance1 " "Elaborating entity \"mux4to1_16bit\" for hierarchy \"mux4to1_16bit:mux4to1_16bit_instance1\"" {  } { { "CPU.v" "mux4to1_16bit_instance1" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_Load_controller Branch_Load_controller:branch_Load_controller_instance " "Elaborating entity \"Branch_Load_controller\" for hierarchy \"Branch_Load_controller:branch_Load_controller_instance\"" {  } { { "CPU.v" "branch_Load_controller_instance" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forward_Controller Forward_Controller:forward_Controller_instance " "Elaborating entity \"Forward_Controller\" for hierarchy \"Forward_Controller:forward_Controller_instance\"" {  } { { "CPU.v" "forward_Controller_instance" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_EX_reg RF_EX_reg:rf_ex_reg_instance " "Elaborating entity \"RF_EX_reg\" for hierarchy \"RF_EX_reg:rf_ex_reg_instance\"" {  } { { "CPU.v" "rf_ex_reg_instance" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_with_CCR ALU_with_CCR:alu_instance " "Elaborating entity \"ALU_with_CCR\" for hierarchy \"ALU_with_CCR:alu_instance\"" {  } { { "CPU.v" "alu_instance" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU_with_CCR:alu_instance\|ALU:alu_instance " "Elaborating entity \"ALU\" for hierarchy \"ALU_with_CCR:alu_instance\|ALU:alu_instance\"" {  } { { "ALU_with_CCR.v" "alu_instance" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ALU_with_CCR.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463245 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero_out ALU.v(15) " "Verilog HDL Always Construct warning at ALU.v(15): inferring latch(es) for variable \"zero_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ALU.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1659173463246 "|CPU|ALU_with_CCR:alu_instance|ALU:alu_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ccr_enable ALU.v(15) " "Verilog HDL Always Construct warning at ALU.v(15): inferring latch(es) for variable \"ccr_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ALU.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1659173463246 "|CPU|ALU_with_CCR:alu_instance|ALU:alu_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry_out ALU.v(15) " "Verilog HDL Always Construct warning at ALU.v(15): inferring latch(es) for variable \"carry_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ALU.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1659173463246 "|CPU|ALU_with_CCR:alu_instance|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_out ALU.v(15) " "Inferred latch for \"carry_out\" at ALU.v(15)" {  } { { "ALU.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463246 "|CPU|ALU_with_CCR:alu_instance|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ccr_enable ALU.v(15) " "Inferred latch for \"ccr_enable\" at ALU.v(15)" {  } { { "ALU.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463246 "|CPU|ALU_with_CCR:alu_instance|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_out ALU.v(15) " "Inferred latch for \"zero_out\" at ALU.v(15)" {  } { { "ALU.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463246 "|CPU|ALU_with_CCR:alu_instance|ALU:alu_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCR ALU_with_CCR:alu_instance\|CCR:ccr_instance " "Elaborating entity \"CCR\" for hierarchy \"ALU_with_CCR:alu_instance\|CCR:ccr_instance\"" {  } { { "ALU_with_CCR.v" "ccr_instance" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ALU_with_CCR.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_M_reg EX_M_reg:EX_M_reg_instance " "Elaborating entity \"EX_M_reg\" for hierarchy \"EX_M_reg:EX_M_reg_instance\"" {  } { { "CPU.v" "EX_M_reg_instance" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_memory_instance " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_memory_instance\"" {  } { { "CPU.v" "data_memory_instance" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463247 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_bus_read data_memory.v(15) " "Verilog HDL Always Construct warning at data_memory.v(15): inferring latch(es) for variable \"data_bus_read\", which holds its previous value in one or more paths through the always construct" {  } { { "data_memory.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1659173463248 "|CPU|data_memory:data_memory_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_read\[0\] data_memory.v(15) " "Inferred latch for \"data_bus_read\[0\]\" at data_memory.v(15)" {  } { { "data_memory.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463248 "|CPU|data_memory:data_memory_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_read\[1\] data_memory.v(15) " "Inferred latch for \"data_bus_read\[1\]\" at data_memory.v(15)" {  } { { "data_memory.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463248 "|CPU|data_memory:data_memory_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_read\[2\] data_memory.v(15) " "Inferred latch for \"data_bus_read\[2\]\" at data_memory.v(15)" {  } { { "data_memory.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463248 "|CPU|data_memory:data_memory_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_read\[3\] data_memory.v(15) " "Inferred latch for \"data_bus_read\[3\]\" at data_memory.v(15)" {  } { { "data_memory.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463248 "|CPU|data_memory:data_memory_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_read\[4\] data_memory.v(15) " "Inferred latch for \"data_bus_read\[4\]\" at data_memory.v(15)" {  } { { "data_memory.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463248 "|CPU|data_memory:data_memory_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_read\[5\] data_memory.v(15) " "Inferred latch for \"data_bus_read\[5\]\" at data_memory.v(15)" {  } { { "data_memory.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463248 "|CPU|data_memory:data_memory_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_read\[6\] data_memory.v(15) " "Inferred latch for \"data_bus_read\[6\]\" at data_memory.v(15)" {  } { { "data_memory.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463248 "|CPU|data_memory:data_memory_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_read\[7\] data_memory.v(15) " "Inferred latch for \"data_bus_read\[7\]\" at data_memory.v(15)" {  } { { "data_memory.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463248 "|CPU|data_memory:data_memory_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_read\[8\] data_memory.v(15) " "Inferred latch for \"data_bus_read\[8\]\" at data_memory.v(15)" {  } { { "data_memory.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463248 "|CPU|data_memory:data_memory_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_read\[9\] data_memory.v(15) " "Inferred latch for \"data_bus_read\[9\]\" at data_memory.v(15)" {  } { { "data_memory.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463248 "|CPU|data_memory:data_memory_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_read\[10\] data_memory.v(15) " "Inferred latch for \"data_bus_read\[10\]\" at data_memory.v(15)" {  } { { "data_memory.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463248 "|CPU|data_memory:data_memory_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_read\[11\] data_memory.v(15) " "Inferred latch for \"data_bus_read\[11\]\" at data_memory.v(15)" {  } { { "data_memory.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463248 "|CPU|data_memory:data_memory_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_read\[12\] data_memory.v(15) " "Inferred latch for \"data_bus_read\[12\]\" at data_memory.v(15)" {  } { { "data_memory.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463248 "|CPU|data_memory:data_memory_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_read\[13\] data_memory.v(15) " "Inferred latch for \"data_bus_read\[13\]\" at data_memory.v(15)" {  } { { "data_memory.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463248 "|CPU|data_memory:data_memory_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_read\[14\] data_memory.v(15) " "Inferred latch for \"data_bus_read\[14\]\" at data_memory.v(15)" {  } { { "data_memory.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463248 "|CPU|data_memory:data_memory_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_read\[15\] data_memory.v(15) " "Inferred latch for \"data_bus_read\[15\]\" at data_memory.v(15)" {  } { { "data_memory.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463248 "|CPU|data_memory:data_memory_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_WB_reg M_WB_reg:M_WB_reg_instance " "Elaborating entity \"M_WB_reg\" for hierarchy \"M_WB_reg:M_WB_reg_instance\"" {  } { { "CPU.v" "M_WB_reg_instance" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463249 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/output_files/CPU.map.smsg " "Generated suppressed messages file /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463650 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659173463703 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659173463703 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "CPU.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659173463742 "|CPU|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "CPU.v" "" { Text "/home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659173463742 "|CPU|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1659173463742 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659173463743 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659173463743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659173463743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "903 " "Peak virtual memory: 903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659173463747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 30 15:01:03 2022 " "Processing ended: Sat Jul 30 15:01:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659173463747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659173463747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659173463747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659173463747 ""}
