Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed May 28 14:35:17 2025
| Host         : RDMSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file clock_divider_timing_summary_routed.rpt -pb clock_divider_timing_summary_routed.pb -rpx clock_divider_timing_summary_routed.rpx -warn_on_violation
| Design       : clock_divider
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   19          inf        0.000                      0                   19           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 new_clk_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            new_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.966ns  (logic 2.703ns (68.139%)  route 1.264ns (31.861%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  new_clk_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  new_clk_reg/Q
                         net (fo=2, routed)           1.264     1.533    new_clk_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.434     3.966 r  new_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.966    new_clk
    U16                                                               r  new_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.099ns  (logic 0.469ns (22.343%)  route 1.630ns (77.657%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.246     0.246 r  counter_reg[3]/Q
                         net (fo=6, routed)           0.693     0.939    counter_reg_n_0_[3]
    SLICE_X0Y2           LUT4 (Prop_lut4_I0_O)        0.155     1.094 f  counter[4]_i_2/O
                         net (fo=2, routed)           0.577     1.671    counter[4]_i_2_n_0
    SLICE_X0Y1           LUT5 (Prop_lut5_I1_O)        0.068     1.739 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.360     2.099    counter[2]
    SLICE_X0Y1           FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.708ns  (logic 0.454ns (26.575%)  route 1.254ns (73.425%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.246     0.246 r  counter_reg[3]/Q
                         net (fo=6, routed)           0.693     0.939    counter_reg_n_0_[3]
    SLICE_X0Y2           LUT4 (Prop_lut4_I0_O)        0.155     1.094 f  counter[4]_i_2/O
                         net (fo=2, routed)           0.562     1.655    counter[4]_i_2_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I0_O)        0.053     1.708 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.708    counter[4]
    SLICE_X1Y1           FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.583ns  (logic 0.819ns (51.727%)  route 0.764ns (48.273%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 f  rst_IBUF_inst/O
                         net (fo=9, routed)           0.764     1.583    rst_IBUF
    SLICE_X0Y1           FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.583ns  (logic 0.819ns (51.727%)  route 0.764ns (48.273%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 f  rst_IBUF_inst/O
                         net (fo=9, routed)           0.764     1.583    rst_IBUF
    SLICE_X0Y1           FDCE                                         f  counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.583ns  (logic 0.819ns (51.727%)  route 0.764ns (48.273%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 f  rst_IBUF_inst/O
                         net (fo=9, routed)           0.764     1.583    rst_IBUF
    SLICE_X0Y1           FDCE                                         f  counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.583ns  (logic 0.819ns (51.727%)  route 0.764ns (48.273%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 f  rst_IBUF_inst/O
                         net (fo=9, routed)           0.764     1.583    rst_IBUF
    SLICE_X0Y1           FDCE                                         f  counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            new_clk_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.583ns  (logic 0.819ns (51.727%)  route 0.764ns (48.273%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 f  rst_IBUF_inst/O
                         net (fo=9, routed)           0.764     1.583    rst_IBUF
    SLICE_X0Y1           FDCE                                         f  new_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.580ns  (logic 0.819ns (51.804%)  route 0.762ns (48.196%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 f  rst_IBUF_inst/O
                         net (fo=9, routed)           0.762     1.580    rst_IBUF
    SLICE_X1Y1           FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.580ns  (logic 0.819ns (51.804%)  route 0.762ns (48.196%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 f  rst_IBUF_inst/O
                         net (fo=9, routed)           0.762     1.580    rst_IBUF
    SLICE_X1Y1           FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.128ns (62.654%)  route 0.076ns (37.346%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  counter_reg[2]/Q
                         net (fo=6, routed)           0.076     0.176    counter_reg_n_0_[2]
    SLICE_X1Y1           LUT6 (Prop_lut6_I5_O)        0.028     0.204 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.204    counter[4]
    SLICE_X1Y1           FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            new_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.849%)  route 0.134ns (51.151%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  counter_reg[6]/Q
                         net (fo=4, routed)           0.134     0.234    counter_reg_n_0_[6]
    SLICE_X0Y1           LUT6 (Prop_lut6_I4_O)        0.028     0.262 r  new_clk_i_1/O
                         net (fo=1, routed)           0.000     0.262    new_clk_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  new_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.128ns (47.887%)  route 0.139ns (52.113%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  counter_reg[2]/Q
                         net (fo=6, routed)           0.139     0.239    counter_reg_n_0_[2]
    SLICE_X1Y1           LUT6 (Prop_lut6_I5_O)        0.028     0.267 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.267    counter[5]
    SLICE_X1Y1           FDCE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.128ns (44.390%)  route 0.160ns (55.610%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  counter_reg[6]/Q
                         net (fo=4, routed)           0.160     0.260    counter_reg_n_0_[6]
    SLICE_X0Y1           LUT3 (Prop_lut3_I0_O)        0.028     0.288 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.288    counter[6]
    SLICE_X0Y1           FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.129ns (44.582%)  route 0.160ns (55.418%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  counter_reg[6]/Q
                         net (fo=4, routed)           0.160     0.260    counter_reg_n_0_[6]
    SLICE_X0Y1           LUT4 (Prop_lut4_I3_O)        0.029     0.289 r  counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.289    counter[7]
    SLICE_X0Y1           FDCE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.129ns (44.430%)  route 0.161ns (55.570%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  counter_reg[1]/Q
                         net (fo=7, routed)           0.161     0.261    counter_reg_n_0_[1]
    SLICE_X1Y1           LUT2 (Prop_lut2_I1_O)        0.029     0.290 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.290    counter[1]
    SLICE_X1Y1           FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.128ns (38.934%)  route 0.201ns (61.066%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  counter_reg[0]/Q
                         net (fo=8, routed)           0.201     0.301    counter_reg_n_0_[0]
    SLICE_X1Y1           LUT1 (Prop_lut1_I0_O)        0.028     0.329 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.329    counter[0]
    SLICE_X1Y1           FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.133ns (36.783%)  route 0.229ns (63.217%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  counter_reg[1]/Q
                         net (fo=7, routed)           0.119     0.219    counter_reg_n_0_[1]
    SLICE_X0Y1           LUT4 (Prop_lut4_I2_O)        0.033     0.252 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.110     0.362    counter[3]
    SLICE_X0Y1           FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.083ns (20.729%)  route 0.317ns (79.271%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.083     0.083 f  rst_IBUF_inst/O
                         net (fo=9, routed)           0.317     0.399    rst_IBUF
    SLICE_X1Y1           FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.083ns (20.729%)  route 0.317ns (79.271%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.083     0.083 f  rst_IBUF_inst/O
                         net (fo=9, routed)           0.317     0.399    rst_IBUF
    SLICE_X1Y1           FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





