// Seed: 3891176642
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  uwire id_3;
  wire  id_4;
  tri   id_5 = id_3 - 1;
  wire id_6, id_7, id_8;
endmodule
module module_1 (
    output logic id_0,
    input  tri   id_1,
    input  wor   id_2,
    input  tri1  id_3,
    input  tri   id_4,
    input  wand  id_5
);
  wire id_7;
  assign id_0 = 1'b0;
  always @(posedge id_4, posedge id_3)
    if (1) begin
      id_0 <= 1;
    end else $display(id_5, 1'h0);
  module_0(
      id_7, id_7
  );
endmodule
