[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  28364       tick       3209982       1497002       1440948       3209982 
      2  28364       tick       4412820       2160748       2137391       4412820 
      3  28364       tick       4403373       2155395       2132763       4403373 
      4  28364       tick       4398439       2153644       2138067       4398439 
      5  28364       tick       4402687       2155521       2134797       4402687 
      6  28364       tick       4408692       2157861       2136689       4408692 
      7  28364       tick       4408247       2158320       2137184       4408247 
      8  28364       tick       4395516       2151573       2135830       4395516 
      9  28364       tick       4396635       2152134       2128365       4396635 
     10  28364       tick       4392920       2151761       2136693       4392920 
     11  28364       tick       4407070       2157703       2136835       4407070 
     12  28364       tick       4407216       2157249       2137245       4407216 
     13  28364       tick       4392735       2150442       2135122       4392735 
     14  28364       tick       4394103       2151559       2127965       4394103 
     15  28364       tick       4407903       2157643       2135977       4407903 
     16  28364       tick       4406530       2157022       2140387       4406530 
     17  28364       tick       4397577       2152310       2128836       4397577 
     18  28364       tick       4390329       2150008       2133757       4390329 
     19  28364       tick       4393687       2152104       2131069       4393687 
     20  28364       tick       4400542       2155172       2136939       4400542 
     21  28364       exit       3045197       1490824       1479224       3045197 
