<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="task3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALUCtrl.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALUCtrl.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUCtrl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUCtrl.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALUCtrl.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALUCtrl.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALUCtrl_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUCtrl_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALUCtrl_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALUCtrl_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ControlUnit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ControlUnit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ControlUnit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ControlUnit_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ControlUnit_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ControlUnit_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ControlUnit_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sign_Extend.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Sign_Extend.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Sign_Extend.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Sign_Extend_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sign_Extend_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1364836842" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1364836842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1365256355" xil_pn:in_ck="2997853120187735832" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1365256355">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUCtrl.vhd"/>
      <outfile xil_pn:name="ALUCtrl_TB.vhd"/>
      <outfile xil_pn:name="ALU_TB.vhd"/>
      <outfile xil_pn:name="ControlUnit.vhd"/>
      <outfile xil_pn:name="ControlUnit_TB.vhd"/>
      <outfile xil_pn:name="Sign_Extend.vhd"/>
      <outfile xil_pn:name="Sign_Extend_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1364839985" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6154149676633815670" xil_pn:start_ts="1364839985">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364839985" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7635088497850508692" xil_pn:start_ts="1364839985">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364836842" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-500333824649527670" xil_pn:start_ts="1364836842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1365256363" xil_pn:in_ck="2997853120187735832" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1365256363">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUCtrl.vhd"/>
      <outfile xil_pn:name="ALUCtrl_TB.vhd"/>
      <outfile xil_pn:name="ALU_TB.vhd"/>
      <outfile xil_pn:name="ControlUnit.vhd"/>
      <outfile xil_pn:name="ControlUnit_TB.vhd"/>
      <outfile xil_pn:name="Sign_Extend.vhd"/>
      <outfile xil_pn:name="Sign_Extend_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1365256366" xil_pn:in_ck="2997853120187735832" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8115234467107405650" xil_pn:start_ts="1365256363">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ControlUnit_TB_beh.prj"/>
      <outfile xil_pn:name="ControlUnit_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1365256366" xil_pn:in_ck="354253764006802914" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3259654895675875925" xil_pn:start_ts="1365256366">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ControlUnit_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1364829947" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1364829947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364829947" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1589601898995909794" xil_pn:start_ts="1364829947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364829947" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-500333824649527670" xil_pn:start_ts="1364829947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364829947" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1364829947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364829947" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1668466494821083452" xil_pn:start_ts="1364829947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364829947" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1364829947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364829947" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7996299460867138836" xil_pn:start_ts="1364829947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364829979" xil_pn:in_ck="103202461426551367" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="1839210740118622919" xil_pn:start_ts="1364829947">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALUCtrl.lso"/>
      <outfile xil_pn:name="ALUCtrl.prj"/>
      <outfile xil_pn:name="ALUCtrl.syr"/>
      <outfile xil_pn:name="ALUCtrl.xst"/>
      <outfile xil_pn:name="ALUCtrl_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
