#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Mon Sep  8 12:19:24 2014
# Process ID: 31736
# Log file: /home/jared/Research/vivado_workspace/vivado/vivado.log
# Journal file: /home/jared/Research/vivado_workspace/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
create_project project_1 /home/jared/Research/vivado_workspace/vivado/project_1 -part xc7z020clg484-1
set_property board_part xilinx.com:zc702:part0:1.0 [current_project]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
create_bd_design "design_1"
Wrote  : </home/jared/Research/vivado_workspace/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
set_property ip_repo_paths  /home/jared/Research/vivado_workspace/ip/ip_repo [current_fileset]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip/ip_repo'.
startgroup
create_bd_cell -type ip -vlnv RIT:user:sample_generator:1.0 sample_generator_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xfft:9.0 xfft_0
endgroup
set_property location {2 553 471} [get_bd_cells xfft_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 axis_data_fifo_0
endgroup
set_property location {0.5 -211 145} [get_bd_cells sample_generator_0]
set_property location {3 821 78} [get_bd_cells xfft_0]
set_property location {2 448 179} [get_bd_cells axis_data_fifo_0]
set_property location {3 853 211} [get_bd_cells xfft_0]
set_property location {3 847 131} [get_bd_cells xfft_0]
connect_bd_intf_net [get_bd_intf_pins sample_generator_0/M_AXISS] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins xfft_0/S_AXIS_DATA]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.4 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4839.609 ; gain = 2.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins xfft_0/M_AXIS_DATA] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_S2MM" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_S2MM> at <0x00000000[ 1G ]>
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {200} CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
startgroup
set_property -dict [list CONFIG.HAS_TLAST.VALUE_SRC USER] [get_bd_cells axis_data_fifo_0]
0
set_property -dict [list CONFIG.IS_ACLK_ASYNC {1} CONFIG.HAS_TLAST {1}] [get_bd_cells axis_data_fifo_0]
0
endgroup
startgroup
set_property -dict [list CONFIG.HAS_TLAST {0}] [get_bd_cells axis_data_fifo_0]
0
endgroup
startgroup
set_property -dict [list CONFIG.HAS_TLAST {1}] [get_bd_cells axis_data_fifo_0]
0
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.FIFO_DEPTH {512}] [get_bd_cells axis_data_fifo_0]
0
endgroup
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axis_data_fifo_0/m_axis_aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK1] [get_bd_pins sample_generator_0/m_axiss_aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK1] [get_bd_pins sample_generator_0/s_axiss_aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axis_data_fifo_0/s_axis_aclk]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins sample_generator_0/s_axiss_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins sample_generator_0/m_axiss_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins axis_data_fifo_0/m_axis_aclk]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK1] [get_bd_pins xfft_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
undo
INFO: [Common 17-17] undo 'connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]'
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins sample_generator_0/m_axiss_aresetn] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins axis_data_fifo_0/m_axis_aresetn] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.transform_length {256} CONFIG.target_clock_frequency {200}] [get_bd_cells xfft_0]
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]'
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]'
startgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_include_mm2s {0}] [get_bd_cells axi_dma_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "/processing_system7_0/FCLK_CLK1 (200 MHz)" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
</axi_dma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40400000[ 64K ]>
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : </home/jared/Research/vivado_workspace/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep  8 13:09:38 2014...
