{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726261672764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726261672764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 18:07:52 2024 " "Processing started: Fri Sep 13 18:07:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726261672764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261672764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261672764 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726261673030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726261673030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/registerbank.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/registerbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerBank " "Found entity 1: registerBank" {  } { { "modules/registerBank.v" "" { Text "D:/LabAOC/Processor_V2/modules/registerBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261678046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261678046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/pc_main.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/pc_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_main " "Found entity 1: PC_main" {  } { { "modules/PC_main.v" "" { Text "D:/LabAOC/Processor_V2/modules/PC_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261678046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261678046 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 output_module.v(5) " "Verilog HDL Declaration information at output_module.v(5): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "modules/output_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726261678046 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 output_module.v(6) " "Verilog HDL Declaration information at output_module.v(6): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "modules/output_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726261678046 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 output_module.v(7) " "Verilog HDL Declaration information at output_module.v(7): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "modules/output_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726261678046 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 output_module.v(10) " "Verilog HDL Declaration information at output_module.v(10): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "modules/output_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726261678046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/output_module.v 2 2 " "Found 2 design units, including 2 entities, in source file modules/output_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_module " "Found entity 1: output_module" {  } { { "modules/output_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261678046 ""} { "Info" "ISGN_ENTITY_NAME" "2 to_display " "Found entity 2: to_display" {  } { { "modules/output_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261678046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261678046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "modules/InstructionMemory.v" "" { Text "D:/LabAOC/Processor_V2/modules/InstructionMemory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261678046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261678046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/flagverifier.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/flagverifier.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlagVerifier " "Found entity 1: FlagVerifier" {  } { { "modules/FlagVerifier.v" "" { Text "D:/LabAOC/Processor_V2/modules/FlagVerifier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261678046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261678046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/flagdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/flagdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlagDecoder " "Found entity 1: FlagDecoder" {  } { { "modules/FlagDecoder.v" "" { Text "D:/LabAOC/Processor_V2/modules/FlagDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261678046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261678046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "modules/DataMemory.v" "" { Text "D:/LabAOC/Processor_V2/modules/DataMemory.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261678046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261678046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/cpsregister.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/cpsregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPSRegister " "Found entity 1: CPSRegister" {  } { { "modules/CPSRegister.v" "" { Text "D:/LabAOC/Processor_V2/modules/CPSRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261678046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261678046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/cpsr_module.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/cpsr_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPSR_module " "Found entity 1: CPSR_module" {  } { { "modules/CPSR_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/CPSR_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261678062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261678062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "modules/ControlUnit.v" "" { Text "D:/LabAOC/Processor_V2/modules/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261678062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261678062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "modules/ALUControl.v" "" { Text "D:/LabAOC/Processor_V2/modules/ALUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261678062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261678062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "modules/alu.v" "" { Text "D:/LabAOC/Processor_V2/modules/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261678062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261678062 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "freqDiv modules/freqDiv.v " "Entity \"freqDiv\" obtained from \"modules/freqDiv.v\" instead of from Quartus Prime megafunction library" {  } { { "modules/freqDiv.v" "" { Text "D:/LabAOC/Processor_V2/modules/freqDiv.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1726261678062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/freqdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/freqdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqDiv " "Found entity 1: freqDiv" {  } { { "modules/freqDiv.v" "" { Text "D:/LabAOC/Processor_V2/modules/freqDiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261678062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261678062 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Processor.v(44) " "Verilog HDL Module Instantiation warning at Processor.v(44): ignored dangling comma in List of Port Connections" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1726261678062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261678062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261678062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated " "Found entity 1: integrated" {  } { { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261678062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261678062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "link PC_main.v(50) " "Verilog HDL Implicit Net warning at PC_main.v(50): created implicit net for \"link\"" {  } { { "modules/PC_main.v" "" { Text "D:/LabAOC/Processor_V2/modules/PC_main.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726261678062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "divided_clock Processor.v(19) " "Verilog HDL Implicit Net warning at Processor.v(19): created implicit net for \"divided_clock\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726261678062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ram_output integrated.v(204) " "Verilog HDL Implicit Net warning at integrated.v(204): created implicit net for \"ram_output\"" {  } { { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 204 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726261678062 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726261678093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv freqDiv:freqDiv " "Elaborating entity \"freqDiv\" for hierarchy \"freqDiv:freqDiv\"" {  } { { "Processor.v" "freqDiv" { Text "D:/LabAOC/Processor_V2/Processor.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726261678108 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 freqDiv.v(15) " "Verilog HDL assignment warning at freqDiv.v(15): truncated value with size 32 to match size of target (28)" {  } { { "modules/freqDiv.v" "" { Text "D:/LabAOC/Processor_V2/modules/freqDiv.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726261678108 "|Processor|freqDiv:freqDiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated integrated:modules " "Elaborating entity \"integrated\" for hierarchy \"integrated:modules\"" {  } { { "Processor.v" "modules" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726261678108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit integrated:modules\|ControlUnit:integrated0 " "Elaborating entity \"ControlUnit\" for hierarchy \"integrated:modules\|ControlUnit:integrated0\"" {  } { { "integrated.v" "integrated0" { Text "D:/LabAOC/Processor_V2/integrated.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726261678108 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "halt_temporarily_signal ControlUnit.v(47) " "Verilog HDL Always Construct warning at ControlUnit.v(47): variable \"halt_temporarily_signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modules/ControlUnit.v" "" { Text "D:/LabAOC/Processor_V2/modules/ControlUnit.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1726261678108 "|Processor|integrated:modules|ControlUnit:integrated0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clock ControlUnit.v(47) " "Verilog HDL Always Construct warning at ControlUnit.v(47): variable \"clock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modules/ControlUnit.v" "" { Text "D:/LabAOC/Processor_V2/modules/ControlUnit.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1726261678108 "|Processor|integrated:modules|ControlUnit:integrated0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "halt_temporarily_signal ControlUnit.v(45) " "Verilog HDL Always Construct warning at ControlUnit.v(45): inferring latch(es) for variable \"halt_temporarily_signal\", which holds its previous value in one or more paths through the always construct" {  } { { "modules/ControlUnit.v" "" { Text "D:/LabAOC/Processor_V2/modules/ControlUnit.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726261678108 "|Processor|integrated:modules|ControlUnit:integrated0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "halt_temporarily_signal ControlUnit.v(51) " "Inferred latch for \"halt_temporarily_signal\" at ControlUnit.v(51)" {  } { { "modules/ControlUnit.v" "" { Text "D:/LabAOC/Processor_V2/modules/ControlUnit.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261678108 "|Processor|integrated:modules|ControlUnit:integrated0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_main integrated:modules\|PC_main:integrated1 " "Elaborating entity \"PC_main\" for hierarchy \"integrated:modules\|PC_main:integrated1\"" {  } { { "integrated.v" "integrated1" { Text "D:/LabAOC/Processor_V2/integrated.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726261678108 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "link PC_main.v(50) " "Verilog HDL or VHDL warning at PC_main.v(50): object \"link\" assigned a value but never read" {  } { { "modules/PC_main.v" "" { Text "D:/LabAOC/Processor_V2/modules/PC_main.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726261678108 "|Processor|integrated:modules|PC_main:integrated1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PC_main.v(50) " "Verilog HDL assignment warning at PC_main.v(50): truncated value with size 32 to match size of target (1)" {  } { { "modules/PC_main.v" "" { Text "D:/LabAOC/Processor_V2/modules/PC_main.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726261678108 "|Processor|integrated:modules|PC_main:integrated1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory integrated:modules\|InstructionMemory:integrated2 " "Elaborating entity \"InstructionMemory\" for hierarchy \"integrated:modules\|InstructionMemory:integrated2\"" {  } { { "integrated.v" "integrated2" { Text "D:/LabAOC/Processor_V2/integrated.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726261678108 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "12 0 31 InstructionMemory.v(27) " "Verilog HDL warning at InstructionMemory.v(27): number of words (12) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "modules/InstructionMemory.v" "" { Text "D:/LabAOC/Processor_V2/modules/InstructionMemory.v" 27 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1726261678108 "|Processor|integrated:modules|InstructionMemory:integrated2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 InstructionMemory.v(14) " "Net \"rom.data_a\" at InstructionMemory.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "modules/InstructionMemory.v" "" { Text "D:/LabAOC/Processor_V2/modules/InstructionMemory.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726261678108 "|Processor|integrated:modules|InstructionMemory:integrated2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 InstructionMemory.v(14) " "Net \"rom.waddr_a\" at InstructionMemory.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "modules/InstructionMemory.v" "" { Text "D:/LabAOC/Processor_V2/modules/InstructionMemory.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726261678108 "|Processor|integrated:modules|InstructionMemory:integrated2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 InstructionMemory.v(14) " "Net \"rom.we_a\" at InstructionMemory.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "modules/InstructionMemory.v" "" { Text "D:/LabAOC/Processor_V2/modules/InstructionMemory.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726261678108 "|Processor|integrated:modules|InstructionMemory:integrated2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "first_instr_line_test InstructionMemory.v(11) " "Output port \"first_instr_line_test\" at InstructionMemory.v(11) has no driver" {  } { { "modules/InstructionMemory.v" "" { Text "D:/LabAOC/Processor_V2/modules/InstructionMemory.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1726261678108 "|Processor|integrated:modules|InstructionMemory:integrated2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerBank integrated:modules\|registerBank:integrated3 " "Elaborating entity \"registerBank\" for hierarchy \"integrated:modules\|registerBank:integrated3\"" {  } { { "integrated.v" "integrated3" { Text "D:/LabAOC/Processor_V2/integrated.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726261678124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl integrated:modules\|ALUControl:integrated4 " "Elaborating entity \"ALUControl\" for hierarchy \"integrated:modules\|ALUControl:integrated4\"" {  } { { "integrated.v" "integrated4" { Text "D:/LabAOC/Processor_V2/integrated.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726261678124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu integrated:modules\|ALUControl:integrated4\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"integrated:modules\|ALUControl:integrated4\|alu:alu\"" {  } { { "modules/ALUControl.v" "alu" { Text "D:/LabAOC/Processor_V2/modules/ALUControl.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726261678124 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "peripheral_value alu.v(31) " "Verilog HDL Always Construct warning at alu.v(31): variable \"peripheral_value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modules/alu.v" "" { Text "D:/LabAOC/Processor_V2/modules/alu.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1726261678124 "|Processor|integrated:modules|ALUControl:integrated4|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPSR_module integrated:modules\|CPSR_module:integrated5 " "Elaborating entity \"CPSR_module\" for hierarchy \"integrated:modules\|CPSR_module:integrated5\"" {  } { { "integrated.v" "integrated5" { Text "D:/LabAOC/Processor_V2/integrated.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726261678124 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "current_flags CPSR_module.v(18) " "Output port \"current_flags\" at CPSR_module.v(18) has no driver" {  } { { "modules/CPSR_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/CPSR_module.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1726261678124 "|Processor|integrated:modules|CPSR_module:integrated5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlagVerifier integrated:modules\|CPSR_module:integrated5\|FlagVerifier:FlagVerifier " "Elaborating entity \"FlagVerifier\" for hierarchy \"integrated:modules\|CPSR_module:integrated5\|FlagVerifier:FlagVerifier\"" {  } { { "modules/CPSR_module.v" "FlagVerifier" { Text "D:/LabAOC/Processor_V2/modules/CPSR_module.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726261678124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPSRegister integrated:modules\|CPSR_module:integrated5\|CPSRegister:CPSRegister " "Elaborating entity \"CPSRegister\" for hierarchy \"integrated:modules\|CPSR_module:integrated5\|CPSRegister:CPSRegister\"" {  } { { "modules/CPSR_module.v" "CPSRegister" { Text "D:/LabAOC/Processor_V2/modules/CPSR_module.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726261678124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlagDecoder integrated:modules\|CPSR_module:integrated5\|FlagDecoder:FlagDecoder " "Elaborating entity \"FlagDecoder\" for hierarchy \"integrated:modules\|CPSR_module:integrated5\|FlagDecoder:FlagDecoder\"" {  } { { "modules/CPSR_module.v" "FlagDecoder" { Text "D:/LabAOC/Processor_V2/modules/CPSR_module.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726261678124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory integrated:modules\|DataMemory:integrated6 " "Elaborating entity \"DataMemory\" for hierarchy \"integrated:modules\|DataMemory:integrated6\"" {  } { { "integrated.v" "integrated6" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726261678124 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_saved DataMemory.v(14) " "Output port \"data_saved\" at DataMemory.v(14) has no driver" {  } { { "modules/DataMemory.v" "" { Text "D:/LabAOC/Processor_V2/modules/DataMemory.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1726261678124 "|Processor|integrated:modules|DataMemory:integrated6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_module output_module:output_group0 " "Elaborating entity \"output_module\" for hierarchy \"output_module:output_group0\"" {  } { { "Processor.v" "output_group0" { Text "D:/LabAOC/Processor_V2/Processor.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726261678124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_display output_module:output_group0\|to_display:hex0 " "Elaborating entity \"to_display\" for hierarchy \"output_module:output_group0\|to_display:hex0\"" {  } { { "modules/output_module.v" "hex0" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726261678124 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "output_module.v(54) " "Verilog HDL Case Statement warning at output_module.v(54): can't check case statement for completeness because the case expression has too many possible states" {  } { { "modules/output_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 54 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1726261678124 "|Processor|output_module:output_group0|to_display:hex0"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "integrated:modules\|DataMemory:integrated6\|ram_rtl_0 " "Inferred dual-clock RAM node \"integrated:modules\|DataMemory:integrated6\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1726261678640 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "integrated:modules\|InstructionMemory:integrated2\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"integrated:modules\|InstructionMemory:integrated2\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Processor.ram0_InstructionMemory_d1968ec4.hdl.mif " "Parameter INIT_FILE set to db/Processor.ram0_InstructionMemory_d1968ec4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726261679108 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "integrated:modules\|DataMemory:integrated6\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"integrated:modules\|DataMemory:integrated6\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Processor.ram0_DataMemory_5d7c1658.hdl.mif " "Parameter INIT_FILE set to db/Processor.ram0_DataMemory_5d7c1658.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726261679108 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1726261679108 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1726261679108 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "output_module:output_group0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"output_module:output_group0\|Div0\"" {  } { { "modules/output_module.v" "Div0" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "output_module:output_group2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"output_module:output_group2\|Div0\"" {  } { { "modules/output_module.v" "Div0" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "output_module:output_group3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"output_module:output_group3\|Div0\"" {  } { { "modules/output_module.v" "Div0" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "integrated:modules\|ALUControl:integrated4\|alu:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"integrated:modules\|ALUControl:integrated4\|alu:alu\|Div0\"" {  } { { "modules/alu.v" "Div0" { Text "D:/LabAOC/Processor_V2/modules/alu.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "integrated:modules\|ALUControl:integrated4\|alu:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"integrated:modules\|ALUControl:integrated4\|alu:alu\|Mult0\"" {  } { { "modules/alu.v" "Mult0" { Text "D:/LabAOC/Processor_V2/modules/alu.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679108 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1726261679108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "integrated:modules\|InstructionMemory:integrated2\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"integrated:modules\|InstructionMemory:integrated2\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726261679140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "integrated:modules\|InstructionMemory:integrated2\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"integrated:modules\|InstructionMemory:integrated2\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Processor.ram0_InstructionMemory_d1968ec4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Processor.ram0_InstructionMemory_d1968ec4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679140 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726261679140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b981.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b981 " "Found entity 1: altsyncram_b981" {  } { { "db/altsyncram_b981.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_b981.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261679171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261679171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726261679171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Processor.ram0_DataMemory_5d7c1658.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Processor.ram0_DataMemory_5d7c1658.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679171 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726261679171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jti1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jti1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jti1 " "Found entity 1: altsyncram_jti1" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261679202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261679202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "output_module:output_group0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"output_module:output_group0\|lpm_divide:Div0\"" {  } { { "modules/output_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726261679218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "output_module:output_group0\|lpm_divide:Div0 " "Instantiated megafunction \"output_module:output_group0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679218 ""}  } { { "modules/output_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726261679218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "D:/LabAOC/Processor_V2/db/lpm_divide_hhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261679249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261679249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/LabAOC/Processor_V2/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261679265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261679265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "D:/LabAOC/Processor_V2/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261679280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261679280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/LabAOC/Processor_V2/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261679312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261679312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/LabAOC/Processor_V2/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261679327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261679327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "integrated:modules\|ALUControl:integrated4\|alu:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"integrated:modules\|ALUControl:integrated4\|alu:alu\|lpm_divide:Div0\"" {  } { { "modules/alu.v" "" { Text "D:/LabAOC/Processor_V2/modules/alu.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726261679343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "integrated:modules\|ALUControl:integrated4\|alu:alu\|lpm_divide:Div0 " "Instantiated megafunction \"integrated:modules\|ALUControl:integrated4\|alu:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679343 ""}  } { { "modules/alu.v" "" { Text "D:/LabAOC/Processor_V2/modules/alu.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726261679343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92p " "Found entity 1: lpm_divide_92p" {  } { { "db/lpm_divide_92p.tdf" "" { Text "D:/LabAOC/Processor_V2/db/lpm_divide_92p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261679374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261679374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/LabAOC/Processor_V2/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261679374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261679374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/LabAOC/Processor_V2/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261679437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261679437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "D:/LabAOC/Processor_V2/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261679452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261679452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "integrated:modules\|ALUControl:integrated4\|alu:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"integrated:modules\|ALUControl:integrated4\|alu:alu\|lpm_mult:Mult0\"" {  } { { "modules/alu.v" "" { Text "D:/LabAOC/Processor_V2/modules/alu.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726261679468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "integrated:modules\|ALUControl:integrated4\|alu:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"integrated:modules\|ALUControl:integrated4\|alu:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726261679468 ""}  } { { "modules/alu.v" "" { Text "D:/LabAOC/Processor_V2/modules/alu.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726261679468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "D:/LabAOC/Processor_V2/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726261679499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261679499 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a1 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a2 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a3 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 136 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a4 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a5 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a6 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a7 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 264 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a8 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 296 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a9 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a10 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 360 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a11 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a12 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 424 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a13 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a14 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a15 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a16 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 552 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a17 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 584 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a18 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 616 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a19 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a20 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a21 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 712 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a22 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 744 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a23 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a24 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 808 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a25 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 840 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a26 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 872 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a27 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 904 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a28 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 936 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a29 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 968 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a30 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a31 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1726261679593 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1726261679593 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|ALUControl:integrated4\|alu:alu\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"integrated:modules\|ALUControl:integrated4\|alu:alu\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "D:/LabAOC/Processor_V2/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "modules/alu.v" "" { Text "D:/LabAOC/Processor_V2/modules/alu.v" 24 -1 0 } } { "modules/ALUControl.v" "" { Text "D:/LabAOC/Processor_V2/modules/ALUControl.v" 47 0 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 175 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|ALUControl:integrated4|alu:alu|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|ALUControl:integrated4\|alu:alu\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"integrated:modules\|ALUControl:integrated4\|alu:alu\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "D:/LabAOC/Processor_V2/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "modules/alu.v" "" { Text "D:/LabAOC/Processor_V2/modules/alu.v" 24 -1 0 } } { "modules/ALUControl.v" "" { Text "D:/LabAOC/Processor_V2/modules/ALUControl.v" 47 0 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 175 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261679593 "|Processor|integrated:modules|ALUControl:integrated4|alu:alu|lpm_mult:Mult0|mult_46t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1726261679593 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1726261679593 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726261679843 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "146 " "Ignored 146 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1726261679858 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1726261679858 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1726261679858 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726261680468 "|Processor|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726261680468 "|Processor|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726261680468 "|Processor|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726261680468 "|Processor|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726261680468 "|Processor|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726261680468 "|Processor|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726261680468 "|Processor|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726261680468 "|Processor|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726261680468 "|Processor|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726261680468 "|Processor|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726261680468 "|Processor|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726261680468 "|Processor|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726261680468 "|Processor|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726261680468 "|Processor|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1726261680468 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726261680577 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "52 " "52 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726261682265 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/LabAOC/Processor_V2/output_files/Processor.map.smsg " "Generated suppressed messages file D:/LabAOC/Processor_V2/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261682327 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726261682468 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726261682468 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261682608 "|Processor|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261682608 "|Processor|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261682608 "|Processor|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261682608 "|Processor|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261682608 "|Processor|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261682608 "|Processor|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261682608 "|Processor|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261682608 "|Processor|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261682608 "|Processor|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261682608 "|Processor|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261682608 "|Processor|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261682608 "|Processor|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261682608 "|Processor|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726261682608 "|Processor|SW[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1726261682608 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4461 " "Implemented 4461 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726261682608 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726261682608 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4342 " "Implemented 4342 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726261682608 ""} { "Info" "ICUT_CUT_TM_RAMS" "33 " "Implemented 33 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1726261682608 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1726261682608 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726261682608 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726261682624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 18:08:02 2024 " "Processing ended: Fri Sep 13 18:08:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726261682624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726261682624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726261682624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726261682624 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1726261683640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726261683640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 18:08:03 2024 " "Processing started: Fri Sep 13 18:08:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726261683640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1726261683640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1726261683640 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1726261683733 ""}
{ "Info" "0" "" "Project  = Processor" {  } {  } 0 0 "Project  = Processor" 0 0 "Fitter" 0 0 1726261683733 ""}
{ "Info" "0" "" "Revision = Processor" {  } {  } 0 0 "Revision = Processor" 0 0 "Fitter" 0 0 1726261683733 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1726261683796 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1726261683796 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1726261683812 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726261683858 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726261683858 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1726261684093 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1726261684108 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726261684187 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726261684187 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726261684187 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726261684187 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726261684187 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726261684187 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726261684187 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726261684187 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726261684187 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1726261684187 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/LabAOC/Processor_V2/" { { 0 { 0 ""} 0 7336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726261684202 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/LabAOC/Processor_V2/" { { 0 { 0 ""} 0 7338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726261684202 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/LabAOC/Processor_V2/" { { 0 { 0 ""} 0 7340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726261684202 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/LabAOC/Processor_V2/" { { 0 { 0 ""} 0 7342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726261684202 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/LabAOC/Processor_V2/" { { 0 { 0 ""} 0 7344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726261684202 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1726261684202 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1726261684202 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1726261684546 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1726261685358 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1726261685358 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1726261685358 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1726261685374 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1726261685374 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1726261685374 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726261685546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freqDiv:freqDiv\|S " "Destination node freqDiv:freqDiv\|S" {  } { { "modules/freqDiv.v" "" { Text "D:/LabAOC/Processor_V2/modules/freqDiv.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LabAOC/Processor_V2/" { { 0 { 0 ""} 0 1415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726261685546 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1726261685546 ""}  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/LabAOC/Processor_V2/" { { 0 { 0 ""} 0 7331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726261685546 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "true_clock  " "Automatically promoted node true_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726261685546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "integrated:modules\|ControlUnit:integrated0\|always0~0 " "Destination node integrated:modules\|ControlUnit:integrated0\|always0~0" {  } { { "temporary_test_loc" "" { Generic "D:/LabAOC/Processor_V2/" { { 0 { 0 ""} 0 6845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726261685546 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1726261685546 ""}  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LabAOC/Processor_V2/" { { 0 { 0 ""} 0 1418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726261685546 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1726261685843 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1726261685843 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1726261685859 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726261685859 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726261685859 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1726261685859 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1726261685859 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1726261685859 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1726261685859 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726261686249 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1726261686265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1726261687718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726261688171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1726261688218 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1726261694781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726261694781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1726261695218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "D:/LabAOC/Processor_V2/" { { 1 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1726261698718 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1726261698718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1726261747343 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1726261747343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:50 " "Fitter routing operations ending: elapsed time is 00:00:50" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726261747359 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.09 " "Total time spent on timing analysis during the Fitter is 3.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1726261747484 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726261747500 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726261747859 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726261747859 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726261748171 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726261748718 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/LabAOC/Processor_V2/output_files/Processor.fit.smsg " "Generated suppressed messages file D:/LabAOC/Processor_V2/output_files/Processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1726261749500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6082 " "Peak virtual memory: 6082 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726261749984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 18:09:09 2024 " "Processing ended: Fri Sep 13 18:09:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726261749984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726261749984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726261749984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1726261749984 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1726261750890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726261750890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 18:09:10 2024 " "Processing started: Fri Sep 13 18:09:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726261750890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1726261750890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1726261750890 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1726261751140 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1726261752797 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1726261752875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726261753094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 18:09:13 2024 " "Processing ended: Fri Sep 13 18:09:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726261753094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726261753094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726261753094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1726261753094 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1726261753672 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1726261754094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726261754109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 18:09:13 2024 " "Processing started: Fri Sep 13 18:09:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726261754109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1726261754109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processor -c Processor " "Command: quartus_sta Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1726261754109 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1726261754203 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1726261754328 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1726261754328 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726261754375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726261754375 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1726261754750 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1726261754797 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1726261754797 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[17\] SW\[17\] " "create_clock -period 1.000 -name SW\[17\] SW\[17\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1726261754812 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1726261754812 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726261754812 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1726261754828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726261754828 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1726261754828 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1726261754828 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1726261763719 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1726261763719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -141.883 " "Worst-case setup slack is -141.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261763719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261763719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -141.883         -143996.873 SW\[17\]  " " -141.883         -143996.873 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261763719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.027             -65.111 CLOCK_50  " "   -3.027             -65.111 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261763719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726261763719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.654 " "Worst-case hold slack is 0.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261763734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261763734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.654               0.000 CLOCK_50  " "    0.654               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261763734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.975               0.000 SW\[17\]  " "    0.975               0.000 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261763734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726261763734 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726261763734 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726261763734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261763734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261763734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1350.295 SW\[17\]  " "   -3.000           -1350.295 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261763734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.265 CLOCK_50  " "   -3.000             -40.265 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261763734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726261763734 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1726261768578 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1726261768594 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1726261768953 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726261769078 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1726261769125 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1726261769125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -128.284 " "Worst-case setup slack is -128.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261769125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261769125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -128.284         -130111.511 SW\[17\]  " " -128.284         -130111.511 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261769125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.684             -55.920 CLOCK_50  " "   -2.684             -55.920 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261769125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726261769125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.598 " "Worst-case hold slack is 0.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261769140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261769140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 CLOCK_50  " "    0.598               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261769140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.877               0.000 SW\[17\]  " "    0.877               0.000 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261769140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726261769140 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726261769140 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726261769140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261769140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261769140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1350.075 SW\[17\]  " "   -3.000           -1350.075 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261769140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.265 CLOCK_50  " "   -3.000             -40.265 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261769140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726261769140 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1726261774172 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726261774266 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1726261774281 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1726261774281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -70.264 " "Worst-case setup slack is -70.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261774281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261774281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -70.264          -70949.512 SW\[17\]  " "  -70.264          -70949.512 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261774281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.951             -16.835 CLOCK_50  " "   -0.951             -16.835 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261774281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726261774281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261774312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261774312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 CLOCK_50  " "    0.299               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261774312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.515               0.000 SW\[17\]  " "    0.515               0.000 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261774312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726261774312 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726261774312 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726261774312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261774312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261774312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1211.298 SW\[17\]  " "   -3.000           -1211.298 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261774312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.947 CLOCK_50  " "   -3.000             -33.947 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726261774312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726261774312 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1726261779312 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1726261779312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5118 " "Peak virtual memory: 5118 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726261779375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 18:09:39 2024 " "Processing ended: Fri Sep 13 18:09:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726261779375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726261779375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726261779375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1726261779375 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 102 s " "Quartus Prime Full Compilation was successful. 0 errors, 102 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1726261780016 ""}
