{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701534816949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701534816949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 11:33:36 2023 " "Processing started: Sat Dec 02 11:33:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701534816949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534816949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projectfile -c projectfile " "Command: quartus_map --read_settings_files=on --write_settings_files=off projectfile -c projectfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534816949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701534817449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701534817449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534825124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534825124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534825140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534825140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534825140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534825140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534825140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534825140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "13 draw.v(76) " "Verilog HDL Expression warning at draw.v(76): truncated literal to match 13 bits" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 76 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701534825140 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 draw.v(89) " "Verilog HDL Expression warning at draw.v(89): truncated literal to match 12 bits" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 89 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701534825140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw.v 5 5 " "Found 5 design units, including 5 entities, in source file draw.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw " "Found entity 1: draw" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534825140 ""} { "Info" "ISGN_ENTITY_NAME" "2 interpretCoords160x60 " "Found entity 2: interpretCoords160x60" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534825140 ""} { "Info" "ISGN_ENTITY_NAME" "3 interpretCoords80x60 " "Found entity 3: interpretCoords80x60" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534825140 ""} { "Info" "ISGN_ENTITY_NAME" "4 FSM " "Found entity 4: FSM" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534825140 ""} { "Info" "ISGN_ENTITY_NAME" "5 Datapath " "Found entity 5: Datapath" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534825140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534825140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fill.v 1 1 " "Found 1 design units, including 1 entities, in source file fill.v" { { "Info" "ISGN_ENTITY_NAME" "1 fill " "Found entity 1: fill" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534825140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534825140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topleft.v 1 1 " "Found 1 design units, including 1 entities, in source file topleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 topleft " "Found entity 1: topleft" {  } { { "topleft.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/topleft.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534825156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534825156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topright.v 1 1 " "Found 1 design units, including 1 entities, in source file topright.v" { { "Info" "ISGN_ENTITY_NAME" "1 topright " "Found entity 1: topright" {  } { { "topright.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/topright.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534825156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534825156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bottomleft.v 1 1 " "Found 1 design units, including 1 entities, in source file bottomleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 bottomleft " "Found entity 1: bottomleft" {  } { { "bottomleft.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/bottomleft.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534825156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534825156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bottomright.v 1 1 " "Found 1 design units, including 1 entities, in source file bottomright.v" { { "Info" "ISGN_ENTITY_NAME" "1 bottomright " "Found entity 1: bottomright" {  } { { "bottomright.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/bottomright.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534825156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534825156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectiontitle.v 1 1 " "Found 1 design units, including 1 entities, in source file selectiontitle.v" { { "Info" "ISGN_ENTITY_NAME" "1 selectionTitle " "Found entity 1: selectionTitle" {  } { { "selectionTitle.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/selectionTitle.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534825171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534825171 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fill " "Elaborating entity \"fill\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701534825203 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[3..1\] fill.v(26) " "Output port \"LEDR\[3..1\]\" at fill.v(26) has no driver" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701534825203 "|fill"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw draw:d1 " "Elaborating entity \"draw\" for hierarchy \"draw:d1\"" {  } { { "fill.v" "d1" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534825219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interpretCoords80x60 draw:d1\|interpretCoords80x60:iC1 " "Elaborating entity \"interpretCoords80x60\" for hierarchy \"draw:d1\|interpretCoords80x60:iC1\"" {  } { { "draw.v" "iC1" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534825219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interpretCoords160x60 draw:d1\|interpretCoords160x60:iC2 " "Elaborating entity \"interpretCoords160x60\" for hierarchy \"draw:d1\|interpretCoords160x60:iC2\"" {  } { { "draw.v" "iC2" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534825234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "topleft draw:d1\|topleft:IM1 " "Elaborating entity \"topleft\" for hierarchy \"draw:d1\|topleft:IM1\"" {  } { { "draw.v" "IM1" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534825250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram draw:d1\|topleft:IM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"draw:d1\|topleft:IM1\|altsyncram:altsyncram_component\"" {  } { { "topleft.v" "altsyncram_component" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/topleft.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534825312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw:d1\|topleft:IM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"draw:d1\|topleft:IM1\|altsyncram:altsyncram_component\"" {  } { { "topleft.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/topleft.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534825328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw:d1\|topleft:IM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"draw:d1\|topleft:IM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TL80x60.mif " "Parameter \"init_file\" = \"TL80x60.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4800 " "Parameter \"numwords_a\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825328 ""}  } { { "topleft.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/topleft.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701534825328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4fo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4fo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4fo1 " "Found entity 1: altsyncram_4fo1" {  } { { "db/altsyncram_4fo1.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altsyncram_4fo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534825375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534825375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4fo1 draw:d1\|topleft:IM1\|altsyncram:altsyncram_component\|altsyncram_4fo1:auto_generated " "Elaborating entity \"altsyncram_4fo1\" for hierarchy \"draw:d1\|topleft:IM1\|altsyncram:altsyncram_component\|altsyncram_4fo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534825375 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "TL80x60.mif " "Width of data items in \"TL80x60.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "C:/Users/abdul/Downloads/project241drawmodule/project241/TL80x60.mif" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/TL80x60.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1701534825375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bottomleft draw:d1\|bottomleft:IM2 " "Elaborating entity \"bottomleft\" for hierarchy \"draw:d1\|bottomleft:IM2\"" {  } { { "draw.v" "IM2" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534825484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram draw:d1\|bottomleft:IM2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"draw:d1\|bottomleft:IM2\|altsyncram:altsyncram_component\"" {  } { { "bottomleft.v" "altsyncram_component" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/bottomleft.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534825500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw:d1\|bottomleft:IM2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"draw:d1\|bottomleft:IM2\|altsyncram:altsyncram_component\"" {  } { { "bottomleft.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/bottomleft.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534825516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw:d1\|bottomleft:IM2\|altsyncram:altsyncram_component " "Instantiated megafunction \"draw:d1\|bottomleft:IM2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file BL80x60.mif " "Parameter \"init_file\" = \"BL80x60.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4800 " "Parameter \"numwords_a\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825516 ""}  } { { "bottomleft.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/bottomleft.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701534825516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ieo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ieo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ieo1 " "Found entity 1: altsyncram_ieo1" {  } { { "db/altsyncram_ieo1.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altsyncram_ieo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534825562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534825562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ieo1 draw:d1\|bottomleft:IM2\|altsyncram:altsyncram_component\|altsyncram_ieo1:auto_generated " "Elaborating entity \"altsyncram_ieo1\" for hierarchy \"draw:d1\|bottomleft:IM2\|altsyncram:altsyncram_component\|altsyncram_ieo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534825562 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "BL80x60.mif " "Width of data items in \"BL80x60.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "C:/Users/abdul/Downloads/project241drawmodule/project241/BL80x60.mif" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/BL80x60.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1701534825562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bottomright draw:d1\|bottomright:IM3 " "Elaborating entity \"bottomright\" for hierarchy \"draw:d1\|bottomright:IM3\"" {  } { { "draw.v" "IM3" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534825672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram draw:d1\|bottomright:IM3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"draw:d1\|bottomright:IM3\|altsyncram:altsyncram_component\"" {  } { { "bottomright.v" "altsyncram_component" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/bottomright.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534825688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw:d1\|bottomright:IM3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"draw:d1\|bottomright:IM3\|altsyncram:altsyncram_component\"" {  } { { "bottomright.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/bottomright.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534825703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw:d1\|bottomright:IM3\|altsyncram:altsyncram_component " "Instantiated megafunction \"draw:d1\|bottomright:IM3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file BR80x60.mif " "Parameter \"init_file\" = \"BR80x60.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4800 " "Parameter \"numwords_a\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825703 ""}  } { { "bottomright.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/bottomright.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701534825703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oeo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oeo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oeo1 " "Found entity 1: altsyncram_oeo1" {  } { { "db/altsyncram_oeo1.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altsyncram_oeo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534825750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534825750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oeo1 draw:d1\|bottomright:IM3\|altsyncram:altsyncram_component\|altsyncram_oeo1:auto_generated " "Elaborating entity \"altsyncram_oeo1\" for hierarchy \"draw:d1\|bottomright:IM3\|altsyncram:altsyncram_component\|altsyncram_oeo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534825750 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "BR80x60.mif " "Width of data items in \"BR80x60.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "C:/Users/abdul/Downloads/project241drawmodule/project241/BR80x60.mif" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/BR80x60.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1701534825750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "topright draw:d1\|topright:IM4 " "Elaborating entity \"topright\" for hierarchy \"draw:d1\|topright:IM4\"" {  } { { "draw.v" "IM4" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534825875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram draw:d1\|topright:IM4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"draw:d1\|topright:IM4\|altsyncram:altsyncram_component\"" {  } { { "topright.v" "altsyncram_component" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/topright.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534825875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw:d1\|topright:IM4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"draw:d1\|topright:IM4\|altsyncram:altsyncram_component\"" {  } { { "topright.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/topright.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534825891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw:d1\|topright:IM4\|altsyncram:altsyncram_component " "Instantiated megafunction \"draw:d1\|topright:IM4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TR80x60.mif " "Parameter \"init_file\" = \"TR80x60.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4800 " "Parameter \"numwords_a\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534825891 ""}  } { { "topright.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/topright.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701534825891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_afo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_afo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_afo1 " "Found entity 1: altsyncram_afo1" {  } { { "db/altsyncram_afo1.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altsyncram_afo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534825938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534825938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_afo1 draw:d1\|topright:IM4\|altsyncram:altsyncram_component\|altsyncram_afo1:auto_generated " "Elaborating entity \"altsyncram_afo1\" for hierarchy \"draw:d1\|topright:IM4\|altsyncram:altsyncram_component\|altsyncram_afo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534825938 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "TR80x60.mif " "Width of data items in \"TR80x60.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "C:/Users/abdul/Downloads/project241drawmodule/project241/TR80x60.mif" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/TR80x60.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1701534825938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selectionTitle draw:d1\|selectionTitle:IM5 " "Elaborating entity \"selectionTitle\" for hierarchy \"draw:d1\|selectionTitle:IM5\"" {  } { { "draw.v" "IM5" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534826047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram draw:d1\|selectionTitle:IM5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"draw:d1\|selectionTitle:IM5\|altsyncram:altsyncram_component\"" {  } { { "selectionTitle.v" "altsyncram_component" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/selectionTitle.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534826063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw:d1\|selectionTitle:IM5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"draw:d1\|selectionTitle:IM5\|altsyncram:altsyncram_component\"" {  } { { "selectionTitle.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/selectionTitle.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534826078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw:d1\|selectionTitle:IM5\|altsyncram:altsyncram_component " "Instantiated megafunction \"draw:d1\|selectionTitle:IM5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file selectiontitle.mif " "Parameter \"init_file\" = \"selectiontitle.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 9600 " "Parameter \"numwords_a\" = \"9600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826078 ""}  } { { "selectionTitle.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/selectionTitle.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701534826078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_adp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_adp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_adp1 " "Found entity 1: altsyncram_adp1" {  } { { "db/altsyncram_adp1.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altsyncram_adp1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534826125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534826125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_adp1 draw:d1\|selectionTitle:IM5\|altsyncram:altsyncram_component\|altsyncram_adp1:auto_generated " "Elaborating entity \"altsyncram_adp1\" for hierarchy \"draw:d1\|selectionTitle:IM5\|altsyncram:altsyncram_component\|altsyncram_adp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534826125 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "selectiontitle.mif " "Width of data items in \"selectiontitle.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "C:/Users/abdul/Downloads/project241drawmodule/project241/selectiontitle.mif" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/selectiontitle.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1701534826141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534826360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534826360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la draw:d1\|selectionTitle:IM5\|altsyncram:altsyncram_component\|altsyncram_adp1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"draw:d1\|selectionTitle:IM5\|altsyncram:altsyncram_component\|altsyncram_adp1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_adp1.tdf" "decode3" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altsyncram_adp1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534826360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534826407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534826407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a draw:d1\|selectionTitle:IM5\|altsyncram:altsyncram_component\|altsyncram_adp1:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"draw:d1\|selectionTitle:IM5\|altsyncram:altsyncram_component\|altsyncram_adp1:auto_generated\|decode_u0a:rden_decode\"" {  } { { "db/altsyncram_adp1.tdf" "rden_decode" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altsyncram_adp1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534826407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3hb " "Found entity 1: mux_3hb" {  } { { "db/mux_3hb.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/mux_3hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534826453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534826453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3hb draw:d1\|selectionTitle:IM5\|altsyncram:altsyncram_component\|altsyncram_adp1:auto_generated\|mux_3hb:mux2 " "Elaborating entity \"mux_3hb\" for hierarchy \"draw:d1\|selectionTitle:IM5\|altsyncram:altsyncram_component\|altsyncram_adp1:auto_generated\|mux_3hb:mux2\"" {  } { { "db/altsyncram_adp1.tdf" "mux2" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altsyncram_adp1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534826453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM draw:d1\|FSM:F0 " "Elaborating entity \"FSM\" for hierarchy \"draw:d1\|FSM:F0\"" {  } { { "draw.v" "F0" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534826485 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "draw.v(172) " "Verilog HDL Case Statement warning at draw.v(172): incomplete case statement has no default case item" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 172 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701534826485 "|fill|draw:d1|FSM:F0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "draw.v(172) " "Verilog HDL Case Statement information at draw.v(172): all case item expressions in this case statement are onehot" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 172 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701534826485 "|fill|draw:d1|FSM:F0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath draw:d1\|Datapath:D0 " "Elaborating entity \"Datapath\" for hierarchy \"draw:d1\|Datapath:D0\"" {  } { { "draw.v" "D0" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534826500 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 draw.v(274) " "Verilog HDL assignment warning at draw.v(274): truncated value with size 32 to match size of target (10)" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701534826500 "|fill|draw:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 draw.v(275) " "Verilog HDL assignment warning at draw.v(275): truncated value with size 32 to match size of target (9)" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701534826500 "|fill|draw:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 draw.v(282) " "Verilog HDL assignment warning at draw.v(282): truncated value with size 32 to match size of target (10)" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701534826500 "|fill|draw:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 draw.v(283) " "Verilog HDL assignment warning at draw.v(283): truncated value with size 32 to match size of target (9)" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701534826500 "|fill|draw:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 draw.v(288) " "Verilog HDL assignment warning at draw.v(288): truncated value with size 32 to match size of target (9)" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701534826500 "|fill|draw:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 draw.v(291) " "Verilog HDL assignment warning at draw.v(291): truncated value with size 32 to match size of target (10)" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701534826500 "|fill|draw:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 draw.v(299) " "Verilog HDL assignment warning at draw.v(299): truncated value with size 32 to match size of target (9)" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701534826500 "|fill|draw:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 draw.v(308) " "Verilog HDL assignment warning at draw.v(308): truncated value with size 32 to match size of target (9)" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701534826500 "|fill|draw:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 draw.v(313) " "Verilog HDL assignment warning at draw.v(313): truncated value with size 32 to match size of target (9)" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701534826500 "|fill|draw:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 draw.v(316) " "Verilog HDL assignment warning at draw.v(316): truncated value with size 32 to match size of target (10)" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701534826500 "|fill|draw:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 draw.v(323) " "Verilog HDL assignment warning at draw.v(323): truncated value with size 32 to match size of target (10)" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701534826500 "|fill|draw:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 draw.v(332) " "Verilog HDL assignment warning at draw.v(332): truncated value with size 32 to match size of target (10)" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701534826500 "|fill|draw:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 draw.v(338) " "Verilog HDL assignment warning at draw.v(338): truncated value with size 32 to match size of target (9)" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701534826500 "|fill|draw:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 draw.v(341) " "Verilog HDL assignment warning at draw.v(341): truncated value with size 32 to match size of target (10)" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701534826500 "|fill|draw:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 draw.v(363) " "Verilog HDL assignment warning at draw.v(363): truncated value with size 32 to match size of target (9)" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701534826500 "|fill|draw:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 draw.v(366) " "Verilog HDL assignment warning at draw.v(366): truncated value with size 32 to match size of target (10)" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701534826500 "|fill|draw:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 draw.v(374) " "Verilog HDL assignment warning at draw.v(374): truncated value with size 32 to match size of target (9)" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701534826500 "|fill|draw:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 draw.v(383) " "Verilog HDL assignment warning at draw.v(383): truncated value with size 32 to match size of target (9)" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701534826500 "|fill|draw:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 draw.v(388) " "Verilog HDL assignment warning at draw.v(388): truncated value with size 32 to match size of target (9)" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701534826500 "|fill|draw:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 draw.v(391) " "Verilog HDL assignment warning at draw.v(391): truncated value with size 32 to match size of target (10)" {  } { { "draw.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701534826500 "|fill|draw:d1|Datapath:D0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "fill.v" "VGA" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534826516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534826532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534826547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534826547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534826547 ""}  } { { "vga_adapter.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701534826547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iam1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iam1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iam1 " "Found entity 1: altsyncram_iam1" {  } { { "db/altsyncram_iam1.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altsyncram_iam1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534826641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534826641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iam1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_iam1:auto_generated " "Elaborating entity \"altsyncram_iam1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_iam1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534826641 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "black.mif " "Width of data items in \"black.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "C:/Users/abdul/Downloads/project241drawmodule/project241/black.mif" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/black.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1701534826657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/decode_nma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534827673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534827673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_iam1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_iam1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_iam1.tdf" "decode2" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altsyncram_iam1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534827673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/decode_g2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534827720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534827720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_iam1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_iam1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_iam1.tdf" "rden_decode_b" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altsyncram_iam1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534827720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lib " "Found entity 1: mux_lib" {  } { { "db/mux_lib.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/mux_lib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534827767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534827767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lib vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_iam1:auto_generated\|mux_lib:mux3 " "Elaborating entity \"mux_lib\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_iam1:auto_generated\|mux_lib:mux3\"" {  } { { "db/altsyncram_iam1.tdf" "mux3" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altsyncram_iam1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534827782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534827954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534827985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534828001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534828001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534828001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534828001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534828001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534828001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534828001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534828001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534828001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534828001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534828001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534828001 ""}  } { { "vga_pll.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701534828001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534828048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534828048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534828048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534828063 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701534828704 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701534828876 "|fill|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701534828876 "|fill|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701534828876 "|fill|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701534828876 "|fill|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701534828876 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701534828970 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701534829220 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701534829674 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534829674 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1701534829721 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1701534829721 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701534829846 "|fill|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701534829846 "|fill|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701534829846 "|fill|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701534829846 "|fill|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701534829846 "|fill|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701534829846 "|fill|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701534829846 "|fill|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701534829846 "|fill|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701534829846 "|fill|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701534829846 "|fill|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701534829846 "|fill|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701534829846 "|fill|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701534829846 "|fill|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701534829846 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "767 " "Implemented 767 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701534829846 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701534829846 ""} { "Info" "ICUT_CUT_TM_LCELLS" "334 " "Implemented 334 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701534829846 ""} { "Info" "ICUT_CUT_TM_RAMS" "384 " "Implemented 384 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701534829846 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1701534829846 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701534829846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701534829861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 11:33:49 2023 " "Processing ended: Sat Dec 02 11:33:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701534829861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701534829861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701534829861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534829861 ""}
