{
	"finish__design__instance__count__class:antenna_cell": 10,
	"finish__design__instance__area__class:antenna_cell": 56.448,
	"finish__design__instance__count__class:buffer": 5,
	"finish__design__instance__area__class:buffer": 366.912,
	"finish__design__instance__count__class:clock_buffer": 7,
	"finish__design__instance__area__class:clock_buffer": 1089.45,
	"finish__design__instance__count__class:timing_repair_buffer": 31,
	"finish__design__instance__area__class:timing_repair_buffer": 1382.98,
	"finish__design__instance__count__class:inverter": 19,
	"finish__design__instance__area__class:inverter": 355.622,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 50.8032,
	"finish__design__instance__count__class:sequential_cell": 52,
	"finish__design__instance__area__class:sequential_cell": 4990,
	"finish__design__instance__count__class:multi_input_combinational_cell": 134,
	"finish__design__instance__area__class:multi_input_combinational_cell": 6680.62,
	"finish__design__instance__count": 259,
	"finish__design__instance__area": 14972.8,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 6.74616,
	"finish__clock__skew__setup": 0.0123315,
	"finish__clock__skew__hold": 0.0123315,
	"finish__timing__drv__max_slew_limit": 0.79612,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.94843,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0333415,
	"finish__power__switching__total": 0.0160522,
	"finish__power__leakage__total": 1.18673e-06,
	"finish__power__total": 0.0493949,
	"finish__design__io": 31,
	"finish__design__die__area": 2.13649e+06,
	"finish__design__core__area": 2.11829e+06,
	"finish__design__instance__count": 2865,
	"finish__design__instance__area": 29683.2,
	"finish__design__instance__count__stdcell": 2865,
	"finish__design__instance__area__stdcell": 29683.2,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0140128,
	"finish__design__instance__utilization__stdcell": 0.0140128,
	"finish__design__rows": 288,
	"finish__design__rows:GF018hv5v_green_sc9": 288,
	"finish__design__sites": 750528,
	"finish__design__sites:GF018hv5v_green_sc9": 750528,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}