EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# +3V3
#
DEF +3V3 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "+3V3" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# GND
#
DEF GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# R
#
DEF R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 R_*
 R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# STM32F100R4Tx
#
DEF STM32F100R4Tx U 0 40 Y Y 1 L N
F0 "U" -1900 1925 50 H V L BNN
F1 "STM32F100R4Tx" 1900 1925 50 H V R BNN
F2 "LQFP64" 1900 1875 50 H I R TNN
F3 "" 0 0 50 H I C CNN
ALIAS STM32F100R6Tx
DRAW
S -1900 -1900 1900 1900 0 1 10 f
X VBAT 1 -2000 1200 100 R 50 50 1 1 W
X PC13/RTC_OUT/RTC_TAMPER 2 -2000 -1400 100 R 50 50 1 1 B
X PC14/RCC_OSC32_IN 3 -2000 -1500 100 R 50 50 1 1 B
X PC15/ADC1_EXTI15/RCC_OSC32_OUT 4 -2000 -1600 100 R 50 50 1 1 B
X PD0/RCC_OSC_IN 5 -2000 300 100 R 50 50 1 1 I
X PD1/RCC_OSC_OUT 6 -2000 200 100 R 50 50 1 1 I
X NRST 7 -2000 1600 100 R 50 50 1 1 I
X PC0/ADC1_IN10 8 -2000 -100 100 R 50 50 1 1 B
X PC1/ADC1_IN11 9 -2000 -200 100 R 50 50 1 1 B
X PC2/ADC1_IN12 10 -2000 -300 100 R 50 50 1 1 B
X ADC1_IN4/DAC_OUT1/SPI1_NSS/USART2_CK/PA4 20 2000 1200 100 L 50 50 1 1 B
X ADC1_EXTI11/TIM2_CH4/PB11 30 2000 -1200 100 L 50 50 1 1 B
X PC9/DAC_EXTI9/TIM3_CH4 40 -2000 -1000 100 R 50 50 1 1 B
X ADC1_EXTI15/SPI1_NSS/SYS_JTDI/TIM2_CH1/TIM2_ETR/PA15 50 2000 100 100 L 50 50 1 1 B
X BOOT0 60 -2000 1400 100 R 50 50 1 1 I
X PC3/ADC1_IN13 11 -2000 -400 100 R 50 50 1 1 B
X ADC1_IN5/DAC_OUT2/SPI1_SCK/PA5 21 2000 1100 100 L 50 50 1 1 B
X VSS 31 -100 -2000 100 U 50 50 1 1 W
X RCC_MCO/TIM1_CH1/USART1_CK/PA8 41 2000 800 100 L 50 50 1 1 B
X PC10 51 -2000 -1100 100 R 50 50 1 1 B
X CEC/I2C1_SCL/TIM16_CH1/PB8 61 2000 -900 100 L 50 50 1 1 B
X VSSA 12 200 -2000 100 U 50 50 1 1 W
X ADC1_IN6/SPI1_MISO/TIM16_CH1/TIM1_BKIN/TIM3_CH1/PA6 22 2000 1000 100 L 50 50 1 1 B
X VDD 32 -100 2000 100 D 50 50 1 1 W
X DAC_EXTI9/TIM15_BKIN/TIM1_CH2/USART1_TX/PA9 42 2000 700 100 L 50 50 1 1 B
X PC11/ADC1_EXTI11 52 -2000 -1200 100 R 50 50 1 1 B
X DAC_EXTI9/I2C1_SDA/TIM17_CH1/PB9 62 2000 -1000 100 L 50 50 1 1 B
X VDDA 13 200 2000 100 D 50 50 1 1 W
X ADC1_IN7/SPI1_MOSI/TIM17_CH1/TIM1_CH1N/TIM3_CH2/PA7 23 2000 900 100 L 50 50 1 1 B
X TIM1_BKIN/PB12 33 2000 -1300 100 L 50 50 1 1 B
X TIM17_BKIN/TIM1_CH3/USART1_RX/PA10 43 2000 600 100 L 50 50 1 1 B
X PC12 53 -2000 -1300 100 R 50 50 1 1 B
X VSS 63 100 -2000 100 U 50 50 1 1 W
X ADC1_IN0/SYS_WKUP/TIM2_CH1/TIM2_ETR/USART2_CTS/PA0 14 2000 1600 100 L 50 50 1 1 B
X PC4/ADC1_IN14 24 -2000 -500 100 R 50 50 1 1 B
X TIM1_CH1N/PB13 34 2000 -1400 100 L 50 50 1 1 B
X ADC1_EXTI11/TIM1_CH4/USART1_CTS/PA11 44 2000 500 100 L 50 50 1 1 B
X PD2/TIM3_ETR 54 -2000 100 100 R 50 50 1 1 B
X VDD 64 100 2000 100 D 50 50 1 1 W
X ADC1_IN1/TIM2_CH2/USART2_RTS/PA1 15 2000 1500 100 L 50 50 1 1 B
X PC5/ADC1_IN15 25 -2000 -600 100 R 50 50 1 1 B
X TIM15_CH1/TIM1_CH2N/PB14 35 2000 -1500 100 L 50 50 1 1 B
X TIM1_ETR/USART1_RTS/PA12 45 2000 400 100 L 50 50 1 1 B
X SPI1_SCK/SYS_JTDO-TRACESWO/TIM2_CH2/PB3 55 2000 -400 100 L 50 50 1 1 B
X ADC1_IN2/TIM15_CH1/TIM2_CH3/USART2_TX/PA2 16 2000 1400 100 L 50 50 1 1 B
X ADC1_IN8/TIM1_CH2N/TIM3_CH3/PB0 26 2000 -100 100 L 50 50 1 1 B
X ADC1_EXTI15/TIM15_CH1N/TIM15_CH2/TIM1_CH3N/PB15 36 2000 -1600 100 L 50 50 1 1 B
X SYS_JTMS-SWDIO/PA13 46 2000 300 100 L 50 50 1 1 B
X SPI1_MISO/SYS_NJTRST/TIM3_CH1/PB4 56 2000 -500 100 L 50 50 1 1 B
X ADC1_IN3/TIM15_CH2/TIM2_CH4/USART2_RX/PA3 17 2000 1300 100 L 50 50 1 1 B
X ADC1_IN9/TIM1_CH3N/TIM3_CH4/PB1 27 2000 -200 100 L 50 50 1 1 B
X PC6/TIM3_CH1 37 -2000 -700 100 R 50 50 1 1 B
X VSS 47 0 -2000 100 U 50 50 1 1 W
X I2C1_SMBA/SPI1_MOSI/TIM16_BKIN/TIM3_CH2/PB5 57 2000 -600 100 L 50 50 1 1 B
X VSS 18 -200 -2000 100 U 50 50 1 1 W
X BOOT1/PB2 28 2000 -300 100 L 50 50 1 1 B
X PC7/TIM3_CH2 38 -2000 -800 100 R 50 50 1 1 B
X VDD 48 0 2000 100 D 50 50 1 1 W
X I2C1_SCL/TIM16_CH1N/USART1_TX/PB6 58 2000 -700 100 L 50 50 1 1 B
X VDD 19 -200 2000 100 D 50 50 1 1 W
X CEC/TIM2_CH3/PB10 29 2000 -1100 100 L 50 50 1 1 B
X PC8/TIM3_CH3 39 -2000 -900 100 R 50 50 1 1 B
X SYS_JTCK-SWCLK/PA14 49 2000 200 100 L 50 50 1 1 B
X I2C1_SDA/TIM17_CH1N/USART1_RX/PB7 59 2000 -800 100 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
