---
layout : single
title: "[Verilog] Arithmetic Core (w/Testbench)"
categories: 
  - Universal NPU-CNN Accelarator
toc: true
toc_sticky: true
use_math: true
---

Arithmetic Core 모듈 설계 및 검증을 위한 테스트벤치 작성    

## 0. Atrithmetic Core Module    

```verilog
module arithmetic_core_mod (in, weight, bias, bound_level, step, en,
                            en_relu, en_mp, 
                            out, out_en,
                            clk, reset);
    parameter cell_bit = 8;
    parameter N_cell = 9;
    parameter biasport = 16;
    parameter outport = 8;

    input clk, reset;



    ////////////////////////////////////
    // Processing Element
    // → Convolution Computation
    ////////////////////////////////////

    input [cell_bit*N_cell-1:0] in;
    input [cell_bit*N_cell-1:0] weight;
    input signed [biasport-1:0] bias;
    input [2:0] bound_level;
    input [2:0] step;
    input en;

    wire signed [outport-1:0] out_pe;
    wire out_en_pe;

    PE_m P0(in, weight, bias, bound_level, step, en, out_pe, out_en_pe, clk, reset);



    ////////////////////////////////////
    // ReLU & Maxpooling Enable Signal
    // → clk+2 with D-Flip Flop
    ////////////////////////////////////

    input en_relu, en_mp;

    wire en_relu_d, en_relu_d2;

    D_FF1 D_en_relu0(en_relu, en_relu_d, clk, reset);
    D_FF1 D_en_relu1(en_relu_d, en_relu_d2, clk, reset);

    wire en_mp_d, en_mp_d2;

    D_FF1 D_en_mp0(en_mp, en_mp_d, clk, reset);
    D_FF1 D_en_mp1(en_mp_d, en_mp_d2, clk, reset);



    ////////////////////////////////////
    // ReLU : Activation Function
    ////////////////////////////////////

    wire signed [outport-1:0] out_relu;
    relu r0(out_pe, en_relu_d2, out_relu);



    ////////////////////////////////////
    // Maxpooling 
    ////////////////////////////////////

    output signed [outport-1:0] out;
    output out_en;

    maxpooling m0(out_relu, out_en_pe, en_mp_d2, out, out_en, clk, reset);

endmodule
```

<div align="left">
    <strong>RTL Schematic</strong>
  <img src="/assets/images/npu/111.png" width="100%" height="100%" alt=""/>
  <p><em></em></p>
</div>
{: .notice} 

- **arithmetic_core_mod (Arithmetic Core Module)**  
  - CNN 처리 파이프라인의 핵심 연산 모듈로, Convolution, ReLU, Max pooling 단계를 처리  
  - 입력 feature map과 filter weight를 사용하여 Conv 연산을 수행하고, 활성화 함수와 pooling 처리를 수행  
  - 파이프라인 구조로 각 단계의 timing closure를 확보  

  - **데이터 처리 과정**  
    - **1단계: 입력**  
      - 입력 feature map (3x3, 총 9개, 8비트씩): `in`  
      - filter weight (3x3, 총 9개, 8비트씩): `weight`  
      - bias (16비트 signed), clipping 단계(`bound_level`), 누적합산 단계(`step`)  
      - 제어 신호:  
        - `en`: 연산 활성화  
        - `en_relu`: ReLU 활성화  
        - `en_mp`: max pooling 활성화  
        - `clk`, `reset`: 동작 클럭 및 리셋  

    - **2단계: convolution (PE_m)**  
      - 입력 feature map과 filter weight의 곱셈 및 누적합산을 수행  
      - bias와 clipping 처리  
      - 결과: convolution 결과 (`out_pe`)와 출력 유효 신호(`out_en_pe`)  

    - **3단계: ReLU 처리**  
      - ReLU 활성화 신호(`en_relu`)를 2클럭 pipeline 처리  
      - `en_relu=1`일 경우 convolution 결과의 음수 값을 0으로 변환  
      - ReLU 결과: `out_relu`  

    - **4단계: Max Pooling 처리**  
      - max pooling 활성화 신호(`en_mp`)를 2클럭 pipeline 처리  
      - pooling window (2x2)에서 최댓값을 선택하여 출력  
      - bypass 모드 (`en_mp=0`)일 경우, 입력값을 그대로 출력  
      - 최종 출력값: `out`  
      - 최종 출력 유효 신호: `out_en`  

    - **5단계: 출력**  
      - 최종 처리 결과(`out`)는 pooling 처리 결과 또는 bypass 결과  
      - 클럭 및 리셋 신호로 전체 연산이 안정적으로 동작  

&nbsp;

## 1. Arithmetic Core Testbench   
### 1-1. ReLU & Maxpooling 

```verilog
`timescale 1ns/10ps

module tb_ac_1;

	reg clk, reset;

    reg [8*9-1:0] mat_in [0:63];        
	reg [8*9-1:0] in;
    
    reg signed [8-1:0] weight[0:8];     // 3x3 Filter
    wire [8*9-1:0] weightin;
    assign weightin = {weight[0], weight[1], weight[2], weight[3], weight[4], weight[5], weight[6], weight[7], weight[8]}; 

    reg signed [16-1:0] bias;
    reg [2:0] bound_level;
    reg [2:0] step;
    reg en, en_relu, en_mp;

    wire out_en;
	wire signed [8-1:0] out;
	
    arithmetic_core_mod A0 (in, weightin, bias, bound_level, step, en,
                            en_relu, en_mp, 
                            out, out_en,
                            clk, reset);
    
    reg signed [8-1:0] mat_out [0:15];
    reg signed [8-1:0] p_out;

	
	initial
	begin
		clk <= 1;
		reset <= 0;
        en_relu <= 0;
        en_mp <= 0;
		en <= 0;

		#12 reset <= 1;
        #8
        #10
		#1  bias <= 16'b0000_0000_0000_0000;
            en_relu <= 1;           // Enable ReLU
            en_mp <= 1;             // Enable Maxpooling
            bound_level <= 3'b000;
            step <= 3'b000;
	end
	
	always #5 clk <= ~clk;

	
    integer i=0, j=0;

	initial
	begin		
		$readmemh("C://MY/Vivado/UniNPU/UniNPU.srcs/data/input_pe.txt", mat_in);
		$readmemh("C://MY/Vivado/UniNPU/UniNPU.srcs/data/input_pe_wi.txt", weight);
		begin
			
			#(31);
			for (i=0; i<64; i=i+1)
			begin
				in <= mat_in[i];
				en <= 1;
				#(10);
			end
            en <= 0;    // Disable after Input
		end
	end

	
	integer err = 0, err1 = 0;
	initial
	begin		
		$readmemh("C://MY/Vivado/UniNPU/UniNPU.srcs/data/output_ac.txt", mat_out);
		begin
			#(60); 
			for (j=0; j<16; j=j+1)
			begin
                p_out = mat_out[j];
                #(39);
				if (out_en != 1) err = err + 1;  // Computation Fail error
				if (out != p_out) err = err + 1; // Output Exact match error
				if (out - p_out > 'sd1 | out - p_out < -'sd1) err1 = err1 + 1;  // ±1 Differenece Error    
				#(1);
			end
		end

	end

endmodule
```

<div align="left">
    <strong>Simulaton : ReLU & Maxpooling Comparison</strong>
  <img src="/assets/images/npu/112.png" width="100%" height="100%" alt=""/>
  <p><em></em></p>
</div>
{: .notice} 

&nbsp;

### 1-2. ReLU & Bypass mode    

```verilog
`timescale 1ns/10ps

module tb_ac_2;

	reg clk, reset;

    reg [8*9-1:0] mat_in [0:63];        
	reg [8*9-1:0] in;
    
    reg signed [8-1:0] weight[0:8];     // 3x3 Filter
    wire [8*9-1:0] weightin;
    assign weightin = {weight[0], weight[1], weight[2], weight[3], weight[4], weight[5], weight[6], weight[7], weight[8]}; 

    reg signed [16-1:0] bias;
    reg [2:0] bound_level;
    reg [2:0] step;
    reg en, en_relu, en_mp;

    wire out_en;
	wire signed [8-1:0] out;
	
    arithmetic_core_mod A0 (in, weightin, bias, bound_level, step, en,
                            en_relu, en_mp, 
                            out, out_en,
                            clk, reset);
    
    reg signed [8-1:0] mat_out [0:63];
    reg signed [8-1:0] p_out;

	
	initial
	begin
		clk <= 1;
		reset <= 0;
        en_relu <= 0;
        en_mp <= 0;
		en <= 0;

		#12 reset <= 1;
        #8
        #10
		#1  bias <= 16'b0000_0000_0000_0000;
            en_relu <= 1;           // Enable ReLU
            en_mp <= 0;             // Disable Maxpooling, bypass mode
            bound_level <= 3'b000;
            step <= 3'b000;
	end
	
	always #5 clk <= ~clk;

	
    integer i=0, j=0;

	initial
	begin		
		$readmemh("C://MY/Vivado/UniNPU/UniNPU.srcs/data/input_pe.txt", mat_in);
		$readmemh("C://MY/Vivado/UniNPU/UniNPU.srcs/data/input_pe_wi.txt", weight);
		begin
			
			#(31);
			for (i=0; i<64; i=i+1)
			begin
				in <= mat_in[i];
				en <= 1;
				#(10);
			end
            en <= 0;    // Disable after Input
		end
	end

	
	integer err = 0, err1 = 0;
	initial
	begin		
		$readmemh("C://MY/Vivado/UniNPU/UniNPU.srcs/data/output_ac1.txt", mat_out);
		begin
			#(60); 
			for (j=0; j<64; j=j+1)
			begin
                p_out = mat_out[j];
                #(9);
				if (out_en != 1) err = err + 1;  // Computation Fail error
				if (out != p_out) err = err + 1; // Output Exact match error
				if (out - p_out > 'sd1 | out - p_out < -'sd1) err1 = err1 + 1;  // ±1 Differenece Error    
				#(1);
			end
		end

	end

endmodule
```

<div align="left">
    <strong>Simulaton : ReLU & Bypass Comparison</strong>
  <img src="/assets/images/npu/113.png" width="100%" height="100%" alt=""/>
  <p><em></em></p>
</div>
{: .notice} 

&nbsp;

### 1-3. ReLU & Maxpooling & Multi-clk Accumualation

```verilog
`timescale 1ns/10ps

module tb_ac_3;

	reg clk, reset;

    reg [8*9-1:0] mat_in [0:63];        
	reg [8*9-1:0] in;
    
    reg signed [8-1:0] weight[0:8];     // 3x3 Filter
    wire [8*9-1:0] weightin;
    assign weightin = {weight[0], weight[1], weight[2], weight[3], weight[4], weight[5], weight[6], weight[7], weight[8]}; 

    reg signed [16-1:0] bias;
    reg [2:0] bound_level;
    reg [2:0] step;
    reg en, en_relu, en_mp;

    wire out_en;
	wire signed [8-1:0] out;
	
    arithmetic_core_mod A0 (in, weightin, bias, bound_level, step, en,
                            en_relu, en_mp, 
                            out, out_en,
                            clk, reset);
    
    reg signed [8-1:0] mat_out [0:7];
    reg signed [8-1:0] p_out;

	
	initial
	begin
		clk <= 1;
		reset <= 0;
        en_relu <= 0;
        en_mp <= 0;
		en <= 0;

		#12 reset <= 1;
        #8
        #10
		#1  bias <= 16'b0000_0000_0000_0000;
            en_relu <= 1;           // Enable ReLU
            en_mp <= 1;             // Enable Maxpooling
            bound_level <= 3'b000;  
            step <= 3'b001;         // Multi-clk Acuumulation
	end
	
	always #5 clk <= ~clk;

	
    integer i=0, j=0;

	initial
	begin		
		$readmemh("C://MY/Vivado/UniNPU/UniNPU.srcs/data/input_pe.txt", mat_in);
		$readmemh("C://MY/Vivado/UniNPU/UniNPU.srcs/data/input_pe_wi.txt", weight);
		begin
			
			#(31);
			for (i=0; i<64; i=i+1)
			begin
				in <= mat_in[i];
				en <= 1;
				#(10);
			end
            en <= 0;    // Disable after Input
		end
	end

	
	integer err = 0, err1 = 0;
	initial
	begin		
		$readmemh("C://MY/Vivado/UniNPU/UniNPU.srcs/data/output_ac2.txt", mat_out);
		begin
			#(60); 
			for (j=0; j<8; j=j+1)
			begin
                p_out = mat_out[j];
                #(79);
				if (out_en != 1) err = err + 1;  // Computation Fail error
				if (out != p_out) err = err + 1; // Output Exact match error
				if (out - p_out > 'sd1 | out - p_out < -'sd1) err1 = err1 + 1;  // ±1 Differenece Error    
				#(1);
			end
		end

	end

endmodule
```

<div align="left">
    <strong>Simulaton : ReLU & Maxpooling & Multi-clk Comparison</strong>
  <img src="/assets/images/npu/114.png" width="100%" height="100%" alt=""/>
  <p><em></em></p>
</div>
{: .notice} 

&nbsp;


