`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB
// Engineer: Huang Yifan (hyf15@mail.ustc.edu.cn)
// 
// Design Name: RV32I Core
// Module Name: Control Signal Seg Reg
// Tool Versions: Vivado 2017.4.1
// Description: Control signal seg reg for ID\EX
// 
//////////////////////////////////////////////////////////////////////////////////


//  åŠŸèƒ½è¯´æ˜
    // ID\EXçš„æ§åˆ¶ä¿¡å·æ®µå¯„å­˜å™?
// è¾“å…¥
    // clk                  æ—¶é’Ÿä¿¡å·
    // jalr_ID              jalrè·³è½¬æŒ‡ä»¤
    // ALU_func_ID          ALUæ‰§è¡Œçš„è¿ç®—ç±»å?
    // br_type_ID           branchçš„åˆ¤æ–­æ¡ä»¶ï¼Œå¯ä»¥æ˜¯ä¸è¿›è¡Œbranch
    // load_npc_ID          å†™å›å¯„å­˜å™¨çš„å€¼çš„æ¥æºï¼ˆPCæˆ–è?…ALUè®¡ç®—ç»“æœï¼?
    // wb_select_ID         å†™å›å¯„å­˜å™¨çš„å€¼çš„æ¥æºï¼ˆCacheå†…å®¹æˆ–è?…ALUè®¡ç®—ç»“æœï¼?
    // load_type_ID         loadç±»å‹
    // src_reg_en_ID        æŒ‡ä»¤ä¸­src regçš„åœ°å?æ˜¯å¦æœ‰æ•ˆ
    // reg_write_en_ID      é€šç”¨å¯„å­˜å™¨å†™ä½¿èƒ½
    // cache_write_en_ID    æŒ‰å­—èŠ‚å†™å…¥data cache
    // alu_src1_ID          aluæ“ä½œæ•?1æ¥æºï¼Œalu_src1 == 0è¡¨ç¤ºæ¥è‡ªreg1ï¼Œalu_src1 == 1è¡¨ç¤ºæ¥è‡ªPC
    // alu_src2_ID          aluæ“ä½œæ•?2æ¥æºï¼Œalu_src2 == 2â€™b00è¡¨ç¤ºæ¥è‡ªreg2ï¼Œalu_src2 == 2'b01è¡¨ç¤ºæ¥è‡ªreg2åœ°å€ï¼Œalu_src2 == 2'b10è¡¨ç¤ºæ¥è‡ªç«‹å³æ•?
    // bubbleE              EXé˜¶æ®µçš„bubbleä¿¡å·
    // flushE               EXé˜¶æ®µçš„flushä¿¡å·
// è¾“å‡º
    // jalr_EX              ä¼ ç»™ä¸‹ä¸€æµæ°´æ®µçš„jalrè·³è½¬æŒ‡ä»¤
    // ALU_func_EX          ä¼ ç»™ä¸‹ä¸€æµæ°´æ®µçš„ALUæ‰§è¡Œçš„è¿ç®—ç±»å?
    // br_type_EX           ä¼ ç»™ä¸‹ä¸€æµæ°´æ®µçš„branchçš„åˆ¤æ–­æ¡ä»¶ï¼Œå¯ä»¥æ˜¯ä¸è¿›è¡Œbranch
    // load_npc_EX          ä¼ ç»™ä¸‹ä¸€æµæ°´æ®µçš„å†™å›å¯„å­˜å™¨çš„å€¼çš„æ¥æºï¼ˆPCæˆ–è?…ALUè®¡ç®—ç»“æœï¼?
    // wb_select_EX         ä¼ ç»™ä¸‹ä¸€æµæ°´æ®µçš„å†™å›å¯„å­˜å™¨çš„å€¼çš„æ¥æºï¼ˆCacheå†…å®¹æˆ–è?…ALUè®¡ç®—ç»“æœï¼?
    // load_type_EX         ä¼ ç»™ä¸‹ä¸€æµæ°´æ®µçš„loadç±»å‹
    // src_reg_en_EX        ä¼ ç»™ä¸‹ä¸€æµæ°´æ®µçš„æŒ‡ä»¤ä¸­src regçš„åœ°å?æ˜¯å¦æœ‰æ•ˆ
    // reg_write_en_EX      ä¼ ç»™ä¸‹ä¸€æµæ°´æ®µçš„é€šç”¨å¯„å­˜å™¨å†™ä½¿èƒ½
    // cache_write_en_EX    ä¼ ç»™ä¸‹ä¸€æµæ°´æ®µçš„æŒ‰å­—èŠ‚å†™å…¥data cache
    // alu_src1_EX          ä¼ ç»™ä¸‹ä¸€æµæ°´æ®µçš„aluæ“ä½œæ•?1æ¥æº
    // alu_src2_EX          ä¼ ç»™ä¸‹ä¸€æµæ°´æ®µçš„aluæ“ä½œæ•?2æ¥æº

// å®éªŒè¦æ±‚  
    // æ— éœ€ä¿®æ”¹




module Ctrl_EX(
    input wire clk, bubbleE, flushE,
    input wire jalr_ID,
    input wire [3:0] ALU_func_ID,
    input wire [2:0] br_type_ID,
    input wire load_npc_ID,
    input wire wb_select_ID,
    input wire [2:0] load_type_ID,
    input wire reg_write_en_ID,
    input wire [3:0] cache_write_en_ID,
    input wire op1_src_ID, op2_src_ID, 
    output reg jalr_EX,
    output reg [3:0] ALU_func_EX,
    output reg [2:0] br_type_EX,
    output reg load_npc_EX,
    output reg wb_select_EX,
    output reg [2:0] load_type_EX,
    output reg reg_write_en_EX,
    output reg [3:0] cache_write_en_EX,
    output reg op1_src_EX, op2_src_EX
    );

    initial 
    begin
        jalr_EX = 0;
        ALU_func_EX = 4'h0;
        br_type_EX = 3'h0;
        load_npc_EX = 0;
        wb_select_EX = 0;
        load_type_EX = 2'h0;
        reg_write_en_EX = 0;
        cache_write_en_EX = 3'h0;
        op1_src_EX = 0;
        op2_src_EX = 0;
        
    end
    
    always@(posedge clk)
        if (!bubbleE) 
        begin
            if (flushE)
            begin
                jalr_EX <= 0;
                ALU_func_EX <= 4'h0;
                br_type_EX <= 3'h0;
                load_npc_EX <= 0;
                wb_select_EX <= 0;
                load_type_EX <= 2'h0;
                reg_write_en_EX <= 0;
                cache_write_en_EX <= 3'h0;
                op1_src_EX <= 0;
                op2_src_EX <= 0;
            end
            else
            begin
                jalr_EX <= jalr_ID;
                ALU_func_EX <= ALU_func_ID;
                br_type_EX <= br_type_ID;
                load_npc_EX <= load_npc_ID;
                wb_select_EX <= wb_select_ID;
                load_type_EX <= load_type_ID;
                reg_write_en_EX <= reg_write_en_ID;
                cache_write_en_EX <= cache_write_en_ID;
                op1_src_EX <= op1_src_ID;
                op2_src_EX <= op2_src_ID;
            end
        end
    
endmodule