<stg><name>decrypt</name>


<trans_list>

<trans id="663" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="5" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="9" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="12" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="13" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="14" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="16" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="17" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
<literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="17" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
<literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="18" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="19" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="20" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="24" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="25" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="26" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="27" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="39" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="40" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="42" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="43" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="44" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="45" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="47" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="48" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %CipherText) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %PlainText) nounwind, !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @decrypt_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="64">
<![CDATA[
:3  %StateArray = alloca [16 x i8], align 1

]]></Node>
<StgValue><ssdm name="StateArray"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %StateArray_addr = getelementptr [16 x i8]* %StateArray, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="StateArray_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %StateArray_addr_1 = getelementptr [16 x i8]* %StateArray, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="StateArray_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %StateArray_addr_2 = getelementptr [16 x i8]* %StateArray, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="StateArray_addr_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %StateArray_addr_3 = getelementptr [16 x i8]* %StateArray, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="StateArray_addr_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %StateArray_addr_4 = getelementptr [16 x i8]* %StateArray, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="StateArray_addr_4"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %StateArray_addr_5 = getelementptr [16 x i8]* %StateArray, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="StateArray_addr_5"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %StateArray_addr_6 = getelementptr [16 x i8]* %StateArray, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="StateArray_addr_6"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %StateArray_addr_7 = getelementptr [16 x i8]* %StateArray, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="StateArray_addr_7"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %StateArray_addr_8 = getelementptr [16 x i8]* %StateArray, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="StateArray_addr_8"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %StateArray_addr_9 = getelementptr [16 x i8]* %StateArray, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="StateArray_addr_9"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %StateArray_addr_10 = getelementptr [16 x i8]* %StateArray, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="StateArray_addr_10"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %StateArray_addr_11 = getelementptr [16 x i8]* %StateArray, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="StateArray_addr_11"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
:16  %ExpandedKey = alloca [176 x i8], align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
:17  %StateArrayTmp = alloca [16 x i8], align 1

]]></Node>
<StgValue><ssdm name="StateArrayTmp"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln66"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:19  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([16 x i8]* %CipherText, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface([16 x i8]* %CipherText, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln67"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:21  %empty_3 = call i32 (...)* @_ssdm_op_SpecMemCore([16 x i8]* %PlainText, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecInterface([16 x i8]* %PlainText, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln68"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %.loopexit22

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit22:0  %i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit22.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit22:1  %icmp_ln85 = icmp eq i3 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit22:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit22:3  %i = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit22:4  br i1 %icmp_ln85, label %.preheader13.preheader, label %.preheader14.preheader

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader14.preheader:0  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="5">
<![CDATA[
.preheader14.preheader:1  %zext_ln86 = zext i5 %tmp to i6

]]></Node>
<StgValue><ssdm name="zext_ln86"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:2  br label %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader14:0  %j_0 = phi i3 [ %j, %1 ], [ 0, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader14:1  %icmp_ln86 = icmp eq i3 %j_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader14:3  %j = add i3 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:4  br i1 %icmp_ln86, label %.loopexit22.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln87 = zext i3 %j_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln87 = add i6 %zext_ln86, %zext_ln87

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln87_1 = zext i6 %add_ln87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln87_1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %Key1_addr = getelementptr [16 x i8]* @Key1, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="Key1_addr"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="4">
<![CDATA[
:5  %Key1_load = load i8* %Key1_addr, align 1

]]></Node>
<StgValue><ssdm name="Key1_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.loopexit22.loopexit:0  br label %.loopexit22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %ExpandedKey_addr_4 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_4"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="4">
<![CDATA[
:5  %Key1_load = load i8* %Key1_addr, align 1

]]></Node>
<StgValue><ssdm name="Key1_load"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  store i8 %Key1_load, i8* %ExpandedKey_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader13:0  %i1_0 = phi i4 [ %i_9, %5 ], [ 1, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13:1  %icmp_ln92 = icmp eq i4 %i1_0, -5

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:3  br i1 %icmp_ln92, label %.preheader12.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %add_ln94 = add i4 %i1_0, -1

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:2  %tmp_1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %add_ln94, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %or_ln94_1 = or i8 %tmp_1, 7

]]></Node>
<StgValue><ssdm name="or_ln94_1"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:6  %tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %or_ln94_1)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %ExpandedKey_addr = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %or_ln95 = or i8 %tmp_1, 11

]]></Node>
<StgValue><ssdm name="or_ln95"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:9  %tmp_4 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %or_ln95)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %ExpandedKey_addr_1 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_1"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8">
<![CDATA[
:19  %ExpandedKey_load = load i8* %ExpandedKey_addr, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8">
<![CDATA[
:20  %ExpandedKey_load_1 = load i8* %ExpandedKey_addr_1, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_1"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:0  br label %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %or_ln96_1 = or i8 %tmp_1, 15

]]></Node>
<StgValue><ssdm name="or_ln96_1"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:14  %tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %or_ln96_1)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %ExpandedKey_addr_2 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_2"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:16  %or_ln97 = or i8 %tmp_1, 3

]]></Node>
<StgValue><ssdm name="or_ln97"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:17  %tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %or_ln97)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %ExpandedKey_addr_3 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_3"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8">
<![CDATA[
:19  %ExpandedKey_load = load i8* %ExpandedKey_addr, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8">
<![CDATA[
:20  %ExpandedKey_load_1 = load i8* %ExpandedKey_addr_1, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_1"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8">
<![CDATA[
:21  %ExpandedKey_load_2 = load i8* %ExpandedKey_addr_2, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_2"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8">
<![CDATA[
:22  %ExpandedKey_load_3 = load i8* %ExpandedKey_addr_3, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln94 = zext i4 %add_ln94 to i64

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8">
<![CDATA[
:21  %ExpandedKey_load_2 = load i8* %ExpandedKey_addr_2, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_2"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8">
<![CDATA[
:22  %ExpandedKey_load_3 = load i8* %ExpandedKey_addr_3, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_3"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="8">
<![CDATA[
:23  %zext_ln100 = zext i8 %ExpandedKey_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %SBox_addr = getelementptr inbounds [256 x i8]* @SBox, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="SBox_addr"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8">
<![CDATA[
:25  %SBox_load = load i8* %SBox_addr, align 1

]]></Node>
<StgValue><ssdm name="SBox_load"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="8">
<![CDATA[
:26  %zext_ln101 = zext i8 %ExpandedKey_load_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %SBox_addr_1 = getelementptr inbounds [256 x i8]* @SBox, i64 0, i64 %zext_ln101

]]></Node>
<StgValue><ssdm name="SBox_addr_1"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8">
<![CDATA[
:28  %TempKeyCol_1 = load i8* %SBox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="TempKeyCol_1"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="8">
<![CDATA[
:29  %zext_ln102 = zext i8 %ExpandedKey_load_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %SBox_addr_2 = getelementptr inbounds [256 x i8]* @SBox, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="SBox_addr_2"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8">
<![CDATA[
:31  %TempKeyCol_2 = load i8* %SBox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="TempKeyCol_2"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="8">
<![CDATA[
:32  %zext_ln103 = zext i8 %ExpandedKey_load_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %SBox_addr_3 = getelementptr inbounds [256 x i8]* @SBox, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="SBox_addr_3"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8">
<![CDATA[
:34  %TempKeyCol_3 = load i8* %SBox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="TempKeyCol_3"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %RCon_addr = getelementptr inbounds [10 x i8]* @RCon, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="RCon_addr"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="4">
<![CDATA[
:36  %RCon_load = load i8* %RCon_addr, align 1

]]></Node>
<StgValue><ssdm name="RCon_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %or_ln94 = or i8 %tmp_1, 4

]]></Node>
<StgValue><ssdm name="or_ln94"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
:4  %tmp_2_cast = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %or_ln94)

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %or_ln96 = or i8 %tmp_1, 12

]]></Node>
<StgValue><ssdm name="or_ln96"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
:12  %tmp_5_cast = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %or_ln96)

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8">
<![CDATA[
:25  %SBox_load = load i8* %SBox_addr, align 1

]]></Node>
<StgValue><ssdm name="SBox_load"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8">
<![CDATA[
:28  %TempKeyCol_1 = load i8* %SBox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="TempKeyCol_1"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8">
<![CDATA[
:31  %TempKeyCol_2 = load i8* %SBox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="TempKeyCol_2"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8">
<![CDATA[
:34  %TempKeyCol_3 = load i8* %SBox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="TempKeyCol_3"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="4">
<![CDATA[
:36  %RCon_load = load i8* %RCon_addr, align 1

]]></Node>
<StgValue><ssdm name="RCon_load"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:37  %TempKeyCol_0 = xor i8 %RCon_load, %SBox_load

]]></Node>
<StgValue><ssdm name="TempKeyCol_0"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:38  %tmp_8 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i1_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:39  %or_ln116 = or i8 %tmp_8, 4

]]></Node>
<StgValue><ssdm name="or_ln116"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
:40  %tmp_9_cast = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %or_ln116)

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:41  %or_ln118 = or i8 %tmp_8, 12

]]></Node>
<StgValue><ssdm name="or_ln118"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
:42  %tmp_10_cast = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %or_ln118)

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
:43  br label %3

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %TempKeyCol_3_0 = phi i8 [ %TempKeyCol_3, %2 ], [ %TempKeyCol_3_1, %4 ]

]]></Node>
<StgValue><ssdm name="TempKeyCol_3_0"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %TempKeyCol_2_0 = phi i8 [ %TempKeyCol_2, %2 ], [ %TempKeyCol_2_1, %4 ]

]]></Node>
<StgValue><ssdm name="TempKeyCol_2_0"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2  %TempKeyCol_1_0 = phi i8 [ %TempKeyCol_1, %2 ], [ %TempKeyCol_1_1, %4 ]

]]></Node>
<StgValue><ssdm name="TempKeyCol_1_0"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:3  %TempKeyCol_0_0 = phi i8 [ %TempKeyCol_0, %2 ], [ %TempKeyCol_0_1, %4 ]

]]></Node>
<StgValue><ssdm name="TempKeyCol_0_0"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:4  %j2_0 = phi i3 [ 0, %2 ], [ %j_1, %4 ]

]]></Node>
<StgValue><ssdm name="j2_0"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %icmp_ln109 = icmp eq i3 %j2_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  %j_1 = add i3 %j2_0, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln109, label %5, label %4

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="3">
<![CDATA[
:0  %zext_ln110 = zext i3 %j2_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="1" op_3_bw="3">
<![CDATA[
:1  %tmp_2 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i3(i4 %add_ln94, i1 false, i3 %j2_0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="8">
<![CDATA[
:2  %zext_ln110_1 = zext i8 %tmp_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_1"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ExpandedKey_addr_5 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %zext_ln110_1

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_5"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln111 = add i9 %zext_ln110, %tmp_2_cast

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="9">
<![CDATA[
:5  %zext_ln111 = zext i9 %add_ln111 to i64

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %ExpandedKey_addr_6 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_6"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:10  %add_ln113 = add i9 %zext_ln110, %tmp_5_cast

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:16  %add_ln116 = add i9 %zext_ln110, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:22  %add_ln118 = add i9 %zext_ln110, %tmp_10_cast

]]></Node>
<StgValue><ssdm name="add_ln118"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8">
<![CDATA[
:25  %ExpandedKey_load_4 = load i8* %ExpandedKey_addr_5, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_4"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8">
<![CDATA[
:27  %ExpandedKey_load_5 = load i8* %ExpandedKey_addr_6, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_5"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %i_9 = add i4 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %or_ln112 = or i8 %tmp_2, 8

]]></Node>
<StgValue><ssdm name="or_ln112"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:8  %tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %or_ln112)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %ExpandedKey_addr_7 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_7"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="9">
<![CDATA[
:11  %zext_ln113 = zext i9 %add_ln113 to i64

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %ExpandedKey_addr_8 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_8"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8">
<![CDATA[
:25  %ExpandedKey_load_4 = load i8* %ExpandedKey_addr_5, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_4"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %TempKeyCol_0_1 = xor i8 %ExpandedKey_load_4, %TempKeyCol_0_0

]]></Node>
<StgValue><ssdm name="TempKeyCol_0_1"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8">
<![CDATA[
:27  %ExpandedKey_load_5 = load i8* %ExpandedKey_addr_6, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_5"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:28  %TempKeyCol_1_1 = xor i8 %ExpandedKey_load_5, %TempKeyCol_1_0

]]></Node>
<StgValue><ssdm name="TempKeyCol_1_1"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8">
<![CDATA[
:29  %ExpandedKey_load_6 = load i8* %ExpandedKey_addr_7, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_6"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8">
<![CDATA[
:31  %ExpandedKey_load_7 = load i8* %ExpandedKey_addr_8, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="1" op_3_bw="3">
<![CDATA[
:13  %tmp_9 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i3(i4 %i1_0, i1 false, i3 %j2_0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="8">
<![CDATA[
:14  %zext_ln115 = zext i8 %tmp_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %ExpandedKey_addr_9 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_9"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="9">
<![CDATA[
:17  %zext_ln116 = zext i9 %add_ln116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %ExpandedKey_addr_10 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_10"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8">
<![CDATA[
:29  %ExpandedKey_load_6 = load i8* %ExpandedKey_addr_7, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_6"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:30  %TempKeyCol_2_1 = xor i8 %ExpandedKey_load_6, %TempKeyCol_2_0

]]></Node>
<StgValue><ssdm name="TempKeyCol_2_1"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8">
<![CDATA[
:31  %ExpandedKey_load_7 = load i8* %ExpandedKey_addr_8, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_7"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:32  %TempKeyCol_3_1 = xor i8 %ExpandedKey_load_7, %TempKeyCol_3_0

]]></Node>
<StgValue><ssdm name="TempKeyCol_3_1"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:33  store i8 %TempKeyCol_0_1, i8* %ExpandedKey_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:34  store i8 %TempKeyCol_1_1, i8* %ExpandedKey_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %or_ln117 = or i8 %tmp_9, 8

]]></Node>
<StgValue><ssdm name="or_ln117"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:20  %tmp_10 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %or_ln117)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %ExpandedKey_addr_11 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_11"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="9">
<![CDATA[
:23  %zext_ln118 = zext i9 %add_ln118 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %ExpandedKey_addr_12 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_12"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:35  store i8 %TempKeyCol_2_1, i8* %ExpandedKey_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:36  store i8 %TempKeyCol_3_1, i8* %ExpandedKey_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
:37  br label %3

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader12:0  %i3_0 = phi i3 [ %i_2, %.preheader12.loopexit ], [ 0, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12:1  %icmp_ln124 = icmp eq i3 %i3_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12:3  %i_2 = add i3 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:4  br i1 %icmp_ln124, label %.preheader10.preheader, label %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader11.preheader:0  %tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i3_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="5">
<![CDATA[
.preheader11.preheader:1  %zext_ln125 = zext i5 %tmp_s to i6

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:2  br label %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:0  br label %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader11:0  %j4_0 = phi i3 [ %j_2, %6 ], [ 0, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="j4_0"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader11:1  %icmp_ln125 = icmp eq i3 %j4_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader11:3  %j_2 = add i3 %j4_0, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:4  br i1 %icmp_ln125, label %.preheader12.loopexit, label %6

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln126 = zext i3 %j4_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln126 = add i6 %zext_ln125, %zext_ln126

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln126_1 = zext i6 %add_ln126 to i64

]]></Node>
<StgValue><ssdm name="zext_ln126_1"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %CipherText_addr = getelementptr [16 x i8]* %CipherText, i64 0, i64 %zext_ln126_1

]]></Node>
<StgValue><ssdm name="CipherText_addr"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="4">
<![CDATA[
:5  %CipherText_load = load i8* %CipherText_addr, align 1

]]></Node>
<StgValue><ssdm name="CipherText_load"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.loopexit:0  br label %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="228" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %StateArray_addr_12 = getelementptr [16 x i8]* %StateArray, i64 0, i64 %zext_ln126_1

]]></Node>
<StgValue><ssdm name="StateArray_addr_12"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="4">
<![CDATA[
:5  %CipherText_load = load i8* %CipherText_addr, align 1

]]></Node>
<StgValue><ssdm name="CipherText_load"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:6  store i8 %CipherText_load, i8* %StateArray_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="232" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader10:0  %r_0 = phi i4 [ %r, %12 ], [ -6, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader10:1  %icmp_ln134 = icmp eq i4 %r_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln134"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:3  br i1 %icmp_ln134, label %.preheader3.preheader, label %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader9.preheader:0  %tmp_11 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %r_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="6">
<![CDATA[
.preheader9.preheader:1  %zext_ln136 = zext i6 %tmp_11 to i7

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:2  br label %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="240" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader9:0  %i5_0 = phi i3 [ 0, %.preheader9.preheader ], [ %i_11, %.preheader9.loopexit ]

]]></Node>
<StgValue><ssdm name="i5_0"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader9:1  %icmp_ln136 = icmp eq i3 %i5_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader9:3  %i_11 = add i3 %i5_0, 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:4  br i1 %icmp_ln136, label %8, label %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="3">
<![CDATA[
.preheader8.preheader:0  %zext_ln138 = zext i3 %i5_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="246" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader8.preheader:1  %tmp_13 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i5_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="5">
<![CDATA[
.preheader8.preheader:2  %zext_ln138_1 = zext i5 %tmp_13 to i6

]]></Node>
<StgValue><ssdm name="zext_ln138_1"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader8.preheader:3  %add_ln138 = add i7 %zext_ln138, %zext_ln136

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader8.preheader:4  %tmp_20_cast = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln138, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:5  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %icmp_ln141 = icmp eq i4 %r_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln141"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln141, label %.loopexit, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
<literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="254" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader8:0  %j6_0 = phi i3 [ %j_4, %7 ], [ 0, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="j6_0"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8:1  %icmp_ln137 = icmp eq i3 %j6_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln137"/></StgValue>
</operation>

<operation id="256" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8:3  %j_4 = add i3 %j6_0, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:4  br i1 %icmp_ln137, label %.preheader9.loopexit, label %7

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="259" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="3">
<![CDATA[
:0  %zext_ln138_2 = zext i3 %j6_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln138_2"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="3">
<![CDATA[
:1  %zext_ln138_3 = zext i3 %j6_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln138_3"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %add_ln138_1 = add i6 %zext_ln138_1, %zext_ln138_3

]]></Node>
<StgValue><ssdm name="add_ln138_1"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="6">
<![CDATA[
:3  %zext_ln138_4 = zext i6 %add_ln138_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln138_4"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %StateArray_addr_13 = getelementptr [16 x i8]* %StateArray, i64 0, i64 %zext_ln138_4

]]></Node>
<StgValue><ssdm name="StateArray_addr_13"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln138_2 = add i9 %tmp_20_cast, %zext_ln138_2

]]></Node>
<StgValue><ssdm name="add_ln138_2"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="9">
<![CDATA[
:6  %zext_ln138_5 = zext i9 %add_ln138_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln138_5"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %ExpandedKey_addr_13 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %zext_ln138_5

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_13"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8">
<![CDATA[
:8  %ExpandedKey_load_8 = load i8* %ExpandedKey_addr_13, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_8"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="4">
<![CDATA[
:9  %StateArray_load = load i8* %StateArray_addr_13, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.loopexit:0  br label %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="270" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8">
<![CDATA[
:8  %ExpandedKey_load_8 = load i8* %ExpandedKey_addr_13, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_8"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="4">
<![CDATA[
:9  %StateArray_load = load i8* %StateArray_addr_13, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load"/></StgValue>
</operation>

<operation id="272" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %xor_ln138 = xor i8 %StateArray_load, %ExpandedKey_load_8

]]></Node>
<StgValue><ssdm name="xor_ln138"/></StgValue>
</operation>

<operation id="273" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:11  store i8 %xor_ln138, i8* %StateArray_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="274" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="275" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader7:0  %i7_0 = phi i3 [ %i_13, %9 ], [ 0, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="i7_0"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader7:1  %icmp_ln145 = icmp eq i3 %i7_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln145"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader7:3  %i_13 = add i3 %i7_0, 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:4  br i1 %icmp_ln145, label %.preheader6.preheader, label %9

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="3">
<![CDATA[
:0  %zext_ln147 = zext i3 %i7_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln147"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %StateArray_addr_15 = getelementptr [16 x i8]* %StateArray, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="StateArray_addr_15"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %xor_ln147_25 = xor i3 %i7_0, -4

]]></Node>
<StgValue><ssdm name="xor_ln147_25"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="3">
<![CDATA[
:3  %zext_ln147_6 = zext i3 %xor_ln147_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln147_6"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %StateArray_addr_16 = getelementptr [16 x i8]* %StateArray, i64 0, i64 %zext_ln147_6

]]></Node>
<StgValue><ssdm name="StateArray_addr_16"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="4">
<![CDATA[
:14  %StateArray_load_2 = load i8* %StateArray_addr_15, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_2"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="4">
<![CDATA[
:37  %StateArray_load_3 = load i8* %StateArray_addr_16, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_3"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="288" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
:5  %tmp_15 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 1, i3 %i7_0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="289" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %StateArray_addr_17 = getelementptr [16 x i8]* %StateArray, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="StateArray_addr_17"/></StgValue>
</operation>

<operation id="290" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="3">
<![CDATA[
:7  %sext_ln147_1 = sext i3 %xor_ln147_25 to i4

]]></Node>
<StgValue><ssdm name="sext_ln147_1"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="4">
<![CDATA[
:8  %zext_ln147_7 = zext i4 %sext_ln147_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln147_7"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %StateArray_addr_18 = getelementptr [16 x i8]* %StateArray, i64 0, i64 %zext_ln147_7

]]></Node>
<StgValue><ssdm name="StateArray_addr_18"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="4">
<![CDATA[
:14  %StateArray_load_2 = load i8* %StateArray_addr_15, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_2"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:16  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %StateArray_load_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:20  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %StateArray_load_2, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:22  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %StateArray_load_2, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:25  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %StateArray_load_2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="298" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:26  %select_ln45_2 = select i1 %tmp_19, i4 -5, i4 0

]]></Node>
<StgValue><ssdm name="select_ln45_2"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:27  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %StateArray_load_2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:33  %select_ln45_4 = select i1 %tmp_17, i4 -5, i4 0

]]></Node>
<StgValue><ssdm name="select_ln45_4"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="4">
<![CDATA[
:37  %StateArray_load_3 = load i8* %StateArray_addr_16, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_3"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:38  %shl_ln53 = shl i8 %StateArray_load_3, 3

]]></Node>
<StgValue><ssdm name="shl_ln53"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:39  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %StateArray_load_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:40  %select_ln53 = select i1 %tmp_21, i7 -20, i7 0

]]></Node>
<StgValue><ssdm name="select_ln53"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:42  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %StateArray_load_3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:44  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %StateArray_load_3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:45  %select_ln53_4 = select i1 %tmp_23, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln53_4"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="2" op_3_bw="1" op_4_bw="2" op_5_bw="1">
<![CDATA[
:46  %and_ln1 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i2.i1.i2.i1(i1 false, i2 %select_ln53_4, i1 false, i2 %select_ln53_4, i1 false)

]]></Node>
<StgValue><ssdm name="and_ln1"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:47  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %StateArray_load_3, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:48  %select_ln53_2 = select i1 %tmp_24, i4 -5, i4 0

]]></Node>
<StgValue><ssdm name="select_ln53_2"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:49  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %StateArray_load_3, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:54  %xor_ln53 = xor i8 %StateArray_load_3, %shl_ln53

]]></Node>
<StgValue><ssdm name="xor_ln53"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="4">
<![CDATA[
:55  %StateArray_load_4 = load i8* %StateArray_addr_17, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_4"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="4">
<![CDATA[
:78  %StateArray_load_5 = load i8* %StateArray_addr_18, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_5"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:171  %xor_ln151 = xor i7 %select_ln53, %and_ln1

]]></Node>
<StgValue><ssdm name="xor_ln151"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="7">
<![CDATA[
:172  %zext_ln151 = zext i7 %xor_ln151 to i8

]]></Node>
<StgValue><ssdm name="zext_ln151"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:173  %xor_ln151_1 = xor i8 %zext_ln151, %xor_ln53

]]></Node>
<StgValue><ssdm name="xor_ln151_1"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:174  %xor_ln151_3 = xor i4 %select_ln45_4, %select_ln45_2

]]></Node>
<StgValue><ssdm name="xor_ln151_3"/></StgValue>
</operation>

<operation id="319" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:175  %xor_ln151_4 = xor i4 %xor_ln151_3, %select_ln53_2

]]></Node>
<StgValue><ssdm name="xor_ln151_4"/></StgValue>
</operation>

<operation id="320" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="5" op_0_bw="4">
<![CDATA[
:176  %sext_ln151 = sext i4 %xor_ln151_4 to i5

]]></Node>
<StgValue><ssdm name="sext_ln151"/></StgValue>
</operation>

<operation id="321" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="5">
<![CDATA[
:177  %zext_ln151_1 = zext i5 %sext_ln151 to i8

]]></Node>
<StgValue><ssdm name="zext_ln151_1"/></StgValue>
</operation>

<operation id="322" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:178  %xor_ln151_5 = xor i8 %zext_ln151_1, %xor_ln151_1

]]></Node>
<StgValue><ssdm name="xor_ln151_5"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="323" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15  %shl_ln45 = shl i8 %StateArray_load_2, 3

]]></Node>
<StgValue><ssdm name="shl_ln45"/></StgValue>
</operation>

<operation id="324" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:17  %select_ln45 = select i1 %tmp_16, i6 -20, i6 0

]]></Node>
<StgValue><ssdm name="select_ln45"/></StgValue>
</operation>

<operation id="325" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:18  %select_ln45_1 = select i1 %tmp_16, i7 -20, i7 0

]]></Node>
<StgValue><ssdm name="select_ln45_1"/></StgValue>
</operation>

<operation id="326" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:19  %select_ln45_3 = select i1 %tmp_16, i8 108, i8 0

]]></Node>
<StgValue><ssdm name="select_ln45_3"/></StgValue>
</operation>

<operation id="327" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:21  %select_ln45_5 = select i1 %tmp_17, i6 -10, i6 0

]]></Node>
<StgValue><ssdm name="select_ln45_5"/></StgValue>
</operation>

<operation id="328" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:23  %select_ln45_6 = select i1 %tmp_18, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln45_6"/></StgValue>
</operation>

<operation id="329" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="2" op_3_bw="1" op_4_bw="2" op_5_bw="1">
<![CDATA[
:24  %and_ln = call i7 @_ssdm_op_BitConcatenate.i7.i1.i2.i1.i2.i1(i1 false, i2 %select_ln45_6, i1 false, i2 %select_ln45_6, i1 false)

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="330" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:28  %select_ln45_8 = select i1 %tmp_20, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln45_8"/></StgValue>
</operation>

<operation id="331" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="2" op_3_bw="1" op_4_bw="2">
<![CDATA[
:29  %and_ln45_1 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i2.i1.i2(i1 false, i2 %select_ln45_8, i1 false, i2 %select_ln45_8)

]]></Node>
<StgValue><ssdm name="and_ln45_1"/></StgValue>
</operation>

<operation id="332" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:30  %shl_ln45_1 = shl i8 %StateArray_load_2, 2

]]></Node>
<StgValue><ssdm name="shl_ln45_1"/></StgValue>
</operation>

<operation id="333" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:31  %select_ln45_9 = select i1 %tmp_16, i6 -10, i6 0

]]></Node>
<StgValue><ssdm name="select_ln45_9"/></StgValue>
</operation>

<operation id="334" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:32  %select_ln45_10 = select i1 %tmp_16, i7 54, i7 0

]]></Node>
<StgValue><ssdm name="select_ln45_10"/></StgValue>
</operation>

<operation id="335" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:34  %select_ln45_11 = select i1 %tmp_17, i6 27, i6 0

]]></Node>
<StgValue><ssdm name="select_ln45_11"/></StgValue>
</operation>

<operation id="336" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:35  %shl_ln45_2 = shl i8 %StateArray_load_2, 1

]]></Node>
<StgValue><ssdm name="shl_ln45_2"/></StgValue>
</operation>

<operation id="337" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:36  %select_ln45_12 = select i1 %tmp_16, i6 27, i6 0

]]></Node>
<StgValue><ssdm name="select_ln45_12"/></StgValue>
</operation>

<operation id="338" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:41  %select_ln53_1 = select i1 %tmp_21, i8 108, i8 0

]]></Node>
<StgValue><ssdm name="select_ln53_1"/></StgValue>
</operation>

<operation id="339" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:43  %select_ln53_3 = select i1 %tmp_22, i6 -10, i6 0

]]></Node>
<StgValue><ssdm name="select_ln53_3"/></StgValue>
</operation>

<operation id="340" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:50  %select_ln53_5 = select i1 %tmp_25, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln53_5"/></StgValue>
</operation>

<operation id="341" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="2" op_3_bw="1" op_4_bw="2">
<![CDATA[
:51  %and_ln53_1 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i2.i1.i2(i1 false, i2 %select_ln53_5, i1 false, i2 %select_ln53_5)

]]></Node>
<StgValue><ssdm name="and_ln53_1"/></StgValue>
</operation>

<operation id="342" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:52  %shl_ln53_1 = shl i8 %StateArray_load_3, 1

]]></Node>
<StgValue><ssdm name="shl_ln53_1"/></StgValue>
</operation>

<operation id="343" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:53  %select_ln53_6 = select i1 %tmp_21, i6 27, i6 0

]]></Node>
<StgValue><ssdm name="select_ln53_6"/></StgValue>
</operation>

<operation id="344" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="4">
<![CDATA[
:55  %StateArray_load_4 = load i8* %StateArray_addr_17, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_4"/></StgValue>
</operation>

<operation id="345" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:56  %shl_ln49 = shl i8 %StateArray_load_4, 3

]]></Node>
<StgValue><ssdm name="shl_ln49"/></StgValue>
</operation>

<operation id="346" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:57  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %StateArray_load_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="347" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:58  %select_ln49 = select i1 %tmp_26, i7 -20, i7 0

]]></Node>
<StgValue><ssdm name="select_ln49"/></StgValue>
</operation>

<operation id="348" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:59  %select_ln49_5 = select i1 %tmp_26, i8 108, i8 0

]]></Node>
<StgValue><ssdm name="select_ln49_5"/></StgValue>
</operation>

<operation id="349" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:60  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %StateArray_load_4, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="350" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:61  %select_ln49_1 = select i1 %tmp_27, i5 -10, i5 0

]]></Node>
<StgValue><ssdm name="select_ln49_1"/></StgValue>
</operation>

<operation id="351" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:62  %select_ln49_7 = select i1 %tmp_27, i6 -10, i6 0

]]></Node>
<StgValue><ssdm name="select_ln49_7"/></StgValue>
</operation>

<operation id="352" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:63  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %StateArray_load_4, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="353" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:64  %select_ln49_8 = select i1 %tmp_28, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln49_8"/></StgValue>
</operation>

<operation id="354" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="2" op_3_bw="1" op_4_bw="2" op_5_bw="1">
<![CDATA[
:65  %and_ln2 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i2.i1.i2.i1(i1 false, i2 %select_ln49_8, i1 false, i2 %select_ln49_8, i1 false)

]]></Node>
<StgValue><ssdm name="and_ln2"/></StgValue>
</operation>

<operation id="355" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:66  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %StateArray_load_4, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="356" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:67  %select_ln49_2 = select i1 %tmp_29, i4 -5, i4 0

]]></Node>
<StgValue><ssdm name="select_ln49_2"/></StgValue>
</operation>

<operation id="357" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:68  %select_ln49_9 = select i1 %tmp_29, i7 27, i7 0

]]></Node>
<StgValue><ssdm name="select_ln49_9"/></StgValue>
</operation>

<operation id="358" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:69  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %StateArray_load_4, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="359" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:70  %select_ln49_10 = select i1 %tmp_30, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln49_10"/></StgValue>
</operation>

<operation id="360" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="2" op_3_bw="1" op_4_bw="2">
<![CDATA[
:71  %and_ln49_1 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i2.i1.i2(i1 false, i2 %select_ln49_10, i1 false, i2 %select_ln49_10)

]]></Node>
<StgValue><ssdm name="and_ln49_1"/></StgValue>
</operation>

<operation id="361" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:72  %shl_ln49_1 = shl i8 %StateArray_load_4, 2

]]></Node>
<StgValue><ssdm name="shl_ln49_1"/></StgValue>
</operation>

<operation id="362" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:73  %select_ln49_3 = select i1 %tmp_26, i5 -10, i5 0

]]></Node>
<StgValue><ssdm name="select_ln49_3"/></StgValue>
</operation>

<operation id="363" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:74  %select_ln49_11 = select i1 %tmp_26, i6 -10, i6 0

]]></Node>
<StgValue><ssdm name="select_ln49_11"/></StgValue>
</operation>

<operation id="364" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:75  %select_ln49_4 = select i1 %tmp_27, i4 -5, i4 0

]]></Node>
<StgValue><ssdm name="select_ln49_4"/></StgValue>
</operation>

<operation id="365" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:76  %select_ln49_12 = select i1 %tmp_27, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln49_12"/></StgValue>
</operation>

<operation id="366" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:77  %xor_ln49 = xor i8 %StateArray_load_4, %shl_ln49

]]></Node>
<StgValue><ssdm name="xor_ln49"/></StgValue>
</operation>

<operation id="367" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="4">
<![CDATA[
:78  %StateArray_load_5 = load i8* %StateArray_addr_18, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_5"/></StgValue>
</operation>

<operation id="368" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:79  %shl_ln57 = shl i8 %StateArray_load_5, 3

]]></Node>
<StgValue><ssdm name="shl_ln57"/></StgValue>
</operation>

<operation id="369" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:80  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %StateArray_load_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="370" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:81  %select_ln57 = select i1 %tmp_31, i6 -20, i6 0

]]></Node>
<StgValue><ssdm name="select_ln57"/></StgValue>
</operation>

<operation id="371" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:82  %select_ln57_1 = select i1 %tmp_31, i7 -20, i7 0

]]></Node>
<StgValue><ssdm name="select_ln57_1"/></StgValue>
</operation>

<operation id="372" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:83  %select_ln57_3 = select i1 %tmp_31, i8 108, i8 0

]]></Node>
<StgValue><ssdm name="select_ln57_3"/></StgValue>
</operation>

<operation id="373" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:84  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %StateArray_load_5, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="374" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:85  %select_ln57_4 = select i1 %tmp_32, i6 -10, i6 0

]]></Node>
<StgValue><ssdm name="select_ln57_4"/></StgValue>
</operation>

<operation id="375" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:86  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %StateArray_load_5, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:87  %select_ln57_2 = select i1 %tmp_33, i4 -5, i4 0

]]></Node>
<StgValue><ssdm name="select_ln57_2"/></StgValue>
</operation>

<operation id="377" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:88  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %StateArray_load_5, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="378" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:89  %select_ln57_5 = select i1 %tmp_34, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln57_5"/></StgValue>
</operation>

<operation id="379" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="2" op_3_bw="1" op_4_bw="2">
<![CDATA[
:90  %and_ln3 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i2.i1.i2(i1 false, i2 %select_ln57_5, i1 false, i2 %select_ln57_5)

]]></Node>
<StgValue><ssdm name="and_ln3"/></StgValue>
</operation>

<operation id="380" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:91  %xor_ln57 = xor i8 %StateArray_load_5, %shl_ln57

]]></Node>
<StgValue><ssdm name="xor_ln57"/></StgValue>
</operation>

<operation id="381" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:92  %xor_ln147 = xor i8 %shl_ln53_1, %select_ln53_1

]]></Node>
<StgValue><ssdm name="xor_ln147"/></StgValue>
</operation>

<operation id="382" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:93  %xor_ln147_1 = xor i8 %xor_ln147, %xor_ln53

]]></Node>
<StgValue><ssdm name="xor_ln147_1"/></StgValue>
</operation>

<operation id="383" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:94  %xor_ln147_3 = xor i6 %select_ln53_3, %and_ln53_1

]]></Node>
<StgValue><ssdm name="xor_ln147_3"/></StgValue>
</operation>

<operation id="384" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:95  %xor_ln147_4 = xor i6 %xor_ln147_3, %select_ln53_6

]]></Node>
<StgValue><ssdm name="xor_ln147_4"/></StgValue>
</operation>

<operation id="385" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="6">
<![CDATA[
:96  %zext_ln147_1 = zext i6 %xor_ln147_4 to i8

]]></Node>
<StgValue><ssdm name="zext_ln147_1"/></StgValue>
</operation>

<operation id="386" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:97  %xor_ln147_5 = xor i8 %zext_ln147_1, %xor_ln147_1

]]></Node>
<StgValue><ssdm name="xor_ln147_5"/></StgValue>
</operation>

<operation id="387" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:98  %xor_ln147_6 = xor i6 %and_ln45_1, %select_ln45_5

]]></Node>
<StgValue><ssdm name="xor_ln147_6"/></StgValue>
</operation>

<operation id="388" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:99  %xor_ln147_7 = xor i6 %xor_ln147_6, %select_ln45_11

]]></Node>
<StgValue><ssdm name="xor_ln147_7"/></StgValue>
</operation>

<operation id="389" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="6">
<![CDATA[
:100  %zext_ln147_2 = zext i6 %xor_ln147_7 to i8

]]></Node>
<StgValue><ssdm name="zext_ln147_2"/></StgValue>
</operation>

<operation id="390" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:101  %xor_ln147_8 = xor i6 %select_ln45_12, %select_ln45_9

]]></Node>
<StgValue><ssdm name="xor_ln147_8"/></StgValue>
</operation>

<operation id="391" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="6">
<![CDATA[
:102  %zext_ln147_3 = zext i6 %xor_ln147_8 to i8

]]></Node>
<StgValue><ssdm name="zext_ln147_3"/></StgValue>
</operation>

<operation id="392" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:103  %xor_ln147_9 = xor i8 %select_ln45_3, %shl_ln45_1

]]></Node>
<StgValue><ssdm name="xor_ln147_9"/></StgValue>
</operation>

<operation id="393" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:104  %xor_ln147_10 = xor i8 %xor_ln147_9, %zext_ln147_3

]]></Node>
<StgValue><ssdm name="xor_ln147_10"/></StgValue>
</operation>

<operation id="394" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:105  %xor_ln147_11 = xor i8 %xor_ln147_10, %zext_ln147_2

]]></Node>
<StgValue><ssdm name="xor_ln147_11"/></StgValue>
</operation>

<operation id="395" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:106  %xor_ln147_12 = xor i8 %xor_ln147_11, %xor_ln147_5

]]></Node>
<StgValue><ssdm name="xor_ln147_12"/></StgValue>
</operation>

<operation id="396" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:107  %xor_ln147_13 = xor i8 %shl_ln45_2, %select_ln49_12

]]></Node>
<StgValue><ssdm name="xor_ln147_13"/></StgValue>
</operation>

<operation id="397" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:108  %xor_ln147_14 = xor i8 %xor_ln147_13, %shl_ln45

]]></Node>
<StgValue><ssdm name="xor_ln147_14"/></StgValue>
</operation>

<operation id="398" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:109  %xor_ln147_15 = xor i5 %select_ln49_1, %select_ln49_3

]]></Node>
<StgValue><ssdm name="xor_ln147_15"/></StgValue>
</operation>

<operation id="399" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="6" op_0_bw="5">
<![CDATA[
:110  %sext_ln147 = sext i5 %xor_ln147_15 to i6

]]></Node>
<StgValue><ssdm name="sext_ln147"/></StgValue>
</operation>

<operation id="400" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:111  %xor_ln147_16 = xor i6 %sext_ln147, %and_ln49_1

]]></Node>
<StgValue><ssdm name="xor_ln147_16"/></StgValue>
</operation>

<operation id="401" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="6">
<![CDATA[
:112  %zext_ln147_4 = zext i6 %xor_ln147_16 to i8

]]></Node>
<StgValue><ssdm name="zext_ln147_4"/></StgValue>
</operation>

<operation id="402" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:113  %xor_ln147_17 = xor i8 %zext_ln147_4, %xor_ln147_14

]]></Node>
<StgValue><ssdm name="xor_ln147_17"/></StgValue>
</operation>

<operation id="403" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:114  %xor_ln147_18 = xor i8 %shl_ln49_1, %xor_ln49

]]></Node>
<StgValue><ssdm name="xor_ln147_18"/></StgValue>
</operation>

<operation id="404" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:115  %xor_ln147_19 = xor i8 %xor_ln147_18, %select_ln49_5

]]></Node>
<StgValue><ssdm name="xor_ln147_19"/></StgValue>
</operation>

<operation id="405" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:116  %xor_ln147_20 = xor i6 %and_ln3, %select_ln57_4

]]></Node>
<StgValue><ssdm name="xor_ln147_20"/></StgValue>
</operation>

<operation id="406" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="6">
<![CDATA[
:117  %zext_ln147_5 = zext i6 %xor_ln147_20 to i8

]]></Node>
<StgValue><ssdm name="zext_ln147_5"/></StgValue>
</operation>

<operation id="407" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:118  %xor_ln147_21 = xor i8 %select_ln57_3, %xor_ln57

]]></Node>
<StgValue><ssdm name="xor_ln147_21"/></StgValue>
</operation>

<operation id="408" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:119  %xor_ln147_22 = xor i8 %xor_ln147_21, %zext_ln147_5

]]></Node>
<StgValue><ssdm name="xor_ln147_22"/></StgValue>
</operation>

<operation id="409" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:120  %xor_ln147_23 = xor i8 %xor_ln147_22, %xor_ln147_19

]]></Node>
<StgValue><ssdm name="xor_ln147_23"/></StgValue>
</operation>

<operation id="410" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:121  %xor_ln147_24 = xor i8 %xor_ln147_23, %xor_ln147_17

]]></Node>
<StgValue><ssdm name="xor_ln147_24"/></StgValue>
</operation>

<operation id="411" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:122  %xor_ln147_2 = xor i8 %xor_ln147_24, %xor_ln147_12

]]></Node>
<StgValue><ssdm name="xor_ln147_2"/></StgValue>
</operation>

<operation id="412" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:124  %xor_ln57_1 = xor i8 %StateArray_load_2, %shl_ln45

]]></Node>
<StgValue><ssdm name="xor_ln57_1"/></StgValue>
</operation>

<operation id="413" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:125  %shl_ln45_3 = shl i8 %StateArray_load_3, 2

]]></Node>
<StgValue><ssdm name="shl_ln45_3"/></StgValue>
</operation>

<operation id="414" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:126  %select_ln45_13 = select i1 %tmp_21, i6 -10, i6 0

]]></Node>
<StgValue><ssdm name="select_ln45_13"/></StgValue>
</operation>

<operation id="415" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:127  %select_ln45_7 = select i1 %tmp_22, i4 -5, i4 0

]]></Node>
<StgValue><ssdm name="select_ln45_7"/></StgValue>
</operation>

<operation id="416" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:128  %select_ln45_14 = select i1 %tmp_22, i6 27, i6 0

]]></Node>
<StgValue><ssdm name="select_ln45_14"/></StgValue>
</operation>

<operation id="417" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:129  %shl_ln53_2 = shl i8 %StateArray_load_4, 1

]]></Node>
<StgValue><ssdm name="shl_ln53_2"/></StgValue>
</operation>

<operation id="418" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:130  %select_ln53_7 = select i1 %tmp_26, i6 27, i6 0

]]></Node>
<StgValue><ssdm name="select_ln53_7"/></StgValue>
</operation>

<operation id="419" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:131  %shl_ln49_2 = shl i8 %StateArray_load_5, 2

]]></Node>
<StgValue><ssdm name="shl_ln49_2"/></StgValue>
</operation>

<operation id="420" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:132  %select_ln49_13 = select i1 %tmp_31, i6 -10, i6 0

]]></Node>
<StgValue><ssdm name="select_ln49_13"/></StgValue>
</operation>

<operation id="421" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:133  %select_ln49_14 = select i1 %tmp_31, i7 54, i7 0

]]></Node>
<StgValue><ssdm name="select_ln49_14"/></StgValue>
</operation>

<operation id="422" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:134  %select_ln49_6 = select i1 %tmp_32, i4 -5, i4 0

]]></Node>
<StgValue><ssdm name="select_ln49_6"/></StgValue>
</operation>

<operation id="423" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:135  %select_ln49_15 = select i1 %tmp_32, i6 27, i6 0

]]></Node>
<StgValue><ssdm name="select_ln49_15"/></StgValue>
</operation>

<operation id="424" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:136  %xor_ln149 = xor i8 %shl_ln53, %shl_ln45_3

]]></Node>
<StgValue><ssdm name="xor_ln149"/></StgValue>
</operation>

<operation id="425" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:137  %xor_ln149_1 = xor i8 %xor_ln149, %shl_ln53_1

]]></Node>
<StgValue><ssdm name="xor_ln149_1"/></StgValue>
</operation>

<operation id="426" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:138  %xor_ln149_3 = xor i6 %select_ln45_13, %select_ln53_6

]]></Node>
<StgValue><ssdm name="xor_ln149_3"/></StgValue>
</operation>

<operation id="427" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="7" op_0_bw="6">
<![CDATA[
:139  %zext_ln149 = zext i6 %xor_ln149_3 to i7

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="428" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:140  %xor_ln149_4 = xor i7 %zext_ln149, %select_ln53

]]></Node>
<StgValue><ssdm name="xor_ln149_4"/></StgValue>
</operation>

<operation id="429" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="7">
<![CDATA[
:141  %zext_ln149_1 = zext i7 %xor_ln149_4 to i8

]]></Node>
<StgValue><ssdm name="zext_ln149_1"/></StgValue>
</operation>

<operation id="430" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:142  %xor_ln149_5 = xor i8 %zext_ln149_1, %xor_ln149_1

]]></Node>
<StgValue><ssdm name="xor_ln149_5"/></StgValue>
</operation>

<operation id="431" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:143  %xor_ln149_6 = xor i4 %select_ln53_2, %select_ln45_7

]]></Node>
<StgValue><ssdm name="xor_ln149_6"/></StgValue>
</operation>

<operation id="432" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="5" op_0_bw="4">
<![CDATA[
:144  %sext_ln149 = sext i4 %xor_ln149_6 to i5

]]></Node>
<StgValue><ssdm name="sext_ln149"/></StgValue>
</operation>

<operation id="433" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="6" op_0_bw="5">
<![CDATA[
:145  %zext_ln149_2 = zext i5 %sext_ln149 to i6

]]></Node>
<StgValue><ssdm name="zext_ln149_2"/></StgValue>
</operation>

<operation id="434" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:146  %xor_ln149_7 = xor i6 %zext_ln149_2, %select_ln53_3

]]></Node>
<StgValue><ssdm name="xor_ln149_7"/></StgValue>
</operation>

<operation id="435" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="6">
<![CDATA[
:147  %zext_ln149_3 = zext i6 %xor_ln149_7 to i8

]]></Node>
<StgValue><ssdm name="zext_ln149_3"/></StgValue>
</operation>

<operation id="436" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="6">
<![CDATA[
:148  %zext_ln149_4 = zext i6 %xor_ln147_6 to i8

]]></Node>
<StgValue><ssdm name="zext_ln149_4"/></StgValue>
</operation>

<operation id="437" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:149  %xor_ln149_8 = xor i8 %select_ln45_3, %xor_ln57_1

]]></Node>
<StgValue><ssdm name="xor_ln149_8"/></StgValue>
</operation>

<operation id="438" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:150  %xor_ln149_9 = xor i8 %xor_ln149_8, %zext_ln149_4

]]></Node>
<StgValue><ssdm name="xor_ln149_9"/></StgValue>
</operation>

<operation id="439" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:151  %xor_ln149_10 = xor i8 %xor_ln149_9, %zext_ln149_3

]]></Node>
<StgValue><ssdm name="xor_ln149_10"/></StgValue>
</operation>

<operation id="440" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:152  %xor_ln149_11 = xor i8 %xor_ln149_10, %xor_ln149_5

]]></Node>
<StgValue><ssdm name="xor_ln149_11"/></StgValue>
</operation>

<operation id="441" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:153  %xor_ln149_12 = xor i6 %select_ln49_7, %select_ln53_7

]]></Node>
<StgValue><ssdm name="xor_ln149_12"/></StgValue>
</operation>

<operation id="442" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:154  %xor_ln149_13 = xor i6 %xor_ln149_12, %and_ln49_1

]]></Node>
<StgValue><ssdm name="xor_ln149_13"/></StgValue>
</operation>

<operation id="443" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="6">
<![CDATA[
:155  %zext_ln149_5 = zext i6 %xor_ln149_13 to i8

]]></Node>
<StgValue><ssdm name="zext_ln149_5"/></StgValue>
</operation>

<operation id="444" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:156  %xor_ln149_14 = xor i8 %shl_ln53_2, %xor_ln49

]]></Node>
<StgValue><ssdm name="xor_ln149_14"/></StgValue>
</operation>

<operation id="445" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:157  %xor_ln149_15 = xor i8 %xor_ln149_14, %select_ln49_5

]]></Node>
<StgValue><ssdm name="xor_ln149_15"/></StgValue>
</operation>

<operation id="446" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:158  %xor_ln149_16 = xor i8 %xor_ln149_15, %zext_ln149_5

]]></Node>
<StgValue><ssdm name="xor_ln149_16"/></StgValue>
</operation>

<operation id="447" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:159  %xor_ln149_17 = xor i6 %xor_ln147_20, %select_ln49_15

]]></Node>
<StgValue><ssdm name="xor_ln149_17"/></StgValue>
</operation>

<operation id="448" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="6">
<![CDATA[
:160  %zext_ln149_6 = zext i6 %xor_ln149_17 to i8

]]></Node>
<StgValue><ssdm name="zext_ln149_6"/></StgValue>
</operation>

<operation id="449" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:161  %xor_ln149_18 = xor i7 %select_ln49_14, %select_ln57_1

]]></Node>
<StgValue><ssdm name="xor_ln149_18"/></StgValue>
</operation>

<operation id="450" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="7">
<![CDATA[
:162  %zext_ln149_7 = zext i7 %xor_ln149_18 to i8

]]></Node>
<StgValue><ssdm name="zext_ln149_7"/></StgValue>
</operation>

<operation id="451" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:163  %xor_ln149_19 = xor i8 %shl_ln49_2, %xor_ln57

]]></Node>
<StgValue><ssdm name="xor_ln149_19"/></StgValue>
</operation>

<operation id="452" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:164  %xor_ln149_20 = xor i8 %xor_ln149_19, %zext_ln149_7

]]></Node>
<StgValue><ssdm name="xor_ln149_20"/></StgValue>
</operation>

<operation id="453" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:165  %xor_ln149_21 = xor i8 %xor_ln149_20, %zext_ln149_6

]]></Node>
<StgValue><ssdm name="xor_ln149_21"/></StgValue>
</operation>

<operation id="454" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:166  %xor_ln149_22 = xor i8 %xor_ln149_21, %xor_ln149_16

]]></Node>
<StgValue><ssdm name="xor_ln149_22"/></StgValue>
</operation>

<operation id="455" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:167  %xor_ln149_2 = xor i8 %xor_ln149_22, %xor_ln149_11

]]></Node>
<StgValue><ssdm name="xor_ln149_2"/></StgValue>
</operation>

<operation id="456" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:169  %shl_ln53_3 = shl i8 %StateArray_load_5, 1

]]></Node>
<StgValue><ssdm name="shl_ln53_3"/></StgValue>
</operation>

<operation id="457" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:170  %select_ln53_8 = select i1 %tmp_31, i6 27, i6 0

]]></Node>
<StgValue><ssdm name="select_ln53_8"/></StgValue>
</operation>

<operation id="458" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:179  %xor_ln151_6 = xor i7 %select_ln45_10, %select_ln45_1

]]></Node>
<StgValue><ssdm name="xor_ln151_6"/></StgValue>
</operation>

<operation id="459" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:180  %xor_ln151_7 = xor i7 %xor_ln151_6, %and_ln

]]></Node>
<StgValue><ssdm name="xor_ln151_7"/></StgValue>
</operation>

<operation id="460" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="7">
<![CDATA[
:181  %zext_ln151_2 = zext i7 %xor_ln151_7 to i8

]]></Node>
<StgValue><ssdm name="zext_ln151_2"/></StgValue>
</operation>

<operation id="461" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:182  %xor_ln151_8 = xor i8 %shl_ln45_1, %xor_ln57_1

]]></Node>
<StgValue><ssdm name="xor_ln151_8"/></StgValue>
</operation>

<operation id="462" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:183  %xor_ln151_9 = xor i4 %select_ln49_4, %select_ln49_2

]]></Node>
<StgValue><ssdm name="xor_ln151_9"/></StgValue>
</operation>

<operation id="463" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="5" op_0_bw="4">
<![CDATA[
:184  %sext_ln151_1 = sext i4 %xor_ln151_9 to i5

]]></Node>
<StgValue><ssdm name="sext_ln151_1"/></StgValue>
</operation>

<operation id="464" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="5">
<![CDATA[
:185  %zext_ln151_3 = zext i5 %sext_ln151_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln151_3"/></StgValue>
</operation>

<operation id="465" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:186  %xor_ln151_10 = xor i8 %zext_ln151_3, %xor_ln151_8

]]></Node>
<StgValue><ssdm name="xor_ln151_10"/></StgValue>
</operation>

<operation id="466" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:187  %xor_ln151_11 = xor i8 %xor_ln151_10, %zext_ln151_2

]]></Node>
<StgValue><ssdm name="xor_ln151_11"/></StgValue>
</operation>

<operation id="467" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:188  %xor_ln151_12 = xor i8 %xor_ln151_11, %xor_ln151_5

]]></Node>
<StgValue><ssdm name="xor_ln151_12"/></StgValue>
</operation>

<operation id="468" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:189  %xor_ln151_13 = xor i6 %select_ln53_7, %select_ln49_11

]]></Node>
<StgValue><ssdm name="xor_ln151_13"/></StgValue>
</operation>

<operation id="469" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:190  %xor_ln151_14 = xor i6 %xor_ln151_13, %select_ln49_7

]]></Node>
<StgValue><ssdm name="xor_ln151_14"/></StgValue>
</operation>

<operation id="470" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="6">
<![CDATA[
:191  %zext_ln151_4 = zext i6 %xor_ln151_14 to i8

]]></Node>
<StgValue><ssdm name="zext_ln151_4"/></StgValue>
</operation>

<operation id="471" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:192  %xor_ln151_15 = xor i8 %shl_ln49_1, %shl_ln49

]]></Node>
<StgValue><ssdm name="xor_ln151_15"/></StgValue>
</operation>

<operation id="472" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:193  %xor_ln151_16 = xor i8 %xor_ln151_15, %select_ln49_5

]]></Node>
<StgValue><ssdm name="xor_ln151_16"/></StgValue>
</operation>

<operation id="473" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:194  %xor_ln151_17 = xor i8 %xor_ln151_16, %zext_ln151_4

]]></Node>
<StgValue><ssdm name="xor_ln151_17"/></StgValue>
</operation>

<operation id="474" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:195  %xor_ln151_18 = xor i8 %zext_ln147_5, %shl_ln53_2

]]></Node>
<StgValue><ssdm name="xor_ln151_18"/></StgValue>
</operation>

<operation id="475" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:196  %xor_ln151_19 = xor i6 %select_ln53_8, %select_ln57

]]></Node>
<StgValue><ssdm name="xor_ln151_19"/></StgValue>
</operation>

<operation id="476" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="7" op_0_bw="6">
<![CDATA[
:197  %sext_ln151_2 = sext i6 %xor_ln151_19 to i7

]]></Node>
<StgValue><ssdm name="sext_ln151_2"/></StgValue>
</operation>

<operation id="477" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="7">
<![CDATA[
:198  %zext_ln151_5 = zext i7 %sext_ln151_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln151_5"/></StgValue>
</operation>

<operation id="478" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:199  %xor_ln151_20 = xor i8 %shl_ln53_3, %xor_ln57

]]></Node>
<StgValue><ssdm name="xor_ln151_20"/></StgValue>
</operation>

<operation id="479" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:200  %xor_ln151_21 = xor i8 %xor_ln151_20, %zext_ln151_5

]]></Node>
<StgValue><ssdm name="xor_ln151_21"/></StgValue>
</operation>

<operation id="480" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:201  %xor_ln151_22 = xor i8 %xor_ln151_21, %xor_ln151_18

]]></Node>
<StgValue><ssdm name="xor_ln151_22"/></StgValue>
</operation>

<operation id="481" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:202  %xor_ln151_23 = xor i8 %xor_ln151_22, %xor_ln151_17

]]></Node>
<StgValue><ssdm name="xor_ln151_23"/></StgValue>
</operation>

<operation id="482" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:203  %xor_ln151_2 = xor i8 %xor_ln151_23, %xor_ln151_12

]]></Node>
<StgValue><ssdm name="xor_ln151_2"/></StgValue>
</operation>

<operation id="483" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:205  %xor_ln153 = xor i8 %shl_ln45_3, %select_ln53_1

]]></Node>
<StgValue><ssdm name="xor_ln153"/></StgValue>
</operation>

<operation id="484" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:206  %xor_ln153_1 = xor i8 %xor_ln153, %xor_ln53

]]></Node>
<StgValue><ssdm name="xor_ln153_1"/></StgValue>
</operation>

<operation id="485" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:207  %xor_ln153_3 = xor i6 %xor_ln147_3, %select_ln45_13

]]></Node>
<StgValue><ssdm name="xor_ln153_3"/></StgValue>
</operation>

<operation id="486" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="6">
<![CDATA[
:208  %zext_ln153 = zext i6 %xor_ln153_3 to i8

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="487" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:209  %xor_ln153_4 = xor i8 %zext_ln153, %xor_ln153_1

]]></Node>
<StgValue><ssdm name="xor_ln153_4"/></StgValue>
</operation>

<operation id="488" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:210  %xor_ln153_5 = xor i6 %xor_ln147_6, %select_ln45_14

]]></Node>
<StgValue><ssdm name="xor_ln153_5"/></StgValue>
</operation>

<operation id="489" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="6">
<![CDATA[
:211  %zext_ln153_1 = zext i6 %xor_ln153_5 to i8

]]></Node>
<StgValue><ssdm name="zext_ln153_1"/></StgValue>
</operation>

<operation id="490" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:212  %xor_ln153_6 = xor i6 %select_ln45_12, %select_ln45

]]></Node>
<StgValue><ssdm name="xor_ln153_6"/></StgValue>
</operation>

<operation id="491" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="7" op_0_bw="6">
<![CDATA[
:213  %sext_ln153_1 = sext i6 %xor_ln153_6 to i7

]]></Node>
<StgValue><ssdm name="sext_ln153_1"/></StgValue>
</operation>

<operation id="492" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="7">
<![CDATA[
:214  %zext_ln153_2 = zext i7 %sext_ln153_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln153_2"/></StgValue>
</operation>

<operation id="493" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:215  %xor_ln153_7 = xor i8 %shl_ln45_2, %xor_ln57_1

]]></Node>
<StgValue><ssdm name="xor_ln153_7"/></StgValue>
</operation>

<operation id="494" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:216  %xor_ln153_8 = xor i8 %xor_ln153_7, %zext_ln153_2

]]></Node>
<StgValue><ssdm name="xor_ln153_8"/></StgValue>
</operation>

<operation id="495" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:217  %xor_ln153_9 = xor i8 %xor_ln153_8, %zext_ln153_1

]]></Node>
<StgValue><ssdm name="xor_ln153_9"/></StgValue>
</operation>

<operation id="496" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:218  %xor_ln153_10 = xor i8 %xor_ln153_9, %xor_ln153_4

]]></Node>
<StgValue><ssdm name="xor_ln153_10"/></StgValue>
</operation>

<operation id="497" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:219  %xor_ln153_11 = xor i7 %and_ln2, %select_ln49

]]></Node>
<StgValue><ssdm name="xor_ln153_11"/></StgValue>
</operation>

<operation id="498" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:220  %xor_ln153_12 = xor i7 %xor_ln153_11, %select_ln49_9

]]></Node>
<StgValue><ssdm name="xor_ln153_12"/></StgValue>
</operation>

<operation id="499" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="7">
<![CDATA[
:221  %zext_ln153_3 = zext i7 %xor_ln153_12 to i8

]]></Node>
<StgValue><ssdm name="zext_ln153_3"/></StgValue>
</operation>

<operation id="500" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:222  %xor_ln153_13 = xor i4 %select_ln49_6, %select_ln57_2

]]></Node>
<StgValue><ssdm name="xor_ln153_13"/></StgValue>
</operation>

<operation id="501" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="5" op_0_bw="4">
<![CDATA[
:223  %sext_ln153 = sext i4 %xor_ln153_13 to i5

]]></Node>
<StgValue><ssdm name="sext_ln153"/></StgValue>
</operation>

<operation id="502" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="5">
<![CDATA[
:224  %zext_ln153_4 = zext i5 %sext_ln153 to i8

]]></Node>
<StgValue><ssdm name="zext_ln153_4"/></StgValue>
</operation>

<operation id="503" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:225  %xor_ln153_14 = xor i8 %zext_ln153_4, %xor_ln49

]]></Node>
<StgValue><ssdm name="xor_ln153_14"/></StgValue>
</operation>

<operation id="504" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:226  %xor_ln153_15 = xor i8 %xor_ln153_14, %zext_ln153_3

]]></Node>
<StgValue><ssdm name="xor_ln153_15"/></StgValue>
</operation>

<operation id="505" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:227  %xor_ln153_16 = xor i6 %select_ln53_8, %select_ln49_13

]]></Node>
<StgValue><ssdm name="xor_ln153_16"/></StgValue>
</operation>

<operation id="506" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:228  %xor_ln153_17 = xor i6 %xor_ln153_16, %select_ln57_4

]]></Node>
<StgValue><ssdm name="xor_ln153_17"/></StgValue>
</operation>

<operation id="507" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="6">
<![CDATA[
:229  %zext_ln153_5 = zext i6 %xor_ln153_17 to i8

]]></Node>
<StgValue><ssdm name="zext_ln153_5"/></StgValue>
</operation>

<operation id="508" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:230  %xor_ln153_18 = xor i8 %select_ln57_3, %shl_ln49_2

]]></Node>
<StgValue><ssdm name="xor_ln153_18"/></StgValue>
</operation>

<operation id="509" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:231  %xor_ln153_19 = xor i8 %shl_ln57, %shl_ln53_3

]]></Node>
<StgValue><ssdm name="xor_ln153_19"/></StgValue>
</operation>

<operation id="510" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:232  %xor_ln153_20 = xor i8 %xor_ln153_19, %xor_ln153_18

]]></Node>
<StgValue><ssdm name="xor_ln153_20"/></StgValue>
</operation>

<operation id="511" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:233  %xor_ln153_21 = xor i8 %xor_ln153_20, %zext_ln153_5

]]></Node>
<StgValue><ssdm name="xor_ln153_21"/></StgValue>
</operation>

<operation id="512" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:234  %xor_ln153_22 = xor i8 %xor_ln153_21, %xor_ln153_15

]]></Node>
<StgValue><ssdm name="xor_ln153_22"/></StgValue>
</operation>

<operation id="513" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:235  %xor_ln153_2 = xor i8 %xor_ln153_22, %xor_ln153_10

]]></Node>
<StgValue><ssdm name="xor_ln153_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="514" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %StateArrayTmp_addr = getelementptr [16 x i8]* %StateArrayTmp, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="StateArrayTmp_addr"/></StgValue>
</operation>

<operation id="515" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %StateArrayTmp_addr_1 = getelementptr [16 x i8]* %StateArrayTmp, i64 0, i64 %zext_ln147_6

]]></Node>
<StgValue><ssdm name="StateArrayTmp_addr_1"/></StgValue>
</operation>

<operation id="516" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:123  store i8 %xor_ln147_2, i8* %StateArrayTmp_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="517" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:168  store i8 %xor_ln149_2, i8* %StateArrayTmp_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="518" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %StateArrayTmp_addr_2 = getelementptr [16 x i8]* %StateArrayTmp, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="StateArrayTmp_addr_2"/></StgValue>
</operation>

<operation id="519" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %StateArrayTmp_addr_3 = getelementptr [16 x i8]* %StateArrayTmp, i64 0, i64 %zext_ln147_7

]]></Node>
<StgValue><ssdm name="StateArrayTmp_addr_3"/></StgValue>
</operation>

<operation id="520" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:204  store i8 %xor_ln151_2, i8* %StateArrayTmp_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="521" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:236  store i8 %xor_ln153_2, i8* %StateArrayTmp_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="522" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
:237  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="523" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader6:0  %i8_0 = phi i3 [ %i_14, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="i8_0"/></StgValue>
</operation>

<operation id="524" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6:1  %icmp_ln157 = icmp eq i3 %i8_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln157"/></StgValue>
</operation>

<operation id="525" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="526" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6:3  %i_14 = add i3 %i8_0, 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="527" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4  br i1 %icmp_ln157, label %.loopexit.loopexit, label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="528" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader5.preheader:0  %tmp_35 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i8_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="529" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="6" op_0_bw="5">
<![CDATA[
.preheader5.preheader:1  %zext_ln158 = zext i5 %tmp_35 to i6

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="530" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:2  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="531" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="532" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="4">
<![CDATA[
.loopexit:0  %x = load i8* %StateArray_addr, align 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="533" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="4">
<![CDATA[
.loopexit:1  %StateArray_load_8 = load i8* %StateArray_addr_1, align 2

]]></Node>
<StgValue><ssdm name="StateArray_load_8"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="534" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader5:0  %j9_0 = phi i3 [ %j_6, %10 ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="j9_0"/></StgValue>
</operation>

<operation id="535" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5:1  %icmp_ln158 = icmp eq i3 %j9_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln158"/></StgValue>
</operation>

<operation id="536" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="537" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5:3  %j_6 = add i3 %j9_0, 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="538" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %icmp_ln158, label %.preheader6.loopexit, label %10

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="539" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln159 = zext i3 %j9_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln159"/></StgValue>
</operation>

<operation id="540" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln159 = add i6 %zext_ln158, %zext_ln159

]]></Node>
<StgValue><ssdm name="add_ln159"/></StgValue>
</operation>

<operation id="541" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln159_1 = zext i6 %add_ln159 to i64

]]></Node>
<StgValue><ssdm name="zext_ln159_1"/></StgValue>
</operation>

<operation id="542" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %StateArrayTmp_addr_4 = getelementptr [16 x i8]* %StateArrayTmp, i64 0, i64 %zext_ln159_1

]]></Node>
<StgValue><ssdm name="StateArrayTmp_addr_4"/></StgValue>
</operation>

<operation id="543" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="4">
<![CDATA[
:5  %StateArrayTmp_load = load i8* %StateArrayTmp_addr_4, align 1

]]></Node>
<StgValue><ssdm name="StateArrayTmp_load"/></StgValue>
</operation>

<operation id="544" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.loopexit:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="545" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %StateArray_addr_20 = getelementptr [16 x i8]* %StateArray, i64 0, i64 %zext_ln159_1

]]></Node>
<StgValue><ssdm name="StateArray_addr_20"/></StgValue>
</operation>

<operation id="546" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="4">
<![CDATA[
:5  %StateArrayTmp_load = load i8* %StateArrayTmp_addr_4, align 1

]]></Node>
<StgValue><ssdm name="StateArrayTmp_load"/></StgValue>
</operation>

<operation id="547" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:6  store i8 %StateArrayTmp_load, i8* %StateArray_addr_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="548" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="549" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="4">
<![CDATA[
.loopexit:0  %x = load i8* %StateArray_addr, align 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="550" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="4">
<![CDATA[
.loopexit:1  %StateArray_load_8 = load i8* %StateArray_addr_1, align 2

]]></Node>
<StgValue><ssdm name="StateArray_load_8"/></StgValue>
</operation>

<operation id="551" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="4">
<![CDATA[
.loopexit:3  %StateArray_load_9 = load i8* %StateArray_addr_2, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_9"/></StgValue>
</operation>

<operation id="552" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="4">
<![CDATA[
.loopexit:5  %StateArray_load_10 = load i8* %StateArray_addr_3, align 4

]]></Node>
<StgValue><ssdm name="StateArray_load_10"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="553" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="4">
<![CDATA[
.loopexit:3  %StateArray_load_9 = load i8* %StateArray_addr_2, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_9"/></StgValue>
</operation>

<operation id="554" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="4">
<![CDATA[
.loopexit:5  %StateArray_load_10 = load i8* %StateArray_addr_3, align 4

]]></Node>
<StgValue><ssdm name="StateArray_load_10"/></StgValue>
</operation>

<operation id="555" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="4">
<![CDATA[
.loopexit:8  %x_1 = load i8* %StateArray_addr_4, align 2

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="556" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="4">
<![CDATA[
.loopexit:9  %StateArray_load_12 = load i8* %StateArray_addr_5, align 8

]]></Node>
<StgValue><ssdm name="StateArray_load_12"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="557" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="4">
<![CDATA[
.loopexit:8  %x_1 = load i8* %StateArray_addr_4, align 2

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="558" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="4">
<![CDATA[
.loopexit:9  %StateArray_load_12 = load i8* %StateArray_addr_5, align 8

]]></Node>
<StgValue><ssdm name="StateArray_load_12"/></StgValue>
</operation>

<operation id="559" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="4">
<![CDATA[
.loopexit:12  %x_2 = load i8* %StateArray_addr_6, align 1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="560" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="4">
<![CDATA[
.loopexit:13  %StateArray_load_14 = load i8* %StateArray_addr_7, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_14"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="561" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="4">
<![CDATA[
.loopexit:12  %x_2 = load i8* %StateArray_addr_6, align 1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="562" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="4">
<![CDATA[
.loopexit:13  %StateArray_load_14 = load i8* %StateArray_addr_7, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_14"/></StgValue>
</operation>

<operation id="563" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="4">
<![CDATA[
.loopexit:16  %x_3 = load i8* %StateArray_addr_8, align 4

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="564" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="4">
<![CDATA[
.loopexit:17  %StateArray_load_16 = load i8* %StateArray_addr_9, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_16"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="565" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="4">
<![CDATA[
.loopexit:16  %x_3 = load i8* %StateArray_addr_8, align 4

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="566" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="4">
<![CDATA[
.loopexit:17  %StateArray_load_16 = load i8* %StateArray_addr_9, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_16"/></StgValue>
</operation>

<operation id="567" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="4">
<![CDATA[
.loopexit:19  %StateArray_load_17 = load i8* %StateArray_addr_10, align 2

]]></Node>
<StgValue><ssdm name="StateArray_load_17"/></StgValue>
</operation>

<operation id="568" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="4">
<![CDATA[
.loopexit:21  %StateArray_load_18 = load i8* %StateArray_addr_11, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_18"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="569" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
.loopexit:2  store i8 %StateArray_load_8, i8* %StateArray_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="570" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
.loopexit:4  store i8 %StateArray_load_9, i8* %StateArray_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="571" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="4">
<![CDATA[
.loopexit:19  %StateArray_load_17 = load i8* %StateArray_addr_10, align 2

]]></Node>
<StgValue><ssdm name="StateArray_load_17"/></StgValue>
</operation>

<operation id="572" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="4">
<![CDATA[
.loopexit:21  %StateArray_load_18 = load i8* %StateArray_addr_11, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_18"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="573" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
.loopexit:6  store i8 %StateArray_load_10, i8* %StateArray_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="574" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
.loopexit:7  store i8 %x, i8* %StateArray_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="575" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
.loopexit:10  store i8 %StateArray_load_12, i8* %StateArray_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="576" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
.loopexit:11  store i8 %x_1, i8* %StateArray_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="577" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
.loopexit:14  store i8 %StateArray_load_14, i8* %StateArray_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="578" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
.loopexit:15  store i8 %x_2, i8* %StateArray_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="579" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
.loopexit:18  store i8 %StateArray_load_16, i8* %StateArray_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="580" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
.loopexit:20  store i8 %StateArray_load_17, i8* %StateArray_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="581" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
.loopexit:22  store i8 %StateArray_load_18, i8* %StateArray_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="582" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
.loopexit:23  store i8 %x_3, i8* %StateArray_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="583" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:24  br label %.loopexit21

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="584" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit21:0  %i10_0 = phi i3 [ 0, %.loopexit ], [ %i_15, %.loopexit21.loopexit ]

]]></Node>
<StgValue><ssdm name="i10_0"/></StgValue>
</operation>

<operation id="585" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit21:1  %icmp_ln190 = icmp eq i3 %i10_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln190"/></StgValue>
</operation>

<operation id="586" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit21:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="587" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit21:3  %i_15 = add i3 %i10_0, 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="588" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit21:4  br i1 %icmp_ln190, label %12, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="589" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader4.preheader:0  %tmp_36 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i10_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="590" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="6" op_0_bw="5">
<![CDATA[
.preheader4.preheader:1  %zext_ln191 = zext i5 %tmp_36 to i6

]]></Node>
<StgValue><ssdm name="zext_ln191"/></StgValue>
</operation>

<operation id="591" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:2  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="592" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %r = add i4 %r_0, -1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="593" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="594" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader4:0  %j11_0 = phi i3 [ %j_7, %11 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="j11_0"/></StgValue>
</operation>

<operation id="595" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:1  %icmp_ln191 = icmp eq i3 %j11_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln191"/></StgValue>
</operation>

<operation id="596" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="597" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:3  %j_7 = add i3 %j11_0, 1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="598" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %icmp_ln191, label %.loopexit21.loopexit, label %11

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="599" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln192_1 = zext i3 %j11_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln192_1"/></StgValue>
</operation>

<operation id="600" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln192 = add i6 %zext_ln191, %zext_ln192_1

]]></Node>
<StgValue><ssdm name="add_ln192"/></StgValue>
</operation>

<operation id="601" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln192_2 = zext i6 %add_ln192 to i64

]]></Node>
<StgValue><ssdm name="zext_ln192_2"/></StgValue>
</operation>

<operation id="602" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %StateArray_addr_21 = getelementptr [16 x i8]* %StateArray, i64 0, i64 %zext_ln192_2

]]></Node>
<StgValue><ssdm name="StateArray_addr_21"/></StgValue>
</operation>

<operation id="603" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="4">
<![CDATA[
:4  %StateArray_load_19 = load i8* %StateArray_addr_21, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_19"/></StgValue>
</operation>

<operation id="604" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
.loopexit21.loopexit:0  br label %.loopexit21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="605" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="4">
<![CDATA[
:4  %StateArray_load_19 = load i8* %StateArray_addr_21, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_19"/></StgValue>
</operation>

<operation id="606" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="8">
<![CDATA[
:5  %zext_ln192 = zext i8 %StateArray_load_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln192"/></StgValue>
</operation>

<operation id="607" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %InvSBox_addr = getelementptr inbounds [256 x i8]* @InvSBox, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="InvSBox_addr"/></StgValue>
</operation>

<operation id="608" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="8">
<![CDATA[
:7  %InvSBox_load = load i8* %InvSBox_addr, align 1

]]></Node>
<StgValue><ssdm name="InvSBox_load"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="609" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="8">
<![CDATA[
:7  %InvSBox_load = load i8* %InvSBox_addr, align 1

]]></Node>
<StgValue><ssdm name="InvSBox_load"/></StgValue>
</operation>

<operation id="610" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:8  store i8 %InvSBox_load, i8* %StateArray_addr_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="611" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="612" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader3:0  %i12_0 = phi i3 [ %i_10, %.preheader3.loopexit ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="i12_0"/></StgValue>
</operation>

<operation id="613" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:1  %icmp_ln197 = icmp eq i3 %i12_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln197"/></StgValue>
</operation>

<operation id="614" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="615" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:3  %i_10 = add i3 %i12_0, 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="616" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln197, label %.preheader1.preheader, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="617" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader2.preheader:0  %tmp_12 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i12_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="618" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="6" op_0_bw="5">
<![CDATA[
.preheader2.preheader:1  %zext_ln198 = zext i5 %tmp_12 to i6

]]></Node>
<StgValue><ssdm name="zext_ln198"/></StgValue>
</operation>

<operation id="619" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:2  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="620" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="621" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2:0  %j13_0 = phi i3 [ %j_3, %13 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="j13_0"/></StgValue>
</operation>

<operation id="622" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:1  %icmp_ln198 = icmp eq i3 %j13_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln198"/></StgValue>
</operation>

<operation id="623" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="624" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:3  %j_3 = add i3 %j13_0, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="625" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln198, label %.preheader3.loopexit, label %13

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="626" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln199 = zext i3 %j13_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln199"/></StgValue>
</operation>

<operation id="627" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln199 = add i6 %zext_ln198, %zext_ln199

]]></Node>
<StgValue><ssdm name="add_ln199"/></StgValue>
</operation>

<operation id="628" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln199_1 = zext i6 %add_ln199 to i64

]]></Node>
<StgValue><ssdm name="zext_ln199_1"/></StgValue>
</operation>

<operation id="629" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %StateArray_addr_14 = getelementptr [16 x i8]* %StateArray, i64 0, i64 %zext_ln199_1

]]></Node>
<StgValue><ssdm name="StateArray_addr_14"/></StgValue>
</operation>

<operation id="630" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %ExpandedKey_addr_14 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %zext_ln199_1

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_14"/></StgValue>
</operation>

<operation id="631" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="8">
<![CDATA[
:5  %ExpandedKey_load_9 = load i8* %ExpandedKey_addr_14, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_9"/></StgValue>
</operation>

<operation id="632" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="4">
<![CDATA[
:6  %StateArray_load_1 = load i8* %StateArray_addr_14, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_1"/></StgValue>
</operation>

<operation id="633" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.loopexit:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="634" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="8">
<![CDATA[
:5  %ExpandedKey_load_9 = load i8* %ExpandedKey_addr_14, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_9"/></StgValue>
</operation>

<operation id="635" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="4">
<![CDATA[
:6  %StateArray_load_1 = load i8* %StateArray_addr_14, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_1"/></StgValue>
</operation>

<operation id="636" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %xor_ln199 = xor i8 %StateArray_load_1, %ExpandedKey_load_9

]]></Node>
<StgValue><ssdm name="xor_ln199"/></StgValue>
</operation>

<operation id="637" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:8  store i8 %xor_ln199, i8* %StateArray_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="638" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="639" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1:0  %i14_0 = phi i3 [ %i_12, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="i14_0"/></StgValue>
</operation>

<operation id="640" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:1  %icmp_ln203 = icmp eq i3 %i14_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="641" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="642" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:3  %i_12 = add i3 %i14_0, 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="643" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln203, label %15, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="644" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader.preheader:0  %tmp_14 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i14_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="645" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1  %zext_ln204 = zext i5 %tmp_14 to i6

]]></Node>
<StgValue><ssdm name="zext_ln204"/></StgValue>
</operation>

<operation id="646" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="647" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln209"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="648" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %j15_0 = phi i3 [ %j_5, %14 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j15_0"/></StgValue>
</operation>

<operation id="649" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %icmp_ln204 = icmp eq i3 %j15_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln204"/></StgValue>
</operation>

<operation id="650" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="651" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %j_5 = add i3 %j15_0, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="652" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln204, label %.preheader1.loopexit, label %14

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="653" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln205 = zext i3 %j15_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205"/></StgValue>
</operation>

<operation id="654" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln205 = add i6 %zext_ln204, %zext_ln205

]]></Node>
<StgValue><ssdm name="add_ln205"/></StgValue>
</operation>

<operation id="655" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln205_1 = zext i6 %add_ln205 to i64

]]></Node>
<StgValue><ssdm name="zext_ln205_1"/></StgValue>
</operation>

<operation id="656" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %StateArray_addr_19 = getelementptr [16 x i8]* %StateArray, i64 0, i64 %zext_ln205_1

]]></Node>
<StgValue><ssdm name="StateArray_addr_19"/></StgValue>
</operation>

<operation id="657" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="4">
<![CDATA[
:5  %StateArray_load_6 = load i8* %StateArray_addr_19, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_6"/></StgValue>
</operation>

<operation id="658" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="659" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %PlainText_addr = getelementptr [16 x i8]* %PlainText, i64 0, i64 %zext_ln205_1

]]></Node>
<StgValue><ssdm name="PlainText_addr"/></StgValue>
</operation>

<operation id="660" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="4">
<![CDATA[
:5  %StateArray_load_6 = load i8* %StateArray_addr_19, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_6"/></StgValue>
</operation>

<operation id="661" st_id="48" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:6  store i8 %StateArray_load_6, i8* %PlainText_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="662" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
