
STM32FreeRTOSExample.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000027e0  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  080028f0  080028f0  000038f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002974  08002974  00004010  2**0
                  CONTENTS
  4 .ARM          00000000  08002974  08002974  00004010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002974  08002974  00004010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002974  08002974  00003974  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002978  08002978  00003978  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  0800297c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000049d4  20000010  0800298c  00004010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200049e4  0800298c  000049e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005962  00000000  00000000  00004039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018f0  00000000  00000000  0000999b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007f0  00000000  00000000  0000b290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005dc  00000000  00000000  0000ba80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012e7d  00000000  00000000  0000c05c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000784e  00000000  00000000  0001eed9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00067034  00000000  00000000  00026727  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0008d75b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ef8  00000000  00000000  0008d7a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  0008f698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	080028d8 	.word	0x080028d8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	080028d8 	.word	0x080028d8

08000150 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000158:	687b      	ldr	r3, [r7, #4]
 800015a:	f003 0307 	and.w	r3, r3, #7
 800015e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000160:	4b0c      	ldr	r3, [pc, #48]	@ (8000194 <__NVIC_SetPriorityGrouping+0x44>)
 8000162:	68db      	ldr	r3, [r3, #12]
 8000164:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000166:	68ba      	ldr	r2, [r7, #8]
 8000168:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800016c:	4013      	ands	r3, r2
 800016e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000170:	68fb      	ldr	r3, [r7, #12]
 8000172:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000174:	68bb      	ldr	r3, [r7, #8]
 8000176:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000178:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800017c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000180:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000182:	4a04      	ldr	r2, [pc, #16]	@ (8000194 <__NVIC_SetPriorityGrouping+0x44>)
 8000184:	68bb      	ldr	r3, [r7, #8]
 8000186:	60d3      	str	r3, [r2, #12]
}
 8000188:	bf00      	nop
 800018a:	3714      	adds	r7, #20
 800018c:	46bd      	mov	sp, r7
 800018e:	bc80      	pop	{r7}
 8000190:	4770      	bx	lr
 8000192:	bf00      	nop
 8000194:	e000ed00 	.word	0xe000ed00

08000198 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000198:	b480      	push	{r7}
 800019a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__NVIC_GetPriorityGrouping+0x18>)
 800019e:	68db      	ldr	r3, [r3, #12]
 80001a0:	0a1b      	lsrs	r3, r3, #8
 80001a2:	f003 0307 	and.w	r3, r3, #7
}
 80001a6:	4618      	mov	r0, r3
 80001a8:	46bd      	mov	sp, r7
 80001aa:	bc80      	pop	{r7}
 80001ac:	4770      	bx	lr
 80001ae:	bf00      	nop
 80001b0:	e000ed00 	.word	0xe000ed00

080001b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001b4:	b480      	push	{r7}
 80001b6:	b083      	sub	sp, #12
 80001b8:	af00      	add	r7, sp, #0
 80001ba:	4603      	mov	r3, r0
 80001bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001c2:	2b00      	cmp	r3, #0
 80001c4:	db0b      	blt.n	80001de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001c6:	79fb      	ldrb	r3, [r7, #7]
 80001c8:	f003 021f 	and.w	r2, r3, #31
 80001cc:	4906      	ldr	r1, [pc, #24]	@ (80001e8 <__NVIC_EnableIRQ+0x34>)
 80001ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001d2:	095b      	lsrs	r3, r3, #5
 80001d4:	2001      	movs	r0, #1
 80001d6:	fa00 f202 	lsl.w	r2, r0, r2
 80001da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80001de:	bf00      	nop
 80001e0:	370c      	adds	r7, #12
 80001e2:	46bd      	mov	sp, r7
 80001e4:	bc80      	pop	{r7}
 80001e6:	4770      	bx	lr
 80001e8:	e000e100 	.word	0xe000e100

080001ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80001ec:	b480      	push	{r7}
 80001ee:	b083      	sub	sp, #12
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	4603      	mov	r3, r0
 80001f4:	6039      	str	r1, [r7, #0]
 80001f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001fc:	2b00      	cmp	r3, #0
 80001fe:	db0a      	blt.n	8000216 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000200:	683b      	ldr	r3, [r7, #0]
 8000202:	b2da      	uxtb	r2, r3
 8000204:	490c      	ldr	r1, [pc, #48]	@ (8000238 <__NVIC_SetPriority+0x4c>)
 8000206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800020a:	0112      	lsls	r2, r2, #4
 800020c:	b2d2      	uxtb	r2, r2
 800020e:	440b      	add	r3, r1
 8000210:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000214:	e00a      	b.n	800022c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000216:	683b      	ldr	r3, [r7, #0]
 8000218:	b2da      	uxtb	r2, r3
 800021a:	4908      	ldr	r1, [pc, #32]	@ (800023c <__NVIC_SetPriority+0x50>)
 800021c:	79fb      	ldrb	r3, [r7, #7]
 800021e:	f003 030f 	and.w	r3, r3, #15
 8000222:	3b04      	subs	r3, #4
 8000224:	0112      	lsls	r2, r2, #4
 8000226:	b2d2      	uxtb	r2, r2
 8000228:	440b      	add	r3, r1
 800022a:	761a      	strb	r2, [r3, #24]
}
 800022c:	bf00      	nop
 800022e:	370c      	adds	r7, #12
 8000230:	46bd      	mov	sp, r7
 8000232:	bc80      	pop	{r7}
 8000234:	4770      	bx	lr
 8000236:	bf00      	nop
 8000238:	e000e100 	.word	0xe000e100
 800023c:	e000ed00 	.word	0xe000ed00

08000240 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000240:	b480      	push	{r7}
 8000242:	b089      	sub	sp, #36	@ 0x24
 8000244:	af00      	add	r7, sp, #0
 8000246:	60f8      	str	r0, [r7, #12]
 8000248:	60b9      	str	r1, [r7, #8]
 800024a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800024c:	68fb      	ldr	r3, [r7, #12]
 800024e:	f003 0307 	and.w	r3, r3, #7
 8000252:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000254:	69fb      	ldr	r3, [r7, #28]
 8000256:	f1c3 0307 	rsb	r3, r3, #7
 800025a:	2b04      	cmp	r3, #4
 800025c:	bf28      	it	cs
 800025e:	2304      	movcs	r3, #4
 8000260:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000262:	69fb      	ldr	r3, [r7, #28]
 8000264:	3304      	adds	r3, #4
 8000266:	2b06      	cmp	r3, #6
 8000268:	d902      	bls.n	8000270 <NVIC_EncodePriority+0x30>
 800026a:	69fb      	ldr	r3, [r7, #28]
 800026c:	3b03      	subs	r3, #3
 800026e:	e000      	b.n	8000272 <NVIC_EncodePriority+0x32>
 8000270:	2300      	movs	r3, #0
 8000272:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000274:	f04f 32ff 	mov.w	r2, #4294967295
 8000278:	69bb      	ldr	r3, [r7, #24]
 800027a:	fa02 f303 	lsl.w	r3, r2, r3
 800027e:	43da      	mvns	r2, r3
 8000280:	68bb      	ldr	r3, [r7, #8]
 8000282:	401a      	ands	r2, r3
 8000284:	697b      	ldr	r3, [r7, #20]
 8000286:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000288:	f04f 31ff 	mov.w	r1, #4294967295
 800028c:	697b      	ldr	r3, [r7, #20]
 800028e:	fa01 f303 	lsl.w	r3, r1, r3
 8000292:	43d9      	mvns	r1, r3
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000298:	4313      	orrs	r3, r2
         );
}
 800029a:	4618      	mov	r0, r3
 800029c:	3724      	adds	r7, #36	@ 0x24
 800029e:	46bd      	mov	sp, r7
 80002a0:	bc80      	pop	{r7}
 80002a2:	4770      	bx	lr

080002a4 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80002a4:	b480      	push	{r7}
 80002a6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <LL_RCC_HSI_Enable+0x18>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a03      	ldr	r2, [pc, #12]	@ (80002bc <LL_RCC_HSI_Enable+0x18>)
 80002ae:	f043 0301 	orr.w	r3, r3, #1
 80002b2:	6013      	str	r3, [r2, #0]
}
 80002b4:	bf00      	nop
 80002b6:	46bd      	mov	sp, r7
 80002b8:	bc80      	pop	{r7}
 80002ba:	4770      	bx	lr
 80002bc:	40021000 	.word	0x40021000

080002c0 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80002c0:	b480      	push	{r7}
 80002c2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80002c4:	4b06      	ldr	r3, [pc, #24]	@ (80002e0 <LL_RCC_HSI_IsReady+0x20>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	f003 0302 	and.w	r3, r3, #2
 80002cc:	2b02      	cmp	r3, #2
 80002ce:	bf0c      	ite	eq
 80002d0:	2301      	moveq	r3, #1
 80002d2:	2300      	movne	r3, #0
 80002d4:	b2db      	uxtb	r3, r3
}
 80002d6:	4618      	mov	r0, r3
 80002d8:	46bd      	mov	sp, r7
 80002da:	bc80      	pop	{r7}
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop
 80002e0:	40021000 	.word	0x40021000

080002e4 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80002e4:	b480      	push	{r7}
 80002e6:	b083      	sub	sp, #12
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 80002ec:	4b06      	ldr	r3, [pc, #24]	@ (8000308 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	00db      	lsls	r3, r3, #3
 80002f8:	4903      	ldr	r1, [pc, #12]	@ (8000308 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 80002fa:	4313      	orrs	r3, r2
 80002fc:	600b      	str	r3, [r1, #0]
}
 80002fe:	bf00      	nop
 8000300:	370c      	adds	r7, #12
 8000302:	46bd      	mov	sp, r7
 8000304:	bc80      	pop	{r7}
 8000306:	4770      	bx	lr
 8000308:	40021000 	.word	0x40021000

0800030c <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800030c:	b480      	push	{r7}
 800030e:	b083      	sub	sp, #12
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000314:	4b06      	ldr	r3, [pc, #24]	@ (8000330 <LL_RCC_SetSysClkSource+0x24>)
 8000316:	685b      	ldr	r3, [r3, #4]
 8000318:	f023 0203 	bic.w	r2, r3, #3
 800031c:	4904      	ldr	r1, [pc, #16]	@ (8000330 <LL_RCC_SetSysClkSource+0x24>)
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	4313      	orrs	r3, r2
 8000322:	604b      	str	r3, [r1, #4]
}
 8000324:	bf00      	nop
 8000326:	370c      	adds	r7, #12
 8000328:	46bd      	mov	sp, r7
 800032a:	bc80      	pop	{r7}
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop
 8000330:	40021000 	.word	0x40021000

08000334 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000334:	b480      	push	{r7}
 8000336:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000338:	4b03      	ldr	r3, [pc, #12]	@ (8000348 <LL_RCC_GetSysClkSource+0x14>)
 800033a:	685b      	ldr	r3, [r3, #4]
 800033c:	f003 030c 	and.w	r3, r3, #12
}
 8000340:	4618      	mov	r0, r3
 8000342:	46bd      	mov	sp, r7
 8000344:	bc80      	pop	{r7}
 8000346:	4770      	bx	lr
 8000348:	40021000 	.word	0x40021000

0800034c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800034c:	b480      	push	{r7}
 800034e:	b083      	sub	sp, #12
 8000350:	af00      	add	r7, sp, #0
 8000352:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000354:	4b06      	ldr	r3, [pc, #24]	@ (8000370 <LL_RCC_SetAHBPrescaler+0x24>)
 8000356:	685b      	ldr	r3, [r3, #4]
 8000358:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800035c:	4904      	ldr	r1, [pc, #16]	@ (8000370 <LL_RCC_SetAHBPrescaler+0x24>)
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	4313      	orrs	r3, r2
 8000362:	604b      	str	r3, [r1, #4]
}
 8000364:	bf00      	nop
 8000366:	370c      	adds	r7, #12
 8000368:	46bd      	mov	sp, r7
 800036a:	bc80      	pop	{r7}
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop
 8000370:	40021000 	.word	0x40021000

08000374 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000374:	b480      	push	{r7}
 8000376:	b083      	sub	sp, #12
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800037c:	4b06      	ldr	r3, [pc, #24]	@ (8000398 <LL_RCC_SetAPB1Prescaler+0x24>)
 800037e:	685b      	ldr	r3, [r3, #4]
 8000380:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8000384:	4904      	ldr	r1, [pc, #16]	@ (8000398 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	4313      	orrs	r3, r2
 800038a:	604b      	str	r3, [r1, #4]
}
 800038c:	bf00      	nop
 800038e:	370c      	adds	r7, #12
 8000390:	46bd      	mov	sp, r7
 8000392:	bc80      	pop	{r7}
 8000394:	4770      	bx	lr
 8000396:	bf00      	nop
 8000398:	40021000 	.word	0x40021000

0800039c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800039c:	b480      	push	{r7}
 800039e:	b083      	sub	sp, #12
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80003a4:	4b06      	ldr	r3, [pc, #24]	@ (80003c0 <LL_RCC_SetAPB2Prescaler+0x24>)
 80003a6:	685b      	ldr	r3, [r3, #4]
 80003a8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80003ac:	4904      	ldr	r1, [pc, #16]	@ (80003c0 <LL_RCC_SetAPB2Prescaler+0x24>)
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	4313      	orrs	r3, r2
 80003b2:	604b      	str	r3, [r1, #4]
}
 80003b4:	bf00      	nop
 80003b6:	370c      	adds	r7, #12
 80003b8:	46bd      	mov	sp, r7
 80003ba:	bc80      	pop	{r7}
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop
 80003c0:	40021000 	.word	0x40021000

080003c4 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80003c4:	b480      	push	{r7}
 80003c6:	b085      	sub	sp, #20
 80003c8:	af00      	add	r7, sp, #0
 80003ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80003cc:	4b08      	ldr	r3, [pc, #32]	@ (80003f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80003ce:	69da      	ldr	r2, [r3, #28]
 80003d0:	4907      	ldr	r1, [pc, #28]	@ (80003f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	4313      	orrs	r3, r2
 80003d6:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80003d8:	4b05      	ldr	r3, [pc, #20]	@ (80003f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80003da:	69da      	ldr	r2, [r3, #28]
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	4013      	ands	r3, r2
 80003e0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80003e2:	68fb      	ldr	r3, [r7, #12]
}
 80003e4:	bf00      	nop
 80003e6:	3714      	adds	r7, #20
 80003e8:	46bd      	mov	sp, r7
 80003ea:	bc80      	pop	{r7}
 80003ec:	4770      	bx	lr
 80003ee:	bf00      	nop
 80003f0:	40021000 	.word	0x40021000

080003f4 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80003f4:	b480      	push	{r7}
 80003f6:	b085      	sub	sp, #20
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80003fc:	4b08      	ldr	r3, [pc, #32]	@ (8000420 <LL_APB2_GRP1_EnableClock+0x2c>)
 80003fe:	699a      	ldr	r2, [r3, #24]
 8000400:	4907      	ldr	r1, [pc, #28]	@ (8000420 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	4313      	orrs	r3, r2
 8000406:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000408:	4b05      	ldr	r3, [pc, #20]	@ (8000420 <LL_APB2_GRP1_EnableClock+0x2c>)
 800040a:	699a      	ldr	r2, [r3, #24]
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	4013      	ands	r3, r2
 8000410:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000412:	68fb      	ldr	r3, [r7, #12]
}
 8000414:	bf00      	nop
 8000416:	3714      	adds	r7, #20
 8000418:	46bd      	mov	sp, r7
 800041a:	bc80      	pop	{r7}
 800041c:	4770      	bx	lr
 800041e:	bf00      	nop
 8000420:	40021000 	.word	0x40021000

08000424 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000424:	b480      	push	{r7}
 8000426:	b083      	sub	sp, #12
 8000428:	af00      	add	r7, sp, #0
 800042a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 800042c:	4b06      	ldr	r3, [pc, #24]	@ (8000448 <LL_FLASH_SetLatency+0x24>)
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	f023 0207 	bic.w	r2, r3, #7
 8000434:	4904      	ldr	r1, [pc, #16]	@ (8000448 <LL_FLASH_SetLatency+0x24>)
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	4313      	orrs	r3, r2
 800043a:	600b      	str	r3, [r1, #0]
}
 800043c:	bf00      	nop
 800043e:	370c      	adds	r7, #12
 8000440:	46bd      	mov	sp, r7
 8000442:	bc80      	pop	{r7}
 8000444:	4770      	bx	lr
 8000446:	bf00      	nop
 8000448:	40022000 	.word	0x40022000

0800044c <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 800044c:	b480      	push	{r7}
 800044e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000450:	4b03      	ldr	r3, [pc, #12]	@ (8000460 <LL_FLASH_GetLatency+0x14>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	f003 0307 	and.w	r3, r3, #7
}
 8000458:	4618      	mov	r0, r3
 800045a:	46bd      	mov	sp, r7
 800045c:	bc80      	pop	{r7}
 800045e:	4770      	bx	lr
 8000460:	40022000 	.word	0x40022000

08000464 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000464:	b480      	push	{r7}
 8000466:	b083      	sub	sp, #12
 8000468:	af00      	add	r7, sp, #0
 800046a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	68db      	ldr	r3, [r3, #12]
 8000470:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	60da      	str	r2, [r3, #12]
}
 8000478:	bf00      	nop
 800047a:	370c      	adds	r7, #12
 800047c:	46bd      	mov	sp, r7
 800047e:	bc80      	pop	{r7}
 8000480:	4770      	bx	lr

08000482 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000482:	b480      	push	{r7}
 8000484:	b083      	sub	sp, #12
 8000486:	af00      	add	r7, sp, #0
 8000488:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	691b      	ldr	r3, [r3, #16]
 800048e:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	695b      	ldr	r3, [r3, #20]
 800049a:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	615a      	str	r2, [r3, #20]
}
 80004a2:	bf00      	nop
 80004a4:	370c      	adds	r7, #12
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bc80      	pop	{r7}
 80004aa:	4770      	bx	lr

080004ac <LL_GPIO_IsOutputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80004ac:	b480      	push	{r7}
 80004ae:	b083      	sub	sp, #12
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
 80004b4:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->ODR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU) == ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU));
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	68db      	ldr	r3, [r3, #12]
 80004ba:	43da      	mvns	r2, r3
 80004bc:	683b      	ldr	r3, [r7, #0]
 80004be:	0a1b      	lsrs	r3, r3, #8
 80004c0:	4013      	ands	r3, r2
 80004c2:	b29b      	uxth	r3, r3
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	bf0c      	ite	eq
 80004c8:	2301      	moveq	r3, #1
 80004ca:	2300      	movne	r3, #0
 80004cc:	b2db      	uxtb	r3, r3
}
 80004ce:	4618      	mov	r0, r3
 80004d0:	370c      	adds	r7, #12
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bc80      	pop	{r7}
 80004d6:	4770      	bx	lr

080004d8 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80004d8:	b480      	push	{r7}
 80004da:	b083      	sub	sp, #12
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
 80004e0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80004e2:	683b      	ldr	r3, [r7, #0]
 80004e4:	0a1b      	lsrs	r3, r3, #8
 80004e6:	b29a      	uxth	r2, r3
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	615a      	str	r2, [r3, #20]
}
 80004ec:	bf00      	nop
 80004ee:	370c      	adds	r7, #12
 80004f0:	46bd      	mov	sp, r7
 80004f2:	bc80      	pop	{r7}
 80004f4:	4770      	bx	lr

080004f6 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80004f6:	b480      	push	{r7}
 80004f8:	b085      	sub	sp, #20
 80004fa:	af00      	add	r7, sp, #0
 80004fc:	6078      	str	r0, [r7, #4]
 80004fe:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	68db      	ldr	r3, [r3, #12]
 8000504:	60fb      	str	r3, [r7, #12]
  uint32_t pinmask = ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8000506:	683b      	ldr	r3, [r7, #0]
 8000508:	0a1b      	lsrs	r3, r3, #8
 800050a:	b29b      	uxth	r3, r3
 800050c:	60bb      	str	r3, [r7, #8]
  WRITE_REG(GPIOx->BSRR, ((odr & pinmask) << 16u) | (~odr & pinmask));
 800050e:	68fa      	ldr	r2, [r7, #12]
 8000510:	68bb      	ldr	r3, [r7, #8]
 8000512:	4013      	ands	r3, r2
 8000514:	041a      	lsls	r2, r3, #16
 8000516:	68fb      	ldr	r3, [r7, #12]
 8000518:	43d9      	mvns	r1, r3
 800051a:	68bb      	ldr	r3, [r7, #8]
 800051c:	400b      	ands	r3, r1
 800051e:	431a      	orrs	r2, r3
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	611a      	str	r2, [r3, #16]
}
 8000524:	bf00      	nop
 8000526:	3714      	adds	r7, #20
 8000528:	46bd      	mov	sp, r7
 800052a:	bc80      	pop	{r7}
 800052c:	4770      	bx	lr
	...

08000530 <LL_GPIO_AF_Remap_SWJ_NOJTAG>:
  * @rmtoll MAPR          SWJ_CFG           LL_GPIO_AF_Remap_SWJ_NOJTAG
  * @note  NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_Remap_SWJ_NOJTAG(void)
{
 8000530:	b480      	push	{r7}
 8000532:	af00      	add	r7, sp, #0
  MODIFY_REG(AFIO->MAPR, AFIO_MAPR_SWJ_CFG, AFIO_MAPR_SWJ_CFG_JTAGDISABLE);
 8000534:	4b05      	ldr	r3, [pc, #20]	@ (800054c <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x1c>)
 8000536:	685b      	ldr	r3, [r3, #4]
 8000538:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800053c:	4a03      	ldr	r2, [pc, #12]	@ (800054c <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x1c>)
 800053e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000542:	6053      	str	r3, [r2, #4]
}
 8000544:	bf00      	nop
 8000546:	46bd      	mov	sp, r7
 8000548:	bc80      	pop	{r7}
 800054a:	4770      	bx	lr
 800054c:	40010000 	.word	0x40010000

08000550 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b082      	sub	sp, #8
 8000554:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_AFIO);
 8000556:	2001      	movs	r0, #1
 8000558:	f7ff ff4c 	bl	80003f4 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 800055c:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8000560:	f7ff ff30 	bl	80003c4 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000564:	2003      	movs	r0, #3
 8000566:	f7ff fdf3 	bl	8000150 <__NVIC_SetPriorityGrouping>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 800056a:	f7ff fe15 	bl	8000198 <__NVIC_GetPriorityGrouping>
 800056e:	4603      	mov	r3, r0
 8000570:	2200      	movs	r2, #0
 8000572:	210f      	movs	r1, #15
 8000574:	4618      	mov	r0, r3
 8000576:	f7ff fe63 	bl	8000240 <NVIC_EncodePriority>
 800057a:	4603      	mov	r3, r0
 800057c:	4619      	mov	r1, r3
 800057e:	f04f 30ff 	mov.w	r0, #4294967295
 8000582:	f7ff fe33 	bl	80001ec <__NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  LL_GPIO_AF_Remap_SWJ_NOJTAG();
 8000586:	f7ff ffd3 	bl	8000530 <LL_GPIO_AF_Remap_SWJ_NOJTAG>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800058a:	f000 f82d 	bl	80005e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058e:	f000 f8c3 	bl	8000718 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000592:	f000 f85b 	bl	800064c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  UARTStdioConfig(USART2,true);
 8000596:	2101      	movs	r1, #1
 8000598:	480d      	ldr	r0, [pc, #52]	@ (80005d0 <main+0x80>)
 800059a:	f001 fdcf 	bl	800213c <UARTStdioConfig>
  xTaskCreate(Status_Led_Task, "statusLEDTask",configMINIMAL_STACK_SIZE, NULL, 1, &status_task_Handle);
 800059e:	4b0d      	ldr	r3, [pc, #52]	@ (80005d4 <main+0x84>)
 80005a0:	9301      	str	r3, [sp, #4]
 80005a2:	2301      	movs	r3, #1
 80005a4:	9300      	str	r3, [sp, #0]
 80005a6:	2300      	movs	r3, #0
 80005a8:	2280      	movs	r2, #128	@ 0x80
 80005aa:	490b      	ldr	r1, [pc, #44]	@ (80005d8 <main+0x88>)
 80005ac:	480b      	ldr	r0, [pc, #44]	@ (80005dc <main+0x8c>)
 80005ae:	f000 fd63 	bl	8001078 <xTaskCreate>
  xTaskCreate(Switch_Task, "switchTask",configMINIMAL_STACK_SIZE, NULL, 1, NULL);
 80005b2:	2300      	movs	r3, #0
 80005b4:	9301      	str	r3, [sp, #4]
 80005b6:	2301      	movs	r3, #1
 80005b8:	9300      	str	r3, [sp, #0]
 80005ba:	2300      	movs	r3, #0
 80005bc:	2280      	movs	r2, #128	@ 0x80
 80005be:	4908      	ldr	r1, [pc, #32]	@ (80005e0 <main+0x90>)
 80005c0:	4808      	ldr	r0, [pc, #32]	@ (80005e4 <main+0x94>)
 80005c2:	f000 fd59 	bl	8001078 <xTaskCreate>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  vTaskStartScheduler();
 80005c6:	f000 febb 	bl	8001340 <vTaskStartScheduler>
  while (1)
 80005ca:	bf00      	nop
 80005cc:	e7fd      	b.n	80005ca <main+0x7a>
 80005ce:	bf00      	nop
 80005d0:	40004400 	.word	0x40004400
 80005d4:	2000002c 	.word	0x2000002c
 80005d8:	080028f0 	.word	0x080028f0
 80005dc:	080007bd 	.word	0x080007bd
 80005e0:	08002900 	.word	0x08002900
 80005e4:	08000805 	.word	0x08000805

080005e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 80005ec:	2000      	movs	r0, #0
 80005ee:	f7ff ff19 	bl	8000424 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 80005f2:	bf00      	nop
 80005f4:	f7ff ff2a 	bl	800044c <LL_FLASH_GetLatency>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d1fa      	bne.n	80005f4 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_SetCalibTrimming(16);
 80005fe:	2010      	movs	r0, #16
 8000600:	f7ff fe70 	bl	80002e4 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_Enable();
 8000604:	f7ff fe4e 	bl	80002a4 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8000608:	bf00      	nop
 800060a:	f7ff fe59 	bl	80002c0 <LL_RCC_HSI_IsReady>
 800060e:	4603      	mov	r3, r0
 8000610:	2b01      	cmp	r3, #1
 8000612:	d1fa      	bne.n	800060a <SystemClock_Config+0x22>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000614:	2000      	movs	r0, #0
 8000616:	f7ff fe99 	bl	800034c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 800061a:	2000      	movs	r0, #0
 800061c:	f7ff feaa 	bl	8000374 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000620:	2000      	movs	r0, #0
 8000622:	f7ff febb 	bl	800039c <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8000626:	2000      	movs	r0, #0
 8000628:	f7ff fe70 	bl	800030c <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 800062c:	bf00      	nop
 800062e:	f7ff fe81 	bl	8000334 <LL_RCC_GetSysClkSource>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d1fa      	bne.n	800062e <SystemClock_Config+0x46>
  {

  }
  LL_Init1msTick(8000000);
 8000638:	4803      	ldr	r0, [pc, #12]	@ (8000648 <SystemClock_Config+0x60>)
 800063a:	f000 fc75 	bl	8000f28 <LL_Init1msTick>
  LL_SetSystemCoreClock(8000000);
 800063e:	4802      	ldr	r0, [pc, #8]	@ (8000648 <SystemClock_Config+0x60>)
 8000640:	f000 fc80 	bl	8000f44 <LL_SetSystemCoreClock>
}
 8000644:	bf00      	nop
 8000646:	bd80      	pop	{r7, pc}
 8000648:	007a1200 	.word	0x007a1200

0800064c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b08c      	sub	sp, #48	@ 0x30
 8000650:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000652:	f107 0314 	add.w	r3, r7, #20
 8000656:	2200      	movs	r2, #0
 8000658:	601a      	str	r2, [r3, #0]
 800065a:	605a      	str	r2, [r3, #4]
 800065c:	609a      	str	r2, [r3, #8]
 800065e:	60da      	str	r2, [r3, #12]
 8000660:	611a      	str	r2, [r3, #16]
 8000662:	615a      	str	r2, [r3, #20]
 8000664:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000666:	463b      	mov	r3, r7
 8000668:	2200      	movs	r2, #0
 800066a:	601a      	str	r2, [r3, #0]
 800066c:	605a      	str	r2, [r3, #4]
 800066e:	609a      	str	r2, [r3, #8]
 8000670:	60da      	str	r2, [r3, #12]
 8000672:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8000674:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8000678:	f7ff fea4 	bl	80003c4 <LL_APB1_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 800067c:	2004      	movs	r0, #4
 800067e:	f7ff feb9 	bl	80003f4 <LL_APB2_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8000682:	f240 4304 	movw	r3, #1028	@ 0x404
 8000686:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000688:	2309      	movs	r3, #9
 800068a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 800068c:	2303      	movs	r3, #3
 800068e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000690:	2300      	movs	r3, #0
 8000692:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000694:	463b      	mov	r3, r7
 8000696:	4619      	mov	r1, r3
 8000698:	481d      	ldr	r0, [pc, #116]	@ (8000710 <MX_USART2_UART_Init+0xc4>)
 800069a:	f000 f9bc 	bl	8000a16 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 800069e:	f640 0308 	movw	r3, #2056	@ 0x808
 80006a2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 80006a4:	2304      	movs	r3, #4
 80006a6:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006a8:	463b      	mov	r3, r7
 80006aa:	4619      	mov	r1, r3
 80006ac:	4818      	ldr	r0, [pc, #96]	@ (8000710 <MX_USART2_UART_Init+0xc4>)
 80006ae:	f000 f9b2 	bl	8000a16 <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80006b2:	f7ff fd71 	bl	8000198 <__NVIC_GetPriorityGrouping>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2200      	movs	r2, #0
 80006ba:	2100      	movs	r1, #0
 80006bc:	4618      	mov	r0, r3
 80006be:	f7ff fdbf 	bl	8000240 <NVIC_EncodePriority>
 80006c2:	4603      	mov	r3, r0
 80006c4:	4619      	mov	r1, r3
 80006c6:	2026      	movs	r0, #38	@ 0x26
 80006c8:	f7ff fd90 	bl	80001ec <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 80006cc:	2026      	movs	r0, #38	@ 0x26
 80006ce:	f7ff fd71 	bl	80001b4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 80006d2:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80006d6:	617b      	str	r3, [r7, #20]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80006d8:	2300      	movs	r3, #0
 80006da:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80006dc:	2300      	movs	r3, #0
 80006de:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80006e0:	2300      	movs	r3, #0
 80006e2:	623b      	str	r3, [r7, #32]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80006e4:	230c      	movs	r3, #12
 80006e6:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80006e8:	2300      	movs	r3, #0
 80006ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80006ec:	2300      	movs	r3, #0
 80006ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_USART_Init(USART2, &USART_InitStruct);
 80006f0:	f107 0314 	add.w	r3, r7, #20
 80006f4:	4619      	mov	r1, r3
 80006f6:	4807      	ldr	r0, [pc, #28]	@ (8000714 <MX_USART2_UART_Init+0xc8>)
 80006f8:	f000 fb9c 	bl	8000e34 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 80006fc:	4805      	ldr	r0, [pc, #20]	@ (8000714 <MX_USART2_UART_Init+0xc8>)
 80006fe:	f7ff fec0 	bl	8000482 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8000702:	4804      	ldr	r0, [pc, #16]	@ (8000714 <MX_USART2_UART_Init+0xc8>)
 8000704:	f7ff feae 	bl	8000464 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000708:	bf00      	nop
 800070a:	3730      	adds	r7, #48	@ 0x30
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	40010800 	.word	0x40010800
 8000714:	40004400 	.word	0x40004400

08000718 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b086      	sub	sp, #24
 800071c:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071e:	1d3b      	adds	r3, r7, #4
 8000720:	2200      	movs	r2, #0
 8000722:	601a      	str	r2, [r3, #0]
 8000724:	605a      	str	r2, [r3, #4]
 8000726:	609a      	str	r2, [r3, #8]
 8000728:	60da      	str	r2, [r3, #12]
 800072a:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOC);
 800072c:	2010      	movs	r0, #16
 800072e:	f7ff fe61 	bl	80003f4 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOD);
 8000732:	2020      	movs	r0, #32
 8000734:	f7ff fe5e 	bl	80003f4 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8000738:	2004      	movs	r0, #4
 800073a:	f7ff fe5b 	bl	80003f4 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 800073e:	2008      	movs	r0, #8
 8000740:	f7ff fe58 	bl	80003f4 <LL_APB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LED_0_GPIO_Port, LED_0_Pin);
 8000744:	4918      	ldr	r1, [pc, #96]	@ (80007a8 <MX_GPIO_Init+0x90>)
 8000746:	4819      	ldr	r0, [pc, #100]	@ (80007ac <MX_GPIO_Init+0x94>)
 8000748:	f7ff fec6 	bl	80004d8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, PUMP_Pin|LED_Pin);
 800074c:	f246 0160 	movw	r1, #24672	@ 0x6060
 8000750:	4817      	ldr	r0, [pc, #92]	@ (80007b0 <MX_GPIO_Init+0x98>)
 8000752:	f7ff fec1 	bl	80004d8 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LED_0_Pin;
 8000756:	4b14      	ldr	r3, [pc, #80]	@ (80007a8 <MX_GPIO_Init+0x90>)
 8000758:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800075a:	2301      	movs	r3, #1
 800075c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800075e:	2302      	movs	r3, #2
 8000760:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000762:	2300      	movs	r3, #0
 8000764:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_0_GPIO_Port, &GPIO_InitStruct);
 8000766:	1d3b      	adds	r3, r7, #4
 8000768:	4619      	mov	r1, r3
 800076a:	4810      	ldr	r0, [pc, #64]	@ (80007ac <MX_GPIO_Init+0x94>)
 800076c:	f000 f953 	bl	8000a16 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = PUMP_Pin|LED_Pin;
 8000770:	f246 0360 	movw	r3, #24672	@ 0x6060
 8000774:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000776:	2301      	movs	r3, #1
 8000778:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800077a:	2302      	movs	r3, #2
 800077c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800077e:	2300      	movs	r3, #0
 8000780:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000782:	1d3b      	adds	r3, r7, #4
 8000784:	4619      	mov	r1, r3
 8000786:	480a      	ldr	r0, [pc, #40]	@ (80007b0 <MX_GPIO_Init+0x98>)
 8000788:	f000 f945 	bl	8000a16 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 800078c:	4b09      	ldr	r3, [pc, #36]	@ (80007b4 <MX_GPIO_Init+0x9c>)
 800078e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8000790:	2304      	movs	r3, #4
 8000792:	60bb      	str	r3, [r7, #8]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000794:	1d3b      	adds	r3, r7, #4
 8000796:	4619      	mov	r1, r3
 8000798:	4807      	ldr	r0, [pc, #28]	@ (80007b8 <MX_GPIO_Init+0xa0>)
 800079a:	f000 f93c 	bl	8000a16 <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800079e:	bf00      	nop
 80007a0:	3718      	adds	r7, #24
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	04200020 	.word	0x04200020
 80007ac:	40011000 	.word	0x40011000
 80007b0:	40010800 	.word	0x40010800
 80007b4:	04300030 	.word	0x04300030
 80007b8:	40010c00 	.word	0x40010c00

080007bc <Status_Led_Task>:

/* USER CODE BEGIN 4 */
static void Status_Led_Task( void *pvParameters )
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
	while(1)
	{
		LL_GPIO_TogglePin(LED_0_GPIO_Port,LED_0_Pin);
 80007c4:	490b      	ldr	r1, [pc, #44]	@ (80007f4 <Status_Led_Task+0x38>)
 80007c6:	480c      	ldr	r0, [pc, #48]	@ (80007f8 <Status_Led_Task+0x3c>)
 80007c8:	f7ff fe95 	bl	80004f6 <LL_GPIO_TogglePin>
		if (LL_GPIO_IsOutputPinSet(LED_0_GPIO_Port, LED_0_Pin))
 80007cc:	4909      	ldr	r1, [pc, #36]	@ (80007f4 <Status_Led_Task+0x38>)
 80007ce:	480a      	ldr	r0, [pc, #40]	@ (80007f8 <Status_Led_Task+0x3c>)
 80007d0:	f7ff fe6c 	bl	80004ac <LL_GPIO_IsOutputPinSet>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d003      	beq.n	80007e2 <Status_Led_Task+0x26>
		{
			UARTprintf("turn off LED\n");
 80007da:	4808      	ldr	r0, [pc, #32]	@ (80007fc <Status_Led_Task+0x40>)
 80007dc:	f001 ff2c 	bl	8002638 <UARTprintf>
 80007e0:	e002      	b.n	80007e8 <Status_Led_Task+0x2c>
		}
		else
			UARTprintf("turn on LED\n");
 80007e2:	4807      	ldr	r0, [pc, #28]	@ (8000800 <Status_Led_Task+0x44>)
 80007e4:	f001 ff28 	bl	8002638 <UARTprintf>
		vTaskDelay(1000);
 80007e8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80007ec:	f000 fd84 	bl	80012f8 <vTaskDelay>
		LL_GPIO_TogglePin(LED_0_GPIO_Port,LED_0_Pin);
 80007f0:	e7e8      	b.n	80007c4 <Status_Led_Task+0x8>
 80007f2:	bf00      	nop
 80007f4:	04200020 	.word	0x04200020
 80007f8:	40011000 	.word	0x40011000
 80007fc:	0800290c 	.word	0x0800290c
 8000800:	0800291c 	.word	0x0800291c

08000804 <Switch_Task>:
	}
}
static void Switch_Task( void *pvParameters )
{
 8000804:	b480      	push	{r7}
 8000806:	b083      	sub	sp, #12
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
//	uint32_t	buttons_val;
//	uint32_t	pressed_key;
	while(1)
 800080c:	bf00      	nop
 800080e:	e7fd      	b.n	800080c <Switch_Task+0x8>

08000810 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000814:	bf00      	nop
 8000816:	e7fd      	b.n	8000814 <NMI_Handler+0x4>

08000818 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800081c:	bf00      	nop
 800081e:	e7fd      	b.n	800081c <HardFault_Handler+0x4>

08000820 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000824:	bf00      	nop
 8000826:	e7fd      	b.n	8000824 <MemManage_Handler+0x4>

08000828 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800082c:	bf00      	nop
 800082e:	e7fd      	b.n	800082c <BusFault_Handler+0x4>

08000830 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000834:	bf00      	nop
 8000836:	e7fd      	b.n	8000834 <UsageFault_Handler+0x4>

08000838 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000838:	b480      	push	{r7}
 800083a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800083c:	bf00      	nop
 800083e:	46bd      	mov	sp, r7
 8000840:	bc80      	pop	{r7}
 8000842:	4770      	bx	lr

08000844 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	UARTStdioIntHandler();
 8000848:	f001 ff4c 	bl	80026e4 <UARTStdioIntHandler>
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800084c:	bf00      	nop
 800084e:	bd80      	pop	{r7, pc}

08000850 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000854:	bf00      	nop
 8000856:	46bd      	mov	sp, r7
 8000858:	bc80      	pop	{r7}
 800085a:	4770      	bx	lr

0800085c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800085c:	f7ff fff8 	bl	8000850 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000860:	480b      	ldr	r0, [pc, #44]	@ (8000890 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000862:	490c      	ldr	r1, [pc, #48]	@ (8000894 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000864:	4a0c      	ldr	r2, [pc, #48]	@ (8000898 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000866:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000868:	e002      	b.n	8000870 <LoopCopyDataInit>

0800086a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800086a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800086c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800086e:	3304      	adds	r3, #4

08000870 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000870:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000872:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000874:	d3f9      	bcc.n	800086a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000876:	4a09      	ldr	r2, [pc, #36]	@ (800089c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000878:	4c09      	ldr	r4, [pc, #36]	@ (80008a0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800087a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800087c:	e001      	b.n	8000882 <LoopFillZerobss>

0800087e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800087e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000880:	3204      	adds	r2, #4

08000882 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000882:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000884:	d3fb      	bcc.n	800087e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000886:	f002 f803 	bl	8002890 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800088a:	f7ff fe61 	bl	8000550 <main>
  bx lr
 800088e:	4770      	bx	lr
  ldr r0, =_sdata
 8000890:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000894:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000898:	0800297c 	.word	0x0800297c
  ldr r2, =_sbss
 800089c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80008a0:	200049e4 	.word	0x200049e4

080008a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008a4:	e7fe      	b.n	80008a4 <ADC1_2_IRQHandler>

080008a6 <LL_GPIO_SetPinMode>:
{
 80008a6:	b490      	push	{r4, r7}
 80008a8:	b088      	sub	sp, #32
 80008aa:	af00      	add	r7, sp, #0
 80008ac:	60f8      	str	r0, [r7, #12]
 80008ae:	60b9      	str	r1, [r7, #8]
 80008b0:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	461a      	mov	r2, r3
 80008b6:	68bb      	ldr	r3, [r7, #8]
 80008b8:	0e1b      	lsrs	r3, r3, #24
 80008ba:	4413      	add	r3, r2
 80008bc:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 80008be:	6822      	ldr	r2, [r4, #0]
 80008c0:	68bb      	ldr	r3, [r7, #8]
 80008c2:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008c4:	697b      	ldr	r3, [r7, #20]
 80008c6:	fa93 f3a3 	rbit	r3, r3
 80008ca:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80008cc:	693b      	ldr	r3, [r7, #16]
 80008ce:	fab3 f383 	clz	r3, r3
 80008d2:	b2db      	uxtb	r3, r3
 80008d4:	009b      	lsls	r3, r3, #2
 80008d6:	210f      	movs	r1, #15
 80008d8:	fa01 f303 	lsl.w	r3, r1, r3
 80008dc:	43db      	mvns	r3, r3
 80008de:	401a      	ands	r2, r3
 80008e0:	68bb      	ldr	r3, [r7, #8]
 80008e2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008e4:	69fb      	ldr	r3, [r7, #28]
 80008e6:	fa93 f3a3 	rbit	r3, r3
 80008ea:	61bb      	str	r3, [r7, #24]
  return result;
 80008ec:	69bb      	ldr	r3, [r7, #24]
 80008ee:	fab3 f383 	clz	r3, r3
 80008f2:	b2db      	uxtb	r3, r3
 80008f4:	009b      	lsls	r3, r3, #2
 80008f6:	6879      	ldr	r1, [r7, #4]
 80008f8:	fa01 f303 	lsl.w	r3, r1, r3
 80008fc:	4313      	orrs	r3, r2
 80008fe:	6023      	str	r3, [r4, #0]
}
 8000900:	bf00      	nop
 8000902:	3720      	adds	r7, #32
 8000904:	46bd      	mov	sp, r7
 8000906:	bc90      	pop	{r4, r7}
 8000908:	4770      	bx	lr

0800090a <LL_GPIO_SetPinSpeed>:
{
 800090a:	b490      	push	{r4, r7}
 800090c:	b088      	sub	sp, #32
 800090e:	af00      	add	r7, sp, #0
 8000910:	60f8      	str	r0, [r7, #12]
 8000912:	60b9      	str	r1, [r7, #8]
 8000914:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8000916:	68fb      	ldr	r3, [r7, #12]
 8000918:	461a      	mov	r2, r3
 800091a:	68bb      	ldr	r3, [r7, #8]
 800091c:	0e1b      	lsrs	r3, r3, #24
 800091e:	4413      	add	r3, r2
 8000920:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 8000922:	6822      	ldr	r2, [r4, #0]
 8000924:	68bb      	ldr	r3, [r7, #8]
 8000926:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000928:	697b      	ldr	r3, [r7, #20]
 800092a:	fa93 f3a3 	rbit	r3, r3
 800092e:	613b      	str	r3, [r7, #16]
  return result;
 8000930:	693b      	ldr	r3, [r7, #16]
 8000932:	fab3 f383 	clz	r3, r3
 8000936:	b2db      	uxtb	r3, r3
 8000938:	009b      	lsls	r3, r3, #2
 800093a:	2103      	movs	r1, #3
 800093c:	fa01 f303 	lsl.w	r3, r1, r3
 8000940:	43db      	mvns	r3, r3
 8000942:	401a      	ands	r2, r3
 8000944:	68bb      	ldr	r3, [r7, #8]
 8000946:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000948:	69fb      	ldr	r3, [r7, #28]
 800094a:	fa93 f3a3 	rbit	r3, r3
 800094e:	61bb      	str	r3, [r7, #24]
  return result;
 8000950:	69bb      	ldr	r3, [r7, #24]
 8000952:	fab3 f383 	clz	r3, r3
 8000956:	b2db      	uxtb	r3, r3
 8000958:	009b      	lsls	r3, r3, #2
 800095a:	6879      	ldr	r1, [r7, #4]
 800095c:	fa01 f303 	lsl.w	r3, r1, r3
 8000960:	4313      	orrs	r3, r2
 8000962:	6023      	str	r3, [r4, #0]
}
 8000964:	bf00      	nop
 8000966:	3720      	adds	r7, #32
 8000968:	46bd      	mov	sp, r7
 800096a:	bc90      	pop	{r4, r7}
 800096c:	4770      	bx	lr

0800096e <LL_GPIO_SetPinOutputType>:
{
 800096e:	b490      	push	{r4, r7}
 8000970:	b088      	sub	sp, #32
 8000972:	af00      	add	r7, sp, #0
 8000974:	60f8      	str	r0, [r7, #12]
 8000976:	60b9      	str	r1, [r7, #8]
 8000978:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	461a      	mov	r2, r3
 800097e:	68bb      	ldr	r3, [r7, #8]
 8000980:	0e1b      	lsrs	r3, r3, #24
 8000982:	4413      	add	r3, r2
 8000984:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8000986:	6822      	ldr	r2, [r4, #0]
 8000988:	68bb      	ldr	r3, [r7, #8]
 800098a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800098c:	697b      	ldr	r3, [r7, #20]
 800098e:	fa93 f3a3 	rbit	r3, r3
 8000992:	613b      	str	r3, [r7, #16]
  return result;
 8000994:	693b      	ldr	r3, [r7, #16]
 8000996:	fab3 f383 	clz	r3, r3
 800099a:	b2db      	uxtb	r3, r3
 800099c:	009b      	lsls	r3, r3, #2
 800099e:	2104      	movs	r1, #4
 80009a0:	fa01 f303 	lsl.w	r3, r1, r3
 80009a4:	43db      	mvns	r3, r3
 80009a6:	401a      	ands	r2, r3
 80009a8:	68bb      	ldr	r3, [r7, #8]
 80009aa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009ac:	69fb      	ldr	r3, [r7, #28]
 80009ae:	fa93 f3a3 	rbit	r3, r3
 80009b2:	61bb      	str	r3, [r7, #24]
  return result;
 80009b4:	69bb      	ldr	r3, [r7, #24]
 80009b6:	fab3 f383 	clz	r3, r3
 80009ba:	b2db      	uxtb	r3, r3
 80009bc:	009b      	lsls	r3, r3, #2
 80009be:	6879      	ldr	r1, [r7, #4]
 80009c0:	fa01 f303 	lsl.w	r3, r1, r3
 80009c4:	4313      	orrs	r3, r2
 80009c6:	6023      	str	r3, [r4, #0]
}
 80009c8:	bf00      	nop
 80009ca:	3720      	adds	r7, #32
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bc90      	pop	{r4, r7}
 80009d0:	4770      	bx	lr

080009d2 <LL_GPIO_SetPinPull>:
{
 80009d2:	b480      	push	{r7}
 80009d4:	b087      	sub	sp, #28
 80009d6:	af00      	add	r7, sp, #0
 80009d8:	60f8      	str	r0, [r7, #12]
 80009da:	60b9      	str	r1, [r7, #8]
 80009dc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	68da      	ldr	r2, [r3, #12]
 80009e2:	68bb      	ldr	r3, [r7, #8]
 80009e4:	0a1b      	lsrs	r3, r3, #8
 80009e6:	43db      	mvns	r3, r3
 80009e8:	401a      	ands	r2, r3
 80009ea:	68bb      	ldr	r3, [r7, #8]
 80009ec:	0a1b      	lsrs	r3, r3, #8
 80009ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009f0:	697b      	ldr	r3, [r7, #20]
 80009f2:	fa93 f3a3 	rbit	r3, r3
 80009f6:	613b      	str	r3, [r7, #16]
  return result;
 80009f8:	693b      	ldr	r3, [r7, #16]
 80009fa:	fab3 f383 	clz	r3, r3
 80009fe:	b2db      	uxtb	r3, r3
 8000a00:	4619      	mov	r1, r3
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	408b      	lsls	r3, r1
 8000a06:	431a      	orrs	r2, r3
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	60da      	str	r2, [r3, #12]
}
 8000a0c:	bf00      	nop
 8000a0e:	371c      	adds	r7, #28
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bc80      	pop	{r7}
 8000a14:	4770      	bx	lr

08000a16 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8000a16:	b580      	push	{r7, lr}
 8000a18:	b088      	sub	sp, #32
 8000a1a:	af00      	add	r7, sp, #0
 8000a1c:	6078      	str	r0, [r7, #4]
 8000a1e:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	021b      	lsls	r3, r3, #8
 8000a26:	0c1b      	lsrs	r3, r3, #16
 8000a28:	617b      	str	r3, [r7, #20]
 8000a2a:	697b      	ldr	r3, [r7, #20]
 8000a2c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a2e:	693b      	ldr	r3, [r7, #16]
 8000a30:	fa93 f3a3 	rbit	r3, r3
 8000a34:	60fb      	str	r3, [r7, #12]
  return result;
 8000a36:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 8000a38:	fab3 f383 	clz	r3, r3
 8000a3c:	b2db      	uxtb	r3, r3
 8000a3e:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 8000a40:	e044      	b.n	8000acc <LL_GPIO_Init+0xb6>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 8000a42:	2201      	movs	r2, #1
 8000a44:	69fb      	ldr	r3, [r7, #28]
 8000a46:	409a      	lsls	r2, r3
 8000a48:	697b      	ldr	r3, [r7, #20]
 8000a4a:	4013      	ands	r3, r2
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d03a      	beq.n	8000ac6 <LL_GPIO_Init+0xb0>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 8000a50:	69fb      	ldr	r3, [r7, #28]
 8000a52:	2b07      	cmp	r3, #7
 8000a54:	d806      	bhi.n	8000a64 <LL_GPIO_Init+0x4e>
      {
        currentpin = (0x00000101uL << pinpos);
 8000a56:	f240 1201 	movw	r2, #257	@ 0x101
 8000a5a:	69fb      	ldr	r3, [r7, #28]
 8000a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a60:	61bb      	str	r3, [r7, #24]
 8000a62:	e008      	b.n	8000a76 <LL_GPIO_Init+0x60>
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 8000a64:	69fb      	ldr	r3, [r7, #28]
 8000a66:	3b08      	subs	r3, #8
 8000a68:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 8000a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a70:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000a74:	61bb      	str	r3, [r7, #24]
      }

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_INPUT)
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	685b      	ldr	r3, [r3, #4]
 8000a7a:	2b08      	cmp	r3, #8
 8000a7c:	d106      	bne.n	8000a8c <LL_GPIO_Init+0x76>
      {
        /* Check The Pull parameter */
        assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

        /* Pull-up Pull-down resistor configuration*/
        LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	691b      	ldr	r3, [r3, #16]
 8000a82:	461a      	mov	r2, r3
 8000a84:	69b9      	ldr	r1, [r7, #24]
 8000a86:	6878      	ldr	r0, [r7, #4]
 8000a88:	f7ff ffa3 	bl	80009d2 <LL_GPIO_SetPinPull>
      
      /* Check Pin Mode parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	685b      	ldr	r3, [r3, #4]
 8000a90:	461a      	mov	r2, r3
 8000a92:	69b9      	ldr	r1, [r7, #24]
 8000a94:	6878      	ldr	r0, [r7, #4]
 8000a96:	f7ff ff06 	bl	80008a6 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	685b      	ldr	r3, [r3, #4]
 8000a9e:	2b01      	cmp	r3, #1
 8000aa0:	d003      	beq.n	8000aaa <LL_GPIO_Init+0x94>
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	685b      	ldr	r3, [r3, #4]
 8000aa6:	2b09      	cmp	r3, #9
 8000aa8:	d10d      	bne.n	8000ac6 <LL_GPIO_Init+0xb0>
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	689b      	ldr	r3, [r3, #8]
 8000aae:	461a      	mov	r2, r3
 8000ab0:	69b9      	ldr	r1, [r7, #24]
 8000ab2:	6878      	ldr	r0, [r7, #4]
 8000ab4:	f7ff ff29 	bl	800090a <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8000ab8:	683b      	ldr	r3, [r7, #0]
 8000aba:	68db      	ldr	r3, [r3, #12]
 8000abc:	461a      	mov	r2, r3
 8000abe:	69b9      	ldr	r1, [r7, #24]
 8000ac0:	6878      	ldr	r0, [r7, #4]
 8000ac2:	f7ff ff54 	bl	800096e <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 8000ac6:	69fb      	ldr	r3, [r7, #28]
 8000ac8:	3301      	adds	r3, #1
 8000aca:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0u)
 8000acc:	697a      	ldr	r2, [r7, #20]
 8000ace:	69fb      	ldr	r3, [r7, #28]
 8000ad0:	fa22 f303 	lsr.w	r3, r2, r3
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d1b4      	bne.n	8000a42 <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 8000ad8:	2300      	movs	r3, #0
}
 8000ada:	4618      	mov	r0, r3
 8000adc:	3720      	adds	r7, #32
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
	...

08000ae4 <LL_RCC_GetSysClkSource>:
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000ae8:	4b03      	ldr	r3, [pc, #12]	@ (8000af8 <LL_RCC_GetSysClkSource+0x14>)
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	f003 030c 	and.w	r3, r3, #12
}
 8000af0:	4618      	mov	r0, r3
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bc80      	pop	{r7}
 8000af6:	4770      	bx	lr
 8000af8:	40021000 	.word	0x40021000

08000afc <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8000b00:	4b03      	ldr	r3, [pc, #12]	@ (8000b10 <LL_RCC_GetAHBPrescaler+0x14>)
 8000b02:	685b      	ldr	r3, [r3, #4]
 8000b04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8000b08:	4618      	mov	r0, r3
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bc80      	pop	{r7}
 8000b0e:	4770      	bx	lr
 8000b10:	40021000 	.word	0x40021000

08000b14 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000b14:	b480      	push	{r7}
 8000b16:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8000b18:	4b03      	ldr	r3, [pc, #12]	@ (8000b28 <LL_RCC_GetAPB1Prescaler+0x14>)
 8000b1a:	685b      	ldr	r3, [r3, #4]
 8000b1c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8000b20:	4618      	mov	r0, r3
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bc80      	pop	{r7}
 8000b26:	4770      	bx	lr
 8000b28:	40021000 	.word	0x40021000

08000b2c <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8000b30:	4b03      	ldr	r3, [pc, #12]	@ (8000b40 <LL_RCC_GetAPB2Prescaler+0x14>)
 8000b32:	685b      	ldr	r3, [r3, #4]
 8000b34:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8000b38:	4618      	mov	r0, r3
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bc80      	pop	{r7}
 8000b3e:	4770      	bx	lr
 8000b40:	40021000 	.word	0x40021000

08000b44 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_PLL2 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t pllsrc = READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);
  uint32_t predivsrc = (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC) << 4U);
  return (uint32_t)(pllsrc | predivsrc);
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8000b48:	4b03      	ldr	r3, [pc, #12]	@ (8000b58 <LL_RCC_PLL_GetMainSource+0x14>)
 8000b4a:	685b      	ldr	r3, [r3, #4]
 8000b4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
#endif /*RCC_CFGR2_PREDIV1SRC*/
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bc80      	pop	{r7}
 8000b56:	4770      	bx	lr
 8000b58:	40021000 	.word	0x40021000

08000b5c <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMULL));
 8000b60:	4b03      	ldr	r3, [pc, #12]	@ (8000b70 <LL_RCC_PLL_GetMultiplicator+0x14>)
 8000b62:	685b      	ldr	r3, [r3, #4]
 8000b64:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bc80      	pop	{r7}
 8000b6e:	4770      	bx	lr
 8000b70:	40021000 	.word	0x40021000

08000b74 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1)
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1));
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos);
 8000b78:	4b04      	ldr	r3, [pc, #16]	@ (8000b8c <LL_RCC_PLL_GetPrediv+0x18>)
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	0c5b      	lsrs	r3, r3, #17
 8000b7e:	f003 0301 	and.w	r3, r3, #1
#endif /*RCC_CFGR2_PREDIV1*/
}
 8000b82:	4618      	mov	r0, r3
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bc80      	pop	{r7}
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop
 8000b8c:	40021000 	.word	0x40021000

08000b90 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8000b98:	f000 f820 	bl	8000bdc <RCC_GetSystemClockFreq>
 8000b9c:	4602      	mov	r2, r0
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f000 f83e 	bl	8000c28 <RCC_GetHCLKClockFreq>
 8000bac:	4602      	mov	r2, r0
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	685b      	ldr	r3, [r3, #4]
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f000 f84c 	bl	8000c54 <RCC_GetPCLK1ClockFreq>
 8000bbc:	4602      	mov	r2, r0
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	685b      	ldr	r3, [r3, #4]
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f000 f858 	bl	8000c7c <RCC_GetPCLK2ClockFreq>
 8000bcc:	4602      	mov	r2, r0
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	60da      	str	r2, [r3, #12]
}
 8000bd2:	bf00      	nop
 8000bd4:	3708      	adds	r7, #8
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
	...

08000bdc <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8000be2:	2300      	movs	r3, #0
 8000be4:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8000be6:	f7ff ff7d 	bl	8000ae4 <LL_RCC_GetSysClkSource>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b08      	cmp	r3, #8
 8000bee:	d00c      	beq.n	8000c0a <RCC_GetSystemClockFreq+0x2e>
 8000bf0:	2b08      	cmp	r3, #8
 8000bf2:	d80e      	bhi.n	8000c12 <RCC_GetSystemClockFreq+0x36>
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d002      	beq.n	8000bfe <RCC_GetSystemClockFreq+0x22>
 8000bf8:	2b04      	cmp	r3, #4
 8000bfa:	d003      	beq.n	8000c04 <RCC_GetSystemClockFreq+0x28>
 8000bfc:	e009      	b.n	8000c12 <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8000bfe:	4b09      	ldr	r3, [pc, #36]	@ (8000c24 <RCC_GetSystemClockFreq+0x48>)
 8000c00:	607b      	str	r3, [r7, #4]
      break;
 8000c02:	e009      	b.n	8000c18 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8000c04:	4b07      	ldr	r3, [pc, #28]	@ (8000c24 <RCC_GetSystemClockFreq+0x48>)
 8000c06:	607b      	str	r3, [r7, #4]
      break;
 8000c08:	e006      	b.n	8000c18 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8000c0a:	f000 f84b 	bl	8000ca4 <RCC_PLL_GetFreqDomain_SYS>
 8000c0e:	6078      	str	r0, [r7, #4]
      break;
 8000c10:	e002      	b.n	8000c18 <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 8000c12:	4b04      	ldr	r3, [pc, #16]	@ (8000c24 <RCC_GetSystemClockFreq+0x48>)
 8000c14:	607b      	str	r3, [r7, #4]
      break;
 8000c16:	bf00      	nop
  }

  return frequency;
 8000c18:	687b      	ldr	r3, [r7, #4]
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	3708      	adds	r7, #8
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	007a1200 	.word	0x007a1200

08000c28 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8000c30:	f7ff ff64 	bl	8000afc <LL_RCC_GetAHBPrescaler>
 8000c34:	4603      	mov	r3, r0
 8000c36:	091b      	lsrs	r3, r3, #4
 8000c38:	f003 030f 	and.w	r3, r3, #15
 8000c3c:	4a04      	ldr	r2, [pc, #16]	@ (8000c50 <RCC_GetHCLKClockFreq+0x28>)
 8000c3e:	5cd3      	ldrb	r3, [r2, r3]
 8000c40:	461a      	mov	r2, r3
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	40d3      	lsrs	r3, r2
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	3708      	adds	r7, #8
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	0800295c 	.word	0x0800295c

08000c54 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8000c5c:	f7ff ff5a 	bl	8000b14 <LL_RCC_GetAPB1Prescaler>
 8000c60:	4603      	mov	r3, r0
 8000c62:	0a1b      	lsrs	r3, r3, #8
 8000c64:	4a04      	ldr	r2, [pc, #16]	@ (8000c78 <RCC_GetPCLK1ClockFreq+0x24>)
 8000c66:	5cd3      	ldrb	r3, [r2, r3]
 8000c68:	461a      	mov	r2, r3
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	40d3      	lsrs	r3, r2
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	0800296c 	.word	0x0800296c

08000c7c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8000c84:	f7ff ff52 	bl	8000b2c <LL_RCC_GetAPB2Prescaler>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	0adb      	lsrs	r3, r3, #11
 8000c8c:	4a04      	ldr	r2, [pc, #16]	@ (8000ca0 <RCC_GetPCLK2ClockFreq+0x24>)
 8000c8e:	5cd3      	ldrb	r3, [r2, r3]
 8000c90:	461a      	mov	r2, r3
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	40d3      	lsrs	r3, r2
}
 8000c96:	4618      	mov	r0, r3
 8000c98:	3708      	adds	r7, #8
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	0800296c 	.word	0x0800296c

08000ca4 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8000caa:	2300      	movs	r3, #0
 8000cac:	607b      	str	r3, [r7, #4]
 8000cae:	2300      	movs	r3, #0
 8000cb0:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE, HSI_VALUE or PLL2 / PLL Predivider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8000cb2:	f7ff ff47 	bl	8000b44 <LL_RCC_PLL_GetMainSource>
 8000cb6:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d004      	beq.n	8000cc8 <RCC_PLL_GetFreqDomain_SYS+0x24>
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000cc4:	d003      	beq.n	8000cce <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8000cc6:	e00b      	b.n	8000ce0 <RCC_PLL_GetFreqDomain_SYS+0x3c>
  {
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8000cc8:	4b0d      	ldr	r3, [pc, #52]	@ (8000d00 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 8000cca:	607b      	str	r3, [r7, #4]
      break;
 8000ccc:	e00b      	b.n	8000ce6 <RCC_PLL_GetFreqDomain_SYS+0x42>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE / (LL_RCC_PLL_GetPrediv() + 1U);
 8000cce:	f7ff ff51 	bl	8000b74 <LL_RCC_PLL_GetPrediv>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	3301      	adds	r3, #1
 8000cd6:	4a0b      	ldr	r2, [pc, #44]	@ (8000d04 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8000cd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cdc:	607b      	str	r3, [r7, #4]
      break;
 8000cde:	e002      	b.n	8000ce6 <RCC_PLL_GetFreqDomain_SYS+0x42>
      pllinputfreq = RCC_PLL2_GetFreqClockFreq() / (LL_RCC_PLL_GetPrediv() + 1U);
      break;
#endif /* RCC_PLL2_SUPPORT */

    default:
      pllinputfreq = HSI_VALUE / 2U;
 8000ce0:	4b07      	ldr	r3, [pc, #28]	@ (8000d00 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 8000ce2:	607b      	str	r3, [r7, #4]
      break;
 8000ce4:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator());
 8000ce6:	f7ff ff39 	bl	8000b5c <LL_RCC_PLL_GetMultiplicator>
 8000cea:	4603      	mov	r3, r0
 8000cec:	0c9b      	lsrs	r3, r3, #18
 8000cee:	3302      	adds	r3, #2
 8000cf0:	687a      	ldr	r2, [r7, #4]
 8000cf2:	fb02 f303 	mul.w	r3, r2, r3
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	3708      	adds	r7, #8
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	003d0900 	.word	0x003d0900
 8000d04:	007a1200 	.word	0x007a1200

08000d08 <LL_USART_IsEnabled>:
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	68db      	ldr	r3, [r3, #12]
 8000d14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000d18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000d1c:	bf0c      	ite	eq
 8000d1e:	2301      	moveq	r3, #1
 8000d20:	2300      	movne	r3, #0
 8000d22:	b2db      	uxtb	r3, r3
}
 8000d24:	4618      	mov	r0, r3
 8000d26:	370c      	adds	r7, #12
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bc80      	pop	{r7}
 8000d2c:	4770      	bx	lr

08000d2e <LL_USART_SetStopBitsLength>:
{
 8000d2e:	b480      	push	{r7}
 8000d30:	b083      	sub	sp, #12
 8000d32:	af00      	add	r7, sp, #0
 8000d34:	6078      	str	r0, [r7, #4]
 8000d36:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	691b      	ldr	r3, [r3, #16]
 8000d3c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	431a      	orrs	r2, r3
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	611a      	str	r2, [r3, #16]
}
 8000d48:	bf00      	nop
 8000d4a:	370c      	adds	r7, #12
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bc80      	pop	{r7}
 8000d50:	4770      	bx	lr

08000d52 <LL_USART_SetHWFlowCtrl>:
{
 8000d52:	b480      	push	{r7}
 8000d54:	b083      	sub	sp, #12
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	6078      	str	r0, [r7, #4]
 8000d5a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	695b      	ldr	r3, [r3, #20]
 8000d60:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	431a      	orrs	r2, r3
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	615a      	str	r2, [r3, #20]
}
 8000d6c:	bf00      	nop
 8000d6e:	370c      	adds	r7, #12
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bc80      	pop	{r7}
 8000d74:	4770      	bx	lr
	...

08000d78 <LL_USART_SetBaudRate>:
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b085      	sub	sp, #20
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	60f8      	str	r0, [r7, #12]
 8000d80:	60b9      	str	r1, [r7, #8]
 8000d82:	607a      	str	r2, [r7, #4]
  USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8000d84:	68ba      	ldr	r2, [r7, #8]
 8000d86:	4613      	mov	r3, r2
 8000d88:	009b      	lsls	r3, r3, #2
 8000d8a:	4413      	add	r3, r2
 8000d8c:	009a      	lsls	r2, r3, #2
 8000d8e:	441a      	add	r2, r3
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	009b      	lsls	r3, r3, #2
 8000d94:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d98:	4a25      	ldr	r2, [pc, #148]	@ (8000e30 <LL_USART_SetBaudRate+0xb8>)
 8000d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8000d9e:	095b      	lsrs	r3, r3, #5
 8000da0:	b29b      	uxth	r3, r3
 8000da2:	011b      	lsls	r3, r3, #4
 8000da4:	b299      	uxth	r1, r3
 8000da6:	68ba      	ldr	r2, [r7, #8]
 8000da8:	4613      	mov	r3, r2
 8000daa:	009b      	lsls	r3, r3, #2
 8000dac:	4413      	add	r3, r2
 8000dae:	009a      	lsls	r2, r3, #2
 8000db0:	441a      	add	r2, r3
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	009b      	lsls	r3, r3, #2
 8000db6:	fbb2 f2f3 	udiv	r2, r2, r3
 8000dba:	4b1d      	ldr	r3, [pc, #116]	@ (8000e30 <LL_USART_SetBaudRate+0xb8>)
 8000dbc:	fba3 0302 	umull	r0, r3, r3, r2
 8000dc0:	095b      	lsrs	r3, r3, #5
 8000dc2:	2064      	movs	r0, #100	@ 0x64
 8000dc4:	fb00 f303 	mul.w	r3, r0, r3
 8000dc8:	1ad3      	subs	r3, r2, r3
 8000dca:	011b      	lsls	r3, r3, #4
 8000dcc:	3332      	adds	r3, #50	@ 0x32
 8000dce:	4a18      	ldr	r2, [pc, #96]	@ (8000e30 <LL_USART_SetBaudRate+0xb8>)
 8000dd0:	fba2 2303 	umull	r2, r3, r2, r3
 8000dd4:	095b      	lsrs	r3, r3, #5
 8000dd6:	b29b      	uxth	r3, r3
 8000dd8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000ddc:	b29b      	uxth	r3, r3
 8000dde:	440b      	add	r3, r1
 8000de0:	b299      	uxth	r1, r3
 8000de2:	68ba      	ldr	r2, [r7, #8]
 8000de4:	4613      	mov	r3, r2
 8000de6:	009b      	lsls	r3, r3, #2
 8000de8:	4413      	add	r3, r2
 8000dea:	009a      	lsls	r2, r3, #2
 8000dec:	441a      	add	r2, r3
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	009b      	lsls	r3, r3, #2
 8000df2:	fbb2 f2f3 	udiv	r2, r2, r3
 8000df6:	4b0e      	ldr	r3, [pc, #56]	@ (8000e30 <LL_USART_SetBaudRate+0xb8>)
 8000df8:	fba3 0302 	umull	r0, r3, r3, r2
 8000dfc:	095b      	lsrs	r3, r3, #5
 8000dfe:	2064      	movs	r0, #100	@ 0x64
 8000e00:	fb00 f303 	mul.w	r3, r0, r3
 8000e04:	1ad3      	subs	r3, r2, r3
 8000e06:	011b      	lsls	r3, r3, #4
 8000e08:	3332      	adds	r3, #50	@ 0x32
 8000e0a:	4a09      	ldr	r2, [pc, #36]	@ (8000e30 <LL_USART_SetBaudRate+0xb8>)
 8000e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8000e10:	095b      	lsrs	r3, r3, #5
 8000e12:	b29b      	uxth	r3, r3
 8000e14:	f003 030f 	and.w	r3, r3, #15
 8000e18:	b29b      	uxth	r3, r3
 8000e1a:	440b      	add	r3, r1
 8000e1c:	b29b      	uxth	r3, r3
 8000e1e:	461a      	mov	r2, r3
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	609a      	str	r2, [r3, #8]
}
 8000e24:	bf00      	nop
 8000e26:	3714      	adds	r7, #20
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bc80      	pop	{r7}
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop
 8000e30:	51eb851f 	.word	0x51eb851f

08000e34 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b088      	sub	sp, #32
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
 8000e3c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8000e42:	2300      	movs	r3, #0
 8000e44:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));
#endif /* USART_OverSampling_Feature */

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8000e46:	6878      	ldr	r0, [r7, #4]
 8000e48:	f7ff ff5e 	bl	8000d08 <LL_USART_IsEnabled>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d145      	bne.n	8000ede <LL_USART_Init+0xaa>
               (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS |
                USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
               (USART_InitStruct->DataWidth | USART_InitStruct->Parity |
                USART_InitStruct->TransferDirection | USART_InitStruct->OverSampling));
#else
    MODIFY_REG(USARTx->CR1,
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	68db      	ldr	r3, [r3, #12]
 8000e56:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8000e5a:	f023 030c 	bic.w	r3, r3, #12
 8000e5e:	683a      	ldr	r2, [r7, #0]
 8000e60:	6851      	ldr	r1, [r2, #4]
 8000e62:	683a      	ldr	r2, [r7, #0]
 8000e64:	68d2      	ldr	r2, [r2, #12]
 8000e66:	4311      	orrs	r1, r2
 8000e68:	683a      	ldr	r2, [r7, #0]
 8000e6a:	6912      	ldr	r2, [r2, #16]
 8000e6c:	430a      	orrs	r2, r1
 8000e6e:	431a      	orrs	r2, r3
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	689b      	ldr	r3, [r3, #8]
 8000e78:	4619      	mov	r1, r3
 8000e7a:	6878      	ldr	r0, [r7, #4]
 8000e7c:	f7ff ff57 	bl	8000d2e <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	695b      	ldr	r3, [r3, #20]
 8000e84:	4619      	mov	r1, r3
 8000e86:	6878      	ldr	r0, [r7, #4]
 8000e88:	f7ff ff63 	bl	8000d52 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8000e8c:	f107 0308 	add.w	r3, r7, #8
 8000e90:	4618      	mov	r0, r3
 8000e92:	f7ff fe7d 	bl	8000b90 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	4a13      	ldr	r2, [pc, #76]	@ (8000ee8 <LL_USART_Init+0xb4>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d102      	bne.n	8000ea4 <LL_USART_Init+0x70>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	61bb      	str	r3, [r7, #24]
 8000ea2:	e00c      	b.n	8000ebe <LL_USART_Init+0x8a>
    }
    else if (USARTx == USART2)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	4a11      	ldr	r2, [pc, #68]	@ (8000eec <LL_USART_Init+0xb8>)
 8000ea8:	4293      	cmp	r3, r2
 8000eaa:	d102      	bne.n	8000eb2 <LL_USART_Init+0x7e>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8000eac:	693b      	ldr	r3, [r7, #16]
 8000eae:	61bb      	str	r3, [r7, #24]
 8000eb0:	e005      	b.n	8000ebe <LL_USART_Init+0x8a>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	4a0e      	ldr	r2, [pc, #56]	@ (8000ef0 <LL_USART_Init+0xbc>)
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d101      	bne.n	8000ebe <LL_USART_Init+0x8a>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8000eba:	693b      	ldr	r3, [r7, #16]
 8000ebc:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8000ebe:	69bb      	ldr	r3, [r7, #24]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d00c      	beq.n	8000ede <LL_USART_Init+0xaa>
        && (USART_InitStruct->BaudRate != 0U))
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d008      	beq.n	8000ede <LL_USART_Init+0xaa>
    {
      status = SUCCESS;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	77fb      	strb	r3, [r7, #31]
                           USART_InitStruct->OverSampling,
                           USART_InitStruct->BaudRate);
#else
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->BaudRate);
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8000ed4:	461a      	mov	r2, r3
 8000ed6:	69b9      	ldr	r1, [r7, #24]
 8000ed8:	6878      	ldr	r0, [r7, #4]
 8000eda:	f7ff ff4d 	bl	8000d78 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8000ede:	7ffb      	ldrb	r3, [r7, #31]
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	3720      	adds	r7, #32
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	40013800 	.word	0x40013800
 8000eec:	40004400 	.word	0x40004400
 8000ef0:	40004800 	.word	0x40004800

08000ef4 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
 8000efc:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8000efe:	687a      	ldr	r2, [r7, #4]
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f06:	4a07      	ldr	r2, [pc, #28]	@ (8000f24 <LL_InitTick+0x30>)
 8000f08:	3b01      	subs	r3, #1
 8000f0a:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8000f0c:	4b05      	ldr	r3, [pc, #20]	@ (8000f24 <LL_InitTick+0x30>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f12:	4b04      	ldr	r3, [pc, #16]	@ (8000f24 <LL_InitTick+0x30>)
 8000f14:	2205      	movs	r2, #5
 8000f16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8000f18:	bf00      	nop
 8000f1a:	370c      	adds	r7, #12
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bc80      	pop	{r7}
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop
 8000f24:	e000e010 	.word	0xe000e010

08000f28 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8000f30:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000f34:	6878      	ldr	r0, [r7, #4]
 8000f36:	f7ff ffdd 	bl	8000ef4 <LL_InitTick>
}
 8000f3a:	bf00      	nop
 8000f3c:	3708      	adds	r7, #8
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
	...

08000f44 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8000f4c:	4a03      	ldr	r2, [pc, #12]	@ (8000f5c <LL_SetSystemCoreClock+0x18>)
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	6013      	str	r3, [r2, #0]
}
 8000f52:	bf00      	nop
 8000f54:	370c      	adds	r7, #12
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bc80      	pop	{r7}
 8000f5a:	4770      	bx	lr
 8000f5c:	20000000 	.word	0x20000000

08000f60 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	f103 0208 	add.w	r2, r3, #8
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	f04f 32ff 	mov.w	r2, #4294967295
 8000f78:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	f103 0208 	add.w	r2, r3, #8
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	f103 0208 	add.w	r2, r3, #8
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000f94:	bf00      	nop
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bc80      	pop	{r7}
 8000f9c:	4770      	bx	lr

08000f9e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000f9e:	b480      	push	{r7}
 8000fa0:	b083      	sub	sp, #12
 8000fa2:	af00      	add	r7, sp, #0
 8000fa4:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	2200      	movs	r2, #0
 8000faa:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8000fac:	bf00      	nop
 8000fae:	370c      	adds	r7, #12
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bc80      	pop	{r7}
 8000fb4:	4770      	bx	lr

08000fb6 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8000fb6:	b480      	push	{r7}
 8000fb8:	b085      	sub	sp, #20
 8000fba:	af00      	add	r7, sp, #0
 8000fbc:	6078      	str	r0, [r7, #4]
 8000fbe:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fcc:	d103      	bne.n	8000fd6 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	691b      	ldr	r3, [r3, #16]
 8000fd2:	60fb      	str	r3, [r7, #12]
 8000fd4:	e00c      	b.n	8000ff0 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	3308      	adds	r3, #8
 8000fda:	60fb      	str	r3, [r7, #12]
 8000fdc:	e002      	b.n	8000fe4 <vListInsert+0x2e>
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	60fb      	str	r3, [r7, #12]
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	68ba      	ldr	r2, [r7, #8]
 8000fec:	429a      	cmp	r2, r3
 8000fee:	d2f6      	bcs.n	8000fde <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	685a      	ldr	r2, [r3, #4]
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	683a      	ldr	r2, [r7, #0]
 8000ffe:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	68fa      	ldr	r2, [r7, #12]
 8001004:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	683a      	ldr	r2, [r7, #0]
 800100a:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	687a      	ldr	r2, [r7, #4]
 8001010:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	1c5a      	adds	r2, r3, #1
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	601a      	str	r2, [r3, #0]
}
 800101c:	bf00      	nop
 800101e:	3714      	adds	r7, #20
 8001020:	46bd      	mov	sp, r7
 8001022:	bc80      	pop	{r7}
 8001024:	4770      	bx	lr

08001026 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001026:	b480      	push	{r7}
 8001028:	b085      	sub	sp, #20
 800102a:	af00      	add	r7, sp, #0
 800102c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	691b      	ldr	r3, [r3, #16]
 8001032:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	687a      	ldr	r2, [r7, #4]
 800103a:	6892      	ldr	r2, [r2, #8]
 800103c:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	689b      	ldr	r3, [r3, #8]
 8001042:	687a      	ldr	r2, [r7, #4]
 8001044:	6852      	ldr	r2, [r2, #4]
 8001046:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	687a      	ldr	r2, [r7, #4]
 800104e:	429a      	cmp	r2, r3
 8001050:	d103      	bne.n	800105a <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	689a      	ldr	r2, [r3, #8]
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	2200      	movs	r2, #0
 800105e:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	1e5a      	subs	r2, r3, #1
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	681b      	ldr	r3, [r3, #0]
}
 800106e:	4618      	mov	r0, r3
 8001070:	3714      	adds	r7, #20
 8001072:	46bd      	mov	sp, r7
 8001074:	bc80      	pop	{r7}
 8001076:	4770      	bx	lr

08001078 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8001078:	b580      	push	{r7, lr}
 800107a:	b08c      	sub	sp, #48	@ 0x30
 800107c:	af04      	add	r7, sp, #16
 800107e:	60f8      	str	r0, [r7, #12]
 8001080:	60b9      	str	r1, [r7, #8]
 8001082:	603b      	str	r3, [r7, #0]
 8001084:	4613      	mov	r3, r2
 8001086:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001088:	88fb      	ldrh	r3, [r7, #6]
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	4618      	mov	r0, r3
 800108e:	f000 fe2f 	bl	8001cf0 <pvPortMalloc>
 8001092:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d013      	beq.n	80010c2 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800109a:	2054      	movs	r0, #84	@ 0x54
 800109c:	f000 fe28 	bl	8001cf0 <pvPortMalloc>
 80010a0:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d008      	beq.n	80010ba <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80010a8:	2254      	movs	r2, #84	@ 0x54
 80010aa:	2100      	movs	r1, #0
 80010ac:	69f8      	ldr	r0, [r7, #28]
 80010ae:	f001 fbe7 	bl	8002880 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	697a      	ldr	r2, [r7, #20]
 80010b6:	631a      	str	r2, [r3, #48]	@ 0x30
 80010b8:	e005      	b.n	80010c6 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 80010ba:	6978      	ldr	r0, [r7, #20]
 80010bc:	f000 feb6 	bl	8001e2c <vPortFree>
 80010c0:	e001      	b.n	80010c6 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 80010c2:	2300      	movs	r3, #0
 80010c4:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80010c6:	69fb      	ldr	r3, [r7, #28]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d013      	beq.n	80010f4 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80010cc:	88fa      	ldrh	r2, [r7, #6]
 80010ce:	2300      	movs	r3, #0
 80010d0:	9303      	str	r3, [sp, #12]
 80010d2:	69fb      	ldr	r3, [r7, #28]
 80010d4:	9302      	str	r3, [sp, #8]
 80010d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010d8:	9301      	str	r3, [sp, #4]
 80010da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010dc:	9300      	str	r3, [sp, #0]
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	68b9      	ldr	r1, [r7, #8]
 80010e2:	68f8      	ldr	r0, [r7, #12]
 80010e4:	f000 f80e 	bl	8001104 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80010e8:	69f8      	ldr	r0, [r7, #28]
 80010ea:	f000 f873 	bl	80011d4 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80010ee:	2301      	movs	r3, #1
 80010f0:	61bb      	str	r3, [r7, #24]
 80010f2:	e002      	b.n	80010fa <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80010f4:	f04f 33ff 	mov.w	r3, #4294967295
 80010f8:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80010fa:	69bb      	ldr	r3, [r7, #24]
    }
 80010fc:	4618      	mov	r0, r3
 80010fe:	3720      	adds	r7, #32
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}

08001104 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b086      	sub	sp, #24
 8001108:	af00      	add	r7, sp, #0
 800110a:	60f8      	str	r0, [r7, #12]
 800110c:	60b9      	str	r1, [r7, #8]
 800110e:	607a      	str	r2, [r7, #4]
 8001110:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8001112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001114:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800111c:	3b01      	subs	r3, #1
 800111e:	009b      	lsls	r3, r3, #2
 8001120:	4413      	add	r3, r2
 8001122:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8001124:	693b      	ldr	r3, [r7, #16]
 8001126:	f023 0307 	bic.w	r3, r3, #7
 800112a:	613b      	str	r3, [r7, #16]
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d01e      	beq.n	8001170 <prvInitialiseNewTask+0x6c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001132:	2300      	movs	r3, #0
 8001134:	617b      	str	r3, [r7, #20]
 8001136:	e012      	b.n	800115e <prvInitialiseNewTask+0x5a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001138:	68ba      	ldr	r2, [r7, #8]
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	4413      	add	r3, r2
 800113e:	7819      	ldrb	r1, [r3, #0]
 8001140:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	4413      	add	r3, r2
 8001146:	3334      	adds	r3, #52	@ 0x34
 8001148:	460a      	mov	r2, r1
 800114a:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800114c:	68ba      	ldr	r2, [r7, #8]
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	4413      	add	r3, r2
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d006      	beq.n	8001166 <prvInitialiseNewTask+0x62>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	3301      	adds	r3, #1
 800115c:	617b      	str	r3, [r7, #20]
 800115e:	697b      	ldr	r3, [r7, #20]
 8001160:	2b0f      	cmp	r3, #15
 8001162:	d9e9      	bls.n	8001138 <prvInitialiseNewTask+0x34>
 8001164:	e000      	b.n	8001168 <prvInitialiseNewTask+0x64>
            {
                break;
 8001166:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800116a:	2200      	movs	r2, #0
 800116c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001170:	6a3b      	ldr	r3, [r7, #32]
 8001172:	2b04      	cmp	r3, #4
 8001174:	d901      	bls.n	800117a <prvInitialiseNewTask+0x76>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001176:	2304      	movs	r3, #4
 8001178:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800117a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800117c:	6a3a      	ldr	r2, [r7, #32]
 800117e:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8001180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001182:	6a3a      	ldr	r2, [r7, #32]
 8001184:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001188:	3304      	adds	r3, #4
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff ff07 	bl	8000f9e <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001192:	3318      	adds	r3, #24
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff ff02 	bl	8000f9e <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800119a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800119c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800119e:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80011a0:	6a3b      	ldr	r3, [r7, #32]
 80011a2:	f1c3 0205 	rsb	r2, r3, #5
 80011a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011a8:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80011aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80011ae:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80011b0:	683a      	ldr	r2, [r7, #0]
 80011b2:	68f9      	ldr	r1, [r7, #12]
 80011b4:	6938      	ldr	r0, [r7, #16]
 80011b6:	f000 fc75 	bl	8001aa4 <pxPortInitialiseStack>
 80011ba:	4602      	mov	r2, r0
 80011bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011be:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80011c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d002      	beq.n	80011cc <prvInitialiseNewTask+0xc8>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80011c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80011ca:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80011cc:	bf00      	nop
 80011ce:	3718      	adds	r7, #24
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80011dc:	f000 fcee 	bl	8001bbc <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80011e0:	4b3e      	ldr	r3, [pc, #248]	@ (80012dc <prvAddNewTaskToReadyList+0x108>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	3301      	adds	r3, #1
 80011e6:	4a3d      	ldr	r2, [pc, #244]	@ (80012dc <prvAddNewTaskToReadyList+0x108>)
 80011e8:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80011ea:	4b3d      	ldr	r3, [pc, #244]	@ (80012e0 <prvAddNewTaskToReadyList+0x10c>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d109      	bne.n	8001206 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80011f2:	4a3b      	ldr	r2, [pc, #236]	@ (80012e0 <prvAddNewTaskToReadyList+0x10c>)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80011f8:	4b38      	ldr	r3, [pc, #224]	@ (80012dc <prvAddNewTaskToReadyList+0x108>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	2b01      	cmp	r3, #1
 80011fe:	d110      	bne.n	8001222 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8001200:	f000 fb38 	bl	8001874 <prvInitialiseTaskLists>
 8001204:	e00d      	b.n	8001222 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8001206:	4b37      	ldr	r3, [pc, #220]	@ (80012e4 <prvAddNewTaskToReadyList+0x110>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d109      	bne.n	8001222 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800120e:	4b34      	ldr	r3, [pc, #208]	@ (80012e0 <prvAddNewTaskToReadyList+0x10c>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001218:	429a      	cmp	r2, r3
 800121a:	d802      	bhi.n	8001222 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 800121c:	4a30      	ldr	r2, [pc, #192]	@ (80012e0 <prvAddNewTaskToReadyList+0x10c>)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8001222:	4b31      	ldr	r3, [pc, #196]	@ (80012e8 <prvAddNewTaskToReadyList+0x114>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	3301      	adds	r3, #1
 8001228:	4a2f      	ldr	r2, [pc, #188]	@ (80012e8 <prvAddNewTaskToReadyList+0x114>)
 800122a:	6013      	str	r3, [r2, #0]
            pxNewTCB->uxTCBNumber = uxTaskNumber;
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001230:	2201      	movs	r2, #1
 8001232:	409a      	lsls	r2, r3
 8001234:	4b2d      	ldr	r3, [pc, #180]	@ (80012ec <prvAddNewTaskToReadyList+0x118>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4313      	orrs	r3, r2
 800123a:	4a2c      	ldr	r2, [pc, #176]	@ (80012ec <prvAddNewTaskToReadyList+0x118>)
 800123c:	6013      	str	r3, [r2, #0]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001242:	492b      	ldr	r1, [pc, #172]	@ (80012f0 <prvAddNewTaskToReadyList+0x11c>)
 8001244:	4613      	mov	r3, r2
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	4413      	add	r3, r2
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	440b      	add	r3, r1
 800124e:	3304      	adds	r3, #4
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	60fb      	str	r3, [r7, #12]
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	68fa      	ldr	r2, [r7, #12]
 8001258:	609a      	str	r2, [r3, #8]
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	689a      	ldr	r2, [r3, #8]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	60da      	str	r2, [r3, #12]
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	689b      	ldr	r3, [r3, #8]
 8001266:	687a      	ldr	r2, [r7, #4]
 8001268:	3204      	adds	r2, #4
 800126a:	605a      	str	r2, [r3, #4]
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	1d1a      	adds	r2, r3, #4
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	609a      	str	r2, [r3, #8]
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001278:	4613      	mov	r3, r2
 800127a:	009b      	lsls	r3, r3, #2
 800127c:	4413      	add	r3, r2
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	4a1b      	ldr	r2, [pc, #108]	@ (80012f0 <prvAddNewTaskToReadyList+0x11c>)
 8001282:	441a      	add	r2, r3
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	615a      	str	r2, [r3, #20]
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800128c:	4918      	ldr	r1, [pc, #96]	@ (80012f0 <prvAddNewTaskToReadyList+0x11c>)
 800128e:	4613      	mov	r3, r2
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	4413      	add	r3, r2
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	440b      	add	r3, r1
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	1c59      	adds	r1, r3, #1
 800129c:	4814      	ldr	r0, [pc, #80]	@ (80012f0 <prvAddNewTaskToReadyList+0x11c>)
 800129e:	4613      	mov	r3, r2
 80012a0:	009b      	lsls	r3, r3, #2
 80012a2:	4413      	add	r3, r2
 80012a4:	009b      	lsls	r3, r3, #2
 80012a6:	4403      	add	r3, r0
 80012a8:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80012aa:	f000 fca1 	bl	8001bf0 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80012ae:	4b0d      	ldr	r3, [pc, #52]	@ (80012e4 <prvAddNewTaskToReadyList+0x110>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d00e      	beq.n	80012d4 <prvAddNewTaskToReadyList+0x100>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80012b6:	4b0a      	ldr	r3, [pc, #40]	@ (80012e0 <prvAddNewTaskToReadyList+0x10c>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012c0:	429a      	cmp	r2, r3
 80012c2:	d207      	bcs.n	80012d4 <prvAddNewTaskToReadyList+0x100>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80012c4:	4b0b      	ldr	r3, [pc, #44]	@ (80012f4 <prvAddNewTaskToReadyList+0x120>)
 80012c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	f3bf 8f4f 	dsb	sy
 80012d0:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80012d4:	bf00      	nop
 80012d6:	3710      	adds	r7, #16
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	20000108 	.word	0x20000108
 80012e0:	20000030 	.word	0x20000030
 80012e4:	20000114 	.word	0x20000114
 80012e8:	20000124 	.word	0x20000124
 80012ec:	20000110 	.word	0x20000110
 80012f0:	20000034 	.word	0x20000034
 80012f4:	e000ed04 	.word	0xe000ed04

080012f8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8001300:	2300      	movs	r3, #0
 8001302:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d008      	beq.n	800131c <vTaskDelay+0x24>
        {
            configASSERT( uxSchedulerSuspended == 0 );
            vTaskSuspendAll();
 800130a:	f000 f855 	bl	80013b8 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800130e:	2100      	movs	r1, #0
 8001310:	6878      	ldr	r0, [r7, #4]
 8001312:	f000 fb47 	bl	80019a4 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8001316:	f000 f85d 	bl	80013d4 <xTaskResumeAll>
 800131a:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d107      	bne.n	8001332 <vTaskDelay+0x3a>
        {
            portYIELD_WITHIN_API();
 8001322:	4b06      	ldr	r3, [pc, #24]	@ (800133c <vTaskDelay+0x44>)
 8001324:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001328:	601a      	str	r2, [r3, #0]
 800132a:	f3bf 8f4f 	dsb	sy
 800132e:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8001332:	bf00      	nop
 8001334:	3710      	adds	r7, #16
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	e000ed04 	.word	0xe000ed04

08001340 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 8001346:	4b15      	ldr	r3, [pc, #84]	@ (800139c <vTaskStartScheduler+0x5c>)
 8001348:	9301      	str	r3, [sp, #4]
 800134a:	2300      	movs	r3, #0
 800134c:	9300      	str	r3, [sp, #0]
 800134e:	2300      	movs	r3, #0
 8001350:	2280      	movs	r2, #128	@ 0x80
 8001352:	4913      	ldr	r1, [pc, #76]	@ (80013a0 <vTaskStartScheduler+0x60>)
 8001354:	4813      	ldr	r0, [pc, #76]	@ (80013a4 <vTaskStartScheduler+0x64>)
 8001356:	f7ff fe8f 	bl	8001078 <xTaskCreate>
 800135a:	6078      	str	r0, [r7, #4]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2b01      	cmp	r3, #1
 8001360:	d115      	bne.n	800138e <vTaskStartScheduler+0x4e>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8001362:	f04f 03bf 	mov.w	r3, #191	@ 0xbf
 8001366:	f383 8811 	msr	BASEPRI, r3
 800136a:	f3bf 8f6f 	isb	sy
 800136e:	f3bf 8f4f 	dsb	sy
 8001372:	603b      	str	r3, [r7, #0]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8001374:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8001376:	4b0c      	ldr	r3, [pc, #48]	@ (80013a8 <vTaskStartScheduler+0x68>)
 8001378:	f04f 32ff 	mov.w	r2, #4294967295
 800137c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800137e:	4b0b      	ldr	r3, [pc, #44]	@ (80013ac <vTaskStartScheduler+0x6c>)
 8001380:	2201      	movs	r2, #1
 8001382:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8001384:	4b0a      	ldr	r3, [pc, #40]	@ (80013b0 <vTaskStartScheduler+0x70>)
 8001386:	2200      	movs	r2, #0
 8001388:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 800138a:	f000 fbf7 	bl	8001b7c <xPortStartScheduler>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800138e:	4b09      	ldr	r3, [pc, #36]	@ (80013b4 <vTaskStartScheduler+0x74>)
 8001390:	681b      	ldr	r3, [r3, #0]
}
 8001392:	bf00      	nop
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	2000012c 	.word	0x2000012c
 80013a0:	0800292c 	.word	0x0800292c
 80013a4:	08001845 	.word	0x08001845
 80013a8:	20000128 	.word	0x20000128
 80013ac:	20000114 	.word	0x20000114
 80013b0:	2000010c 	.word	0x2000010c
 80013b4:	20000004 	.word	0x20000004

080013b8 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80013bc:	4b04      	ldr	r3, [pc, #16]	@ (80013d0 <vTaskSuspendAll+0x18>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	3301      	adds	r3, #1
 80013c2:	4a03      	ldr	r2, [pc, #12]	@ (80013d0 <vTaskSuspendAll+0x18>)
 80013c4:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80013c6:	bf00      	nop
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bc80      	pop	{r7}
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	20000130 	.word	0x20000130

080013d4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80013da:	2300      	movs	r3, #0
 80013dc:	617b      	str	r3, [r7, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
 80013de:	2300      	movs	r3, #0
 80013e0:	613b      	str	r3, [r7, #16]
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80013e2:	f000 fbeb 	bl	8001bbc <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80013e6:	4b68      	ldr	r3, [pc, #416]	@ (8001588 <xTaskResumeAll+0x1b4>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	3b01      	subs	r3, #1
 80013ec:	4a66      	ldr	r2, [pc, #408]	@ (8001588 <xTaskResumeAll+0x1b4>)
 80013ee:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80013f0:	4b65      	ldr	r3, [pc, #404]	@ (8001588 <xTaskResumeAll+0x1b4>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	f040 80c0 	bne.w	800157a <xTaskResumeAll+0x1a6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80013fa:	4b64      	ldr	r3, [pc, #400]	@ (800158c <xTaskResumeAll+0x1b8>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	f000 80bb 	beq.w	800157a <xTaskResumeAll+0x1a6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001404:	e08a      	b.n	800151c <xTaskResumeAll+0x148>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001406:	4b62      	ldr	r3, [pc, #392]	@ (8001590 <xTaskResumeAll+0x1bc>)
 8001408:	68db      	ldr	r3, [r3, #12]
 800140a:	68db      	ldr	r3, [r3, #12]
 800140c:	617b      	str	r3, [r7, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001412:	60bb      	str	r3, [r7, #8]
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	69db      	ldr	r3, [r3, #28]
 8001418:	697a      	ldr	r2, [r7, #20]
 800141a:	6a12      	ldr	r2, [r2, #32]
 800141c:	609a      	str	r2, [r3, #8]
 800141e:	697b      	ldr	r3, [r7, #20]
 8001420:	6a1b      	ldr	r3, [r3, #32]
 8001422:	697a      	ldr	r2, [r7, #20]
 8001424:	69d2      	ldr	r2, [r2, #28]
 8001426:	605a      	str	r2, [r3, #4]
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	685a      	ldr	r2, [r3, #4]
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	3318      	adds	r3, #24
 8001430:	429a      	cmp	r2, r3
 8001432:	d103      	bne.n	800143c <xTaskResumeAll+0x68>
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	6a1a      	ldr	r2, [r3, #32]
 8001438:	68bb      	ldr	r3, [r7, #8]
 800143a:	605a      	str	r2, [r3, #4]
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	2200      	movs	r2, #0
 8001440:	629a      	str	r2, [r3, #40]	@ 0x28
 8001442:	68bb      	ldr	r3, [r7, #8]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	1e5a      	subs	r2, r3, #1
 8001448:	68bb      	ldr	r3, [r7, #8]
 800144a:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	695b      	ldr	r3, [r3, #20]
 8001450:	607b      	str	r3, [r7, #4]
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	697a      	ldr	r2, [r7, #20]
 8001458:	68d2      	ldr	r2, [r2, #12]
 800145a:	609a      	str	r2, [r3, #8]
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	68db      	ldr	r3, [r3, #12]
 8001460:	697a      	ldr	r2, [r7, #20]
 8001462:	6892      	ldr	r2, [r2, #8]
 8001464:	605a      	str	r2, [r3, #4]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	685a      	ldr	r2, [r3, #4]
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	3304      	adds	r3, #4
 800146e:	429a      	cmp	r2, r3
 8001470:	d103      	bne.n	800147a <xTaskResumeAll+0xa6>
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	68da      	ldr	r2, [r3, #12]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	605a      	str	r2, [r3, #4]
 800147a:	697b      	ldr	r3, [r7, #20]
 800147c:	2200      	movs	r2, #0
 800147e:	615a      	str	r2, [r3, #20]
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	1e5a      	subs	r2, r3, #1
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800148e:	2201      	movs	r2, #1
 8001490:	409a      	lsls	r2, r3
 8001492:	4b40      	ldr	r3, [pc, #256]	@ (8001594 <xTaskResumeAll+0x1c0>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4313      	orrs	r3, r2
 8001498:	4a3e      	ldr	r2, [pc, #248]	@ (8001594 <xTaskResumeAll+0x1c0>)
 800149a:	6013      	str	r3, [r2, #0]
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80014a0:	493d      	ldr	r1, [pc, #244]	@ (8001598 <xTaskResumeAll+0x1c4>)
 80014a2:	4613      	mov	r3, r2
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	4413      	add	r3, r2
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	440b      	add	r3, r1
 80014ac:	3304      	adds	r3, #4
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	603b      	str	r3, [r7, #0]
 80014b2:	697b      	ldr	r3, [r7, #20]
 80014b4:	683a      	ldr	r2, [r7, #0]
 80014b6:	609a      	str	r2, [r3, #8]
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	689a      	ldr	r2, [r3, #8]
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	60da      	str	r2, [r3, #12]
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	697a      	ldr	r2, [r7, #20]
 80014c6:	3204      	adds	r2, #4
 80014c8:	605a      	str	r2, [r3, #4]
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	1d1a      	adds	r2, r3, #4
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	609a      	str	r2, [r3, #8]
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80014d6:	4613      	mov	r3, r2
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	4413      	add	r3, r2
 80014dc:	009b      	lsls	r3, r3, #2
 80014de:	4a2e      	ldr	r2, [pc, #184]	@ (8001598 <xTaskResumeAll+0x1c4>)
 80014e0:	441a      	add	r2, r3
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	615a      	str	r2, [r3, #20]
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80014ea:	492b      	ldr	r1, [pc, #172]	@ (8001598 <xTaskResumeAll+0x1c4>)
 80014ec:	4613      	mov	r3, r2
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	4413      	add	r3, r2
 80014f2:	009b      	lsls	r3, r3, #2
 80014f4:	440b      	add	r3, r1
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	1c59      	adds	r1, r3, #1
 80014fa:	4827      	ldr	r0, [pc, #156]	@ (8001598 <xTaskResumeAll+0x1c4>)
 80014fc:	4613      	mov	r3, r2
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	4413      	add	r3, r2
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	4403      	add	r3, r0
 8001506:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800150c:	4b23      	ldr	r3, [pc, #140]	@ (800159c <xTaskResumeAll+0x1c8>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001512:	429a      	cmp	r2, r3
 8001514:	d302      	bcc.n	800151c <xTaskResumeAll+0x148>
                    {
                        xYieldPending = pdTRUE;
 8001516:	4b22      	ldr	r3, [pc, #136]	@ (80015a0 <xTaskResumeAll+0x1cc>)
 8001518:	2201      	movs	r2, #1
 800151a:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800151c:	4b1c      	ldr	r3, [pc, #112]	@ (8001590 <xTaskResumeAll+0x1bc>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	2b00      	cmp	r3, #0
 8001522:	f47f af70 	bne.w	8001406 <xTaskResumeAll+0x32>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <xTaskResumeAll+0x15c>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 800152c:	f000 fa20 	bl	8001970 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001530:	4b1c      	ldr	r3, [pc, #112]	@ (80015a4 <xTaskResumeAll+0x1d0>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	60fb      	str	r3, [r7, #12]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d010      	beq.n	800155e <xTaskResumeAll+0x18a>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 800153c:	f000 f836 	bl	80015ac <xTaskIncrementTick>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d002      	beq.n	800154c <xTaskResumeAll+0x178>
                            {
                                xYieldPending = pdTRUE;
 8001546:	4b16      	ldr	r3, [pc, #88]	@ (80015a0 <xTaskResumeAll+0x1cc>)
 8001548:	2201      	movs	r2, #1
 800154a:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	3b01      	subs	r3, #1
 8001550:	60fb      	str	r3, [r7, #12]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d1f1      	bne.n	800153c <xTaskResumeAll+0x168>

                        xPendedTicks = 0;
 8001558:	4b12      	ldr	r3, [pc, #72]	@ (80015a4 <xTaskResumeAll+0x1d0>)
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 800155e:	4b10      	ldr	r3, [pc, #64]	@ (80015a0 <xTaskResumeAll+0x1cc>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d009      	beq.n	800157a <xTaskResumeAll+0x1a6>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8001566:	2301      	movs	r3, #1
 8001568:	613b      	str	r3, [r7, #16]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 800156a:	4b0f      	ldr	r3, [pc, #60]	@ (80015a8 <xTaskResumeAll+0x1d4>)
 800156c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001570:	601a      	str	r2, [r3, #0]
 8001572:	f3bf 8f4f 	dsb	sy
 8001576:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800157a:	f000 fb39 	bl	8001bf0 <vPortExitCritical>

    return xAlreadyYielded;
 800157e:	693b      	ldr	r3, [r7, #16]
}
 8001580:	4618      	mov	r0, r3
 8001582:	3718      	adds	r7, #24
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	20000130 	.word	0x20000130
 800158c:	20000108 	.word	0x20000108
 8001590:	200000c8 	.word	0x200000c8
 8001594:	20000110 	.word	0x20000110
 8001598:	20000034 	.word	0x20000034
 800159c:	20000030 	.word	0x20000030
 80015a0:	2000011c 	.word	0x2000011c
 80015a4:	20000118 	.word	0x20000118
 80015a8:	e000ed04 	.word	0xe000ed04

080015ac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b088      	sub	sp, #32
 80015b0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80015b2:	2300      	movs	r3, #0
 80015b4:	61fb      	str	r3, [r7, #28]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80015b6:	4b75      	ldr	r3, [pc, #468]	@ (800178c <xTaskIncrementTick+0x1e0>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	f040 80dc 	bne.w	8001778 <xTaskIncrementTick+0x1cc>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80015c0:	4b73      	ldr	r3, [pc, #460]	@ (8001790 <xTaskIncrementTick+0x1e4>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	3301      	adds	r3, #1
 80015c6:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80015c8:	4a71      	ldr	r2, [pc, #452]	@ (8001790 <xTaskIncrementTick+0x1e4>)
 80015ca:	69bb      	ldr	r3, [r7, #24]
 80015cc:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80015ce:	69bb      	ldr	r3, [r7, #24]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d110      	bne.n	80015f6 <xTaskIncrementTick+0x4a>
        {
            taskSWITCH_DELAYED_LISTS();
 80015d4:	4b6f      	ldr	r3, [pc, #444]	@ (8001794 <xTaskIncrementTick+0x1e8>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	617b      	str	r3, [r7, #20]
 80015da:	4b6f      	ldr	r3, [pc, #444]	@ (8001798 <xTaskIncrementTick+0x1ec>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a6d      	ldr	r2, [pc, #436]	@ (8001794 <xTaskIncrementTick+0x1e8>)
 80015e0:	6013      	str	r3, [r2, #0]
 80015e2:	4a6d      	ldr	r2, [pc, #436]	@ (8001798 <xTaskIncrementTick+0x1ec>)
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	6013      	str	r3, [r2, #0]
 80015e8:	4b6c      	ldr	r3, [pc, #432]	@ (800179c <xTaskIncrementTick+0x1f0>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	3301      	adds	r3, #1
 80015ee:	4a6b      	ldr	r2, [pc, #428]	@ (800179c <xTaskIncrementTick+0x1f0>)
 80015f0:	6013      	str	r3, [r2, #0]
 80015f2:	f000 f9bd 	bl	8001970 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80015f6:	4b6a      	ldr	r3, [pc, #424]	@ (80017a0 <xTaskIncrementTick+0x1f4>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	69ba      	ldr	r2, [r7, #24]
 80015fc:	429a      	cmp	r2, r3
 80015fe:	f0c0 80a6 	bcc.w	800174e <xTaskIncrementTick+0x1a2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001602:	4b64      	ldr	r3, [pc, #400]	@ (8001794 <xTaskIncrementTick+0x1e8>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d104      	bne.n	8001616 <xTaskIncrementTick+0x6a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800160c:	4b64      	ldr	r3, [pc, #400]	@ (80017a0 <xTaskIncrementTick+0x1f4>)
 800160e:	f04f 32ff 	mov.w	r2, #4294967295
 8001612:	601a      	str	r2, [r3, #0]
                    break;
 8001614:	e09b      	b.n	800174e <xTaskIncrementTick+0x1a2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001616:	4b5f      	ldr	r3, [pc, #380]	@ (8001794 <xTaskIncrementTick+0x1e8>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	68db      	ldr	r3, [r3, #12]
 800161e:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 8001626:	69ba      	ldr	r2, [r7, #24]
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	429a      	cmp	r2, r3
 800162c:	d203      	bcs.n	8001636 <xTaskIncrementTick+0x8a>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800162e:	4a5c      	ldr	r2, [pc, #368]	@ (80017a0 <xTaskIncrementTick+0x1f4>)
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8001634:	e08b      	b.n	800174e <xTaskIncrementTick+0x1a2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	695b      	ldr	r3, [r3, #20]
 800163a:	60bb      	str	r3, [r7, #8]
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	689b      	ldr	r3, [r3, #8]
 8001640:	693a      	ldr	r2, [r7, #16]
 8001642:	68d2      	ldr	r2, [r2, #12]
 8001644:	609a      	str	r2, [r3, #8]
 8001646:	693b      	ldr	r3, [r7, #16]
 8001648:	68db      	ldr	r3, [r3, #12]
 800164a:	693a      	ldr	r2, [r7, #16]
 800164c:	6892      	ldr	r2, [r2, #8]
 800164e:	605a      	str	r2, [r3, #4]
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	685a      	ldr	r2, [r3, #4]
 8001654:	693b      	ldr	r3, [r7, #16]
 8001656:	3304      	adds	r3, #4
 8001658:	429a      	cmp	r2, r3
 800165a:	d103      	bne.n	8001664 <xTaskIncrementTick+0xb8>
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	68da      	ldr	r2, [r3, #12]
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	605a      	str	r2, [r3, #4]
 8001664:	693b      	ldr	r3, [r7, #16]
 8001666:	2200      	movs	r2, #0
 8001668:	615a      	str	r2, [r3, #20]
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	1e5a      	subs	r2, r3, #1
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001678:	2b00      	cmp	r3, #0
 800167a:	d01e      	beq.n	80016ba <xTaskIncrementTick+0x10e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001680:	607b      	str	r3, [r7, #4]
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	69db      	ldr	r3, [r3, #28]
 8001686:	693a      	ldr	r2, [r7, #16]
 8001688:	6a12      	ldr	r2, [r2, #32]
 800168a:	609a      	str	r2, [r3, #8]
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	6a1b      	ldr	r3, [r3, #32]
 8001690:	693a      	ldr	r2, [r7, #16]
 8001692:	69d2      	ldr	r2, [r2, #28]
 8001694:	605a      	str	r2, [r3, #4]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	685a      	ldr	r2, [r3, #4]
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	3318      	adds	r3, #24
 800169e:	429a      	cmp	r2, r3
 80016a0:	d103      	bne.n	80016aa <xTaskIncrementTick+0xfe>
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	6a1a      	ldr	r2, [r3, #32]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	605a      	str	r2, [r3, #4]
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	2200      	movs	r2, #0
 80016ae:	629a      	str	r2, [r3, #40]	@ 0x28
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	1e5a      	subs	r2, r3, #1
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80016ba:	693b      	ldr	r3, [r7, #16]
 80016bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016be:	2201      	movs	r2, #1
 80016c0:	409a      	lsls	r2, r3
 80016c2:	4b38      	ldr	r3, [pc, #224]	@ (80017a4 <xTaskIncrementTick+0x1f8>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4313      	orrs	r3, r2
 80016c8:	4a36      	ldr	r2, [pc, #216]	@ (80017a4 <xTaskIncrementTick+0x1f8>)
 80016ca:	6013      	str	r3, [r2, #0]
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016d0:	4935      	ldr	r1, [pc, #212]	@ (80017a8 <xTaskIncrementTick+0x1fc>)
 80016d2:	4613      	mov	r3, r2
 80016d4:	009b      	lsls	r3, r3, #2
 80016d6:	4413      	add	r3, r2
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	440b      	add	r3, r1
 80016dc:	3304      	adds	r3, #4
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	603b      	str	r3, [r7, #0]
 80016e2:	693b      	ldr	r3, [r7, #16]
 80016e4:	683a      	ldr	r2, [r7, #0]
 80016e6:	609a      	str	r2, [r3, #8]
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	689a      	ldr	r2, [r3, #8]
 80016ec:	693b      	ldr	r3, [r7, #16]
 80016ee:	60da      	str	r2, [r3, #12]
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	689b      	ldr	r3, [r3, #8]
 80016f4:	693a      	ldr	r2, [r7, #16]
 80016f6:	3204      	adds	r2, #4
 80016f8:	605a      	str	r2, [r3, #4]
 80016fa:	693b      	ldr	r3, [r7, #16]
 80016fc:	1d1a      	adds	r2, r3, #4
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	609a      	str	r2, [r3, #8]
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001706:	4613      	mov	r3, r2
 8001708:	009b      	lsls	r3, r3, #2
 800170a:	4413      	add	r3, r2
 800170c:	009b      	lsls	r3, r3, #2
 800170e:	4a26      	ldr	r2, [pc, #152]	@ (80017a8 <xTaskIncrementTick+0x1fc>)
 8001710:	441a      	add	r2, r3
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	615a      	str	r2, [r3, #20]
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800171a:	4923      	ldr	r1, [pc, #140]	@ (80017a8 <xTaskIncrementTick+0x1fc>)
 800171c:	4613      	mov	r3, r2
 800171e:	009b      	lsls	r3, r3, #2
 8001720:	4413      	add	r3, r2
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	440b      	add	r3, r1
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	1c59      	adds	r1, r3, #1
 800172a:	481f      	ldr	r0, [pc, #124]	@ (80017a8 <xTaskIncrementTick+0x1fc>)
 800172c:	4613      	mov	r3, r2
 800172e:	009b      	lsls	r3, r3, #2
 8001730:	4413      	add	r3, r2
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	4403      	add	r3, r0
 8001736:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001738:	693b      	ldr	r3, [r7, #16]
 800173a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800173c:	4b1b      	ldr	r3, [pc, #108]	@ (80017ac <xTaskIncrementTick+0x200>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001742:	429a      	cmp	r2, r3
 8001744:	f67f af5d 	bls.w	8001602 <xTaskIncrementTick+0x56>
                        {
                            xSwitchRequired = pdTRUE;
 8001748:	2301      	movs	r3, #1
 800174a:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800174c:	e759      	b.n	8001602 <xTaskIncrementTick+0x56>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800174e:	4b17      	ldr	r3, [pc, #92]	@ (80017ac <xTaskIncrementTick+0x200>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001754:	4914      	ldr	r1, [pc, #80]	@ (80017a8 <xTaskIncrementTick+0x1fc>)
 8001756:	4613      	mov	r3, r2
 8001758:	009b      	lsls	r3, r3, #2
 800175a:	4413      	add	r3, r2
 800175c:	009b      	lsls	r3, r3, #2
 800175e:	440b      	add	r3, r1
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	2b01      	cmp	r3, #1
 8001764:	d901      	bls.n	800176a <xTaskIncrementTick+0x1be>
            {
                xSwitchRequired = pdTRUE;
 8001766:	2301      	movs	r3, #1
 8001768:	61fb      	str	r3, [r7, #28]
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 800176a:	4b11      	ldr	r3, [pc, #68]	@ (80017b0 <xTaskIncrementTick+0x204>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d007      	beq.n	8001782 <xTaskIncrementTick+0x1d6>
            {
                xSwitchRequired = pdTRUE;
 8001772:	2301      	movs	r3, #1
 8001774:	61fb      	str	r3, [r7, #28]
 8001776:	e004      	b.n	8001782 <xTaskIncrementTick+0x1d6>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8001778:	4b0e      	ldr	r3, [pc, #56]	@ (80017b4 <xTaskIncrementTick+0x208>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	3301      	adds	r3, #1
 800177e:	4a0d      	ldr	r2, [pc, #52]	@ (80017b4 <xTaskIncrementTick+0x208>)
 8001780:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8001782:	69fb      	ldr	r3, [r7, #28]
}
 8001784:	4618      	mov	r0, r3
 8001786:	3720      	adds	r7, #32
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	20000130 	.word	0x20000130
 8001790:	2000010c 	.word	0x2000010c
 8001794:	200000c0 	.word	0x200000c0
 8001798:	200000c4 	.word	0x200000c4
 800179c:	20000120 	.word	0x20000120
 80017a0:	20000128 	.word	0x20000128
 80017a4:	20000110 	.word	0x20000110
 80017a8:	20000034 	.word	0x20000034
 80017ac:	20000030 	.word	0x20000030
 80017b0:	2000011c 	.word	0x2000011c
 80017b4:	20000118 	.word	0x20000118

080017b8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80017b8:	b480      	push	{r7}
 80017ba:	b085      	sub	sp, #20
 80017bc:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80017be:	4b1c      	ldr	r3, [pc, #112]	@ (8001830 <vTaskSwitchContext+0x78>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d003      	beq.n	80017ce <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80017c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001834 <vTaskSwitchContext+0x7c>)
 80017c8:	2201      	movs	r2, #1
 80017ca:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 80017cc:	e02a      	b.n	8001824 <vTaskSwitchContext+0x6c>
        xYieldPending = pdFALSE;
 80017ce:	4b19      	ldr	r3, [pc, #100]	@ (8001834 <vTaskSwitchContext+0x7c>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80017d4:	4b18      	ldr	r3, [pc, #96]	@ (8001838 <vTaskSwitchContext+0x80>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	607b      	str	r3, [r7, #4]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	fab3 f383 	clz	r3, r3
 80017e0:	70fb      	strb	r3, [r7, #3]
            return ucReturn;
 80017e2:	78fb      	ldrb	r3, [r7, #3]
 80017e4:	f1c3 031f 	rsb	r3, r3, #31
 80017e8:	60fb      	str	r3, [r7, #12]
 80017ea:	68fa      	ldr	r2, [r7, #12]
 80017ec:	4613      	mov	r3, r2
 80017ee:	009b      	lsls	r3, r3, #2
 80017f0:	4413      	add	r3, r2
 80017f2:	009b      	lsls	r3, r3, #2
 80017f4:	4a11      	ldr	r2, [pc, #68]	@ (800183c <vTaskSwitchContext+0x84>)
 80017f6:	4413      	add	r3, r2
 80017f8:	60bb      	str	r3, [r7, #8]
 80017fa:	68bb      	ldr	r3, [r7, #8]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	685a      	ldr	r2, [r3, #4]
 8001800:	68bb      	ldr	r3, [r7, #8]
 8001802:	605a      	str	r2, [r3, #4]
 8001804:	68bb      	ldr	r3, [r7, #8]
 8001806:	685a      	ldr	r2, [r3, #4]
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	3308      	adds	r3, #8
 800180c:	429a      	cmp	r2, r3
 800180e:	d104      	bne.n	800181a <vTaskSwitchContext+0x62>
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	685a      	ldr	r2, [r3, #4]
 8001816:	68bb      	ldr	r3, [r7, #8]
 8001818:	605a      	str	r2, [r3, #4]
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	4a07      	ldr	r2, [pc, #28]	@ (8001840 <vTaskSwitchContext+0x88>)
 8001822:	6013      	str	r3, [r2, #0]
}
 8001824:	bf00      	nop
 8001826:	3714      	adds	r7, #20
 8001828:	46bd      	mov	sp, r7
 800182a:	bc80      	pop	{r7}
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	20000130 	.word	0x20000130
 8001834:	2000011c 	.word	0x2000011c
 8001838:	20000110 	.word	0x20000110
 800183c:	20000034 	.word	0x20000034
 8001840:	20000030 	.word	0x20000030

08001844 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800184c:	f000 f852 	bl	80018f4 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001850:	4b06      	ldr	r3, [pc, #24]	@ (800186c <prvIdleTask+0x28>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2b01      	cmp	r3, #1
 8001856:	d9f9      	bls.n	800184c <prvIdleTask+0x8>
            {
                taskYIELD();
 8001858:	4b05      	ldr	r3, [pc, #20]	@ (8001870 <prvIdleTask+0x2c>)
 800185a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	f3bf 8f4f 	dsb	sy
 8001864:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8001868:	e7f0      	b.n	800184c <prvIdleTask+0x8>
 800186a:	bf00      	nop
 800186c:	20000034 	.word	0x20000034
 8001870:	e000ed04 	.word	0xe000ed04

08001874 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800187a:	2300      	movs	r3, #0
 800187c:	607b      	str	r3, [r7, #4]
 800187e:	e00c      	b.n	800189a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001880:	687a      	ldr	r2, [r7, #4]
 8001882:	4613      	mov	r3, r2
 8001884:	009b      	lsls	r3, r3, #2
 8001886:	4413      	add	r3, r2
 8001888:	009b      	lsls	r3, r3, #2
 800188a:	4a12      	ldr	r2, [pc, #72]	@ (80018d4 <prvInitialiseTaskLists+0x60>)
 800188c:	4413      	add	r3, r2
 800188e:	4618      	mov	r0, r3
 8001890:	f7ff fb66 	bl	8000f60 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	3301      	adds	r3, #1
 8001898:	607b      	str	r3, [r7, #4]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2b04      	cmp	r3, #4
 800189e:	d9ef      	bls.n	8001880 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80018a0:	480d      	ldr	r0, [pc, #52]	@ (80018d8 <prvInitialiseTaskLists+0x64>)
 80018a2:	f7ff fb5d 	bl	8000f60 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80018a6:	480d      	ldr	r0, [pc, #52]	@ (80018dc <prvInitialiseTaskLists+0x68>)
 80018a8:	f7ff fb5a 	bl	8000f60 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80018ac:	480c      	ldr	r0, [pc, #48]	@ (80018e0 <prvInitialiseTaskLists+0x6c>)
 80018ae:	f7ff fb57 	bl	8000f60 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80018b2:	480c      	ldr	r0, [pc, #48]	@ (80018e4 <prvInitialiseTaskLists+0x70>)
 80018b4:	f7ff fb54 	bl	8000f60 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80018b8:	480b      	ldr	r0, [pc, #44]	@ (80018e8 <prvInitialiseTaskLists+0x74>)
 80018ba:	f7ff fb51 	bl	8000f60 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80018be:	4b0b      	ldr	r3, [pc, #44]	@ (80018ec <prvInitialiseTaskLists+0x78>)
 80018c0:	4a05      	ldr	r2, [pc, #20]	@ (80018d8 <prvInitialiseTaskLists+0x64>)
 80018c2:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80018c4:	4b0a      	ldr	r3, [pc, #40]	@ (80018f0 <prvInitialiseTaskLists+0x7c>)
 80018c6:	4a05      	ldr	r2, [pc, #20]	@ (80018dc <prvInitialiseTaskLists+0x68>)
 80018c8:	601a      	str	r2, [r3, #0]
}
 80018ca:	bf00      	nop
 80018cc:	3708      	adds	r7, #8
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	20000034 	.word	0x20000034
 80018d8:	20000098 	.word	0x20000098
 80018dc:	200000ac 	.word	0x200000ac
 80018e0:	200000c8 	.word	0x200000c8
 80018e4:	200000dc 	.word	0x200000dc
 80018e8:	200000f4 	.word	0x200000f4
 80018ec:	200000c0 	.word	0x200000c0
 80018f0:	200000c4 	.word	0x200000c4

080018f4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80018fa:	e019      	b.n	8001930 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 80018fc:	f000 f95e 	bl	8001bbc <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001900:	4b10      	ldr	r3, [pc, #64]	@ (8001944 <prvCheckTasksWaitingTermination+0x50>)
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	68db      	ldr	r3, [r3, #12]
 8001906:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	3304      	adds	r3, #4
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff fb8a 	bl	8001026 <uxListRemove>
                --uxCurrentNumberOfTasks;
 8001912:	4b0d      	ldr	r3, [pc, #52]	@ (8001948 <prvCheckTasksWaitingTermination+0x54>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	3b01      	subs	r3, #1
 8001918:	4a0b      	ldr	r2, [pc, #44]	@ (8001948 <prvCheckTasksWaitingTermination+0x54>)
 800191a:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 800191c:	4b0b      	ldr	r3, [pc, #44]	@ (800194c <prvCheckTasksWaitingTermination+0x58>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	3b01      	subs	r3, #1
 8001922:	4a0a      	ldr	r2, [pc, #40]	@ (800194c <prvCheckTasksWaitingTermination+0x58>)
 8001924:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8001926:	f000 f963 	bl	8001bf0 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 800192a:	6878      	ldr	r0, [r7, #4]
 800192c:	f000 f810 	bl	8001950 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001930:	4b06      	ldr	r3, [pc, #24]	@ (800194c <prvCheckTasksWaitingTermination+0x58>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d1e1      	bne.n	80018fc <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8001938:	bf00      	nop
 800193a:	bf00      	nop
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	200000dc 	.word	0x200000dc
 8001948:	20000108 	.word	0x20000108
 800194c:	200000f0 	.word	0x200000f0

08001950 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800195c:	4618      	mov	r0, r3
 800195e:	f000 fa65 	bl	8001e2c <vPortFree>
            vPortFree( pxTCB );
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f000 fa62 	bl	8001e2c <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8001968:	bf00      	nop
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}

08001970 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001974:	4b09      	ldr	r3, [pc, #36]	@ (800199c <prvResetNextTaskUnblockTime+0x2c>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d104      	bne.n	8001988 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800197e:	4b08      	ldr	r3, [pc, #32]	@ (80019a0 <prvResetNextTaskUnblockTime+0x30>)
 8001980:	f04f 32ff 	mov.w	r2, #4294967295
 8001984:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8001986:	e005      	b.n	8001994 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001988:	4b04      	ldr	r3, [pc, #16]	@ (800199c <prvResetNextTaskUnblockTime+0x2c>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	68db      	ldr	r3, [r3, #12]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a03      	ldr	r2, [pc, #12]	@ (80019a0 <prvResetNextTaskUnblockTime+0x30>)
 8001992:	6013      	str	r3, [r2, #0]
}
 8001994:	bf00      	nop
 8001996:	46bd      	mov	sp, r7
 8001998:	bc80      	pop	{r7}
 800199a:	4770      	bx	lr
 800199c:	200000c0 	.word	0x200000c0
 80019a0:	20000128 	.word	0x20000128

080019a4 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b086      	sub	sp, #24
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80019ae:	4b36      	ldr	r3, [pc, #216]	@ (8001a88 <prvAddCurrentTaskToDelayedList+0xe4>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80019b4:	4b35      	ldr	r3, [pc, #212]	@ (8001a8c <prvAddCurrentTaskToDelayedList+0xe8>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	3304      	adds	r3, #4
 80019ba:	4618      	mov	r0, r3
 80019bc:	f7ff fb33 	bl	8001026 <uxListRemove>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d10b      	bne.n	80019de <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80019c6:	4b31      	ldr	r3, [pc, #196]	@ (8001a8c <prvAddCurrentTaskToDelayedList+0xe8>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019cc:	2201      	movs	r2, #1
 80019ce:	fa02 f303 	lsl.w	r3, r2, r3
 80019d2:	43da      	mvns	r2, r3
 80019d4:	4b2e      	ldr	r3, [pc, #184]	@ (8001a90 <prvAddCurrentTaskToDelayedList+0xec>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4013      	ands	r3, r2
 80019da:	4a2d      	ldr	r2, [pc, #180]	@ (8001a90 <prvAddCurrentTaskToDelayedList+0xec>)
 80019dc:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019e4:	d124      	bne.n	8001a30 <prvAddCurrentTaskToDelayedList+0x8c>
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d021      	beq.n	8001a30 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80019ec:	4b29      	ldr	r3, [pc, #164]	@ (8001a94 <prvAddCurrentTaskToDelayedList+0xf0>)
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	613b      	str	r3, [r7, #16]
 80019f2:	4b26      	ldr	r3, [pc, #152]	@ (8001a8c <prvAddCurrentTaskToDelayedList+0xe8>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	693a      	ldr	r2, [r7, #16]
 80019f8:	609a      	str	r2, [r3, #8]
 80019fa:	4b24      	ldr	r3, [pc, #144]	@ (8001a8c <prvAddCurrentTaskToDelayedList+0xe8>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	693a      	ldr	r2, [r7, #16]
 8001a00:	6892      	ldr	r2, [r2, #8]
 8001a02:	60da      	str	r2, [r3, #12]
 8001a04:	4b21      	ldr	r3, [pc, #132]	@ (8001a8c <prvAddCurrentTaskToDelayedList+0xe8>)
 8001a06:	681a      	ldr	r2, [r3, #0]
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	3204      	adds	r2, #4
 8001a0e:	605a      	str	r2, [r3, #4]
 8001a10:	4b1e      	ldr	r3, [pc, #120]	@ (8001a8c <prvAddCurrentTaskToDelayedList+0xe8>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	1d1a      	adds	r2, r3, #4
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	609a      	str	r2, [r3, #8]
 8001a1a:	4b1c      	ldr	r3, [pc, #112]	@ (8001a8c <prvAddCurrentTaskToDelayedList+0xe8>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a1d      	ldr	r2, [pc, #116]	@ (8001a94 <prvAddCurrentTaskToDelayedList+0xf0>)
 8001a20:	615a      	str	r2, [r3, #20]
 8001a22:	4b1c      	ldr	r3, [pc, #112]	@ (8001a94 <prvAddCurrentTaskToDelayedList+0xf0>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	3301      	adds	r3, #1
 8001a28:	4a1a      	ldr	r2, [pc, #104]	@ (8001a94 <prvAddCurrentTaskToDelayedList+0xf0>)
 8001a2a:	6013      	str	r3, [r2, #0]
 8001a2c:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8001a2e:	e026      	b.n	8001a7e <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8001a30:	697a      	ldr	r2, [r7, #20]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	4413      	add	r3, r2
 8001a36:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001a38:	4b14      	ldr	r3, [pc, #80]	@ (8001a8c <prvAddCurrentTaskToDelayedList+0xe8>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	68fa      	ldr	r2, [r7, #12]
 8001a3e:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8001a40:	68fa      	ldr	r2, [r7, #12]
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	429a      	cmp	r2, r3
 8001a46:	d209      	bcs.n	8001a5c <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001a48:	4b13      	ldr	r3, [pc, #76]	@ (8001a98 <prvAddCurrentTaskToDelayedList+0xf4>)
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	4b0f      	ldr	r3, [pc, #60]	@ (8001a8c <prvAddCurrentTaskToDelayedList+0xe8>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	3304      	adds	r3, #4
 8001a52:	4619      	mov	r1, r3
 8001a54:	4610      	mov	r0, r2
 8001a56:	f7ff faae 	bl	8000fb6 <vListInsert>
}
 8001a5a:	e010      	b.n	8001a7e <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001a5c:	4b0f      	ldr	r3, [pc, #60]	@ (8001a9c <prvAddCurrentTaskToDelayedList+0xf8>)
 8001a5e:	681a      	ldr	r2, [r3, #0]
 8001a60:	4b0a      	ldr	r3, [pc, #40]	@ (8001a8c <prvAddCurrentTaskToDelayedList+0xe8>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	3304      	adds	r3, #4
 8001a66:	4619      	mov	r1, r3
 8001a68:	4610      	mov	r0, r2
 8001a6a:	f7ff faa4 	bl	8000fb6 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8001a6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa0 <prvAddCurrentTaskToDelayedList+0xfc>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	68fa      	ldr	r2, [r7, #12]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d202      	bcs.n	8001a7e <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 8001a78:	4a09      	ldr	r2, [pc, #36]	@ (8001aa0 <prvAddCurrentTaskToDelayedList+0xfc>)
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	6013      	str	r3, [r2, #0]
}
 8001a7e:	bf00      	nop
 8001a80:	3718      	adds	r7, #24
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	2000010c 	.word	0x2000010c
 8001a8c:	20000030 	.word	0x20000030
 8001a90:	20000110 	.word	0x20000110
 8001a94:	200000f4 	.word	0x200000f4
 8001a98:	200000c4 	.word	0x200000c4
 8001a9c:	200000c0 	.word	0x200000c0
 8001aa0:	20000128 	.word	0x20000128

08001aa4 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b085      	sub	sp, #20
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	60f8      	str	r0, [r7, #12]
 8001aac:	60b9      	str	r1, [r7, #8]
 8001aae:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	3b04      	subs	r3, #4
 8001ab4:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001abc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	3b04      	subs	r3, #4
 8001ac2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8001ac4:	68bb      	ldr	r3, [r7, #8]
 8001ac6:	f023 0201 	bic.w	r2, r3, #1
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	3b04      	subs	r3, #4
 8001ad2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8001ad4:	4a08      	ldr	r2, [pc, #32]	@ (8001af8 <pxPortInitialiseStack+0x54>)
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	3b14      	subs	r3, #20
 8001ade:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 8001ae0:	687a      	ldr	r2, [r7, #4]
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	3b20      	subs	r3, #32
 8001aea:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8001aec:	68fb      	ldr	r3, [r7, #12]
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3714      	adds	r7, #20
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bc80      	pop	{r7}
 8001af6:	4770      	bx	lr
 8001af8:	08001afd 	.word	0x08001afd

08001afc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8001afc:	b480      	push	{r7}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8001b02:	2300      	movs	r3, #0
 8001b04:	603b      	str	r3, [r7, #0]
        __asm volatile
 8001b06:	f04f 03bf 	mov.w	r3, #191	@ 0xbf
 8001b0a:	f383 8811 	msr	BASEPRI, r3
 8001b0e:	f3bf 8f6f 	isb	sy
 8001b12:	f3bf 8f4f 	dsb	sy
 8001b16:	607b      	str	r3, [r7, #4]
    }
 8001b18:	bf00      	nop
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8001b1a:	bf00      	nop
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d0fc      	beq.n	8001b1c <prvTaskExitError+0x20>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8001b22:	bf00      	nop
 8001b24:	bf00      	nop
 8001b26:	370c      	adds	r7, #12
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bc80      	pop	{r7}
 8001b2c:	4770      	bx	lr
	...

08001b30 <vPortSVCHandler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8001b30:	4b07      	ldr	r3, [pc, #28]	@ (8001b50 <pxCurrentTCBConst2>)
 8001b32:	6819      	ldr	r1, [r3, #0]
 8001b34:	6808      	ldr	r0, [r1, #0]
 8001b36:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001b3a:	f380 8809 	msr	PSP, r0
 8001b3e:	f3bf 8f6f 	isb	sy
 8001b42:	f04f 0000 	mov.w	r0, #0
 8001b46:	f380 8811 	msr	BASEPRI, r0
 8001b4a:	f04e 0e0d 	orr.w	lr, lr, #13
 8001b4e:	4770      	bx	lr

08001b50 <pxCurrentTCBConst2>:
 8001b50:	20000030 	.word	0x20000030
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8001b54:	bf00      	nop
 8001b56:	bf00      	nop

08001b58 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 8001b58:	4806      	ldr	r0, [pc, #24]	@ (8001b74 <prvPortStartFirstTask+0x1c>)
 8001b5a:	6800      	ldr	r0, [r0, #0]
 8001b5c:	6800      	ldr	r0, [r0, #0]
 8001b5e:	f380 8808 	msr	MSP, r0
 8001b62:	b662      	cpsie	i
 8001b64:	b661      	cpsie	f
 8001b66:	f3bf 8f4f 	dsb	sy
 8001b6a:	f3bf 8f6f 	isb	sy
 8001b6e:	df00      	svc	0
 8001b70:	bf00      	nop
 8001b72:	0000      	.short	0x0000
 8001b74:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8001b78:	bf00      	nop
 8001b7a:	bf00      	nop

08001b7c <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
        *pucFirstUserPriorityRegister = ulOriginalPriority;
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8001b80:	4b0c      	ldr	r3, [pc, #48]	@ (8001bb4 <xPortStartScheduler+0x38>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a0b      	ldr	r2, [pc, #44]	@ (8001bb4 <xPortStartScheduler+0x38>)
 8001b86:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001b8a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8001b8c:	4b09      	ldr	r3, [pc, #36]	@ (8001bb4 <xPortStartScheduler+0x38>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a08      	ldr	r2, [pc, #32]	@ (8001bb4 <xPortStartScheduler+0x38>)
 8001b92:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001b96:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8001b98:	f000 f890 	bl	8001cbc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8001b9c:	4b06      	ldr	r3, [pc, #24]	@ (8001bb8 <xPortStartScheduler+0x3c>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8001ba2:	f7ff ffd9 	bl	8001b58 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8001ba6:	f7ff fe07 	bl	80017b8 <vTaskSwitchContext>
    prvTaskExitError();
 8001baa:	f7ff ffa7 	bl	8001afc <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8001bae:	2300      	movs	r3, #0
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	e000ed20 	.word	0xe000ed20
 8001bb8:	20000008 	.word	0x20000008

08001bbc <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b083      	sub	sp, #12
 8001bc0:	af00      	add	r7, sp, #0
        __asm volatile
 8001bc2:	f04f 03bf 	mov.w	r3, #191	@ 0xbf
 8001bc6:	f383 8811 	msr	BASEPRI, r3
 8001bca:	f3bf 8f6f 	isb	sy
 8001bce:	f3bf 8f4f 	dsb	sy
 8001bd2:	607b      	str	r3, [r7, #4]
    }
 8001bd4:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8001bd6:	4b05      	ldr	r3, [pc, #20]	@ (8001bec <vPortEnterCritical+0x30>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	3301      	adds	r3, #1
 8001bdc:	4a03      	ldr	r2, [pc, #12]	@ (8001bec <vPortEnterCritical+0x30>)
 8001bde:	6013      	str	r3, [r2, #0]
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
    }
}
 8001be0:	bf00      	nop
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bc80      	pop	{r7}
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop
 8001bec:	20000008 	.word	0x20000008

08001bf0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
    uxCriticalNesting--;
 8001bf6:	4b0a      	ldr	r3, [pc, #40]	@ (8001c20 <vPortExitCritical+0x30>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	3b01      	subs	r3, #1
 8001bfc:	4a08      	ldr	r2, [pc, #32]	@ (8001c20 <vPortExitCritical+0x30>)
 8001bfe:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8001c00:	4b07      	ldr	r3, [pc, #28]	@ (8001c20 <vPortExitCritical+0x30>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d105      	bne.n	8001c14 <vPortExitCritical+0x24>
 8001c08:	2300      	movs	r3, #0
 8001c0a:	607b      	str	r3, [r7, #4]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8001c12:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8001c14:	bf00      	nop
 8001c16:	370c      	adds	r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bc80      	pop	{r7}
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop
 8001c20:	20000008 	.word	0x20000008
	...

08001c30 <xPortPendSVHandler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8001c30:	f3ef 8009 	mrs	r0, PSP
 8001c34:	f3bf 8f6f 	isb	sy
 8001c38:	4b0d      	ldr	r3, [pc, #52]	@ (8001c70 <pxCurrentTCBConst>)
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001c40:	6010      	str	r0, [r2, #0]
 8001c42:	e92d 4008 	stmdb	sp!, {r3, lr}
 8001c46:	f04f 00bf 	mov.w	r0, #191	@ 0xbf
 8001c4a:	f380 8811 	msr	BASEPRI, r0
 8001c4e:	f7ff fdb3 	bl	80017b8 <vTaskSwitchContext>
 8001c52:	f04f 0000 	mov.w	r0, #0
 8001c56:	f380 8811 	msr	BASEPRI, r0
 8001c5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001c5e:	6819      	ldr	r1, [r3, #0]
 8001c60:	6808      	ldr	r0, [r1, #0]
 8001c62:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001c66:	f380 8809 	msr	PSP, r0
 8001c6a:	f3bf 8f6f 	isb	sy
 8001c6e:	4770      	bx	lr

08001c70 <pxCurrentTCBConst>:
 8001c70:	20000030 	.word	0x20000030
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8001c74:	bf00      	nop
 8001c76:	bf00      	nop

08001c78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
        __asm volatile
 8001c7e:	f04f 03bf 	mov.w	r3, #191	@ 0xbf
 8001c82:	f383 8811 	msr	BASEPRI, r3
 8001c86:	f3bf 8f6f 	isb	sy
 8001c8a:	f3bf 8f4f 	dsb	sy
 8001c8e:	607b      	str	r3, [r7, #4]
    }
 8001c90:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8001c92:	f7ff fc8b 	bl	80015ac <xTaskIncrementTick>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d003      	beq.n	8001ca4 <xPortSysTickHandler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8001c9c:	4b06      	ldr	r3, [pc, #24]	@ (8001cb8 <xPortSysTickHandler+0x40>)
 8001c9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001ca2:	601a      	str	r2, [r3, #0]
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	603b      	str	r3, [r7, #0]
        __asm volatile
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	f383 8811 	msr	BASEPRI, r3
    }
 8001cae:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8001cb0:	bf00      	nop
 8001cb2:	3708      	adds	r7, #8
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	e000ed04 	.word	0xe000ed04

08001cbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001cc0:	4b08      	ldr	r3, [pc, #32]	@ (8001ce4 <vPortSetupTimerInterrupt+0x28>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001cc6:	4b08      	ldr	r3, [pc, #32]	@ (8001ce8 <vPortSetupTimerInterrupt+0x2c>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001ccc:	4b07      	ldr	r3, [pc, #28]	@ (8001cec <vPortSetupTimerInterrupt+0x30>)
 8001cce:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001cd2:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8001cd4:	4b03      	ldr	r3, [pc, #12]	@ (8001ce4 <vPortSetupTimerInterrupt+0x28>)
 8001cd6:	2207      	movs	r2, #7
 8001cd8:	601a      	str	r2, [r3, #0]
}
 8001cda:	bf00      	nop
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bc80      	pop	{r7}
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	e000e010 	.word	0xe000e010
 8001ce8:	e000e018 	.word	0xe000e018
 8001cec:	e000e014 	.word	0xe000e014

08001cf0 <pvPortMalloc>:
        pxIterator->pxNextFreeBlock = pxBlockToInsert;                                                                              \
    }
/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b08a      	sub	sp, #40	@ 0x28
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    PRIVILEGED_DATA static BaseType_t xHeapHasBeenInitialised = pdFALSE;
    void * pvReturn = NULL;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8001cfc:	f7ff fb5c 	bl	80013b8 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( xHeapHasBeenInitialised == pdFALSE )
 8001d00:	4b46      	ldr	r3, [pc, #280]	@ (8001e1c <pvPortMalloc+0x12c>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d104      	bne.n	8001d12 <pvPortMalloc+0x22>
        {
            prvHeapInit();
 8001d08:	f000 f8dc 	bl	8001ec4 <prvHeapInit>
            xHeapHasBeenInitialised = pdTRUE;
 8001d0c:	4b43      	ldr	r3, [pc, #268]	@ (8001e1c <pvPortMalloc+0x12c>)
 8001d0e:	2201      	movs	r2, #1
 8001d10:	601a      	str	r2, [r3, #0]
        }

        if( xWantedSize > 0 )
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d013      	beq.n	8001d40 <pvPortMalloc+0x50>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = heapSTRUCT_SIZE + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8001d18:	2308      	movs	r3, #8
 8001d1a:	461a      	mov	r2, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	f003 0307 	and.w	r3, r3, #7
 8001d22:	1ad3      	subs	r3, r2, r3
 8001d24:	3308      	adds	r3, #8
 8001d26:	617b      	str	r3, [r7, #20]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	43db      	mvns	r3, r3
 8001d2c:	687a      	ldr	r2, [r7, #4]
 8001d2e:	429a      	cmp	r2, r3
 8001d30:	d804      	bhi.n	8001d3c <pvPortMalloc+0x4c>
            {
                xWantedSize += xAdditionalRequiredSize;
 8001d32:	687a      	ldr	r2, [r7, #4]
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	4413      	add	r3, r2
 8001d38:	607b      	str	r3, [r7, #4]
 8001d3a:	e001      	b.n	8001d40 <pvPortMalloc+0x50>
            }
            else
            {
                xWantedSize = 0;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	db63      	blt.n	8001e0e <pvPortMalloc+0x11e>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d060      	beq.n	8001e0e <pvPortMalloc+0x11e>
 8001d4c:	4b34      	ldr	r3, [pc, #208]	@ (8001e20 <pvPortMalloc+0x130>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	687a      	ldr	r2, [r7, #4]
 8001d52:	429a      	cmp	r2, r3
 8001d54:	d85b      	bhi.n	8001e0e <pvPortMalloc+0x11e>
            {
                /* Blocks are stored in byte order - traverse the list from the start
                 * (smallest) block until one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8001d56:	4b33      	ldr	r3, [pc, #204]	@ (8001e24 <pvPortMalloc+0x134>)
 8001d58:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8001d5a:	4b32      	ldr	r3, [pc, #200]	@ (8001e24 <pvPortMalloc+0x134>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001d60:	e004      	b.n	8001d6c <pvPortMalloc+0x7c>
                {
                    pxPreviousBlock = pxBlock;
 8001d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d64:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8001d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	687a      	ldr	r2, [r7, #4]
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d903      	bls.n	8001d7e <pvPortMalloc+0x8e>
 8001d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d1f1      	bne.n	8001d62 <pvPortMalloc+0x72>
                }

                /* If we found the end marker then a block of adequate size was not found. */
                if( pxBlock != &xEnd )
 8001d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d80:	4a29      	ldr	r2, [pc, #164]	@ (8001e28 <pvPortMalloc+0x138>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d043      	beq.n	8001e0e <pvPortMalloc+0x11e>
                {
                    /* Return the memory space - jumping over the BlockLink_t structure
                     * at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
 8001d86:	6a3b      	ldr	r3, [r7, #32]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	2208      	movs	r2, #8
 8001d8c:	4413      	add	r3, r2
 8001d8e:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out of the
                     * list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	6a3b      	ldr	r3, [r7, #32]
 8001d96:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d9a:	685a      	ldr	r2, [r3, #4]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	1ad3      	subs	r3, r2, r3
 8001da0:	2208      	movs	r2, #8
 8001da2:	0052      	lsls	r2, r2, #1
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d922      	bls.n	8001dee <pvPortMalloc+0xfe>
                    {
                        /* This block is to be split into two.  Create a new block
                         * following the number of bytes requested. The void cast is
                         * used to prevent byte alignment warnings from the compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001da8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4413      	add	r3, r2
 8001dae:	613b      	str	r3, [r7, #16]

                        /* Calculate the sizes of two blocks split from the single
                         * block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db2:	685a      	ldr	r2, [r3, #4]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	1ad2      	subs	r2, r2, r3
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8001dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	60fb      	str	r3, [r7, #12]
 8001dc8:	4b16      	ldr	r3, [pc, #88]	@ (8001e24 <pvPortMalloc+0x134>)
 8001dca:	61bb      	str	r3, [r7, #24]
 8001dcc:	e002      	b.n	8001dd4 <pvPortMalloc+0xe4>
 8001dce:	69bb      	ldr	r3, [r7, #24]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	61bb      	str	r3, [r7, #24]
 8001dd4:	69bb      	ldr	r3, [r7, #24]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	68fa      	ldr	r2, [r7, #12]
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d8f6      	bhi.n	8001dce <pvPortMalloc+0xde>
 8001de0:	69bb      	ldr	r3, [r7, #24]
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	601a      	str	r2, [r3, #0]
 8001de8:	69bb      	ldr	r3, [r7, #24]
 8001dea:	693a      	ldr	r2, [r7, #16]
 8001dec:	601a      	str	r2, [r3, #0]
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001dee:	4b0c      	ldr	r3, [pc, #48]	@ (8001e20 <pvPortMalloc+0x130>)
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	4a09      	ldr	r2, [pc, #36]	@ (8001e20 <pvPortMalloc+0x130>)
 8001dfa:	6013      	str	r3, [r2, #0]

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8001dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e06:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8001e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	601a      	str	r2, [r3, #0]
            }
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8001e0e:	f7ff fae1 	bl	80013d4 <xTaskResumeAll>
            vApplicationMallocFailedHook();
        }
    }
    #endif

    return pvReturn;
 8001e12:	69fb      	ldr	r3, [r7, #28]
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3728      	adds	r7, #40	@ 0x28
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	20004544 	.word	0x20004544
 8001e20:	2000000c 	.word	0x2000000c
 8001e24:	20004534 	.word	0x20004534
 8001e28:	2000453c 	.word	0x2000453c

08001e2c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b086      	sub	sp, #24
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	613b      	str	r3, [r7, #16]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d039      	beq.n	8001eb2 <vPortFree+0x86>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= heapSTRUCT_SIZE;
 8001e3e:	2308      	movs	r3, #8
 8001e40:	425b      	negs	r3, r3
 8001e42:	693a      	ldr	r2, [r7, #16]
 8001e44:	4413      	add	r3, r2
 8001e46:	613b      	str	r3, [r7, #16]

        /* This unexpected casting is to keep some compilers from issuing
         * byte alignment warnings. */
        pxLink = ( void * ) puc;
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	60fb      	str	r3, [r7, #12]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
        configASSERT( pxLink->pxNextFreeBlock == NULL );

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	0fdb      	lsrs	r3, r3, #31
 8001e52:	f003 0301 	and.w	r3, r3, #1
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d02a      	beq.n	8001eb2 <vPortFree+0x86>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d126      	bne.n	8001eb2 <vPortFree+0x86>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + heapSTRUCT_SIZE, 0, pxLink->xBlockSize - heapSTRUCT_SIZE );
                }
                #endif

                vTaskSuspendAll();
 8001e70:	f7ff faa2 	bl	80013b8 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	60bb      	str	r3, [r7, #8]
 8001e7a:	4b10      	ldr	r3, [pc, #64]	@ (8001ebc <vPortFree+0x90>)
 8001e7c:	617b      	str	r3, [r7, #20]
 8001e7e:	e002      	b.n	8001e86 <vPortFree+0x5a>
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	617b      	str	r3, [r7, #20]
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	68ba      	ldr	r2, [r7, #8]
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d8f6      	bhi.n	8001e80 <vPortFree+0x54>
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	601a      	str	r2, [r3, #0]
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	68fa      	ldr	r2, [r7, #12]
 8001e9e:	601a      	str	r2, [r3, #0]
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	685a      	ldr	r2, [r3, #4]
 8001ea4:	4b06      	ldr	r3, [pc, #24]	@ (8001ec0 <vPortFree+0x94>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4413      	add	r3, r2
 8001eaa:	4a05      	ldr	r2, [pc, #20]	@ (8001ec0 <vPortFree+0x94>)
 8001eac:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                }
                ( void ) xTaskResumeAll();
 8001eae:	f7ff fa91 	bl	80013d4 <xTaskResumeAll>
            }
        }
    }
}
 8001eb2:	bf00      	nop
 8001eb4:	3718      	adds	r7, #24
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	20004534 	.word	0x20004534
 8001ec0:	2000000c 	.word	0x2000000c

08001ec4 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;

    /* Ensure the heap starts on a correctly aligned boundary. */
    pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) & ucHeap[ portBYTE_ALIGNMENT - 1 ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8001eca:	4b0f      	ldr	r3, [pc, #60]	@ (8001f08 <prvHeapInit+0x44>)
 8001ecc:	f023 0307 	bic.w	r3, r3, #7
 8001ed0:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001ed2:	4a0e      	ldr	r2, [pc, #56]	@ (8001f0c <prvHeapInit+0x48>)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8001ed8:	4b0c      	ldr	r3, [pc, #48]	@ (8001f0c <prvHeapInit+0x48>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	605a      	str	r2, [r3, #4]

    /* xEnd is used to mark the end of the list of free blocks. */
    xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
 8001ede:	4b0c      	ldr	r3, [pc, #48]	@ (8001f10 <prvHeapInit+0x4c>)
 8001ee0:	f244 32f8 	movw	r2, #17400	@ 0x43f8
 8001ee4:	605a      	str	r2, [r3, #4]
    xEnd.pxNextFreeBlock = NULL;
 8001ee6:	4b0a      	ldr	r3, [pc, #40]	@ (8001f10 <prvHeapInit+0x4c>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	f244 32f8 	movw	r2, #17400	@ 0x43f8
 8001ef6:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	4a05      	ldr	r2, [pc, #20]	@ (8001f10 <prvHeapInit+0x4c>)
 8001efc:	601a      	str	r2, [r3, #0]
}
 8001efe:	bf00      	nop
 8001f00:	370c      	adds	r7, #12
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bc80      	pop	{r7}
 8001f06:	4770      	bx	lr
 8001f08:	2000013b 	.word	0x2000013b
 8001f0c:	20004534 	.word	0x20004534
 8001f10:	2000453c 	.word	0x2000453c

08001f14 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f24:	2b80      	cmp	r3, #128	@ 0x80
 8001f26:	bf0c      	ite	eq
 8001f28:	2301      	moveq	r3, #1
 8001f2a:	2300      	movne	r3, #0
 8001f2c:	b2db      	uxtb	r3, r3
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	370c      	adds	r7, #12
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bc80      	pop	{r7}
 8001f36:	4770      	bx	lr

08001f38 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b089      	sub	sp, #36	@ 0x24
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	330c      	adds	r3, #12
 8001f44:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	e853 3f00 	ldrex	r3, [r3]
 8001f4c:	60bb      	str	r3, [r7, #8]
   return(result);
 8001f4e:	68bb      	ldr	r3, [r7, #8]
 8001f50:	f043 0320 	orr.w	r3, r3, #32
 8001f54:	61fb      	str	r3, [r7, #28]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	330c      	adds	r3, #12
 8001f5a:	69fa      	ldr	r2, [r7, #28]
 8001f5c:	61ba      	str	r2, [r7, #24]
 8001f5e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f60:	6979      	ldr	r1, [r7, #20]
 8001f62:	69ba      	ldr	r2, [r7, #24]
 8001f64:	e841 2300 	strex	r3, r2, [r1]
 8001f68:	613b      	str	r3, [r7, #16]
   return(result);
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d1e7      	bne.n	8001f40 <LL_USART_EnableIT_RXNE+0x8>
}
 8001f70:	bf00      	nop
 8001f72:	bf00      	nop
 8001f74:	3724      	adds	r7, #36	@ 0x24
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bc80      	pop	{r7}
 8001f7a:	4770      	bx	lr

08001f7c <LL_USART_EnableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_EnableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TXE(USART_TypeDef *USARTx)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b089      	sub	sp, #36	@ 0x24
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	330c      	adds	r3, #12
 8001f88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	e853 3f00 	ldrex	r3, [r3]
 8001f90:	60bb      	str	r3, [r7, #8]
   return(result);
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f98:	61fb      	str	r3, [r7, #28]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	330c      	adds	r3, #12
 8001f9e:	69fa      	ldr	r2, [r7, #28]
 8001fa0:	61ba      	str	r2, [r7, #24]
 8001fa2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001fa4:	6979      	ldr	r1, [r7, #20]
 8001fa6:	69ba      	ldr	r2, [r7, #24]
 8001fa8:	e841 2300 	strex	r3, r2, [r1]
 8001fac:	613b      	str	r3, [r7, #16]
   return(result);
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d1e7      	bne.n	8001f84 <LL_USART_EnableIT_TXE+0x8>
}
 8001fb4:	bf00      	nop
 8001fb6:	bf00      	nop
 8001fb8:	3724      	adds	r7, #36	@ 0x24
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bc80      	pop	{r7}
 8001fbe:	4770      	bx	lr

08001fc0 <LL_USART_DisableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_DisableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_RXNE(USART_TypeDef *USARTx)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b089      	sub	sp, #36	@ 0x24
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	330c      	adds	r3, #12
 8001fcc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	e853 3f00 	ldrex	r3, [r3]
 8001fd4:	60bb      	str	r3, [r7, #8]
   return(result);
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	f023 0320 	bic.w	r3, r3, #32
 8001fdc:	61fb      	str	r3, [r7, #28]
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	330c      	adds	r3, #12
 8001fe2:	69fa      	ldr	r2, [r7, #28]
 8001fe4:	61ba      	str	r2, [r7, #24]
 8001fe6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001fe8:	6979      	ldr	r1, [r7, #20]
 8001fea:	69ba      	ldr	r2, [r7, #24]
 8001fec:	e841 2300 	strex	r3, r2, [r1]
 8001ff0:	613b      	str	r3, [r7, #16]
   return(result);
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d1e7      	bne.n	8001fc8 <LL_USART_DisableIT_RXNE+0x8>
}
 8001ff8:	bf00      	nop
 8001ffa:	bf00      	nop
 8001ffc:	3724      	adds	r7, #36	@ 0x24
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bc80      	pop	{r7}
 8002002:	4770      	bx	lr

08002004 <LL_USART_DisableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_DisableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)
{
 8002004:	b480      	push	{r7}
 8002006:	b089      	sub	sp, #36	@ 0x24
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	330c      	adds	r3, #12
 8002010:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	e853 3f00 	ldrex	r3, [r3]
 8002018:	60bb      	str	r3, [r7, #8]
   return(result);
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002020:	61fb      	str	r3, [r7, #28]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	330c      	adds	r3, #12
 8002026:	69fa      	ldr	r2, [r7, #28]
 8002028:	61ba      	str	r2, [r7, #24]
 800202a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800202c:	6979      	ldr	r1, [r7, #20]
 800202e:	69ba      	ldr	r2, [r7, #24]
 8002030:	e841 2300 	strex	r3, r2, [r1]
 8002034:	613b      	str	r3, [r7, #16]
   return(result);
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d1e7      	bne.n	800200c <LL_USART_DisableIT_TXE+0x8>
}
 800203c:	bf00      	nop
 800203e:	bf00      	nop
 8002040:	3724      	adds	r7, #36	@ 0x24
 8002042:	46bd      	mov	sp, r7
 8002044:	bc80      	pop	{r7}
 8002046:	4770      	bx	lr

08002048 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	460b      	mov	r3, r1
 8002052:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8002054:	78fa      	ldrb	r2, [r7, #3]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	605a      	str	r2, [r3, #4]
}
 800205a:	bf00      	nop
 800205c:	370c      	adds	r7, #12
 800205e:	46bd      	mov	sp, r7
 8002060:	bc80      	pop	{r7}
 8002062:	4770      	bx	lr

08002064 <IsBufferFull>:
//*****************************************************************************
#ifdef UART_BUFFERED
static bool
IsBufferFull(volatile uint32_t *pui32Read,
             volatile uint32_t *pui32Write, uint32_t ui32Size)
{
 8002064:	b480      	push	{r7}
 8002066:	b087      	sub	sp, #28
 8002068:	af00      	add	r7, sp, #0
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	60b9      	str	r1, [r7, #8]
 800206e:	607a      	str	r2, [r7, #4]
    uint32_t ui32Write;
    uint32_t ui32Read;

    ui32Write = *pui32Write;
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	617b      	str	r3, [r7, #20]
    ui32Read = *pui32Read;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	613b      	str	r3, [r7, #16]

    return((((ui32Write + 1) % ui32Size) == ui32Read) ? true : false);
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	3301      	adds	r3, #1
 8002080:	687a      	ldr	r2, [r7, #4]
 8002082:	fbb3 f2f2 	udiv	r2, r3, r2
 8002086:	6879      	ldr	r1, [r7, #4]
 8002088:	fb01 f202 	mul.w	r2, r1, r2
 800208c:	1a9b      	subs	r3, r3, r2
 800208e:	693a      	ldr	r2, [r7, #16]
 8002090:	429a      	cmp	r2, r3
 8002092:	bf0c      	ite	eq
 8002094:	2301      	moveq	r3, #1
 8002096:	2300      	movne	r3, #0
 8002098:	b2db      	uxtb	r3, r3
}
 800209a:	4618      	mov	r0, r3
 800209c:	371c      	adds	r7, #28
 800209e:	46bd      	mov	sp, r7
 80020a0:	bc80      	pop	{r7}
 80020a2:	4770      	bx	lr

080020a4 <IsBufferEmpty>:
//*****************************************************************************
#ifdef UART_BUFFERED
static bool
IsBufferEmpty(volatile uint32_t *pui32Read,
              volatile uint32_t *pui32Write)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b085      	sub	sp, #20
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
 80020ac:	6039      	str	r1, [r7, #0]
    uint32_t ui32Write;
    uint32_t ui32Read;

    ui32Write = *pui32Write;
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	60fb      	str	r3, [r7, #12]
    ui32Read = *pui32Read;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	60bb      	str	r3, [r7, #8]

    return((ui32Write == ui32Read) ? true : false);
 80020ba:	68fa      	ldr	r2, [r7, #12]
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	429a      	cmp	r2, r3
 80020c0:	bf0c      	ite	eq
 80020c2:	2301      	moveq	r3, #1
 80020c4:	2300      	movne	r3, #0
 80020c6:	b2db      	uxtb	r3, r3
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	3714      	adds	r7, #20
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bc80      	pop	{r7}
 80020d0:	4770      	bx	lr
	...

080020d4 <UARTPrimeTransmit>:
//
//*****************************************************************************
#ifdef UART_BUFFERED
static void
UARTPrimeTransmit(USART_TypeDef *stdUsart)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
    //
    // Do we have any data to transmit?
    //
    if(!TX_BUFFER_EMPTY)
 80020dc:	4914      	ldr	r1, [pc, #80]	@ (8002130 <UARTPrimeTransmit+0x5c>)
 80020de:	4815      	ldr	r0, [pc, #84]	@ (8002134 <UARTPrimeTransmit+0x60>)
 80020e0:	f7ff ffe0 	bl	80020a4 <IsBufferEmpty>
 80020e4:	4603      	mov	r3, r0
 80020e6:	f083 0301 	eor.w	r3, r3, #1
 80020ea:	b2db      	uxtb	r3, r3
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d01a      	beq.n	8002126 <UARTPrimeTransmit+0x52>
    {
        //
        // Disable the UART interrupt.  If we don't do this there is a race
        // condition which can cause the read index to be corrupted.
        //
    	LL_USART_DisableIT_TXE(stdUsart);
 80020f0:	6878      	ldr	r0, [r7, #4]
 80020f2:	f7ff ff87 	bl	8002004 <LL_USART_DisableIT_TXE>

        //
        // Yes - take some characters out of the transmit buffer and feed
        // them to the UART transmit FIFO.
        //
    	if (LL_USART_IsActiveFlag_TXE(stdUsart))
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f7ff ff0c 	bl	8001f14 <LL_USART_IsActiveFlag_TXE>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d00e      	beq.n	8002120 <UARTPrimeTransmit+0x4c>
    	{
        	LL_USART_TransmitData8(stdUsart,
 8002102:	4b0c      	ldr	r3, [pc, #48]	@ (8002134 <UARTPrimeTransmit+0x60>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a0c      	ldr	r2, [pc, #48]	@ (8002138 <UARTPrimeTransmit+0x64>)
 8002108:	5cd3      	ldrb	r3, [r2, r3]
 800210a:	4619      	mov	r1, r3
 800210c:	6878      	ldr	r0, [r7, #4]
 800210e:	f7ff ff9b 	bl	8002048 <LL_USART_TransmitData8>
                                      g_pcUARTTxBuffer[g_ui32UARTTxReadIndex]);
            ADVANCE_TX_BUFFER_INDEX(g_ui32UARTTxReadIndex);
 8002112:	4b08      	ldr	r3, [pc, #32]	@ (8002134 <UARTPrimeTransmit+0x60>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	3301      	adds	r3, #1
 8002118:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800211c:	4a05      	ldr	r2, [pc, #20]	@ (8002134 <UARTPrimeTransmit+0x60>)
 800211e:	6013      	str	r3, [r2, #0]
    	}
        //
        // Reenable the UART interrupt.
        //
        LL_USART_EnableIT_TXE(stdUsart);
 8002120:	6878      	ldr	r0, [r7, #4]
 8002122:	f7ff ff2b 	bl	8001f7c <LL_USART_EnableIT_TXE>
    }
}
 8002126:	bf00      	nop
 8002128:	3708      	adds	r7, #8
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	2000494c 	.word	0x2000494c
 8002134:	20004950 	.word	0x20004950
 8002138:	2000454c 	.word	0x2000454c

0800213c <UARTStdioConfig>:
//! \return None.
//
//*****************************************************************************
void
UARTStdioConfig(USART_TypeDef *Usart, bool bDisableEcho)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	460b      	mov	r3, r1
 8002146:	70fb      	strb	r3, [r7, #3]

    stdUsart = Usart;
 8002148:	4a09      	ldr	r2, [pc, #36]	@ (8002170 <UARTStdioConfig+0x34>)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6013      	str	r3, [r2, #0]
    g_bDisableEcho = bDisableEcho;
 800214e:	4a09      	ldr	r2, [pc, #36]	@ (8002174 <UARTStdioConfig+0x38>)
 8002150:	78fb      	ldrb	r3, [r7, #3]
 8002152:	7013      	strb	r3, [r2, #0]


    //
    // Flush both the buffers.
    //
    UARTFlushRx();
 8002154:	f000 fa82 	bl	800265c <UARTFlushRx>
    UARTFlushTx(true);
 8002158:	2001      	movs	r0, #1
 800215a:	f000 fa99 	bl	8002690 <UARTFlushTx>
    // We are configured for buffered output so enable the master interrupt
    // for this UART and the receive interrupts.  We don't actually enable the
    // transmit interrupt in the UART itself until some data has been placed
    // in the transmit buffer.
    //
    LL_USART_EnableIT_RXNE(stdUsart);
 800215e:	4b04      	ldr	r3, [pc, #16]	@ (8002170 <UARTStdioConfig+0x34>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4618      	mov	r0, r3
 8002164:	f7ff fee8 	bl	8001f38 <LL_USART_EnableIT_RXNE>

#endif

}
 8002168:	bf00      	nop
 800216a:	3708      	adds	r7, #8
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	200049dc 	.word	0x200049dc
 8002174:	20004548 	.word	0x20004548

08002178 <UARTwrite>:
//! \return Returns the count of characters written.
//
//*****************************************************************************
int
UARTwrite(const char *pcBuf, uint32_t ui32Len)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
 8002180:	6039      	str	r1, [r7, #0]
    //
    // Check for valid arguments.
    //
    assert_param(pcBuf != 0);

    LL_USART_DisableIT_TXE(stdUsart);
 8002182:	4b2f      	ldr	r3, [pc, #188]	@ (8002240 <UARTwrite+0xc8>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4618      	mov	r0, r3
 8002188:	f7ff ff3c 	bl	8002004 <LL_USART_DisableIT_TXE>
    //
    // Send the characters
    //
    for(uIdx = 0; uIdx < ui32Len; uIdx++)
 800218c:	2300      	movs	r3, #0
 800218e:	60fb      	str	r3, [r7, #12]
 8002190:	e042      	b.n	8002218 <UARTwrite+0xa0>
    {
        //
        // If the character to the UART is \n, then add a \r before it so that
        // \n is translated to \n\r in the output.
        //
        if(pcBuf[uIdx] == '\n')
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	4413      	add	r3, r2
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	2b0a      	cmp	r3, #10
 800219c:	d118      	bne.n	80021d0 <UARTwrite+0x58>
        {
            if(!TX_BUFFER_FULL)
 800219e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021a2:	4928      	ldr	r1, [pc, #160]	@ (8002244 <UARTwrite+0xcc>)
 80021a4:	4828      	ldr	r0, [pc, #160]	@ (8002248 <UARTwrite+0xd0>)
 80021a6:	f7ff ff5d 	bl	8002064 <IsBufferFull>
 80021aa:	4603      	mov	r3, r0
 80021ac:	f083 0301 	eor.w	r3, r3, #1
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d035      	beq.n	8002222 <UARTwrite+0xaa>
            {
                g_pcUARTTxBuffer[g_ui32UARTTxWriteIndex] = '\r';
 80021b6:	4b23      	ldr	r3, [pc, #140]	@ (8002244 <UARTwrite+0xcc>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a24      	ldr	r2, [pc, #144]	@ (800224c <UARTwrite+0xd4>)
 80021bc:	210d      	movs	r1, #13
 80021be:	54d1      	strb	r1, [r2, r3]
                ADVANCE_TX_BUFFER_INDEX(g_ui32UARTTxWriteIndex);
 80021c0:	4b20      	ldr	r3, [pc, #128]	@ (8002244 <UARTwrite+0xcc>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	3301      	adds	r3, #1
 80021c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021ca:	4a1e      	ldr	r2, [pc, #120]	@ (8002244 <UARTwrite+0xcc>)
 80021cc:	6013      	str	r3, [r2, #0]
 80021ce:	e005      	b.n	80021dc <UARTwrite+0x64>
                // Buffer is full - discard remaining characters and return.
                //
                break;
            }
        }
        else if(pcBuf[uIdx] == 0)
 80021d0:	687a      	ldr	r2, [r7, #4]
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	4413      	add	r3, r2
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d024      	beq.n	8002226 <UARTwrite+0xae>
		}

        //
        // Send the character to the UART output.
        //
        if(!TX_BUFFER_FULL)
 80021dc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021e0:	4918      	ldr	r1, [pc, #96]	@ (8002244 <UARTwrite+0xcc>)
 80021e2:	4819      	ldr	r0, [pc, #100]	@ (8002248 <UARTwrite+0xd0>)
 80021e4:	f7ff ff3e 	bl	8002064 <IsBufferFull>
 80021e8:	4603      	mov	r3, r0
 80021ea:	f083 0301 	eor.w	r3, r3, #1
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d01a      	beq.n	800222a <UARTwrite+0xb2>
        {
            g_pcUARTTxBuffer[g_ui32UARTTxWriteIndex] = pcBuf[uIdx];
 80021f4:	687a      	ldr	r2, [r7, #4]
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	441a      	add	r2, r3
 80021fa:	4b12      	ldr	r3, [pc, #72]	@ (8002244 <UARTwrite+0xcc>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	7811      	ldrb	r1, [r2, #0]
 8002200:	4a12      	ldr	r2, [pc, #72]	@ (800224c <UARTwrite+0xd4>)
 8002202:	54d1      	strb	r1, [r2, r3]
            ADVANCE_TX_BUFFER_INDEX(g_ui32UARTTxWriteIndex);
 8002204:	4b0f      	ldr	r3, [pc, #60]	@ (8002244 <UARTwrite+0xcc>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	3301      	adds	r3, #1
 800220a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800220e:	4a0d      	ldr	r2, [pc, #52]	@ (8002244 <UARTwrite+0xcc>)
 8002210:	6013      	str	r3, [r2, #0]
    for(uIdx = 0; uIdx < ui32Len; uIdx++)
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	3301      	adds	r3, #1
 8002216:	60fb      	str	r3, [r7, #12]
 8002218:	68fa      	ldr	r2, [r7, #12]
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	429a      	cmp	r2, r3
 800221e:	d3b8      	bcc.n	8002192 <UARTwrite+0x1a>
 8002220:	e004      	b.n	800222c <UARTwrite+0xb4>
                break;
 8002222:	bf00      	nop
 8002224:	e002      	b.n	800222c <UARTwrite+0xb4>
        	break;
 8002226:	bf00      	nop
 8002228:	e000      	b.n	800222c <UARTwrite+0xb4>
        else
        {
            //
            // Buffer is full - discard remaining characters and return.
            //
            break;
 800222a:	bf00      	nop
    //
    // If we have anything in the buffer, make sure that the UART is set
    // up to transmit it.
    //

        UARTPrimeTransmit(stdUsart);
 800222c:	4b04      	ldr	r3, [pc, #16]	@ (8002240 <UARTwrite+0xc8>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4618      	mov	r0, r3
 8002232:	f7ff ff4f 	bl	80020d4 <UARTPrimeTransmit>

    //
    // Return the number of characters written.
    //
    return(uIdx);
 8002236:	68fb      	ldr	r3, [r7, #12]
    //
    // Return the number of characters written.
    //
    return(uIdx);
#endif
}
 8002238:	4618      	mov	r0, r3
 800223a:	3710      	adds	r7, #16
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	200049dc 	.word	0x200049dc
 8002244:	2000494c 	.word	0x2000494c
 8002248:	20004950 	.word	0x20004950
 800224c:	2000454c 	.word	0x2000454c

08002250 <UARTvprintf>:
//! \return None.
//
//*****************************************************************************
void
UARTvprintf(const char *pcString, va_list vaArgP)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b08e      	sub	sp, #56	@ 0x38
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	6039      	str	r1, [r7, #0]
    assert_param(pcString != 0);

    //
    // Loop while there are more characters in the string.
    //
    while(*pcString)
 800225a:	e1dd      	b.n	8002618 <UARTvprintf+0x3c8>
    {
        //
        // Find the first non-% character, or the end of the string.
        //
        for(ui32Idx = 0;
 800225c:	2300      	movs	r3, #0
 800225e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002260:	e002      	b.n	8002268 <UARTvprintf+0x18>
            (pcString[ui32Idx] != '%') && (pcString[ui32Idx] != '\0');
            ui32Idx++)
 8002262:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002264:	3301      	adds	r3, #1
 8002266:	637b      	str	r3, [r7, #52]	@ 0x34
            (pcString[ui32Idx] != '%') && (pcString[ui32Idx] != '\0');
 8002268:	687a      	ldr	r2, [r7, #4]
 800226a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800226c:	4413      	add	r3, r2
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	2b25      	cmp	r3, #37	@ 0x25
 8002272:	d005      	beq.n	8002280 <UARTvprintf+0x30>
 8002274:	687a      	ldr	r2, [r7, #4]
 8002276:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002278:	4413      	add	r3, r2
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d1f0      	bne.n	8002262 <UARTvprintf+0x12>
        }

        //
        // Write this portion of the string.
        //
        UARTwrite(pcString, ui32Idx);
 8002280:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f7ff ff78 	bl	8002178 <UARTwrite>

        //
        // Skip the portion of the string that was written.
        //
        pcString += ui32Idx;
 8002288:	687a      	ldr	r2, [r7, #4]
 800228a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800228c:	4413      	add	r3, r2
 800228e:	607b      	str	r3, [r7, #4]

        //
        // See if the next character is a %.
        //
        if(*pcString == '%')
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	2b25      	cmp	r3, #37	@ 0x25
 8002296:	f040 81bf 	bne.w	8002618 <UARTvprintf+0x3c8>
        {
            //
            // Skip the %.
            //
            pcString++;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	3301      	adds	r3, #1
 800229e:	607b      	str	r3, [r7, #4]

            //
            // Set the digit count to zero, and the fill character to space
            // (in other words, to the defaults).
            //
            ui32Count = 0;
 80022a0:	2300      	movs	r3, #0
 80022a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            cFill = ' ';
 80022a4:	2320      	movs	r3, #32
 80022a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
again:

            //
            // Determine how to handle the next character.
            //
            switch(*pcString++)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	1c5a      	adds	r2, r3, #1
 80022ae:	607a      	str	r2, [r7, #4]
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	3b25      	subs	r3, #37	@ 0x25
 80022b4:	2b53      	cmp	r3, #83	@ 0x53
 80022b6:	f200 81a9 	bhi.w	800260c <UARTvprintf+0x3bc>
 80022ba:	a201      	add	r2, pc, #4	@ (adr r2, 80022c0 <UARTvprintf+0x70>)
 80022bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022c0:	080025ff 	.word	0x080025ff
 80022c4:	0800260d 	.word	0x0800260d
 80022c8:	0800260d 	.word	0x0800260d
 80022cc:	0800260d 	.word	0x0800260d
 80022d0:	0800260d 	.word	0x0800260d
 80022d4:	0800260d 	.word	0x0800260d
 80022d8:	0800260d 	.word	0x0800260d
 80022dc:	0800260d 	.word	0x0800260d
 80022e0:	0800260d 	.word	0x0800260d
 80022e4:	0800260d 	.word	0x0800260d
 80022e8:	0800260d 	.word	0x0800260d
 80022ec:	08002411 	.word	0x08002411
 80022f0:	08002411 	.word	0x08002411
 80022f4:	08002411 	.word	0x08002411
 80022f8:	08002411 	.word	0x08002411
 80022fc:	08002411 	.word	0x08002411
 8002300:	08002411 	.word	0x08002411
 8002304:	08002411 	.word	0x08002411
 8002308:	08002411 	.word	0x08002411
 800230c:	08002411 	.word	0x08002411
 8002310:	08002411 	.word	0x08002411
 8002314:	0800260d 	.word	0x0800260d
 8002318:	0800260d 	.word	0x0800260d
 800231c:	0800260d 	.word	0x0800260d
 8002320:	0800260d 	.word	0x0800260d
 8002324:	0800260d 	.word	0x0800260d
 8002328:	0800260d 	.word	0x0800260d
 800232c:	0800260d 	.word	0x0800260d
 8002330:	0800260d 	.word	0x0800260d
 8002334:	0800260d 	.word	0x0800260d
 8002338:	0800260d 	.word	0x0800260d
 800233c:	0800260d 	.word	0x0800260d
 8002340:	0800260d 	.word	0x0800260d
 8002344:	0800260d 	.word	0x0800260d
 8002348:	0800260d 	.word	0x0800260d
 800234c:	0800260d 	.word	0x0800260d
 8002350:	0800260d 	.word	0x0800260d
 8002354:	0800260d 	.word	0x0800260d
 8002358:	0800260d 	.word	0x0800260d
 800235c:	0800260d 	.word	0x0800260d
 8002360:	0800260d 	.word	0x0800260d
 8002364:	0800260d 	.word	0x0800260d
 8002368:	0800260d 	.word	0x0800260d
 800236c:	0800260d 	.word	0x0800260d
 8002370:	0800260d 	.word	0x0800260d
 8002374:	0800260d 	.word	0x0800260d
 8002378:	0800260d 	.word	0x0800260d
 800237c:	0800260d 	.word	0x0800260d
 8002380:	0800260d 	.word	0x0800260d
 8002384:	0800260d 	.word	0x0800260d
 8002388:	0800260d 	.word	0x0800260d
 800238c:	080024f1 	.word	0x080024f1
 8002390:	0800260d 	.word	0x0800260d
 8002394:	0800260d 	.word	0x0800260d
 8002398:	0800260d 	.word	0x0800260d
 800239c:	0800260d 	.word	0x0800260d
 80023a0:	0800260d 	.word	0x0800260d
 80023a4:	0800260d 	.word	0x0800260d
 80023a8:	0800260d 	.word	0x0800260d
 80023ac:	0800260d 	.word	0x0800260d
 80023b0:	0800260d 	.word	0x0800260d
 80023b4:	0800260d 	.word	0x0800260d
 80023b8:	08002445 	.word	0x08002445
 80023bc:	0800245d 	.word	0x0800245d
 80023c0:	0800260d 	.word	0x0800260d
 80023c4:	0800260d 	.word	0x0800260d
 80023c8:	0800260d 	.word	0x0800260d
 80023cc:	0800260d 	.word	0x0800260d
 80023d0:	0800245d 	.word	0x0800245d
 80023d4:	0800260d 	.word	0x0800260d
 80023d8:	0800260d 	.word	0x0800260d
 80023dc:	0800260d 	.word	0x0800260d
 80023e0:	0800260d 	.word	0x0800260d
 80023e4:	0800260d 	.word	0x0800260d
 80023e8:	0800260d 	.word	0x0800260d
 80023ec:	080024f1 	.word	0x080024f1
 80023f0:	0800260d 	.word	0x0800260d
 80023f4:	0800260d 	.word	0x0800260d
 80023f8:	08002487 	.word	0x08002487
 80023fc:	0800260d 	.word	0x0800260d
 8002400:	080024d9 	.word	0x080024d9
 8002404:	0800260d 	.word	0x0800260d
 8002408:	0800260d 	.word	0x0800260d
 800240c:	080024f1 	.word	0x080024f1
                {
                    //
                    // If this is a zero, and it is the first digit, then the
                    // fill character is a zero instead of a space.
                    //
                    if((pcString[-1] == '0') && (ui32Count == 0))
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	3b01      	subs	r3, #1
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	2b30      	cmp	r3, #48	@ 0x30
 8002418:	d105      	bne.n	8002426 <UARTvprintf+0x1d6>
 800241a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800241c:	2b00      	cmp	r3, #0
 800241e:	d102      	bne.n	8002426 <UARTvprintf+0x1d6>
                    {
                        cFill = '0';
 8002420:	2330      	movs	r3, #48	@ 0x30
 8002422:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                    }

                    //
                    // Update the digit count.
                    //
                    ui32Count *= 10;
 8002426:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002428:	4613      	mov	r3, r2
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	4413      	add	r3, r2
 800242e:	005b      	lsls	r3, r3, #1
 8002430:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    ui32Count += pcString[-1] - '0';
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	3b01      	subs	r3, #1
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	461a      	mov	r2, r3
 800243a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800243c:	4413      	add	r3, r2
 800243e:	3b30      	subs	r3, #48	@ 0x30
 8002440:	62fb      	str	r3, [r7, #44]	@ 0x2c

                    //
                    // Get the next character.
                    //
                    goto again;
 8002442:	e732      	b.n	80022aa <UARTvprintf+0x5a>
                case 'c':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ui32Value = va_arg(vaArgP, uint32_t);
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	1d1a      	adds	r2, r3, #4
 8002448:	603a      	str	r2, [r7, #0]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	61bb      	str	r3, [r7, #24]

                    //
                    // Print out the character.
                    //
                    UARTwrite((char *)&ui32Value, 1);
 800244e:	f107 0318 	add.w	r3, r7, #24
 8002452:	2101      	movs	r1, #1
 8002454:	4618      	mov	r0, r3
 8002456:	f7ff fe8f 	bl	8002178 <UARTwrite>

                    //
                    // This command has been handled.
                    //
                    break;
 800245a:	e0dd      	b.n	8002618 <UARTvprintf+0x3c8>
                case 'i':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ui32Value = va_arg(vaArgP, uint32_t);
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	1d1a      	adds	r2, r3, #4
 8002460:	603a      	str	r2, [r7, #0]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	61bb      	str	r3, [r7, #24]

                    //
                    // Reset the buffer position.
                    //
                    ui32Pos = 0;
 8002466:	2300      	movs	r3, #0
 8002468:	633b      	str	r3, [r7, #48]	@ 0x30

                    //
                    // If the value is negative, make it positive and indicate
                    // that a minus sign is needed.
                    //
                    if((int32_t)ui32Value < 0)
 800246a:	69bb      	ldr	r3, [r7, #24]
 800246c:	2b00      	cmp	r3, #0
 800246e:	da05      	bge.n	800247c <UARTvprintf+0x22c>
                    {
                        //
                        // Make the value positive.
                        //
                        ui32Value = -(int32_t)ui32Value;
 8002470:	69bb      	ldr	r3, [r7, #24]
 8002472:	425b      	negs	r3, r3
 8002474:	61bb      	str	r3, [r7, #24]

                        //
                        // Indicate that the value is negative.
                        //
                        ui32Neg = 1;
 8002476:	2301      	movs	r3, #1
 8002478:	627b      	str	r3, [r7, #36]	@ 0x24
 800247a:	e001      	b.n	8002480 <UARTvprintf+0x230>
                    {
                        //
                        // Indicate that the value is positive so that a minus
                        // sign isn't inserted.
                        //
                        ui32Neg = 0;
 800247c:	2300      	movs	r3, #0
 800247e:	627b      	str	r3, [r7, #36]	@ 0x24
                    }

                    //
                    // Set the base to 10.
                    //
                    ui32Base = 10;
 8002480:	230a      	movs	r3, #10
 8002482:	62bb      	str	r3, [r7, #40]	@ 0x28

                    //
                    // Convert the value to ASCII.
                    //
                    goto convert;
 8002484:	e03f      	b.n	8002506 <UARTvprintf+0x2b6>
                case 's':
                {
                    //
                    // Get the string pointer from the varargs.
                    //
                    pcStr = va_arg(vaArgP, char *);
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	1d1a      	adds	r2, r3, #4
 800248a:	603a      	str	r2, [r7, #0]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	61fb      	str	r3, [r7, #28]

                    //
                    // Determine the length of the string.
                    //
                    for(ui32Idx = 0; pcStr[ui32Idx] != '\0'; ui32Idx++)
 8002490:	2300      	movs	r3, #0
 8002492:	637b      	str	r3, [r7, #52]	@ 0x34
 8002494:	e002      	b.n	800249c <UARTvprintf+0x24c>
 8002496:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002498:	3301      	adds	r3, #1
 800249a:	637b      	str	r3, [r7, #52]	@ 0x34
 800249c:	69fa      	ldr	r2, [r7, #28]
 800249e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024a0:	4413      	add	r3, r2
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d1f6      	bne.n	8002496 <UARTvprintf+0x246>
                    }

                    //
                    // Write the string.
                    //
                    UARTwrite(pcStr, ui32Idx);
 80024a8:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80024aa:	69f8      	ldr	r0, [r7, #28]
 80024ac:	f7ff fe64 	bl	8002178 <UARTwrite>

                    //
                    // Write any required padding spaces
                    //
                    if(ui32Count > ui32Idx)
 80024b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80024b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024b4:	429a      	cmp	r2, r3
 80024b6:	f240 80ae 	bls.w	8002616 <UARTvprintf+0x3c6>
                    {
                        ui32Count -= ui32Idx;
 80024ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80024bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        while(ui32Count--)
 80024c2:	e003      	b.n	80024cc <UARTvprintf+0x27c>
                        {
                            UARTwrite(" ", 1);
 80024c4:	2101      	movs	r1, #1
 80024c6:	4859      	ldr	r0, [pc, #356]	@ (800262c <UARTvprintf+0x3dc>)
 80024c8:	f7ff fe56 	bl	8002178 <UARTwrite>
                        while(ui32Count--)
 80024cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024ce:	1e5a      	subs	r2, r3, #1
 80024d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d1f6      	bne.n	80024c4 <UARTvprintf+0x274>
                    }

                    //
                    // This command has been handled.
                    //
                    break;
 80024d6:	e09e      	b.n	8002616 <UARTvprintf+0x3c6>
                case 'u':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ui32Value = va_arg(vaArgP, uint32_t);
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	1d1a      	adds	r2, r3, #4
 80024dc:	603a      	str	r2, [r7, #0]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	61bb      	str	r3, [r7, #24]

                    //
                    // Reset the buffer position.
                    //
                    ui32Pos = 0;
 80024e2:	2300      	movs	r3, #0
 80024e4:	633b      	str	r3, [r7, #48]	@ 0x30

                    //
                    // Set the base to 10.
                    //
                    ui32Base = 10;
 80024e6:	230a      	movs	r3, #10
 80024e8:	62bb      	str	r3, [r7, #40]	@ 0x28

                    //
                    // Indicate that the value is positive so that a minus sign
                    // isn't inserted.
                    //
                    ui32Neg = 0;
 80024ea:	2300      	movs	r3, #0
 80024ec:	627b      	str	r3, [r7, #36]	@ 0x24

                    //
                    // Convert the value to ASCII.
                    //
                    goto convert;
 80024ee:	e00a      	b.n	8002506 <UARTvprintf+0x2b6>
                case 'p':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ui32Value = va_arg(vaArgP, uint32_t);
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	1d1a      	adds	r2, r3, #4
 80024f4:	603a      	str	r2, [r7, #0]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	61bb      	str	r3, [r7, #24]

                    //
                    // Reset the buffer position.
                    //
                    ui32Pos = 0;
 80024fa:	2300      	movs	r3, #0
 80024fc:	633b      	str	r3, [r7, #48]	@ 0x30

                    //
                    // Set the base to 16.
                    //
                    ui32Base = 16;
 80024fe:	2310      	movs	r3, #16
 8002500:	62bb      	str	r3, [r7, #40]	@ 0x28

                    //
                    // Indicate that the value is positive so that a minus sign
                    // isn't inserted.
                    //
                    ui32Neg = 0;
 8002502:	2300      	movs	r3, #0
 8002504:	627b      	str	r3, [r7, #36]	@ 0x24
                    //
                    // Determine the number of digits in the string version of
                    // the value.
                    //
convert:
                    for(ui32Idx = 1;
 8002506:	2301      	movs	r3, #1
 8002508:	637b      	str	r3, [r7, #52]	@ 0x34
 800250a:	e007      	b.n	800251c <UARTvprintf+0x2cc>
                        (((ui32Idx * ui32Base) <= ui32Value) &&
                         (((ui32Idx * ui32Base) / ui32Base) == ui32Idx));
                        ui32Idx *= ui32Base, ui32Count--)
 800250c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800250e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002510:	fb02 f303 	mul.w	r3, r2, r3
 8002514:	637b      	str	r3, [r7, #52]	@ 0x34
 8002516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002518:	3b01      	subs	r3, #1
 800251a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        (((ui32Idx * ui32Base) <= ui32Value) &&
 800251c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800251e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002520:	fb03 f202 	mul.w	r2, r3, r2
 8002524:	69bb      	ldr	r3, [r7, #24]
 8002526:	429a      	cmp	r2, r3
 8002528:	d809      	bhi.n	800253e <UARTvprintf+0x2ee>
                         (((ui32Idx * ui32Base) / ui32Base) == ui32Idx));
 800252a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800252c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800252e:	fb03 f202 	mul.w	r2, r3, r2
 8002532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002534:	fbb2 f3f3 	udiv	r3, r2, r3
                        (((ui32Idx * ui32Base) <= ui32Value) &&
 8002538:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800253a:	429a      	cmp	r2, r3
 800253c:	d0e6      	beq.n	800250c <UARTvprintf+0x2bc>

                    //
                    // If the value is negative, reduce the count of padding
                    // characters needed.
                    //
                    if(ui32Neg)
 800253e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002540:	2b00      	cmp	r3, #0
 8002542:	d002      	beq.n	800254a <UARTvprintf+0x2fa>
                    {
                        ui32Count--;
 8002544:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002546:	3b01      	subs	r3, #1
 8002548:	62fb      	str	r3, [r7, #44]	@ 0x2c

                    //
                    // If the value is negative and the value is padded with
                    // zeros, then place the minus sign before the padding.
                    //
                    if(ui32Neg && (cFill == '0'))
 800254a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800254c:	2b00      	cmp	r3, #0
 800254e:	d00d      	beq.n	800256c <UARTvprintf+0x31c>
 8002550:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002554:	2b30      	cmp	r3, #48	@ 0x30
 8002556:	d109      	bne.n	800256c <UARTvprintf+0x31c>
                    {
                        //
                        // Place the minus sign in the output buffer.
                        //
                        pcBuf[ui32Pos++] = '-';
 8002558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800255a:	1c5a      	adds	r2, r3, #1
 800255c:	633a      	str	r2, [r7, #48]	@ 0x30
 800255e:	3338      	adds	r3, #56	@ 0x38
 8002560:	443b      	add	r3, r7
 8002562:	222d      	movs	r2, #45	@ 0x2d
 8002564:	f803 2c30 	strb.w	r2, [r3, #-48]

                        //
                        // The minus sign has been placed, so turn off the
                        // negative flag.
                        //
                        ui32Neg = 0;
 8002568:	2300      	movs	r3, #0
 800256a:	627b      	str	r3, [r7, #36]	@ 0x24

                    //
                    // Provide additional padding at the beginning of the
                    // string conversion if needed.
                    //
                    if((ui32Count > 1) && (ui32Count < 16))
 800256c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800256e:	2b01      	cmp	r3, #1
 8002570:	d915      	bls.n	800259e <UARTvprintf+0x34e>
 8002572:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002574:	2b0f      	cmp	r3, #15
 8002576:	d812      	bhi.n	800259e <UARTvprintf+0x34e>
                    {
                        for(ui32Count--; ui32Count; ui32Count--)
 8002578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800257a:	3b01      	subs	r3, #1
 800257c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800257e:	e00b      	b.n	8002598 <UARTvprintf+0x348>
                        {
                            pcBuf[ui32Pos++] = cFill;
 8002580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002582:	1c5a      	adds	r2, r3, #1
 8002584:	633a      	str	r2, [r7, #48]	@ 0x30
 8002586:	3338      	adds	r3, #56	@ 0x38
 8002588:	443b      	add	r3, r7
 800258a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800258e:	f803 2c30 	strb.w	r2, [r3, #-48]
                        for(ui32Count--; ui32Count; ui32Count--)
 8002592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002594:	3b01      	subs	r3, #1
 8002596:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002598:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800259a:	2b00      	cmp	r3, #0
 800259c:	d1f0      	bne.n	8002580 <UARTvprintf+0x330>

                    //
                    // If the value is negative, then place the minus sign
                    // before the number.
                    //
                    if(ui32Neg)
 800259e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d022      	beq.n	80025ea <UARTvprintf+0x39a>
                    {
                        //
                        // Place the minus sign in the output buffer.
                        //
                        pcBuf[ui32Pos++] = '-';
 80025a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025a6:	1c5a      	adds	r2, r3, #1
 80025a8:	633a      	str	r2, [r7, #48]	@ 0x30
 80025aa:	3338      	adds	r3, #56	@ 0x38
 80025ac:	443b      	add	r3, r7
 80025ae:	222d      	movs	r2, #45	@ 0x2d
 80025b0:	f803 2c30 	strb.w	r2, [r3, #-48]
                    }

                    //
                    // Convert the value into a string.
                    //
                    for(; ui32Idx; ui32Idx /= ui32Base)
 80025b4:	e019      	b.n	80025ea <UARTvprintf+0x39a>
                    {
                        pcBuf[ui32Pos++] =
                            g_pcHex[(ui32Value / ui32Idx) % ui32Base];
 80025b6:	481e      	ldr	r0, [pc, #120]	@ (8002630 <UARTvprintf+0x3e0>)
 80025b8:	69ba      	ldr	r2, [r7, #24]
 80025ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80025c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80025c2:	fbb3 f2f2 	udiv	r2, r3, r2
 80025c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80025c8:	fb01 f202 	mul.w	r2, r1, r2
 80025cc:	1a9b      	subs	r3, r3, r2
 80025ce:	18c2      	adds	r2, r0, r3
                        pcBuf[ui32Pos++] =
 80025d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025d2:	1c59      	adds	r1, r3, #1
 80025d4:	6339      	str	r1, [r7, #48]	@ 0x30
                            g_pcHex[(ui32Value / ui32Idx) % ui32Base];
 80025d6:	7812      	ldrb	r2, [r2, #0]
                        pcBuf[ui32Pos++] =
 80025d8:	3338      	adds	r3, #56	@ 0x38
 80025da:	443b      	add	r3, r7
 80025dc:	f803 2c30 	strb.w	r2, [r3, #-48]
                    for(; ui32Idx; ui32Idx /= ui32Base)
 80025e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80025e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80025e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80025ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d1e2      	bne.n	80025b6 <UARTvprintf+0x366>
                    }

                    //
                    // Write the string.
                    //
                    UARTwrite(pcBuf, ui32Pos);
 80025f0:	f107 0308 	add.w	r3, r7, #8
 80025f4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80025f6:	4618      	mov	r0, r3
 80025f8:	f7ff fdbe 	bl	8002178 <UARTwrite>

                    //
                    // This command has been handled.
                    //
                    break;
 80025fc:	e00c      	b.n	8002618 <UARTvprintf+0x3c8>
                case '%':
                {
                    //
                    // Simply write a single %.
                    //
                    UARTwrite(pcString - 1, 1);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	3b01      	subs	r3, #1
 8002602:	2101      	movs	r1, #1
 8002604:	4618      	mov	r0, r3
 8002606:	f7ff fdb7 	bl	8002178 <UARTwrite>

                    //
                    // This command has been handled.
                    //
                    break;
 800260a:	e005      	b.n	8002618 <UARTvprintf+0x3c8>
                default:
                {
                    //
                    // Indicate an error.
                    //
                    UARTwrite("ERROR", 5);
 800260c:	2105      	movs	r1, #5
 800260e:	4809      	ldr	r0, [pc, #36]	@ (8002634 <UARTvprintf+0x3e4>)
 8002610:	f7ff fdb2 	bl	8002178 <UARTwrite>

                    //
                    // This command has been handled.
                    //
                    break;
 8002614:	e000      	b.n	8002618 <UARTvprintf+0x3c8>
                    break;
 8002616:	bf00      	nop
    while(*pcString)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	781b      	ldrb	r3, [r3, #0]
 800261c:	2b00      	cmp	r3, #0
 800261e:	f47f ae1d 	bne.w	800225c <UARTvprintf+0xc>
                }
            }
        }
    }
}
 8002622:	bf00      	nop
 8002624:	bf00      	nop
 8002626:	3738      	adds	r7, #56	@ 0x38
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	08002948 	.word	0x08002948
 8002630:	08002934 	.word	0x08002934
 8002634:	0800294c 	.word	0x0800294c

08002638 <UARTprintf>:
//! \return None.
//
//*****************************************************************************
void
UARTprintf(const char *pcString, ...)
{
 8002638:	b40f      	push	{r0, r1, r2, r3}
 800263a:	b580      	push	{r7, lr}
 800263c:	b082      	sub	sp, #8
 800263e:	af00      	add	r7, sp, #0
    va_list vaArgP;

    //
    // Start the varargs processing.
    //
    va_start(vaArgP, pcString);
 8002640:	f107 0314 	add.w	r3, r7, #20
 8002644:	607b      	str	r3, [r7, #4]

    UARTvprintf(pcString, vaArgP);
 8002646:	6879      	ldr	r1, [r7, #4]
 8002648:	6938      	ldr	r0, [r7, #16]
 800264a:	f7ff fe01 	bl	8002250 <UARTvprintf>

    //
    // We're finished with the varargs now.
    //
    va_end(vaArgP);
}
 800264e:	bf00      	nop
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002658:	b004      	add	sp, #16
 800265a:	4770      	bx	lr

0800265c <UARTFlushRx>:
//
//*****************************************************************************
#if defined(UART_BUFFERED) || defined(DOXYGEN)
void
UARTFlushRx(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0


    //
    // Temporarily turn off interrupts.
    //
    LL_USART_DisableIT_RXNE(stdUsart);
 8002660:	4b08      	ldr	r3, [pc, #32]	@ (8002684 <UARTFlushRx+0x28>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4618      	mov	r0, r3
 8002666:	f7ff fcab 	bl	8001fc0 <LL_USART_DisableIT_RXNE>

    //
    // Flush the receive buffer.
    //
    g_ui32UARTRxReadIndex = 0;
 800266a:	4b07      	ldr	r3, [pc, #28]	@ (8002688 <UARTFlushRx+0x2c>)
 800266c:	2200      	movs	r2, #0
 800266e:	601a      	str	r2, [r3, #0]
    g_ui32UARTRxWriteIndex = 0;
 8002670:	4b06      	ldr	r3, [pc, #24]	@ (800268c <UARTFlushRx+0x30>)
 8002672:	2200      	movs	r2, #0
 8002674:	601a      	str	r2, [r3, #0]
    //
    // If interrupts were enabled when we turned them off, turn them
    // back on again.
    //

      LL_USART_EnableIT_RXNE(stdUsart);
 8002676:	4b03      	ldr	r3, [pc, #12]	@ (8002684 <UARTFlushRx+0x28>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4618      	mov	r0, r3
 800267c:	f7ff fc5c 	bl	8001f38 <LL_USART_EnableIT_RXNE>

}
 8002680:	bf00      	nop
 8002682:	bd80      	pop	{r7, pc}
 8002684:	200049dc 	.word	0x200049dc
 8002688:	200049d8 	.word	0x200049d8
 800268c:	200049d4 	.word	0x200049d4

08002690 <UARTFlushTx>:
//
//*****************************************************************************
#if defined(UART_BUFFERED) || defined(DOXYGEN)
void
UARTFlushTx(bool bDiscard)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
 8002696:	4603      	mov	r3, r0
 8002698:	71fb      	strb	r3, [r7, #7]


    //
    // Should the remaining data be discarded or transmitted?
    //
    if(bDiscard)
 800269a:	79fb      	ldrb	r3, [r7, #7]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d00b      	beq.n	80026b8 <UARTFlushTx+0x28>
    {
        //
        // The remaining data should be discarded, so temporarily turn off
        // interrupts.
        //
         LL_USART_DisableIT_TXE(stdUsart);
 80026a0:	4b0d      	ldr	r3, [pc, #52]	@ (80026d8 <UARTFlushTx+0x48>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4618      	mov	r0, r3
 80026a6:	f7ff fcad 	bl	8002004 <LL_USART_DisableIT_TXE>

        //
        // Flush the transmit buffer.
        //

        g_ui32UARTTxReadIndex = 0;
 80026aa:	4b0c      	ldr	r3, [pc, #48]	@ (80026dc <UARTFlushTx+0x4c>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	601a      	str	r2, [r3, #0]
        g_ui32UARTTxWriteIndex = 0;
 80026b0:	4b0b      	ldr	r3, [pc, #44]	@ (80026e0 <UARTFlushTx+0x50>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	601a      	str	r2, [r3, #0]
        //
        while(!TX_BUFFER_EMPTY)
        {
        }
    }
}
 80026b6:	e00a      	b.n	80026ce <UARTFlushTx+0x3e>
        while(!TX_BUFFER_EMPTY)
 80026b8:	bf00      	nop
 80026ba:	4909      	ldr	r1, [pc, #36]	@ (80026e0 <UARTFlushTx+0x50>)
 80026bc:	4807      	ldr	r0, [pc, #28]	@ (80026dc <UARTFlushTx+0x4c>)
 80026be:	f7ff fcf1 	bl	80020a4 <IsBufferEmpty>
 80026c2:	4603      	mov	r3, r0
 80026c4:	f083 0301 	eor.w	r3, r3, #1
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d1f5      	bne.n	80026ba <UARTFlushTx+0x2a>
}
 80026ce:	bf00      	nop
 80026d0:	3708      	adds	r7, #8
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	200049dc 	.word	0x200049dc
 80026dc:	20004950 	.word	0x20004950
 80026e0:	2000494c 	.word	0x2000494c

080026e4 <UARTStdioIntHandler>:
//
//*****************************************************************************
#if defined(UART_BUFFERED) || defined(DOXYGEN)
void
UARTStdioIntHandler(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b084      	sub	sp, #16
 80026e8:	af00      	add	r7, sp, #0
	static int8_t bLastWasCR = 0;
	  uint32_t isrflags   = READ_REG(stdUsart->SR);
 80026ea:	4b5a      	ldr	r3, [pc, #360]	@ (8002854 <UARTStdioIntHandler+0x170>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	60fb      	str	r3, [r7, #12]
	  uint32_t cr1its     = READ_REG(stdUsart->CR1);
 80026f2:	4b58      	ldr	r3, [pc, #352]	@ (8002854 <UARTStdioIntHandler+0x170>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	60bb      	str	r3, [r7, #8]

	    /*If interrupt is caused due to Transmit Data Register Empty */
	    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002700:	2b00      	cmp	r3, #0
 8002702:	d024      	beq.n	800274e <UARTStdioIntHandler+0x6a>
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800270a:	2b00      	cmp	r3, #0
 800270c:	d01f      	beq.n	800274e <UARTStdioIntHandler+0x6a>
	    {
	    	if(TX_BUFFER_EMPTY)
 800270e:	4952      	ldr	r1, [pc, #328]	@ (8002858 <UARTStdioIntHandler+0x174>)
 8002710:	4852      	ldr	r0, [pc, #328]	@ (800285c <UARTStdioIntHandler+0x178>)
 8002712:	f7ff fcc7 	bl	80020a4 <IsBufferEmpty>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d005      	beq.n	8002728 <UARTStdioIntHandler+0x44>
	    	    {
	    	      // Buffer empty, so disable interrupts
	    	      LL_USART_DisableIT_TXE(stdUsart);
 800271c:	4b4d      	ldr	r3, [pc, #308]	@ (8002854 <UARTStdioIntHandler+0x170>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4618      	mov	r0, r3
 8002722:	f7ff fc6f 	bl	8002004 <LL_USART_DisableIT_TXE>
 8002726:	e012      	b.n	800274e <UARTStdioIntHandler+0x6a>

	    	 else
	    	    {
	    	      // There is more data in the output buffer. Send the next byte

	    		 	 unsigned char c = g_pcUARTTxBuffer[g_ui32UARTTxReadIndex];
 8002728:	4b4c      	ldr	r3, [pc, #304]	@ (800285c <UARTStdioIntHandler+0x178>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a4c      	ldr	r2, [pc, #304]	@ (8002860 <UARTStdioIntHandler+0x17c>)
 800272e:	5cd3      	ldrb	r3, [r2, r3]
 8002730:	71fb      	strb	r3, [r7, #7]
	    		 	 ADVANCE_TX_BUFFER_INDEX(g_ui32UARTTxReadIndex);
 8002732:	4b4a      	ldr	r3, [pc, #296]	@ (800285c <UARTStdioIntHandler+0x178>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	3301      	adds	r3, #1
 8002738:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800273c:	4a47      	ldr	r2, [pc, #284]	@ (800285c <UARTStdioIntHandler+0x178>)
 800273e:	6013      	str	r3, [r2, #0]
	    	      *          USART_SR register followed by a write operation to USART_DR register.
	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

	    	      *********************/

	    	      stdUsart->SR;
 8002740:	4b44      	ldr	r3, [pc, #272]	@ (8002854 <UARTStdioIntHandler+0x170>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	681b      	ldr	r3, [r3, #0]
	    	      stdUsart->DR = c;
 8002746:	4b43      	ldr	r3, [pc, #268]	@ (8002854 <UARTStdioIntHandler+0x170>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	79fa      	ldrb	r2, [r7, #7]
 800274c:	605a      	str	r2, [r3, #4]
	    }
    //
    // Are we being interrupted due to a received character?
    //
	    /* if DR is not empty and the Rx Int is enabled */
	if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	f003 0320 	and.w	r3, r3, #32
 8002754:	2b00      	cmp	r3, #0
 8002756:	d079      	beq.n	800284c <UARTStdioIntHandler+0x168>
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	f003 0320 	and.w	r3, r3, #32
 800275e:	2b00      	cmp	r3, #0
 8002760:	d074      	beq.n	800284c <UARTStdioIntHandler+0x168>

        {
            //
            // Read a character
            //
        	stdUsart->SR;
 8002762:	4b3c      	ldr	r3, [pc, #240]	@ (8002854 <UARTStdioIntHandler+0x170>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	681b      	ldr	r3, [r3, #0]
            unsigned char cChar = stdUsart->DR;
 8002768:	4b3a      	ldr	r3, [pc, #232]	@ (8002854 <UARTStdioIntHandler+0x170>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	b2db      	uxtb	r3, r3
 8002770:	71bb      	strb	r3, [r7, #6]
            //
            // If echo is disabled, we skip the various text filtering
            // operations that would typically be required when supporting a
            // command line.
            //
            if(!g_bDisableEcho)
 8002772:	4b3c      	ldr	r3, [pc, #240]	@ (8002864 <UARTStdioIntHandler+0x180>)
 8002774:	781b      	ldrb	r3, [r3, #0]
 8002776:	f083 0301 	eor.w	r3, r3, #1
 800277a:	b2db      	uxtb	r3, r3
 800277c:	2b00      	cmp	r3, #0
 800277e:	d03d      	beq.n	80027fc <UARTStdioIntHandler+0x118>
            {
                //
                // Handle backspace by erasing the last character in the
                // buffer.
                //
                if(cChar == '\b')
 8002780:	79bb      	ldrb	r3, [r7, #6]
 8002782:	2b08      	cmp	r3, #8
 8002784:	d11a      	bne.n	80027bc <UARTStdioIntHandler+0xd8>
                {
                    //
                    // If there are any characters already in the buffer, then
                    // delete the last.
                    //
                    if(!RX_BUFFER_EMPTY)
 8002786:	4938      	ldr	r1, [pc, #224]	@ (8002868 <UARTStdioIntHandler+0x184>)
 8002788:	4838      	ldr	r0, [pc, #224]	@ (800286c <UARTStdioIntHandler+0x188>)
 800278a:	f7ff fc8b 	bl	80020a4 <IsBufferEmpty>
 800278e:	4603      	mov	r3, r0
 8002790:	f083 0301 	eor.w	r3, r3, #1
 8002794:	b2db      	uxtb	r3, r3
 8002796:	2b00      	cmp	r3, #0
 8002798:	d010      	beq.n	80027bc <UARTStdioIntHandler+0xd8>
                    {
                        //
                        // Rub out the previous character on the users
                        // terminal.
                        //
                        UARTwrite("\b \b", 3);
 800279a:	2103      	movs	r1, #3
 800279c:	4834      	ldr	r0, [pc, #208]	@ (8002870 <UARTStdioIntHandler+0x18c>)
 800279e:	f7ff fceb 	bl	8002178 <UARTwrite>

                        //
                        // Decrement the number of characters in the buffer.
                        //
                        if(g_ui32UARTRxWriteIndex == 0)
 80027a2:	4b31      	ldr	r3, [pc, #196]	@ (8002868 <UARTStdioIntHandler+0x184>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d103      	bne.n	80027b2 <UARTStdioIntHandler+0xce>
                        {
                            g_ui32UARTRxWriteIndex = UART_RX_BUFFER_SIZE - 1;
 80027aa:	4b2f      	ldr	r3, [pc, #188]	@ (8002868 <UARTStdioIntHandler+0x184>)
 80027ac:	227f      	movs	r2, #127	@ 0x7f
 80027ae:	601a      	str	r2, [r3, #0]
 80027b0:	e004      	b.n	80027bc <UARTStdioIntHandler+0xd8>
                        }
                        else
                        {
                            g_ui32UARTRxWriteIndex--;
 80027b2:	4b2d      	ldr	r3, [pc, #180]	@ (8002868 <UARTStdioIntHandler+0x184>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	3b01      	subs	r3, #1
 80027b8:	4a2b      	ldr	r2, [pc, #172]	@ (8002868 <UARTStdioIntHandler+0x184>)
 80027ba:	6013      	str	r3, [r2, #0]
                // If this character is LF and last was CR, then just gobble up
                // the character since we already echoed the previous CR and we
                // don't want to store 2 characters in the buffer if we don't
                // need to.
                //
                if((cChar == '\n') && bLastWasCR)
 80027bc:	79bb      	ldrb	r3, [r7, #6]
 80027be:	2b0a      	cmp	r3, #10
 80027c0:	d107      	bne.n	80027d2 <UARTStdioIntHandler+0xee>
 80027c2:	4b2c      	ldr	r3, [pc, #176]	@ (8002874 <UARTStdioIntHandler+0x190>)
 80027c4:	f993 3000 	ldrsb.w	r3, [r3]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d002      	beq.n	80027d2 <UARTStdioIntHandler+0xee>
                {
                    bLastWasCR = false;
 80027cc:	4b29      	ldr	r3, [pc, #164]	@ (8002874 <UARTStdioIntHandler+0x190>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	701a      	strb	r2, [r3, #0]
                }

                //
                // See if a newline or escape character was received.
                //
                if((cChar == '\r') || (cChar == '\n') || (cChar == 0x1b))
 80027d2:	79bb      	ldrb	r3, [r7, #6]
 80027d4:	2b0d      	cmp	r3, #13
 80027d6:	d005      	beq.n	80027e4 <UARTStdioIntHandler+0x100>
 80027d8:	79bb      	ldrb	r3, [r7, #6]
 80027da:	2b0a      	cmp	r3, #10
 80027dc:	d002      	beq.n	80027e4 <UARTStdioIntHandler+0x100>
 80027de:	79bb      	ldrb	r3, [r7, #6]
 80027e0:	2b1b      	cmp	r3, #27
 80027e2:	d10b      	bne.n	80027fc <UARTStdioIntHandler+0x118>
                    //
                    // If the character is a CR, then it may be followed by an
                    // LF which should be paired with the CR.  So remember that
                    // a CR was received.
                    //
                    if(cChar == '\r')
 80027e4:	79bb      	ldrb	r3, [r7, #6]
 80027e6:	2b0d      	cmp	r3, #13
 80027e8:	d102      	bne.n	80027f0 <UARTStdioIntHandler+0x10c>
                    {
                        bLastWasCR = 1;
 80027ea:	4b22      	ldr	r3, [pc, #136]	@ (8002874 <UARTStdioIntHandler+0x190>)
 80027ec:	2201      	movs	r2, #1
 80027ee:	701a      	strb	r2, [r3, #0]
                    // put a CR in the receive buffer as a marker telling
                    // UARTgets() where the line ends.  We also send an
                    // additional LF to ensure that the local terminal echo
                    // receives both CR and LF.
                    //
                    cChar = '\r';
 80027f0:	230d      	movs	r3, #13
 80027f2:	71bb      	strb	r3, [r7, #6]
                    UARTwrite("\n", 1);
 80027f4:	2101      	movs	r1, #1
 80027f6:	4820      	ldr	r0, [pc, #128]	@ (8002878 <UARTStdioIntHandler+0x194>)
 80027f8:	f7ff fcbe 	bl	8002178 <UARTwrite>

            //
            // If there is space in the receive buffer, put the character
            // there, otherwise throw it away.
            //
            if(!RX_BUFFER_FULL)
 80027fc:	2280      	movs	r2, #128	@ 0x80
 80027fe:	491a      	ldr	r1, [pc, #104]	@ (8002868 <UARTStdioIntHandler+0x184>)
 8002800:	481a      	ldr	r0, [pc, #104]	@ (800286c <UARTStdioIntHandler+0x188>)
 8002802:	f7ff fc2f 	bl	8002064 <IsBufferFull>
 8002806:	4603      	mov	r3, r0
 8002808:	f083 0301 	eor.w	r3, r3, #1
 800280c:	b2db      	uxtb	r3, r3
 800280e:	2b00      	cmp	r3, #0
 8002810:	d017      	beq.n	8002842 <UARTStdioIntHandler+0x15e>
            {
                //
                // Store the new character in the receive buffer
                //
                g_pcUARTRxBuffer[g_ui32UARTRxWriteIndex] =
 8002812:	4b15      	ldr	r3, [pc, #84]	@ (8002868 <UARTStdioIntHandler+0x184>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	79b9      	ldrb	r1, [r7, #6]
 8002818:	4a18      	ldr	r2, [pc, #96]	@ (800287c <UARTStdioIntHandler+0x198>)
 800281a:	54d1      	strb	r1, [r2, r3]
                    (unsigned char)(cChar & 0xFF);
                ADVANCE_RX_BUFFER_INDEX(g_ui32UARTRxWriteIndex);
 800281c:	4b12      	ldr	r3, [pc, #72]	@ (8002868 <UARTStdioIntHandler+0x184>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	3301      	adds	r3, #1
 8002822:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002826:	4a10      	ldr	r2, [pc, #64]	@ (8002868 <UARTStdioIntHandler+0x184>)
 8002828:	6013      	str	r3, [r2, #0]

                //
                // If echo is enabled, write the character to the transmit
                // buffer so that the user gets some immediate feedback.
                //
                if(!g_bDisableEcho)
 800282a:	4b0e      	ldr	r3, [pc, #56]	@ (8002864 <UARTStdioIntHandler+0x180>)
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	f083 0301 	eor.w	r3, r3, #1
 8002832:	b2db      	uxtb	r3, r3
 8002834:	2b00      	cmp	r3, #0
 8002836:	d004      	beq.n	8002842 <UARTStdioIntHandler+0x15e>
                {
                    UARTwrite((const char *)&cChar, 1);
 8002838:	1dbb      	adds	r3, r7, #6
 800283a:	2101      	movs	r1, #1
 800283c:	4618      	mov	r0, r3
 800283e:	f7ff fc9b 	bl	8002178 <UARTwrite>

        //
        // If we wrote anything to the transmit buffer, make sure it actually
        // gets transmitted.
        //
        UARTPrimeTransmit(stdUsart);
 8002842:	4b04      	ldr	r3, [pc, #16]	@ (8002854 <UARTStdioIntHandler+0x170>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4618      	mov	r0, r3
 8002848:	f7ff fc44 	bl	80020d4 <UARTPrimeTransmit>

    }
}
 800284c:	bf00      	nop
 800284e:	3710      	adds	r7, #16
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	200049dc 	.word	0x200049dc
 8002858:	2000494c 	.word	0x2000494c
 800285c:	20004950 	.word	0x20004950
 8002860:	2000454c 	.word	0x2000454c
 8002864:	20004548 	.word	0x20004548
 8002868:	200049d4 	.word	0x200049d4
 800286c:	200049d8 	.word	0x200049d8
 8002870:	08002954 	.word	0x08002954
 8002874:	200049e0 	.word	0x200049e0
 8002878:	08002958 	.word	0x08002958
 800287c:	20004954 	.word	0x20004954

08002880 <memset>:
 8002880:	4603      	mov	r3, r0
 8002882:	4402      	add	r2, r0
 8002884:	4293      	cmp	r3, r2
 8002886:	d100      	bne.n	800288a <memset+0xa>
 8002888:	4770      	bx	lr
 800288a:	f803 1b01 	strb.w	r1, [r3], #1
 800288e:	e7f9      	b.n	8002884 <memset+0x4>

08002890 <__libc_init_array>:
 8002890:	b570      	push	{r4, r5, r6, lr}
 8002892:	2600      	movs	r6, #0
 8002894:	4d0c      	ldr	r5, [pc, #48]	@ (80028c8 <__libc_init_array+0x38>)
 8002896:	4c0d      	ldr	r4, [pc, #52]	@ (80028cc <__libc_init_array+0x3c>)
 8002898:	1b64      	subs	r4, r4, r5
 800289a:	10a4      	asrs	r4, r4, #2
 800289c:	42a6      	cmp	r6, r4
 800289e:	d109      	bne.n	80028b4 <__libc_init_array+0x24>
 80028a0:	f000 f81a 	bl	80028d8 <_init>
 80028a4:	2600      	movs	r6, #0
 80028a6:	4d0a      	ldr	r5, [pc, #40]	@ (80028d0 <__libc_init_array+0x40>)
 80028a8:	4c0a      	ldr	r4, [pc, #40]	@ (80028d4 <__libc_init_array+0x44>)
 80028aa:	1b64      	subs	r4, r4, r5
 80028ac:	10a4      	asrs	r4, r4, #2
 80028ae:	42a6      	cmp	r6, r4
 80028b0:	d105      	bne.n	80028be <__libc_init_array+0x2e>
 80028b2:	bd70      	pop	{r4, r5, r6, pc}
 80028b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80028b8:	4798      	blx	r3
 80028ba:	3601      	adds	r6, #1
 80028bc:	e7ee      	b.n	800289c <__libc_init_array+0xc>
 80028be:	f855 3b04 	ldr.w	r3, [r5], #4
 80028c2:	4798      	blx	r3
 80028c4:	3601      	adds	r6, #1
 80028c6:	e7f2      	b.n	80028ae <__libc_init_array+0x1e>
 80028c8:	08002974 	.word	0x08002974
 80028cc:	08002974 	.word	0x08002974
 80028d0:	08002974 	.word	0x08002974
 80028d4:	08002978 	.word	0x08002978

080028d8 <_init>:
 80028d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028da:	bf00      	nop
 80028dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028de:	bc08      	pop	{r3}
 80028e0:	469e      	mov	lr, r3
 80028e2:	4770      	bx	lr

080028e4 <_fini>:
 80028e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028e6:	bf00      	nop
 80028e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028ea:	bc08      	pop	{r3}
 80028ec:	469e      	mov	lr, r3
 80028ee:	4770      	bx	lr
