// Seed: 4218931872
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input wor id_2,
    input tri id_3,
    output wand id_4,
    output supply1 id_5,
    output uwire id_6
);
  wire id_8;
  tri  id_9;
  assign id_6 = 1 - 1;
  assign id_9 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input tri0 id_2,
    input tri id_3,
    input wor id_4,
    input supply1 id_5,
    output uwire id_6,
    input tri1 id_7,
    input uwire id_8,
    input wire id_9,
    input tri id_10,
    input wand id_11
);
  wire id_13;
  assign id_1 = id_9;
  logic [7:0] id_14;
  wire id_15 = id_14[1||1 : 1'b0];
  wire id_16;
  wire id_17;
  rtran (1, 1, 1, id_0, id_4, 1);
  module_0(
      id_0, id_11, id_3, id_5, id_1, id_1, id_6
  );
endmodule
