
*** Running vivado
    with args -log top_wrap.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_wrap.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_wrap.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top top_wrap -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 36628 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1004.883 ; gain = 234.305
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_wrap' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v:3]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:13]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_xlslice_0_3' [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xlslice_0_3/synth/PYNQ_wrap_xlslice_0_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 30 - type: integer 
	Parameter DIN_TO bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (1#1) [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_xlslice_0_3' (2#1) [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xlslice_0_3/synth/PYNQ_wrap_xlslice_0_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_xlslice_0_0' [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xlslice_0_0/synth/PYNQ_wrap_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 16 - type: integer 
	Parameter DIN_TO bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (2#1) [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_xlslice_0_0' (3#1) [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xlslice_0_0/synth/PYNQ_wrap_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_xlslice_0_1' [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xlslice_0_1/synth/PYNQ_wrap_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 17 - type: integer 
	Parameter DIN_TO bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (3#1) [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_xlslice_0_1' (4#1) [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xlslice_0_1/synth/PYNQ_wrap_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_axi_hwicap_0_0' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-38192-DESKTOP-D9F9TPQ/realtime/PYNQ_wrap_axi_hwicap_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_axi_hwicap_0_0' (5#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-38192-DESKTOP-D9F9TPQ/realtime/PYNQ_wrap_axi_hwicap_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_hwicap_0' of module 'PYNQ_wrap_axi_hwicap_0_0' has 22 connections declared, but only 21 given [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:293]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_axi_hwicap_1_0' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-38192-DESKTOP-D9F9TPQ/realtime/PYNQ_wrap_axi_hwicap_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_axi_hwicap_1_0' (6#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-38192-DESKTOP-D9F9TPQ/realtime/PYNQ_wrap_axi_hwicap_1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_hwicap_1' of module 'PYNQ_wrap_axi_hwicap_1_0' has 22 connections declared, but only 21 given [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:315]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_axi_hwicap_2_0' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-38192-DESKTOP-D9F9TPQ/realtime/PYNQ_wrap_axi_hwicap_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_axi_hwicap_2_0' (7#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-38192-DESKTOP-D9F9TPQ/realtime/PYNQ_wrap_axi_hwicap_2_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_hwicap_2' of module 'PYNQ_wrap_axi_hwicap_2_0' has 22 connections declared, but only 21 given [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:337]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_axi_hwicap_3_0' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-38192-DESKTOP-D9F9TPQ/realtime/PYNQ_wrap_axi_hwicap_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_axi_hwicap_3_0' (8#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-38192-DESKTOP-D9F9TPQ/realtime/PYNQ_wrap_axi_hwicap_3_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_hwicap_3' of module 'PYNQ_wrap_axi_hwicap_3_0' has 22 connections declared, but only 21 given [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:359]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_axi_hwicap_4_0' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-38192-DESKTOP-D9F9TPQ/realtime/PYNQ_wrap_axi_hwicap_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_axi_hwicap_4_0' (9#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-38192-DESKTOP-D9F9TPQ/realtime/PYNQ_wrap_axi_hwicap_4_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_hwicap_4' of module 'PYNQ_wrap_axi_hwicap_4_0' has 22 connections declared, but only 21 given [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:381]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_axi_uartlite_0_0' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-38192-DESKTOP-D9F9TPQ/realtime/PYNQ_wrap_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_axi_uartlite_0_0' (10#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-38192-DESKTOP-D9F9TPQ/realtime/PYNQ_wrap_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'PYNQ_wrap_axi_uartlite_0_0' has 22 connections declared, but only 21 given [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:403]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_AddressSelect_0' [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_AddressSelect_0/synth/PYNQ_wrap_AddressSelect_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 36 - type: integer 
	Parameter DIN_TO bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' (10#1) [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_AddressSelect_0' (11#1) [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_AddressSelect_0/synth/PYNQ_wrap_AddressSelect_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_bufferRD_in_0' [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_bufferRD_in_0/synth/PYNQ_wrap_bufferRD_in_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 40 - type: integer 
	Parameter DIN_TO bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' (11#1) [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_bufferRD_in_0' (12#1) [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_bufferRD_in_0/synth/PYNQ_wrap_bufferRD_in_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_bufferRD_in_1' [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_bufferRD_in_1/synth/PYNQ_wrap_bufferRD_in_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 41 - type: integer 
	Parameter DIN_TO bound to: 41 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' (12#1) [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_bufferRD_in_1' (13#1) [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_bufferRD_in_1/synth/PYNQ_wrap_bufferRD_in_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_xlslice_0_2' [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xlslice_0_2/synth/PYNQ_wrap_xlslice_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 25 - type: integer 
	Parameter DIN_TO bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' (13#1) [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_xlslice_0_2' (14#1) [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xlslice_0_2/synth/PYNQ_wrap_xlslice_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_bufferSelect_0' [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_bufferSelect_0/synth/PYNQ_wrap_bufferSelect_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized6' [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 42 - type: integer 
	Parameter DIN_TO bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized6' (14#1) [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_bufferSelect_0' (15#1) [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_bufferSelect_0/synth/PYNQ_wrap_bufferSelect_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_mStart_in_0' [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_mStart_in_0/synth/PYNQ_wrap_mStart_in_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized7' [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 43 - type: integer 
	Parameter DIN_TO bound to: 43 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized7' (15#1) [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_mStart_in_0' (16#1) [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_mStart_in_0/synth/PYNQ_wrap_mStart_in_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_xlslice_0_4' [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xlslice_0_4/synth/PYNQ_wrap_xlslice_0_4.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized8' [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 32 - type: integer 
	Parameter DIN_TO bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized8' (16#1) [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_xlslice_0_4' (17#1) [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xlslice_0_4/synth/PYNQ_wrap_xlslice_0_4.v:57]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_processing_system7_0_0' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-38192-DESKTOP-D9F9TPQ/realtime/PYNQ_wrap_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_processing_system7_0_0' (18#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-38192-DESKTOP-D9F9TPQ/realtime/PYNQ_wrap_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'PYNQ_wrap_processing_system7_0_0' has 107 connections declared, but only 93 given [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:446]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_ps7_0_axi_periph_0' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:711]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_MLCCBX' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:1768]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_MLCCBX' (19#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:1768]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_11C3A5X' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:1900]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_11C3A5X' (20#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:1900]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_AI1VOC' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:2032]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_AI1VOC' (21#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:2032]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1V7LEPW' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:2164]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1V7LEPW' (22#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:2164]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1F24GPB' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:2296]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1F24GPB' (23#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:2296]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_V1S9G7' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:2428]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_V1S9G7' (24#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:2428]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1JUGRAP' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:2560]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_auto_pc_0' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-38192-DESKTOP-D9F9TPQ/realtime/PYNQ_wrap_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_auto_pc_0' (25#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-38192-DESKTOP-D9F9TPQ/realtime/PYNQ_wrap_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1JUGRAP' (26#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:2560]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_xbar_0' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-38192-DESKTOP-D9F9TPQ/realtime/PYNQ_wrap_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_xbar_0' (27#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-38192-DESKTOP-D9F9TPQ/realtime/PYNQ_wrap_xbar_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'xbar' of module 'PYNQ_wrap_xbar_0' has 40 connections declared, but only 38 given [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:1727]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_ps7_0_axi_periph_0' (28#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:711]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_rst_ps7_0_100M_0' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-38192-DESKTOP-D9F9TPQ/realtime/PYNQ_wrap_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_rst_ps7_0_100M_0' (29#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-38192-DESKTOP-D9F9TPQ/realtime/PYNQ_wrap_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'PYNQ_wrap_rst_ps7_0_100M_0' has 10 connections declared, but only 6 given [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:697]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_xlconcat_0_0' [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xlconcat_0_0/synth/PYNQ_wrap_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 8 - type: integer 
	Parameter IN1_WIDTH bound to: 4 - type: integer 
	Parameter IN2_WIDTH bound to: 4 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (30#1) [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_xlconcat_0_0' (31#1) [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xlconcat_0_0/synth/PYNQ_wrap_xlconcat_0_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap' (32#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:13]
WARNING: [Synth 8-7023] instance 'nolabel_line18' of module 'PYNQ_wrap' has 36 connections declared, but only 13 given [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v:18]
INFO: [Synth 8-6157] synthesizing module 'multiplyXBar' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:7]
INFO: [Synth 8-6157] synthesizing module 'dynamicMulti' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/dynamicMulti.v:4]
INFO: [Synth 8-6157] synthesizing module 'ps_Wrap' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/synth/ps_Wrap.v:13]
INFO: [Synth 8-6157] synthesizing module 'ps_Wrap_ParallelBuffer_0_0' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-38192-DESKTOP-D9F9TPQ/realtime/ps_Wrap_ParallelBuffer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ps_Wrap_ParallelBuffer_0_0' (33#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-38192-DESKTOP-D9F9TPQ/realtime/ps_Wrap_ParallelBuffer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ps_Wrap_dataSplit_0_0' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-38192-DESKTOP-D9F9TPQ/realtime/ps_Wrap_dataSplit_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ps_Wrap_dataSplit_0_0' (34#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-38192-DESKTOP-D9F9TPQ/realtime/ps_Wrap_dataSplit_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ps_Wrap' (35#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/synth/ps_Wrap.v:13]
INFO: [Synth 8-6157] synthesizing module 'multiplyCompute' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-38192-DESKTOP-D9F9TPQ/realtime/multiplyCompute_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'multiplyCompute' (36#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-38192-DESKTOP-D9F9TPQ/realtime/multiplyCompute_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dynamicMulti' (37#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/dynamicMulti.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/mux.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mux' (38#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/mux.v:4]
INFO: [Synth 8-6157] synthesizing module 'XBar' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar.v:19]
WARNING: [Synth 8-567] referenced signal 'AddressSave' should be on the sensitivity list [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar.v:50]
WARNING: [Synth 8-6014] Unused sequential element rowCheck_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar.v:72]
WARNING: [Synth 8-6014] Unused sequential element rowSet_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar.v:73]
WARNING: [Synth 8-6014] Unused sequential element selectRow_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar.v:75]
WARNING: [Synth 8-6014] Unused sequential element selectColomn_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar.v:77]
INFO: [Synth 8-6155] done synthesizing module 'XBar' (39#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar.v:19]
INFO: [Synth 8-6155] done synthesizing module 'multiplyXBar' (40#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_wrap' (41#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v:3]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_1JUGRAP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1JUGRAP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_V1S9G7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_V1S9G7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_V1S9G7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_V1S9G7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1F24GPB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1F24GPB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1F24GPB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1F24GPB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1V7LEPW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1V7LEPW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1V7LEPW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1V7LEPW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_AI1VOC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_AI1VOC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_AI1VOC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_AI1VOC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_11C3A5X has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_11C3A5X has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_11C3A5X has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_11C3A5X has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_MLCCBX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_MLCCBX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_MLCCBX has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_MLCCBX has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design PYNQ_wrap_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design PYNQ_wrap_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design PYNQ_wrap_ps7_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design PYNQ_wrap_ps7_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design PYNQ_wrap_ps7_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design PYNQ_wrap_ps7_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design PYNQ_wrap_ps7_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design PYNQ_wrap_ps7_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design PYNQ_wrap_ps7_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design PYNQ_wrap_ps7_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design PYNQ_wrap_ps7_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design PYNQ_wrap_ps7_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design PYNQ_wrap_ps7_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design PYNQ_wrap_ps7_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[63]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[62]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[61]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[60]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[59]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[58]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[57]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[56]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[55]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[54]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[53]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[52]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[51]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[50]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[49]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[48]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[47]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[46]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[45]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[44]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[43]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[42]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[41]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[40]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[39]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[38]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[37]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[36]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[35]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[34]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized8 has unconnected port Din[33]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1085.547 ; gain = 314.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1085.547 ; gain = 314.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1085.547 ; gain = 314.969
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1085.547 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk3[0].m_computeBlock_in/mCompute'
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk3[0].m_computeBlock_in/mCompute'
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk3[1].m_computeBlock_in/mCompute'
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk3[1].m_computeBlock_in/mCompute'
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk3[2].m_computeBlock_in/mCompute'
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk3[2].m_computeBlock_in/mCompute'
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk3[3].m_computeBlock_in/mCompute'
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk3[3].m_computeBlock_in/mCompute'
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk4[0].m_computeBlock_out/mCompute'
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk4[0].m_computeBlock_out/mCompute'
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk4[1].m_computeBlock_out/mCompute'
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk4[1].m_computeBlock_out/mCompute'
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk4[2].m_computeBlock_out/mCompute'
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk4[2].m_computeBlock_out/mCompute'
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk4[3].m_computeBlock_out/mCompute'
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk4[3].m_computeBlock_out/mCompute'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk3[0].m_computeBlock_in/psWrap/ParallelBuffer_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk3[0].m_computeBlock_in/psWrap/ParallelBuffer_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk3[1].m_computeBlock_in/psWrap/ParallelBuffer_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk3[1].m_computeBlock_in/psWrap/ParallelBuffer_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk3[2].m_computeBlock_in/psWrap/ParallelBuffer_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk3[2].m_computeBlock_in/psWrap/ParallelBuffer_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk3[3].m_computeBlock_in/psWrap/ParallelBuffer_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk3[3].m_computeBlock_in/psWrap/ParallelBuffer_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk4[0].m_computeBlock_out/psWrap/ParallelBuffer_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk4[0].m_computeBlock_out/psWrap/ParallelBuffer_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk4[1].m_computeBlock_out/psWrap/ParallelBuffer_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk4[1].m_computeBlock_out/psWrap/ParallelBuffer_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk4[2].m_computeBlock_out/psWrap/ParallelBuffer_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk4[2].m_computeBlock_out/psWrap/ParallelBuffer_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk4[3].m_computeBlock_out/psWrap/ParallelBuffer_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk4[3].m_computeBlock_out/psWrap/ParallelBuffer_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk3[0].m_computeBlock_in/psWrap/dataSplit_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk3[0].m_computeBlock_in/psWrap/dataSplit_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk3[1].m_computeBlock_in/psWrap/dataSplit_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk3[1].m_computeBlock_in/psWrap/dataSplit_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk3[2].m_computeBlock_in/psWrap/dataSplit_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk3[2].m_computeBlock_in/psWrap/dataSplit_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk3[3].m_computeBlock_in/psWrap/dataSplit_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk3[3].m_computeBlock_in/psWrap/dataSplit_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk4[0].m_computeBlock_out/psWrap/dataSplit_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk4[0].m_computeBlock_out/psWrap/dataSplit_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk4[1].m_computeBlock_out/psWrap/dataSplit_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk4[1].m_computeBlock_out/psWrap/dataSplit_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk4[2].m_computeBlock_out/psWrap/dataSplit_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk4[2].m_computeBlock_out/psWrap/dataSplit_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk4[3].m_computeBlock_out/psWrap/dataSplit_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk4[3].m_computeBlock_out/psWrap/dataSplit_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_processing_system7_0_0/PYNQ_wrap_processing_system7_0_0/PYNQ_wrap_processing_system7_0_0_in_context.xdc] for cell 'nolabel_line18/processing_system7_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_processing_system7_0_0/PYNQ_wrap_processing_system7_0_0/PYNQ_wrap_processing_system7_0_0_in_context.xdc] for cell 'nolabel_line18/processing_system7_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_axi_hwicap_0_0/PYNQ_wrap_axi_hwicap_0_0/PYNQ_wrap_axi_hwicap_0_0_in_context.xdc] for cell 'nolabel_line18/axi_hwicap_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_axi_hwicap_0_0/PYNQ_wrap_axi_hwicap_0_0/PYNQ_wrap_axi_hwicap_0_0_in_context.xdc] for cell 'nolabel_line18/axi_hwicap_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xbar_0/PYNQ_wrap_xbar_0/PYNQ_wrap_xbar_0_in_context.xdc] for cell 'nolabel_line18/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xbar_0/PYNQ_wrap_xbar_0/PYNQ_wrap_xbar_0_in_context.xdc] for cell 'nolabel_line18/ps7_0_axi_periph/xbar'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_rst_ps7_0_100M_0/PYNQ_wrap_rst_ps7_0_100M_0/PYNQ_wrap_rst_ps7_0_100M_0_in_context.xdc] for cell 'nolabel_line18/rst_ps7_0_100M'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_rst_ps7_0_100M_0/PYNQ_wrap_rst_ps7_0_100M_0/PYNQ_wrap_rst_ps7_0_100M_0_in_context.xdc] for cell 'nolabel_line18/rst_ps7_0_100M'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_axi_hwicap_1_0/PYNQ_wrap_axi_hwicap_1_0/PYNQ_wrap_axi_hwicap_3_0_in_context.xdc] for cell 'nolabel_line18/axi_hwicap_1'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_axi_hwicap_1_0/PYNQ_wrap_axi_hwicap_1_0/PYNQ_wrap_axi_hwicap_3_0_in_context.xdc] for cell 'nolabel_line18/axi_hwicap_1'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_axi_hwicap_2_0/PYNQ_wrap_axi_hwicap_2_0/PYNQ_wrap_axi_hwicap_3_0_in_context.xdc] for cell 'nolabel_line18/axi_hwicap_2'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_axi_hwicap_2_0/PYNQ_wrap_axi_hwicap_2_0/PYNQ_wrap_axi_hwicap_3_0_in_context.xdc] for cell 'nolabel_line18/axi_hwicap_2'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_axi_hwicap_3_0/PYNQ_wrap_axi_hwicap_3_0/PYNQ_wrap_axi_hwicap_3_0_in_context.xdc] for cell 'nolabel_line18/axi_hwicap_3'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_axi_hwicap_3_0/PYNQ_wrap_axi_hwicap_3_0/PYNQ_wrap_axi_hwicap_3_0_in_context.xdc] for cell 'nolabel_line18/axi_hwicap_3'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_axi_hwicap_4_0/PYNQ_wrap_axi_hwicap_4_0/PYNQ_wrap_axi_hwicap_3_0_in_context.xdc] for cell 'nolabel_line18/axi_hwicap_4'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_axi_hwicap_4_0/PYNQ_wrap_axi_hwicap_4_0/PYNQ_wrap_axi_hwicap_3_0_in_context.xdc] for cell 'nolabel_line18/axi_hwicap_4'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_axi_uartlite_0_0/PYNQ_wrap_axi_uartlite_0_0/PYNQ_wrap_axi_uartlite_0_0_in_context.xdc] for cell 'nolabel_line18/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_axi_uartlite_0_0/PYNQ_wrap_axi_uartlite_0_0/PYNQ_wrap_axi_uartlite_0_0_in_context.xdc] for cell 'nolabel_line18/axi_uartlite_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_auto_pc_0/PYNQ_wrap_auto_pc_0/PYNQ_wrap_auto_pc_0_in_context.xdc] for cell 'nolabel_line18/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_auto_pc_0/PYNQ_wrap_auto_pc_0/PYNQ_wrap_auto_pc_0_in_context.xdc] for cell 'nolabel_line18/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc]
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc]
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Constraints/dXBM.xdc]
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Constraints/dXBM.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Constraints/dXBM.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrap_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrap_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1183.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1183.016 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'nolabel_line18/axi_hwicap_0' at clock pin 's_axi_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'nolabel_line18/axi_hwicap_1' at clock pin 's_axi_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'nolabel_line18/axi_hwicap_2' at clock pin 's_axi_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'nolabel_line18/axi_hwicap_3' at clock pin 's_axi_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'nolabel_line18/axi_hwicap_4' at clock pin 's_axi_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1183.047 ; gain = 412.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1183.047 ; gain = 412.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[0].m_computeBlock_in /mCompute. (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property HD.RECONFIGURABLE = true for mxbar/\genblk3[0].m_computeBlock_in /mCompute. (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[1].m_computeBlock_in /mCompute. (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property HD.RECONFIGURABLE = true for mxbar/\genblk3[1].m_computeBlock_in /mCompute. (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[2].m_computeBlock_in /mCompute. (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property HD.RECONFIGURABLE = true for mxbar/\genblk3[2].m_computeBlock_in /mCompute. (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[3].m_computeBlock_in /mCompute. (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property HD.RECONFIGURABLE = true for mxbar/\genblk3[3].m_computeBlock_in /mCompute. (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[0].m_computeBlock_out /mCompute. (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property HD.RECONFIGURABLE = true for mxbar/\genblk4[0].m_computeBlock_out /mCompute. (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[1].m_computeBlock_out /mCompute. (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property HD.RECONFIGURABLE = true for mxbar/\genblk4[1].m_computeBlock_out /mCompute. (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[2].m_computeBlock_out /mCompute. (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property HD.RECONFIGURABLE = true for mxbar/\genblk4[2].m_computeBlock_out /mCompute. (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[3].m_computeBlock_out /mCompute. (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property HD.RECONFIGURABLE = true for mxbar/\genblk4[3].m_computeBlock_out /mCompute. (constraint file  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[0].m_computeBlock_in /psWrap. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[1].m_computeBlock_in /psWrap. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[2].m_computeBlock_in /psWrap. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[3].m_computeBlock_in /psWrap. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[0].m_computeBlock_out /psWrap. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[1].m_computeBlock_out /psWrap. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[2].m_computeBlock_out /psWrap. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[3].m_computeBlock_out /psWrap. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[0].m_computeBlock_in /psWrap/ParallelBuffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[1].m_computeBlock_in /psWrap/ParallelBuffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[2].m_computeBlock_in /psWrap/ParallelBuffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[3].m_computeBlock_in /psWrap/ParallelBuffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[0].m_computeBlock_out /psWrap/ParallelBuffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[1].m_computeBlock_out /psWrap/ParallelBuffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[2].m_computeBlock_out /psWrap/ParallelBuffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[3].m_computeBlock_out /psWrap/ParallelBuffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[0].m_computeBlock_in /psWrap/dataSplit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[1].m_computeBlock_in /psWrap/dataSplit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[2].m_computeBlock_in /psWrap/dataSplit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[3].m_computeBlock_in /psWrap/dataSplit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[0].m_computeBlock_out /psWrap/dataSplit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[1].m_computeBlock_out /psWrap/dataSplit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[2].m_computeBlock_out /psWrap/dataSplit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[3].m_computeBlock_out /psWrap/dataSplit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/Clk_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/Rst_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/dataIn_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/AddressSelect_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/outputSelect_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/bufferRD_in_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/bufferRD_out_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/bufferSelect_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/mStart_in_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/mStart_out_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/axi_hwicap_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/axi_hwicap_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/axi_hwicap_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/axi_hwicap_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/axi_hwicap_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1183.047 ; gain = 412.469
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[0]' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[1]' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[2]' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[3]' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar.v:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1183.047 ; gain = 412.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      4 Bit        Muxes := 13    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 39    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module XBar 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      4 Bit        Muxes := 13    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 39    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1183.047 ; gain = 412.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1183.047 ; gain = 412.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1183.047 ; gain = 412.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1183.047 ; gain = 412.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin nolabel_line18:uart_rtl_rxd to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1195.145 ; gain = 424.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1195.145 ; gain = 424.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1195.145 ; gain = 424.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1195.145 ; gain = 424.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1195.145 ; gain = 424.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1195.145 ; gain = 424.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |PYNQ_wrap_xbar_0                 |         1|
|2     |PYNQ_wrap_auto_pc_0              |         1|
|3     |PYNQ_wrap_axi_hwicap_0_0         |         1|
|4     |PYNQ_wrap_axi_hwicap_1_0         |         1|
|5     |PYNQ_wrap_axi_hwicap_2_0         |         1|
|6     |PYNQ_wrap_axi_hwicap_3_0         |         1|
|7     |PYNQ_wrap_axi_hwicap_4_0         |         1|
|8     |PYNQ_wrap_axi_uartlite_0_0       |         1|
|9     |PYNQ_wrap_processing_system7_0_0 |         1|
|10    |PYNQ_wrap_rst_ps7_0_100M_0       |         1|
|11    |ps_Wrap_ParallelBuffer_0_0       |         8|
|12    |ps_Wrap_dataSplit_0_0            |         8|
|13    |multiplyCompute                  |         8|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |PYNQ_wrap_auto_pc_0              |     1|
|2     |PYNQ_wrap_axi_hwicap_0_0         |     1|
|3     |PYNQ_wrap_axi_hwicap_1_0         |     1|
|4     |PYNQ_wrap_axi_hwicap_2_0         |     1|
|5     |PYNQ_wrap_axi_hwicap_3_0         |     1|
|6     |PYNQ_wrap_axi_hwicap_4_0         |     1|
|7     |PYNQ_wrap_axi_uartlite_0_0       |     1|
|8     |PYNQ_wrap_processing_system7_0_0 |     1|
|9     |PYNQ_wrap_rst_ps7_0_100M_0       |     1|
|10    |PYNQ_wrap_xbar_0                 |     1|
|11    |multiplyCompute                  |     1|
|12    |multiplyCompute__10              |     1|
|13    |multiplyCompute__11              |     1|
|14    |multiplyCompute__12              |     1|
|15    |multiplyCompute__13              |     1|
|16    |multiplyCompute__14              |     1|
|17    |multiplyCompute__8               |     1|
|18    |multiplyCompute__9               |     1|
|19    |ps_Wrap_ParallelBuffer_0_0       |     1|
|20    |ps_Wrap_ParallelBuffer_0_0__10   |     1|
|21    |ps_Wrap_ParallelBuffer_0_0__11   |     1|
|22    |ps_Wrap_ParallelBuffer_0_0__12   |     1|
|23    |ps_Wrap_ParallelBuffer_0_0__13   |     1|
|24    |ps_Wrap_ParallelBuffer_0_0__14   |     1|
|25    |ps_Wrap_ParallelBuffer_0_0__8    |     1|
|26    |ps_Wrap_ParallelBuffer_0_0__9    |     1|
|27    |ps_Wrap_dataSplit_0_0            |     1|
|28    |ps_Wrap_dataSplit_0_0__10        |     1|
|29    |ps_Wrap_dataSplit_0_0__11        |     1|
|30    |ps_Wrap_dataSplit_0_0__12        |     1|
|31    |ps_Wrap_dataSplit_0_0__13        |     1|
|32    |ps_Wrap_dataSplit_0_0__14        |     1|
|33    |ps_Wrap_dataSplit_0_0__8         |     1|
|34    |ps_Wrap_dataSplit_0_0__9         |     1|
|35    |LUT2                             |     4|
|36    |LUT3                             |    36|
|37    |LUT4                             |     4|
|38    |LUT5                             |     2|
|39    |LUT6                             |    61|
|40    |FDCE                             |    16|
|41    |LDC                              |    32|
+------+---------------------------------+------+

Report Instance Areas: 
+------+------------------------------------+-----------------------------+------+
|      |Instance                            |Module                       |Cells |
+------+------------------------------------+-----------------------------+------+
|1     |top                                 |                             |  2014|
|2     |  nolabel_line18                    |PYNQ_wrap                    |  1515|
|3     |    AddressSelect_RnM               |PYNQ_wrap_xlslice_0_3        |     0|
|4     |    Clk_RnM                         |PYNQ_wrap_xlslice_0_0        |     0|
|5     |    Rst_RnM                         |PYNQ_wrap_xlslice_0_1        |     0|
|6     |    bufferRD_in_RnM                 |PYNQ_wrap_AddressSelect_0    |     0|
|7     |    bufferRD_out_RnM                |PYNQ_wrap_bufferRD_in_0      |     0|
|8     |    bufferSelect_RnM                |PYNQ_wrap_bufferRD_in_1      |     0|
|9     |    dataIn_RnM                      |PYNQ_wrap_xlslice_0_2        |     0|
|10    |    mStart_in_RnM                   |PYNQ_wrap_bufferSelect_0     |     0|
|11    |    mStart_out_RnM                  |PYNQ_wrap_mStart_in_0        |     0|
|12    |    outputSelect_RnM                |PYNQ_wrap_xlslice_0_4        |     0|
|13    |    ps7_0_axi_periph                |PYNQ_wrap_ps7_0_axi_periph_0 |   884|
|14    |      s00_couplers                  |s00_couplers_imp_1JUGRAP     |   177|
|15    |    xlconcat_0                      |PYNQ_wrap_xlconcat_0_0       |     0|
|16    |  mxbar                             |multiplyXBar                 |   499|
|17    |    \genblk3[0].m_computeBlock_in   |dynamicMulti__xdcDup__1      |    43|
|18    |      psWrap                        |ps_Wrap__xdcDup__1           |    26|
|19    |    \genblk3[1].m_computeBlock_in   |dynamicMulti__xdcDup__2      |    43|
|20    |      psWrap                        |ps_Wrap__xdcDup__2           |    26|
|21    |    \genblk3[2].m_computeBlock_in   |dynamicMulti__xdcDup__3      |    43|
|22    |      psWrap                        |ps_Wrap__xdcDup__3           |    26|
|23    |    \genblk3[3].m_computeBlock_in   |dynamicMulti__xdcDup__4      |    43|
|24    |      psWrap                        |ps_Wrap__xdcDup__4           |    26|
|25    |    \genblk4[0].m_computeBlock_out  |dynamicMulti__xdcDup__5      |    43|
|26    |      psWrap                        |ps_Wrap__xdcDup__5           |    26|
|27    |    \genblk4[1].m_computeBlock_out  |dynamicMulti__xdcDup__6      |    43|
|28    |      psWrap                        |ps_Wrap__xdcDup__6           |    26|
|29    |    \genblk4[2].m_computeBlock_out  |dynamicMulti__xdcDup__7      |    43|
|30    |      psWrap                        |ps_Wrap__xdcDup__7           |    26|
|31    |    \genblk4[3].m_computeBlock_out  |dynamicMulti                 |    43|
|32    |      psWrap                        |ps_Wrap                      |    26|
|33    |    outputMux                       |mux                          |     8|
|34    |    xbar                            |XBar                         |   147|
+------+------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1195.145 ; gain = 424.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 631 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1195.145 ; gain = 327.066
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1195.145 ; gain = 424.566
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1207.227 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1209.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LDC => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1209.461 ; gain = 746.266
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1209.461 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/top_wrap.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_wrap_utilization_synth.rpt -pb top_wrap_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul 26 15:42:10 2020...
