# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do Preprocessor_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/user/Desktop/Capstone/RTL-SHA-256/ASCIIConverter/Preprocessor.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:13:46 on Feb 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/user/Desktop/Capstone/RTL-SHA-256/ASCIIConverter/Preprocessor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity Preprocessor
# -- Compiling architecture behavioral of Preprocessor
# End time: 16:13:48 on Feb 15,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
