/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* RX_OEM */
.set RX_OEM__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set RX_OEM__0__MASK, 0x40
.set RX_OEM__0__PC, CYREG_PRT1_PC6
.set RX_OEM__0__PORT, 1
.set RX_OEM__0__SHIFT, 6
.set RX_OEM__AG, CYREG_PRT1_AG
.set RX_OEM__AMUX, CYREG_PRT1_AMUX
.set RX_OEM__BIE, CYREG_PRT1_BIE
.set RX_OEM__BIT_MASK, CYREG_PRT1_BIT_MASK
.set RX_OEM__BYP, CYREG_PRT1_BYP
.set RX_OEM__CTL, CYREG_PRT1_CTL
.set RX_OEM__DM0, CYREG_PRT1_DM0
.set RX_OEM__DM1, CYREG_PRT1_DM1
.set RX_OEM__DM2, CYREG_PRT1_DM2
.set RX_OEM__DR, CYREG_PRT1_DR
.set RX_OEM__INP_DIS, CYREG_PRT1_INP_DIS
.set RX_OEM__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set RX_OEM__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set RX_OEM__LCD_EN, CYREG_PRT1_LCD_EN
.set RX_OEM__MASK, 0x40
.set RX_OEM__PORT, 1
.set RX_OEM__PRT, CYREG_PRT1_PRT
.set RX_OEM__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set RX_OEM__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set RX_OEM__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set RX_OEM__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set RX_OEM__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set RX_OEM__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set RX_OEM__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set RX_OEM__PS, CYREG_PRT1_PS
.set RX_OEM__SHIFT, 6
.set RX_OEM__SLW, CYREG_PRT1_SLW

/* RX_RPI */
.set RX_RPI__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set RX_RPI__0__MASK, 0x10
.set RX_RPI__0__PC, CYREG_IO_PC_PRT15_PC4
.set RX_RPI__0__PORT, 15
.set RX_RPI__0__SHIFT, 4
.set RX_RPI__AG, CYREG_PRT15_AG
.set RX_RPI__AMUX, CYREG_PRT15_AMUX
.set RX_RPI__BIE, CYREG_PRT15_BIE
.set RX_RPI__BIT_MASK, CYREG_PRT15_BIT_MASK
.set RX_RPI__BYP, CYREG_PRT15_BYP
.set RX_RPI__CTL, CYREG_PRT15_CTL
.set RX_RPI__DM0, CYREG_PRT15_DM0
.set RX_RPI__DM1, CYREG_PRT15_DM1
.set RX_RPI__DM2, CYREG_PRT15_DM2
.set RX_RPI__DR, CYREG_PRT15_DR
.set RX_RPI__INP_DIS, CYREG_PRT15_INP_DIS
.set RX_RPI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set RX_RPI__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set RX_RPI__LCD_EN, CYREG_PRT15_LCD_EN
.set RX_RPI__MASK, 0x10
.set RX_RPI__PORT, 15
.set RX_RPI__PRT, CYREG_PRT15_PRT
.set RX_RPI__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set RX_RPI__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set RX_RPI__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set RX_RPI__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set RX_RPI__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set RX_RPI__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set RX_RPI__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set RX_RPI__PS, CYREG_PRT15_PS
.set RX_RPI__SHIFT, 4
.set RX_RPI__SLW, CYREG_PRT15_SLW

/* TX_OEM */
.set TX_OEM__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set TX_OEM__0__MASK, 0x80
.set TX_OEM__0__PC, CYREG_PRT1_PC7
.set TX_OEM__0__PORT, 1
.set TX_OEM__0__SHIFT, 7
.set TX_OEM__AG, CYREG_PRT1_AG
.set TX_OEM__AMUX, CYREG_PRT1_AMUX
.set TX_OEM__BIE, CYREG_PRT1_BIE
.set TX_OEM__BIT_MASK, CYREG_PRT1_BIT_MASK
.set TX_OEM__BYP, CYREG_PRT1_BYP
.set TX_OEM__CTL, CYREG_PRT1_CTL
.set TX_OEM__DM0, CYREG_PRT1_DM0
.set TX_OEM__DM1, CYREG_PRT1_DM1
.set TX_OEM__DM2, CYREG_PRT1_DM2
.set TX_OEM__DR, CYREG_PRT1_DR
.set TX_OEM__INP_DIS, CYREG_PRT1_INP_DIS
.set TX_OEM__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set TX_OEM__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set TX_OEM__LCD_EN, CYREG_PRT1_LCD_EN
.set TX_OEM__MASK, 0x80
.set TX_OEM__PORT, 1
.set TX_OEM__PRT, CYREG_PRT1_PRT
.set TX_OEM__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set TX_OEM__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set TX_OEM__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set TX_OEM__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set TX_OEM__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set TX_OEM__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set TX_OEM__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set TX_OEM__PS, CYREG_PRT1_PS
.set TX_OEM__SHIFT, 7
.set TX_OEM__SLW, CYREG_PRT1_SLW

/* TX_RPI */
.set TX_RPI__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set TX_RPI__0__MASK, 0x20
.set TX_RPI__0__PC, CYREG_IO_PC_PRT15_PC5
.set TX_RPI__0__PORT, 15
.set TX_RPI__0__SHIFT, 5
.set TX_RPI__AG, CYREG_PRT15_AG
.set TX_RPI__AMUX, CYREG_PRT15_AMUX
.set TX_RPI__BIE, CYREG_PRT15_BIE
.set TX_RPI__BIT_MASK, CYREG_PRT15_BIT_MASK
.set TX_RPI__BYP, CYREG_PRT15_BYP
.set TX_RPI__CTL, CYREG_PRT15_CTL
.set TX_RPI__DM0, CYREG_PRT15_DM0
.set TX_RPI__DM1, CYREG_PRT15_DM1
.set TX_RPI__DM2, CYREG_PRT15_DM2
.set TX_RPI__DR, CYREG_PRT15_DR
.set TX_RPI__INP_DIS, CYREG_PRT15_INP_DIS
.set TX_RPI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set TX_RPI__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set TX_RPI__LCD_EN, CYREG_PRT15_LCD_EN
.set TX_RPI__MASK, 0x20
.set TX_RPI__PORT, 15
.set TX_RPI__PRT, CYREG_PRT15_PRT
.set TX_RPI__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set TX_RPI__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set TX_RPI__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set TX_RPI__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set TX_RPI__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set TX_RPI__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set TX_RPI__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set TX_RPI__PS, CYREG_PRT15_PS
.set TX_RPI__SHIFT, 5
.set TX_RPI__SLW, CYREG_PRT15_SLW

/* ADC_CH0 */
.set ADC_CH0__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set ADC_CH0__0__MASK, 0x08
.set ADC_CH0__0__PC, CYREG_IO_PC_PRT15_PC3
.set ADC_CH0__0__PORT, 15
.set ADC_CH0__0__SHIFT, 3
.set ADC_CH0__AG, CYREG_PRT15_AG
.set ADC_CH0__AMUX, CYREG_PRT15_AMUX
.set ADC_CH0__BIE, CYREG_PRT15_BIE
.set ADC_CH0__BIT_MASK, CYREG_PRT15_BIT_MASK
.set ADC_CH0__BYP, CYREG_PRT15_BYP
.set ADC_CH0__CTL, CYREG_PRT15_CTL
.set ADC_CH0__DM0, CYREG_PRT15_DM0
.set ADC_CH0__DM1, CYREG_PRT15_DM1
.set ADC_CH0__DM2, CYREG_PRT15_DM2
.set ADC_CH0__DR, CYREG_PRT15_DR
.set ADC_CH0__INP_DIS, CYREG_PRT15_INP_DIS
.set ADC_CH0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set ADC_CH0__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set ADC_CH0__LCD_EN, CYREG_PRT15_LCD_EN
.set ADC_CH0__MASK, 0x08
.set ADC_CH0__PORT, 15
.set ADC_CH0__PRT, CYREG_PRT15_PRT
.set ADC_CH0__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set ADC_CH0__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set ADC_CH0__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set ADC_CH0__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set ADC_CH0__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set ADC_CH0__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set ADC_CH0__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set ADC_CH0__PS, CYREG_PRT15_PS
.set ADC_CH0__SHIFT, 3
.set ADC_CH0__SLW, CYREG_PRT15_SLW

/* ADC_CH1 */
.set ADC_CH1__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set ADC_CH1__0__MASK, 0x08
.set ADC_CH1__0__PC, CYREG_PRT3_PC3
.set ADC_CH1__0__PORT, 3
.set ADC_CH1__0__SHIFT, 3
.set ADC_CH1__AG, CYREG_PRT3_AG
.set ADC_CH1__AMUX, CYREG_PRT3_AMUX
.set ADC_CH1__BIE, CYREG_PRT3_BIE
.set ADC_CH1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ADC_CH1__BYP, CYREG_PRT3_BYP
.set ADC_CH1__CTL, CYREG_PRT3_CTL
.set ADC_CH1__DM0, CYREG_PRT3_DM0
.set ADC_CH1__DM1, CYREG_PRT3_DM1
.set ADC_CH1__DM2, CYREG_PRT3_DM2
.set ADC_CH1__DR, CYREG_PRT3_DR
.set ADC_CH1__INP_DIS, CYREG_PRT3_INP_DIS
.set ADC_CH1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set ADC_CH1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ADC_CH1__LCD_EN, CYREG_PRT3_LCD_EN
.set ADC_CH1__MASK, 0x08
.set ADC_CH1__PORT, 3
.set ADC_CH1__PRT, CYREG_PRT3_PRT
.set ADC_CH1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ADC_CH1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ADC_CH1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ADC_CH1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ADC_CH1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ADC_CH1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ADC_CH1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ADC_CH1__PS, CYREG_PRT3_PS
.set ADC_CH1__SHIFT, 3
.set ADC_CH1__SLW, CYREG_PRT3_SLW

/* ADC_CH2 */
.set ADC_CH2__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set ADC_CH2__0__MASK, 0x80
.set ADC_CH2__0__PC, CYREG_PRT3_PC7
.set ADC_CH2__0__PORT, 3
.set ADC_CH2__0__SHIFT, 7
.set ADC_CH2__AG, CYREG_PRT3_AG
.set ADC_CH2__AMUX, CYREG_PRT3_AMUX
.set ADC_CH2__BIE, CYREG_PRT3_BIE
.set ADC_CH2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ADC_CH2__BYP, CYREG_PRT3_BYP
.set ADC_CH2__CTL, CYREG_PRT3_CTL
.set ADC_CH2__DM0, CYREG_PRT3_DM0
.set ADC_CH2__DM1, CYREG_PRT3_DM1
.set ADC_CH2__DM2, CYREG_PRT3_DM2
.set ADC_CH2__DR, CYREG_PRT3_DR
.set ADC_CH2__INP_DIS, CYREG_PRT3_INP_DIS
.set ADC_CH2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set ADC_CH2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ADC_CH2__LCD_EN, CYREG_PRT3_LCD_EN
.set ADC_CH2__MASK, 0x80
.set ADC_CH2__PORT, 3
.set ADC_CH2__PRT, CYREG_PRT3_PRT
.set ADC_CH2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ADC_CH2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ADC_CH2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ADC_CH2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ADC_CH2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ADC_CH2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ADC_CH2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ADC_CH2__PS, CYREG_PRT3_PS
.set ADC_CH2__SHIFT, 7
.set ADC_CH2__SLW, CYREG_PRT3_SLW

/* ADC_CH3 */
.set ADC_CH3__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set ADC_CH3__0__MASK, 0x80
.set ADC_CH3__0__PC, CYREG_PRT0_PC7
.set ADC_CH3__0__PORT, 0
.set ADC_CH3__0__SHIFT, 7
.set ADC_CH3__AG, CYREG_PRT0_AG
.set ADC_CH3__AMUX, CYREG_PRT0_AMUX
.set ADC_CH3__BIE, CYREG_PRT0_BIE
.set ADC_CH3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_CH3__BYP, CYREG_PRT0_BYP
.set ADC_CH3__CTL, CYREG_PRT0_CTL
.set ADC_CH3__DM0, CYREG_PRT0_DM0
.set ADC_CH3__DM1, CYREG_PRT0_DM1
.set ADC_CH3__DM2, CYREG_PRT0_DM2
.set ADC_CH3__DR, CYREG_PRT0_DR
.set ADC_CH3__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_CH3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_CH3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_CH3__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_CH3__MASK, 0x80
.set ADC_CH3__PORT, 0
.set ADC_CH3__PRT, CYREG_PRT0_PRT
.set ADC_CH3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_CH3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_CH3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_CH3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_CH3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_CH3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_CH3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_CH3__PS, CYREG_PRT0_PS
.set ADC_CH3__SHIFT, 7
.set ADC_CH3__SLW, CYREG_PRT0_SLW

/* TX_Debug */
.set TX_Debug__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set TX_Debug__0__MASK, 0x80
.set TX_Debug__0__PC, CYREG_PRT12_PC7
.set TX_Debug__0__PORT, 12
.set TX_Debug__0__SHIFT, 7
.set TX_Debug__AG, CYREG_PRT12_AG
.set TX_Debug__BIE, CYREG_PRT12_BIE
.set TX_Debug__BIT_MASK, CYREG_PRT12_BIT_MASK
.set TX_Debug__BYP, CYREG_PRT12_BYP
.set TX_Debug__DM0, CYREG_PRT12_DM0
.set TX_Debug__DM1, CYREG_PRT12_DM1
.set TX_Debug__DM2, CYREG_PRT12_DM2
.set TX_Debug__DR, CYREG_PRT12_DR
.set TX_Debug__INP_DIS, CYREG_PRT12_INP_DIS
.set TX_Debug__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set TX_Debug__MASK, 0x80
.set TX_Debug__PORT, 12
.set TX_Debug__PRT, CYREG_PRT12_PRT
.set TX_Debug__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set TX_Debug__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set TX_Debug__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set TX_Debug__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set TX_Debug__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set TX_Debug__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set TX_Debug__PS, CYREG_PRT12_PS
.set TX_Debug__SHIFT, 7
.set TX_Debug__SIO_CFG, CYREG_PRT12_SIO_CFG
.set TX_Debug__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set TX_Debug__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set TX_Debug__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set TX_Debug__SLW, CYREG_PRT12_SLW

/* UART_OEM */
.set UART_OEM_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_OEM_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set UART_OEM_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set UART_OEM_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set UART_OEM_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set UART_OEM_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set UART_OEM_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set UART_OEM_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set UART_OEM_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set UART_OEM_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_OEM_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB07_CTL
.set UART_OEM_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set UART_OEM_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB07_CTL
.set UART_OEM_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set UART_OEM_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_OEM_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_OEM_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB07_MSK
.set UART_OEM_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_OEM_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set UART_OEM_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB07_MSK
.set UART_OEM_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_OEM_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_OEM_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_OEM_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set UART_OEM_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set UART_OEM_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB07_ST
.set UART_OEM_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set UART_OEM_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set UART_OEM_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set UART_OEM_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set UART_OEM_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_OEM_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set UART_OEM_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set UART_OEM_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set UART_OEM_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB11_A0
.set UART_OEM_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB11_A1
.set UART_OEM_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set UART_OEM_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB11_D0
.set UART_OEM_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB11_D1
.set UART_OEM_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_OEM_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set UART_OEM_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB11_F0
.set UART_OEM_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB11_F1
.set UART_OEM_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_OEM_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_OEM_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_OEM_BUART_sRX_RxSts__3__POS, 3
.set UART_OEM_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_OEM_BUART_sRX_RxSts__4__POS, 4
.set UART_OEM_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_OEM_BUART_sRX_RxSts__5__POS, 5
.set UART_OEM_BUART_sRX_RxSts__MASK, 0x38
.set UART_OEM_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_OEM_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_OEM_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB09_ST
.set UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB04_A0
.set UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB04_A1
.set UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB04_D0
.set UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB04_D1
.set UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB04_F0
.set UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB04_F1
.set UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_OEM_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set UART_OEM_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set UART_OEM_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set UART_OEM_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set UART_OEM_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_OEM_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set UART_OEM_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set UART_OEM_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set UART_OEM_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB07_A0
.set UART_OEM_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB07_A1
.set UART_OEM_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set UART_OEM_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB07_D0
.set UART_OEM_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB07_D1
.set UART_OEM_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_OEM_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set UART_OEM_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB07_F0
.set UART_OEM_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB07_F1
.set UART_OEM_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_OEM_BUART_sTX_TxSts__0__POS, 0
.set UART_OEM_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_OEM_BUART_sTX_TxSts__1__POS, 1
.set UART_OEM_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_OEM_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set UART_OEM_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_OEM_BUART_sTX_TxSts__2__POS, 2
.set UART_OEM_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_OEM_BUART_sTX_TxSts__3__POS, 3
.set UART_OEM_BUART_sTX_TxSts__MASK, 0x0F
.set UART_OEM_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB07_MSK
.set UART_OEM_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_OEM_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB07_ST
.set UART_OEM_IntClock__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set UART_OEM_IntClock__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set UART_OEM_IntClock__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set UART_OEM_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_OEM_IntClock__INDEX, 0x05
.set UART_OEM_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_OEM_IntClock__PM_ACT_MSK, 0x20
.set UART_OEM_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_OEM_IntClock__PM_STBY_MSK, 0x20

/* UART_RPI */
.set UART_RPI_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_RPI_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set UART_RPI_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set UART_RPI_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set UART_RPI_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set UART_RPI_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set UART_RPI_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set UART_RPI_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set UART_RPI_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set UART_RPI_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_RPI_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB14_CTL
.set UART_RPI_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set UART_RPI_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB14_CTL
.set UART_RPI_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set UART_RPI_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_RPI_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_RPI_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB14_MSK
.set UART_RPI_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_RPI_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set UART_RPI_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB14_MSK
.set UART_RPI_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_RPI_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_RPI_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_RPI_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB14_ST_CTL
.set UART_RPI_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB14_ST_CTL
.set UART_RPI_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB14_ST
.set UART_RPI_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set UART_RPI_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set UART_RPI_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set UART_RPI_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set UART_RPI_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_RPI_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set UART_RPI_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set UART_RPI_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set UART_RPI_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB14_A0
.set UART_RPI_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB14_A1
.set UART_RPI_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set UART_RPI_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB14_D0
.set UART_RPI_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB14_D1
.set UART_RPI_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_RPI_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set UART_RPI_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB14_F0
.set UART_RPI_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB14_F1
.set UART_RPI_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_RPI_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_RPI_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_RPI_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set UART_RPI_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_RPI_BUART_sRX_RxSts__3__POS, 3
.set UART_RPI_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_RPI_BUART_sRX_RxSts__4__POS, 4
.set UART_RPI_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_RPI_BUART_sRX_RxSts__5__POS, 5
.set UART_RPI_BUART_sRX_RxSts__MASK, 0x38
.set UART_RPI_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB13_MSK
.set UART_RPI_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_RPI_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB13_ST
.set UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB09_A0
.set UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB09_A1
.set UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB09_D0
.set UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB09_D1
.set UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB09_F0
.set UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB09_F1
.set UART_RPI_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set UART_RPI_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set UART_RPI_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set UART_RPI_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set UART_RPI_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_RPI_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set UART_RPI_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set UART_RPI_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set UART_RPI_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB10_A0
.set UART_RPI_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB10_A1
.set UART_RPI_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set UART_RPI_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB10_D0
.set UART_RPI_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB10_D1
.set UART_RPI_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_RPI_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set UART_RPI_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB10_F0
.set UART_RPI_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB10_F1
.set UART_RPI_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_RPI_BUART_sTX_TxSts__0__POS, 0
.set UART_RPI_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_RPI_BUART_sTX_TxSts__1__POS, 1
.set UART_RPI_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_RPI_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set UART_RPI_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_RPI_BUART_sTX_TxSts__2__POS, 2
.set UART_RPI_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_RPI_BUART_sTX_TxSts__3__POS, 3
.set UART_RPI_BUART_sTX_TxSts__MASK, 0x0F
.set UART_RPI_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB09_MSK
.set UART_RPI_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_RPI_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB09_ST
.set UART_RPI_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_RPI_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_RPI_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_RPI_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_RPI_IntClock__INDEX, 0x02
.set UART_RPI_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_RPI_IntClock__PM_ACT_MSK, 0x04
.set UART_RPI_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_RPI_IntClock__PM_STBY_MSK, 0x04

/* USER_LED */
.set USER_LED__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set USER_LED__0__MASK, 0x02
.set USER_LED__0__PC, CYREG_PRT2_PC1
.set USER_LED__0__PORT, 2
.set USER_LED__0__SHIFT, 1
.set USER_LED__AG, CYREG_PRT2_AG
.set USER_LED__AMUX, CYREG_PRT2_AMUX
.set USER_LED__BIE, CYREG_PRT2_BIE
.set USER_LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set USER_LED__BYP, CYREG_PRT2_BYP
.set USER_LED__CTL, CYREG_PRT2_CTL
.set USER_LED__DM0, CYREG_PRT2_DM0
.set USER_LED__DM1, CYREG_PRT2_DM1
.set USER_LED__DM2, CYREG_PRT2_DM2
.set USER_LED__DR, CYREG_PRT2_DR
.set USER_LED__INP_DIS, CYREG_PRT2_INP_DIS
.set USER_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set USER_LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set USER_LED__LCD_EN, CYREG_PRT2_LCD_EN
.set USER_LED__MASK, 0x02
.set USER_LED__PORT, 2
.set USER_LED__PRT, CYREG_PRT2_PRT
.set USER_LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set USER_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set USER_LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set USER_LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set USER_LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set USER_LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set USER_LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set USER_LED__PS, CYREG_PRT2_PS
.set USER_LED__SHIFT, 1
.set USER_LED__SLW, CYREG_PRT2_SLW

/* ADC_TS410 */
.set ADC_TS410_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set ADC_TS410_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set ADC_TS410_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set ADC_TS410_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set ADC_TS410_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set ADC_TS410_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set ADC_TS410_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set ADC_TS410_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set ADC_TS410_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set ADC_TS410_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set ADC_TS410_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B0_UDB08_CTL
.set ADC_TS410_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set ADC_TS410_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B0_UDB08_CTL
.set ADC_TS410_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set ADC_TS410_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ADC_TS410_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ADC_TS410_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B0_UDB08_MSK
.set ADC_TS410_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set ADC_TS410_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set ADC_TS410_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B0_UDB08_MSK
.set ADC_TS410_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ADC_TS410_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ADC_TS410_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set ADC_TS410_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set ADC_TS410_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set ADC_TS410_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B0_UDB08_ST
.set ADC_TS410_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set ADC_TS410_bSAR_SEQ_CtrlReg__0__POS, 0
.set ADC_TS410_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set ADC_TS410_bSAR_SEQ_CtrlReg__1__POS, 1
.set ADC_TS410_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set ADC_TS410_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set ADC_TS410_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set ADC_TS410_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set ADC_TS410_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set ADC_TS410_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set ADC_TS410_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set ADC_TS410_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set ADC_TS410_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set ADC_TS410_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set ADC_TS410_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set ADC_TS410_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set ADC_TS410_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B0_UDB04_CTL
.set ADC_TS410_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set ADC_TS410_bSAR_SEQ_CtrlReg__MASK, 0x03
.set ADC_TS410_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ADC_TS410_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ADC_TS410_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set ADC_TS410_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set ADC_TS410_bSAR_SEQ_EOCSts__0__POS, 0
.set ADC_TS410_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set ADC_TS410_bSAR_SEQ_EOCSts__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set ADC_TS410_bSAR_SEQ_EOCSts__MASK, 0x01
.set ADC_TS410_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B0_UDB05_MSK
.set ADC_TS410_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set ADC_TS410_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B0_UDB05_ST
.set ADC_TS410_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_TS410_FinalBuf__DRQ_NUMBER, 0
.set ADC_TS410_FinalBuf__NUMBEROF_TDS, 0
.set ADC_TS410_FinalBuf__PRIORITY, 2
.set ADC_TS410_FinalBuf__TERMIN_EN, 0
.set ADC_TS410_FinalBuf__TERMIN_SEL, 0
.set ADC_TS410_FinalBuf__TERMOUT0_EN, 1
.set ADC_TS410_FinalBuf__TERMOUT0_SEL, 0
.set ADC_TS410_FinalBuf__TERMOUT1_EN, 0
.set ADC_TS410_FinalBuf__TERMOUT1_SEL, 0
.set ADC_TS410_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set ADC_TS410_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set ADC_TS410_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set ADC_TS410_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set ADC_TS410_IntClock__INDEX, 0x03
.set ADC_TS410_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_TS410_IntClock__PM_ACT_MSK, 0x08
.set ADC_TS410_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_TS410_IntClock__PM_STBY_MSK, 0x08
.set ADC_TS410_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_TS410_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_TS410_IRQ__INTC_MASK, 0x01
.set ADC_TS410_IRQ__INTC_NUMBER, 0
.set ADC_TS410_IRQ__INTC_PRIOR_NUM, 7
.set ADC_TS410_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_TS410_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_TS410_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_TS410_SAR_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_TS410_SAR_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_TS410_SAR_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_TS410_SAR_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_TS410_SAR_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_TS410_SAR_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_TS410_SAR_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_TS410_SAR_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_TS410_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_TS410_SAR_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_TS410_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_TS410_SAR_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_TS410_SAR_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_TS410_SAR_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_TS410_SAR_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_TS410_SAR_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_TS410_SAR_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_TS410_SAR_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_TS410_SAR_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_TS410_SAR_ADC_SAR__WRK1, CYREG_SAR0_WRK1
.set ADC_TS410_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_TS410_TempBuf__DRQ_NUMBER, 1
.set ADC_TS410_TempBuf__NUMBEROF_TDS, 0
.set ADC_TS410_TempBuf__PRIORITY, 2
.set ADC_TS410_TempBuf__TERMIN_EN, 0
.set ADC_TS410_TempBuf__TERMIN_SEL, 0
.set ADC_TS410_TempBuf__TERMOUT0_EN, 1
.set ADC_TS410_TempBuf__TERMOUT0_SEL, 1
.set ADC_TS410_TempBuf__TERMOUT1_EN, 0
.set ADC_TS410_TempBuf__TERMOUT1_SEL, 0

/* Clock_ISR */
.set Clock_ISR__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_ISR__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_ISR__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_ISR__CFG2_SRC_SEL_MASK, 0x07
.set Clock_ISR__INDEX, 0x04
.set Clock_ISR__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_ISR__PM_ACT_MSK, 0x10
.set Clock_ISR__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_ISR__PM_STBY_MSK, 0x10

/* Timer_ISR */
.set Timer_ISR_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer_ISR_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer_ISR_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer_ISR_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer_ISR_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer_ISR_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer_ISR_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer_ISR_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer_ISR_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer_ISR_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_ISR_TimerHW__PM_ACT_MSK, 0x01
.set Timer_ISR_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_ISR_TimerHW__PM_STBY_MSK, 0x01
.set Timer_ISR_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer_ISR_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer_ISR_TimerHW__SR0, CYREG_TMR0_SR0

/* ADC_DelSig */
.set ADC_DelSig_DEC__COHER, CYREG_DEC_COHER
.set ADC_DelSig_DEC__CR, CYREG_DEC_CR
.set ADC_DelSig_DEC__DR1, CYREG_DEC_DR1
.set ADC_DelSig_DEC__DR2, CYREG_DEC_DR2
.set ADC_DelSig_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DelSig_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DelSig_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DelSig_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DelSig_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DelSig_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DelSig_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DelSig_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DelSig_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DelSig_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DelSig_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DelSig_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DelSig_DEC__PM_ACT_MSK, 0x01
.set ADC_DelSig_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DelSig_DEC__PM_STBY_MSK, 0x01
.set ADC_DelSig_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DelSig_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DelSig_DEC__SR, CYREG_DEC_SR
.set ADC_DelSig_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DelSig_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DelSig_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DelSig_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DelSig_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DelSig_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DelSig_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DelSig_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8
.set ADC_DelSig_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DelSig_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DelSig_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DelSig_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DelSig_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DelSig_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DelSig_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DelSig_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DelSig_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DelSig_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DelSig_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DelSig_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DelSig_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DelSig_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DelSig_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DelSig_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DelSig_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DelSig_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DelSig_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DelSig_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DelSig_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DelSig_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DelSig_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DelSig_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DelSig_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DelSig_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DelSig_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DelSig_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DelSig_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DelSig_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DelSig_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DelSig_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DelSig_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DelSig_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DelSig_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DelSig_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DelSig_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DelSig_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DelSig_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DelSig_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DelSig_DSM__TST1, CYREG_DSM0_TST1
.set ADC_DelSig_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_DelSig_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_DelSig_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_DelSig_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_Ext_CP_Clk__INDEX, 0x00
.set ADC_DelSig_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_DelSig_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_DelSig_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_DelSig_Ext_CP_Clk__PM_STBY_MSK, 0x01
.set ADC_DelSig_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_DelSig_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_DelSig_IRQ__INTC_MASK, 0x20000000
.set ADC_DelSig_IRQ__INTC_NUMBER, 29
.set ADC_DelSig_IRQ__INTC_PRIOR_NUM, 7
.set ADC_DelSig_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_DelSig_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_DelSig_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_DelSig_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_DelSig_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_DelSig_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_DelSig_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_DelSig_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_DelSig_theACLK__INDEX, 0x00
.set ADC_DelSig_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_DelSig_theACLK__PM_ACT_MSK, 0x01
.set ADC_DelSig_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_DelSig_theACLK__PM_STBY_MSK, 0x01

/* UART_Debug */
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB05_A0
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB05_A1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB05_D0
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB05_D1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB05_F0
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB05_F1
.set UART_Debug_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set UART_Debug_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set UART_Debug_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set UART_Debug_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set UART_Debug_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_Debug_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set UART_Debug_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set UART_Debug_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set UART_Debug_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB12_A0
.set UART_Debug_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB12_A1
.set UART_Debug_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set UART_Debug_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB12_D0
.set UART_Debug_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB12_D1
.set UART_Debug_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_Debug_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set UART_Debug_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB12_F0
.set UART_Debug_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB12_F1
.set UART_Debug_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_Debug_BUART_sTX_TxSts__0__POS, 0
.set UART_Debug_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_Debug_BUART_sTX_TxSts__1__POS, 1
.set UART_Debug_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_Debug_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set UART_Debug_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_Debug_BUART_sTX_TxSts__2__POS, 2
.set UART_Debug_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_Debug_BUART_sTX_TxSts__3__POS, 3
.set UART_Debug_BUART_sTX_TxSts__MASK, 0x0F
.set UART_Debug_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB02_MSK
.set UART_Debug_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_Debug_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB02_ST
.set UART_Debug_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_Debug_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_Debug_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_Debug_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_Debug_IntClock__INDEX, 0x01
.set UART_Debug_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_Debug_IntClock__PM_ACT_MSK, 0x02
.set UART_Debug_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_Debug_IntClock__PM_STBY_MSK, 0x02

/* Timer_Interrupt */
.set Timer_Interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Timer_Interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Timer_Interrupt__INTC_MASK, 0x20000
.set Timer_Interrupt__INTC_NUMBER, 17
.set Timer_Interrupt__INTC_PRIOR_NUM, 7
.set Timer_Interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set Timer_Interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Timer_Interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pressure_After_Neg */
.set Pressure_After_Neg__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Pressure_After_Neg__0__MASK, 0x20
.set Pressure_After_Neg__0__PC, CYREG_PRT0_PC5
.set Pressure_After_Neg__0__PORT, 0
.set Pressure_After_Neg__0__SHIFT, 5
.set Pressure_After_Neg__AG, CYREG_PRT0_AG
.set Pressure_After_Neg__AMUX, CYREG_PRT0_AMUX
.set Pressure_After_Neg__BIE, CYREG_PRT0_BIE
.set Pressure_After_Neg__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pressure_After_Neg__BYP, CYREG_PRT0_BYP
.set Pressure_After_Neg__CTL, CYREG_PRT0_CTL
.set Pressure_After_Neg__DM0, CYREG_PRT0_DM0
.set Pressure_After_Neg__DM1, CYREG_PRT0_DM1
.set Pressure_After_Neg__DM2, CYREG_PRT0_DM2
.set Pressure_After_Neg__DR, CYREG_PRT0_DR
.set Pressure_After_Neg__INP_DIS, CYREG_PRT0_INP_DIS
.set Pressure_After_Neg__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pressure_After_Neg__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pressure_After_Neg__LCD_EN, CYREG_PRT0_LCD_EN
.set Pressure_After_Neg__MASK, 0x20
.set Pressure_After_Neg__PORT, 0
.set Pressure_After_Neg__PRT, CYREG_PRT0_PRT
.set Pressure_After_Neg__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pressure_After_Neg__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pressure_After_Neg__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pressure_After_Neg__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pressure_After_Neg__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pressure_After_Neg__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pressure_After_Neg__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pressure_After_Neg__PS, CYREG_PRT0_PS
.set Pressure_After_Neg__SHIFT, 5
.set Pressure_After_Neg__SLW, CYREG_PRT0_SLW

/* Pressure_After_Pos */
.set Pressure_After_Pos__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set Pressure_After_Pos__0__MASK, 0x10
.set Pressure_After_Pos__0__PC, CYREG_PRT0_PC4
.set Pressure_After_Pos__0__PORT, 0
.set Pressure_After_Pos__0__SHIFT, 4
.set Pressure_After_Pos__AG, CYREG_PRT0_AG
.set Pressure_After_Pos__AMUX, CYREG_PRT0_AMUX
.set Pressure_After_Pos__BIE, CYREG_PRT0_BIE
.set Pressure_After_Pos__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pressure_After_Pos__BYP, CYREG_PRT0_BYP
.set Pressure_After_Pos__CTL, CYREG_PRT0_CTL
.set Pressure_After_Pos__DM0, CYREG_PRT0_DM0
.set Pressure_After_Pos__DM1, CYREG_PRT0_DM1
.set Pressure_After_Pos__DM2, CYREG_PRT0_DM2
.set Pressure_After_Pos__DR, CYREG_PRT0_DR
.set Pressure_After_Pos__INP_DIS, CYREG_PRT0_INP_DIS
.set Pressure_After_Pos__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pressure_After_Pos__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pressure_After_Pos__LCD_EN, CYREG_PRT0_LCD_EN
.set Pressure_After_Pos__MASK, 0x10
.set Pressure_After_Pos__PORT, 0
.set Pressure_After_Pos__PRT, CYREG_PRT0_PRT
.set Pressure_After_Pos__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pressure_After_Pos__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pressure_After_Pos__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pressure_After_Pos__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pressure_After_Pos__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pressure_After_Pos__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pressure_After_Pos__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pressure_After_Pos__PS, CYREG_PRT0_PS
.set Pressure_After_Pos__SHIFT, 4
.set Pressure_After_Pos__SLW, CYREG_PRT0_SLW

/* Pressure_Before_Neg */
.set Pressure_Before_Neg__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Pressure_Before_Neg__0__MASK, 0x10
.set Pressure_Before_Neg__0__PC, CYREG_PRT3_PC4
.set Pressure_Before_Neg__0__PORT, 3
.set Pressure_Before_Neg__0__SHIFT, 4
.set Pressure_Before_Neg__AG, CYREG_PRT3_AG
.set Pressure_Before_Neg__AMUX, CYREG_PRT3_AMUX
.set Pressure_Before_Neg__BIE, CYREG_PRT3_BIE
.set Pressure_Before_Neg__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pressure_Before_Neg__BYP, CYREG_PRT3_BYP
.set Pressure_Before_Neg__CTL, CYREG_PRT3_CTL
.set Pressure_Before_Neg__DM0, CYREG_PRT3_DM0
.set Pressure_Before_Neg__DM1, CYREG_PRT3_DM1
.set Pressure_Before_Neg__DM2, CYREG_PRT3_DM2
.set Pressure_Before_Neg__DR, CYREG_PRT3_DR
.set Pressure_Before_Neg__INP_DIS, CYREG_PRT3_INP_DIS
.set Pressure_Before_Neg__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pressure_Before_Neg__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pressure_Before_Neg__LCD_EN, CYREG_PRT3_LCD_EN
.set Pressure_Before_Neg__MASK, 0x10
.set Pressure_Before_Neg__PORT, 3
.set Pressure_Before_Neg__PRT, CYREG_PRT3_PRT
.set Pressure_Before_Neg__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pressure_Before_Neg__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pressure_Before_Neg__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pressure_Before_Neg__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pressure_Before_Neg__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pressure_Before_Neg__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pressure_Before_Neg__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pressure_Before_Neg__PS, CYREG_PRT3_PS
.set Pressure_Before_Neg__SHIFT, 4
.set Pressure_Before_Neg__SLW, CYREG_PRT3_SLW

/* Pressure_Before_Pos */
.set Pressure_Before_Pos__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Pressure_Before_Pos__0__MASK, 0x20
.set Pressure_Before_Pos__0__PC, CYREG_PRT3_PC5
.set Pressure_Before_Pos__0__PORT, 3
.set Pressure_Before_Pos__0__SHIFT, 5
.set Pressure_Before_Pos__AG, CYREG_PRT3_AG
.set Pressure_Before_Pos__AMUX, CYREG_PRT3_AMUX
.set Pressure_Before_Pos__BIE, CYREG_PRT3_BIE
.set Pressure_Before_Pos__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pressure_Before_Pos__BYP, CYREG_PRT3_BYP
.set Pressure_Before_Pos__CTL, CYREG_PRT3_CTL
.set Pressure_Before_Pos__DM0, CYREG_PRT3_DM0
.set Pressure_Before_Pos__DM1, CYREG_PRT3_DM1
.set Pressure_Before_Pos__DM2, CYREG_PRT3_DM2
.set Pressure_Before_Pos__DR, CYREG_PRT3_DR
.set Pressure_Before_Pos__INP_DIS, CYREG_PRT3_INP_DIS
.set Pressure_Before_Pos__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pressure_Before_Pos__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pressure_Before_Pos__LCD_EN, CYREG_PRT3_LCD_EN
.set Pressure_Before_Pos__MASK, 0x20
.set Pressure_Before_Pos__PORT, 3
.set Pressure_Before_Pos__PRT, CYREG_PRT3_PRT
.set Pressure_Before_Pos__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pressure_Before_Pos__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pressure_Before_Pos__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pressure_Before_Pos__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pressure_Before_Pos__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pressure_Before_Pos__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pressure_Before_Pos__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pressure_Before_Pos__PS, CYREG_PRT3_PS
.set Pressure_Before_Pos__SHIFT, 5
.set Pressure_Before_Pos__SLW, CYREG_PRT3_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000001
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
