/*
 * ionic_datapath.c — ionic RDMA data-path emulation
 *
 * Handles the data plane for the ionic RDMA emulator:
 *
 *   1. Doorbell writes from the guest (BAR2) trigger WQE processing.  The
 *      doorbell encodes qtype (BAR2 page offset), qid, ring (0 = work,
 *      1/2 = arm CQ) and p_index.
 *
 *   2. WQE processing: read ionic_v1_wqe entries from the guest SQ, match them
 *      against the destination QP's posted RQ WQEs, copy the payload directly
 *      between guest pages, and post ionic_v1_cqe completions to both CQs.
 *
 *   3. CQ notification: when a CQ is armed, raise an EQE on its EQ so the
 *      driver's interrupt handler polls it.
 *
 * SGEs name memory by (lkey, va, len) in the *client's* address space, so
 * every access goes through the MR table registered by CREATE_MR.  The
 * reserved lkey 0 (IONIC_DMA_LKEY) means the va is already a bus address.
 *
 * Wire formats: ionic_fw.h (ionic_v1_wqe, ionic_v1_cqe, ionic_sge).
 *
 * Copyright (C) Advanced Micro Devices, Inc.
 * SPDX-License-Identifier: GPL-2.0-or-later
 */

#include <stdint.h>
#include <inttypes.h>
#include <stdbool.h>
#include <string.h>
#include <stdlib.h>
#include <stdio.h>
#include <errno.h>
#include <limits.h>
#include <syslog.h>
#include <endian.h>
#include <pthread.h>
#include <time.h>
#include <sys/mman.h>

#include <vfio-user/libvfio-user.h>

#include "ionic_datapath.h"
#include "ionic_eth_emu.h"
#include "nvmeof_cm.h"
#include "nvmeof_target.h"
#include "rocm_ernic_compat.h"
#include "s3_tcp.h"
#include "s3_target.h"
#ifdef ERNIC_HAVE_UET
#include "uet_ernic_abi.h"
#include "uet_svc.h"
#endif

/* -------------------------------------------------------------------------
 * ionic_fw.h wire format constants (keep in sync with pinned kernel ref)
 * -------------------------------------------------------------------------
 */

/* enum ionic_v1_op */
#define IONIC_V1_OP_SEND           0
#define IONIC_V1_OP_SEND_INV       1
#define IONIC_V1_OP_SEND_IMM       2
#define IONIC_V1_OP_RDMA_READ      3
#define IONIC_V1_OP_RDMA_WRITE     4
#define IONIC_V1_OP_RDMA_WRITE_IMM 5
#define IONIC_V1_OP_ATOMIC_CS      6
#define IONIC_V1_OP_ATOMIC_FA      7
#define IONIC_V1_OP_REG_MR         8
#define IONIC_V1_OP_LOCAL_INV      9

/*
 * The per-QP wqes_by_opcode histogram is indexed by PVRDMA_WR_*, whose
 * numbering is a different permutation of the same operations than
 * enum ionic_v1_op above, so the two spaces need an explicit translation.
 * Every ionic opcode has exactly one PVRDMA counterpart; the reverse does
 * not hold (LSO and the indices above SEND_WITH_INV are unreachable here).
 */
static unsigned int ionic_op_to_pvrdma_wr(uint8_t op)
{
    static const uint8_t map[] = {
        [IONIC_V1_OP_SEND] = 2,           /* PVRDMA_WR_SEND */
        [IONIC_V1_OP_SEND_INV] = 8,       /* PVRDMA_WR_SEND_WITH_INV */
        [IONIC_V1_OP_SEND_IMM] = 3,       /* PVRDMA_WR_SEND_WITH_IMM */
        [IONIC_V1_OP_RDMA_READ] = 4,      /* PVRDMA_WR_RDMA_READ */
        [IONIC_V1_OP_RDMA_WRITE] = 0,     /* PVRDMA_WR_RDMA_WRITE */
        [IONIC_V1_OP_RDMA_WRITE_IMM] = 1, /* PVRDMA_WR_RDMA_WRITE_WITH_IMM */
        [IONIC_V1_OP_ATOMIC_CS] = 5,      /* PVRDMA_WR_ATOMIC_CMP_AND_SWP */
        [IONIC_V1_OP_ATOMIC_FA] = 6,      /* PVRDMA_WR_ATOMIC_FETCH_AND_ADD */
        [IONIC_V1_OP_REG_MR] = 11,        /* PVRDMA_WR_FAST_REG_MR */
        [IONIC_V1_OP_LOCAL_INV] = 10,     /* PVRDMA_WR_LOCAL_INV */
    };

    /* Out of range counts toward the QP total but no histogram bucket. */
    return op < sizeof(map) / sizeof(map[0]) ? map[op] : UINT_MAX;
}

/* enum ionic_v1_flag (be16 at WQE byte 10) */
#define IONIC_V1_FLAG_INL 0x0004u
#define IONIC_V1_FLAG_SIG 0x0008u

/*
 * struct ionic_v1_wqe:
 *   [0:7]   u64  wqe_id (native endian: SQ producer index / RQ meta index)
 *   [8]     u8   op
 *   [9]     u8   num_sge_key
 *   [10:11] be16 flags
 *   [12:15] be32 imm_data_key  (recv: total posted length)
 *   send common body:
 *     [16:19] be32 ah_id
 *     [20:23] be32 dest_qpn
 *     [24:27] be32 dest_qkey
 *     [28:31] be32 length
 *   recv body: [16:31] reserved
 *   [32...] payload: struct ionic_sge { be64 va; be32 len; be32 lkey; }
 */
#define WQE_PLD_OFF      32
#define WQE_SEND_LEN_OFF 28

/* struct ionic_v1_common_bdy.rdma overlays the send body: two be32 halves of
 * the remote va at 16/20, then the remote rkey, then the shared length. */
#define WQE_RDMA_VA_HI_OFF 16
#define WQE_RDMA_VA_LO_OFF 20
#define WQE_RDMA_RKEY_OFF  24

/* struct ionic_v1_atomic_bdy shares the first three fields with the rdma body
 * and then carries its operands and a single fixed 8-byte result SGE. */
/* ionic_v1_reg_mr_bdy, after the 16-byte base header: be64 va, be64 length,
 * be64 offset, be64 dma_addr, be32 map_count, be16 flags, u8 dir_size_log2,
 * u8 page_size_log2. */
#define WQE_REG_MR_VA_OFF         16
#define WQE_REG_MR_LENGTH_OFF     24
#define WQE_REG_MR_DMA_ADDR_OFF   40
#define WQE_REG_MR_MAP_COUNT_OFF  48
#define WQE_REG_MR_PAGE_SZ_L2_OFF 55
#define WQE_REG_MR_MIN_SZ         56

#define WQE_ATOMIC_SWAP_ADD_OFF 28
#define WQE_ATOMIC_COMPARE_OFF  36
#define WQE_ATOMIC_SGE_OFF      48

/* struct ionic_v1_cqe (32 bytes) */
#define CQE_SIZE          32
#define CQE_COLOR_BIT     0x01u
#define CQE_ERROR_BIT     0x02u
#define CQE_TYPE_RECV     (1u << 5)
#define CQE_TYPE_SEND_MSN (2u << 5)
#define CQE_TYPE_SEND_NPG (3u << 5)

/* enum ionic_v1_cqe_src_qpn_bits */
#define CQE_RECV_OP_SHIFT    24
#define CQE_RECV_OP_SEND     0
#define CQE_RECV_OP_SEND_INV 1
#define CQE_RECV_OP_SEND_IMM 2
#define CQE_RECV_OP_RDMA_IMM 3
#define CQE_RECV_IS_IPV4     (1u << (7 + CQE_RECV_OP_SHIFT))

/*
 * enum ionic_status from the guest driver's ionic_fw.h, which runs these
 * through ionic_to_ib_status() to reach an ib_wc_status.  LOCAL_LEN_ERR is a
 * receive buffer too small for the inbound message; LOCAL_PROT_ERR is an SGE
 * that does not lie inside the MR its own key names.
 */
#define IONIC_STS_OK                 0
#define IONIC_STS_LOCAL_LEN_ERR      1
#define IONIC_STS_LOCAL_QP_OPER_ERR  2
#define IONIC_STS_LOCAL_PROT_ERR     3
#define IONIC_STS_LOCAL_ACC_ERR      7
#define IONIC_STS_REMOTE_ACC_ERR     9
#define IONIC_STS_RETRY_EXCEEDED     11
#define IONIC_STS_RNR_RETRY_EXCEEDED 12

/* -------------------------------------------------------------------------
 * State
 * -------------------------------------------------------------------------
 */

#define MAX_QP (1u << 15)
#define MAX_CQ (1u << 16)
/* Sized with the rdma_rm table and the admin queue's map; see
 * IONIC_MAX_MR in ionic_datapath.h for why they have to agree. */
#define MAX_MR  IONIC_MAX_MR
#define MAX_SGE 32

/* In-flight work requests waiting for a peer instance to answer. */
#define MAX_PENDING 1024
#define PENDING_MS  30000


/* A guest buffer: either directly addressed or described by a page table. */
struct dp_buf {
    uint64_t base;   /* direct GPA when npages <= 1                    */
    uint64_t *pages; /* page-table contents when npages > 1            */
    uint32_t npages;
    uint8_t page_size_log2;
    uint32_t first_off; /* byte offset of the region within page 0      */
};

struct ionic_qp_ring {
    bool valid;
    uint8_t ib_qp_type;

    struct dp_buf sq_buf;
    struct dp_buf rq_buf;
    uint32_t sq_depth;
    uint32_t rq_depth;
    uint8_t sq_stride_log2;
    uint8_t rq_stride_log2;
    uint32_t sq_cq_id;
    uint32_t rq_cq_id;

    uint32_t sq_cons;
    uint32_t rq_prod;
    uint32_t rq_cons;
    uint32_t msn; /* running send sequence for SEND_MSN completions */

    bool dest_valid;
    uint32_t dest_qp_id;
    uint32_t dest_node_id; /* UINT32_MAX = local / no mesh */
};

struct ionic_cq_ring {
    bool valid;
    struct dp_buf buf;
    uint32_t depth;
    uint8_t stride_log2;
    uint32_t prod;
    uint32_t cons; /* guest's consumer index, wrapped, from its ring-0 db */
    bool color;
    bool armed;
    uint32_t eq_id;
};

struct dp_mr {
    bool valid;
    uint32_t lkey;
    uint64_t va;
    uint64_t length;
    struct dp_buf buf;
};

struct dp_sge_list {
    uint64_t va[MAX_SGE];
    uint32_t len[MAX_SGE];
    uint32_t lkey[MAX_SGE];
    uint32_t count;
    uint32_t total;
};

/* -------------------------------------------------------------------------
 * Cross-instance wire protocol
 *
 * Two guests on the bridge each have their own emulator, so a QP pointed at
 * the other one has no local ring to deliver into and no local MR to resolve
 * its rkey against.  The mesh backend carries these messages between the two
 * as opaque payloads (TCP_MSG_IONIC); everything below is private to the
 * ionic layer.
 *
 * rkeys stay per-instance and are resolved against the *receiver's* MR
 * table, which is correct: an rkey only ever means something to the side
 * that advertised it.
 * -------------------------------------------------------------------------
 */

#define IONIC_WIRE_MAGIC 0x434e4f49u /* "IONC" */

enum ionic_wire_op {
    IONIC_WIRE_SEND = 1,
    IONIC_WIRE_SEND_IMM,
    IONIC_WIRE_SEND_INV,
    IONIC_WIRE_WRITE,
    IONIC_WIRE_WRITE_IMM,
    IONIC_WIRE_READ_REQ,
    IONIC_WIRE_READ_RESP,
    IONIC_WIRE_ATOMIC_REQ,
    IONIC_WIRE_ATOMIC_RESP,
    IONIC_WIRE_ACK,
};

/* Little-endian on the wire, except @imm_be which is passed through in the
 * big-endian form the WQE and CQE both use. */
struct ionic_wire_hdr {
    uint32_t magic;
    uint8_t op;
    uint8_t atomic_cs; /* ATOMIC_REQ: 1 = compare-swap, 0 = fetch-add */
    uint16_t rsvd;
    uint32_t src_qp_id;
    uint32_t dst_qp_id;
    uint32_t req_id;
    uint32_t rkey;
    uint32_t length;
    uint32_t imm_be;
    uint32_t status;
    uint64_t remote_va;
    uint64_t swap_add;
    uint64_t compare;
} __attribute__((packed));

/*
 * Largest payload one remote WQE may carry: whatever the mesh will accept in a
 * single message, less our own header.  perftest goes up to 8 MiB, so a cap
 * below that turns into FAIL rows rather than slow ones.
 */
#define IONIC_WIRE_MAX_PAYLOAD \
    ((uint32_t)(IONIC_MESH_MAX_MSG - sizeof(struct ionic_wire_hdr)))

/*
 * A work request that has been transmitted but not yet answered.  Remote
 * completions have to wait for the peer: posting one at transmit time would
 * report a latency that excludes the network, and for READ and atomics the
 * result has not even arrived yet.
 */
struct dp_pending {
    bool valid;
    uint32_t req_id;
    uint32_t qp_id;
    uint64_t wqe_id;
    uint32_t msn;
    bool use_msn;    /* RC/UC retire by MSN, everything else by SQ index */
    bool signalled;  /* NPG completions are only posted when asked for */
    uint32_t length; /* expected READ/ATOMIC response size */
    struct dp_sge_list local; /* scatter target for the response */
    uint64_t deadline_ms;
};

/* A mesh message parked by the receive thread for the vfu thread to apply. */
struct dp_inmsg {
    struct dp_inmsg *next;
    uint32_t src_node;
    size_t len;
    uint64_t first_try_ms; /* 0 until the first delivery attempt */
    uint8_t buf[];
};

/*
 * How long an inbound SEND waits for the receiver to post a work request
 * before we give up on it.  A peer legitimately outruns its own RQ posting,
 * which real RoCE answers with an RNR NAK and a requester-side retry; here the
 * message simply stays queued and is retried on later polls.
 */
#define RNR_RETRY_MS 5000u

struct ionic_datapath {
    vfu_ctx_t *vfu_ctx;
    struct ionic_eth_emu *eth_emu;
    pvrdma_handle_t pvrdma_handle;

    ionic_dp_cq_event_fn_t cq_event_fn;
    void *cq_event_opaque;

    /* In-process NVMe-oF controller, NULL unless --backend nvmeof. */
    struct nvmeof_target *nvmeof;
    struct nvmeof_cm *nvmeof_cm;
    uint8_t nvmeof_sgid[16]; /* controller GID, learned from the CM REQ */
    uint8_t nvmeof_dgid[16]; /* the guest's own GID                    */

    /* In-process S3 object store, NULL unless --backend s3. */
    struct s3_target *s3;
    struct s3_tcp *s3_tcp;

    /* The UET engine's guest command channel, NULL unless --uet. */
    struct uet_svc *uet_svc;

    struct ionic_qp_ring *qp; /* indexed by driver qp_id */
    struct ionic_cq_ring *cq; /* indexed by driver cq_id */
    struct dp_mr mr[MAX_MR];

    uint32_t qp_count;
    uint32_t cq_count;

    /* Mesh state.  local_node is UINT32_MAX until a mesh backend is
     * attached, which keeps every peer local for loopback runs. */
    uint32_t local_node;
    /* The poll loop re-attaches the handle every iteration, so the mesh
     * state is only worth logging when it actually changes. */
    bool mesh_reported;
    uint32_t next_req_id;
    struct dp_pending pending[MAX_PENDING];
    uint32_t pending_live; /* entries with valid set */

    pthread_mutex_t rx_lock;
    struct dp_inmsg *rx_head;
    struct dp_inmsg *rx_tail;
    /*
     * Messages on @rx_head that have never been tried.  Only these justify
     * skipping the main loop's idle sleep: a message put back by the RNR
     * defer path will still be undeliverable on the next pass, so treating it
     * as work would spin the loop until the peer posts a receive.
     */
    uint32_t rx_fresh;

    /*
     * Why the last transfer stopped short.  A byte count on its own cannot
     * say: a short copy is a receive buffer that ran out, an SGE outside the
     * MR its key names, or a guest mapping that refused the DMA -- and those
     * are three different completion statuses.  Everything that touches this
     * runs on the vfu thread, so a plain field is enough.
     */
    uint32_t fault;
};

/* -------------------------------------------------------------------------
 * DMA helpers
 * -------------------------------------------------------------------------
 */

/*
 * How many host mappings one transfer may span.  A single guest run is usually
 * one mapping, but the guest's view is contiguous where the host's need not be,
 * so ask for room and split the transfer if even that is not enough.
 */
#define DP_DMA_SGL_MAX 128

static int dp_dma_rw(vfu_ctx_t *vfu_ctx, uint64_t gpa, void *buf, size_t len,
                     bool write)
{
    dma_sg_t *sg;
    struct iovec iov[DP_DMA_SGL_MAX];
    size_t done = 0;
    int cnt;

    if (!len)
        return 0;

    sg = malloc(dma_sg_size() * DP_DMA_SGL_MAX);
    if (!sg)
        return -ENOMEM;

    cnt = vfu_addr_to_sgl(vfu_ctx, (vfu_dma_addr_t)(uintptr_t)gpa, len, sg,
                          DP_DMA_SGL_MAX, write ? PROT_WRITE : PROT_READ);
    if (cnt < 0) {
        free(sg);
        /*
         * Too fragmented to describe in one list.  Halving is enough to make
         * progress; the caller's loop is driven by what we report, not by a
         * fixed step.
         */
        if (errno == ENOSPC && len > 4096) {
            size_t half = len / 2;
            int rc = dp_dma_rw(vfu_ctx, gpa, buf, half, write);
            if (rc < 0)
                return rc;
            return dp_dma_rw(vfu_ctx, gpa + half, (char *)buf + half,
                             len - half, write);
        }
        return -EIO;
    }

    size_t nsg = (size_t)cnt;

    if (vfu_sgl_get(vfu_ctx, sg, iov, nsg, 0) < 0) {
        free(sg);
        return -EIO;
    }

    for (size_t i = 0; i < nsg && done < len; i++) {
        size_t n = iov[i].iov_len;

        if (n > len - done)
            n = len - done;
        if (write)
            memcpy(iov[i].iov_base, (const char *)buf + done, n);
        else
            memcpy((char *)buf + done, iov[i].iov_base, n);
        done += n;
    }

    if (write)
        vfu_sgl_mark_dirty(vfu_ctx, sg, nsg);
    vfu_sgl_put(vfu_ctx, sg, iov, nsg);
    free(sg);
    return done == len ? 0 : -EIO;
}

static int dp_dma_read(vfu_ctx_t *vfu_ctx, uint64_t gpa, void *buf, size_t len)
{
    return dp_dma_rw(vfu_ctx, gpa, buf, len, false);
}

static int dp_dma_write(vfu_ctx_t *vfu_ctx, uint64_t gpa, const void *buf,
                        size_t len)
{
    /* dp_dma_rw does not modify buf on the write path. */
    return dp_dma_rw(vfu_ctx, gpa, (void *)(uintptr_t)buf, len, true);
}

/* -------------------------------------------------------------------------
 * Page-table backed buffers
 * -------------------------------------------------------------------------
 */

static void buf_release(struct dp_buf *b)
{
    free(b->pages);
    memset(b, 0, sizeof(*b));
}

static int buf_init(struct ionic_datapath *dp, struct dp_buf *b,
                    const struct ionic_dp_buf_desc *desc, uint64_t va)
{
    buf_release(b);
    if (desc->page_size_log2 > 30)
        return -EINVAL;
    b->page_size_log2 = desc->page_size_log2 ? desc->page_size_log2 : 12;
    b->npages = desc->map_count;

    if (desc->map_count <= 1) {
        /* ionic_pgtbl_dma() already folded the intra-page offset in. */
        b->base = desc->dma_addr;
        b->npages = 1;
        return 0;
    }

    b->pages = calloc(desc->map_count, sizeof(*b->pages));
    if (!b->pages) {
        b->npages = 0;
        return -ENOMEM;
    }
    if (dp_dma_read(dp->vfu_ctx, desc->dma_addr, b->pages,
                    (size_t)desc->map_count * 8) < 0) {
        buf_release(b);
        return -EIO;
    }
    for (uint32_t i = 0; i < desc->map_count; i++)
        b->pages[i] = le64toh(b->pages[i]);

    b->first_off = (uint32_t)(va & ((1ull << b->page_size_log2) - 1));
    return 0;
}

/*
 * Resolve a byte offset within a buffer to a guest physical address, and
 * report how many bytes remain contiguous from there.
 */
static uint64_t buf_gpa(const struct dp_buf *b, uint64_t off, uint64_t *run)
{
    if (b->npages <= 1 || !b->pages) {
        *run = UINT64_MAX;
        return b->base + off;
    }

    uint64_t abs = off + b->first_off;
    uint64_t psz = 1ull << b->page_size_log2;
    uint64_t idx = abs >> b->page_size_log2;
    uint64_t poff = abs & (psz - 1);

    if (idx >= b->npages) {
        *run = 0;
        return 0;
    }

    /*
     * Report every physically adjacent page that follows, not just this one.
     * A large MR is usually backed by runs of contiguous pages, and stopping at
     * each page boundary turned an 8 MiB transfer into 2048 separate DMA calls.
     */
    uint64_t gpa = b->pages[idx] + poff;
    uint64_t len = psz - poff;

    while (idx + 1 < b->npages && b->pages[idx + 1] == b->pages[idx] + psz) {
        len += psz;
        idx++;
    }

    *run = len;
    return gpa;
}

/* -------------------------------------------------------------------------
 * Construction / destruction
 * -------------------------------------------------------------------------
 */

struct ionic_datapath *ionic_datapath_create(vfu_ctx_t *vfu_ctx,
                                             struct ionic_eth_emu *eth_emu)
{
    struct ionic_datapath *dp = calloc(1, sizeof(*dp));
    if (!dp)
        return NULL;

    dp->vfu_ctx = vfu_ctx;
    dp->eth_emu = eth_emu;

    dp->qp = calloc(MAX_QP, sizeof(*dp->qp));
    dp->cq = calloc(MAX_CQ, sizeof(*dp->cq));
    if (!dp->qp || !dp->cq) {
        free(dp->qp);
        free(dp->cq);
        free(dp);
        return NULL;
    }
    dp->qp_count = MAX_QP;
    dp->cq_count = MAX_CQ;
    dp->local_node = UINT32_MAX;
    pthread_mutex_init(&dp->rx_lock, NULL);
    return dp;
}

static void dp_mesh_recv(void *opaque, uint32_t src_node, const void *buf,
                         size_t len);

bool ionic_datapath_attach_nvmeof(struct ionic_datapath *dp,
                                  const struct nvmeof_target_cfg *cfg,
                                  char *err, size_t errlen)
{
    if (!dp || !cfg)
        return false;

    dp->nvmeof = nvmeof_target_create(cfg, err, errlen);
    if (!dp->nvmeof)
        return false;

    dp->nvmeof_cm = nvmeof_cm_create(dp->nvmeof, cfg->traddr, cfg->trsvcid);
    if (!dp->nvmeof_cm) {
        nvmeof_target_destroy(dp->nvmeof);
        dp->nvmeof = NULL;
        snprintf(err, errlen, "out of memory");
        return false;
    }

    vfu_log(dp->vfu_ctx, LOG_INFO,
            "ionic_datapath: nvmeof target '%s' %" PRIu64
            " bytes bs=%u at %u.%u.%u.%u:%u",
            cfg->subnqn, cfg->size, cfg->block_size, cfg->traddr >> 24,
            (cfg->traddr >> 16) & 0xff, (cfg->traddr >> 8) & 0xff,
            cfg->traddr & 0xff, cfg->trsvcid);
    return true;
}

void ionic_datapath_set_pvrdma(struct ionic_datapath *dp, void *handle)
{
    uint32_t node;
    bool changed;

    if (!dp)
        return;

    dp->pvrdma_handle = (pvrdma_handle_t)handle;
    if (!handle)
        return;

    node = ionic_mesh_local_node(dp->pvrdma_handle);
    changed = !dp->mesh_reported || node != dp->local_node;
    dp->local_node = node;
    dp->mesh_reported = true;

    if (node == UINT32_MAX) {
        if (changed)
            vfu_log(dp->vfu_ctx, LOG_INFO,
                    "ionic_datapath: no mesh backend, remote QPs unreachable");
        return;
    }

    ionic_mesh_set_recv_cb(dp->pvrdma_handle, dp_mesh_recv, dp);
    if (changed)
        vfu_log(dp->vfu_ctx, LOG_INFO, "ionic_datapath: mesh node %u", node);
}

void ionic_datapath_set_cq_event_cb(struct ionic_datapath *dp,
                                    ionic_dp_cq_event_fn_t fn, void *opaque)
{
    if (!dp)
        return;
    dp->cq_event_fn = fn;
    dp->cq_event_opaque = opaque;
}

void ionic_datapath_destroy(struct ionic_datapath *dp)
{
    if (!dp)
        return;

    if (dp->pvrdma_handle)
        ionic_mesh_set_recv_cb(dp->pvrdma_handle, NULL, NULL);

    nvmeof_cm_destroy(dp->nvmeof_cm);
    nvmeof_target_destroy(dp->nvmeof);
#ifdef ERNIC_HAVE_UET
    uet_svc_destroy(dp->uet_svc);
#endif

    if (dp->eth_emu && dp->s3_tcp)
        ionic_eth_emu_register_tx_filter(dp->eth_emu, NULL, NULL);
    s3_tcp_destroy(dp->s3_tcp);
    s3_target_destroy(dp->s3);

    pthread_mutex_lock(&dp->rx_lock);
    for (struct dp_inmsg *m = dp->rx_head; m;) {
        struct dp_inmsg *next = m->next;
        free(m);
        m = next;
    }
    dp->rx_head = dp->rx_tail = NULL;
    dp->rx_fresh = 0;
    pthread_mutex_unlock(&dp->rx_lock);
    pthread_mutex_destroy(&dp->rx_lock);

    for (uint32_t i = 0; i < dp->qp_count; i++) {
        buf_release(&dp->qp[i].sq_buf);
        buf_release(&dp->qp[i].rq_buf);
    }
    for (uint32_t i = 0; i < dp->cq_count; i++)
        buf_release(&dp->cq[i].buf);
    for (int i = 0; i < MAX_MR; i++)
        buf_release(&dp->mr[i].buf);
    free(dp->qp);
    free(dp->cq);
    free(dp);
}

/* -------------------------------------------------------------------------
 * Registration
 * -------------------------------------------------------------------------
 */

void ionic_datapath_register_cq(struct ionic_datapath *dp, uint32_t cq_id,
                                uint32_t eq_id,
                                const struct ionic_dp_ring_desc *ring)
{
    if (!dp || cq_id >= dp->cq_count)
        return;

    struct ionic_cq_ring *c = &dp->cq[cq_id];
    uint8_t stride_log2 = ring->stride_log2 ? ring->stride_log2 : 5;

    /*
     * The guest picks this geometry, so it has to be checked before it is
     * used: a stride below CQE_SIZE would make each completion overwrite the
     * one after it, and the shifts are undefined once the exponent reaches the
     * width of the type.
     */
    if (stride_log2 < 5 || stride_log2 > 16 || ring->depth_log2 > 24) {
        vfu_log(dp->vfu_ctx, LOG_ERR,
                "ionic_datapath: CQ %u bad geometry depth=2^%u stride=2^%u",
                cq_id, ring->depth_log2, stride_log2);
        buf_release(&c->buf);
        c->valid = false;
        return;
    }
    if (buf_init(dp, &c->buf, &ring->buf, 0) < 0) {
        vfu_log(dp->vfu_ctx, LOG_ERR,
                "ionic_datapath: CQ %u page table read failed", cq_id);
        c->valid = false;
        return;
    }
    c->depth = 1u << ring->depth_log2;
    c->stride_log2 = stride_log2;
    c->prod = 0;
    c->cons = 0;
    c->color = true; /* the driver's cq->color also starts true */
    c->armed = false;
    c->eq_id = eq_id;
    c->valid = true;

    vfu_log(dp->vfu_ctx, LOG_INFO,
            "ionic_datapath: CQ %u depth=%u stride=2^%u eq=%u pages=%u", cq_id,
            c->depth, c->stride_log2, eq_id, c->buf.npages);
}

void ionic_datapath_unregister_cq(struct ionic_datapath *dp, uint32_t cq_id)
{
    if (!dp || cq_id >= dp->cq_count)
        return;
    buf_release(&dp->cq[cq_id].buf);
    dp->cq[cq_id].valid = false;
}

void ionic_datapath_register_qp(struct ionic_datapath *dp, uint32_t qp_id,
                                uint8_t ib_qp_type, uint32_t sq_cq_id,
                                const struct ionic_dp_ring_desc *sq,
                                uint32_t rq_cq_id,
                                const struct ionic_dp_ring_desc *rq)
{
    if (!dp || qp_id >= dp->qp_count)
        return;

    struct ionic_qp_ring *q = &dp->qp[qp_id];
    if (buf_init(dp, &q->sq_buf, &sq->buf, 0) < 0 ||
        buf_init(dp, &q->rq_buf, &rq->buf, 0) < 0) {
        vfu_log(dp->vfu_ctx, LOG_ERR,
                "ionic_datapath: QP %u page table read failed", qp_id);
        return;
    }
    q->ib_qp_type = ib_qp_type;
    q->sq_depth = 1u << sq->depth_log2;
    q->rq_depth = 1u << rq->depth_log2;
    q->sq_stride_log2 = sq->stride_log2;
    q->rq_stride_log2 = rq->stride_log2;
    q->sq_cq_id = sq_cq_id;
    q->rq_cq_id = rq_cq_id;
    q->sq_cons = 0;
    q->rq_prod = q->rq_cons = 0;
    q->msn = 0;
    q->dest_valid = false;
    q->dest_node_id = UINT32_MAX;
    q->valid = true;

    vfu_log(dp->vfu_ctx, LOG_INFO,
            "ionic_datapath: QP %u type=%u sq(depth=%u stride=2^%u cq=%u) "
            "rq(depth=%u stride=2^%u cq=%u)",
            qp_id, ib_qp_type, q->sq_depth, q->sq_stride_log2, sq_cq_id,
            q->rq_depth, q->rq_stride_log2, rq_cq_id);
}

void ionic_datapath_unregister_qp(struct ionic_datapath *dp, uint32_t qp_id)
{
    if (!dp || qp_id >= dp->qp_count)
        return;
    if (dp->nvmeof_cm)
        nvmeof_cm_drop_qp(dp->nvmeof_cm, qp_id);
#ifdef ERNIC_HAVE_UET
    /* Its handles go with it, and replies still owed to it must not land on
     * the next QP to get this number. */
    uet_svc_qp_gone(dp->uet_svc, qp_id);
#endif
    buf_release(&dp->qp[qp_id].sq_buf);
    buf_release(&dp->qp[qp_id].rq_buf);
    dp->qp[qp_id].valid = false;
}

void ionic_datapath_set_dest(struct ionic_datapath *dp, uint32_t qp_id,
                             uint32_t dest_qp_id, uint32_t dest_node_id)
{
    if (!dp || qp_id >= dp->qp_count || !dp->qp[qp_id].valid)
        return;
    dp->qp[qp_id].dest_qp_id = dest_qp_id;
    dp->qp[qp_id].dest_node_id = dest_node_id;
    dp->qp[qp_id].dest_valid = true;

    vfu_log(dp->vfu_ctx, LOG_INFO,
            "ionic_datapath: QP %u -> peer QP %u on node %u%s", qp_id,
            dest_qp_id, dest_node_id,
            dest_node_id == dp->local_node ? " (local)" : "");
}

uint32_t ionic_dp_node_from_gid(struct ionic_datapath *dp, const uint8_t *dgid)
{
    if (!dp || !dp->pvrdma_handle)
        return UINT32_MAX;
    return ionic_mesh_node_from_gid(dp->pvrdma_handle, dgid);
}

static struct dp_mr *mr_find(struct ionic_datapath *dp, uint32_t lkey)
{
    for (int i = 0; i < MAX_MR; i++)
        if (dp->mr[i].valid && dp->mr[i].lkey == lkey)
            return &dp->mr[i];
    return NULL;
}

void ionic_datapath_register_mr(struct ionic_datapath *dp, uint32_t lkey,
                                uint64_t va, uint64_t length,
                                const struct ionic_dp_buf_desc *buf)
{
    if (!dp)
        return;

    struct dp_mr *m = mr_find(dp, lkey);
#ifdef ERNIC_HAVE_UET
    /* Re-registering a live key points it at new pages; the engine's copy
     * of the old list must not outlive that. */
    if (m)
        uet_svc_mr_gone(dp->uet_svc, lkey);
#endif
    if (!m) {
        for (int i = 0; i < MAX_MR; i++) {
            if (!dp->mr[i].valid) {
                m = &dp->mr[i];
                break;
            }
        }
    }
    if (!m) {
        vfu_log(dp->vfu_ctx, LOG_WARNING, "ionic_datapath: MR table full");
        return;
    }

    if (buf_init(dp, &m->buf, buf, va) < 0) {
        vfu_log(dp->vfu_ctx, LOG_ERR,
                "ionic_datapath: MR %#x page table read failed", lkey);
        return;
    }
    m->lkey = lkey;
    m->va = va;
    m->length = length;
    m->valid = true;

    /* DEBUG, not INFO: fast registration re-binds an MR per I/O, so this
     * fires once per NVMe command on the nvmeof path. */
    vfu_log(dp->vfu_ctx, LOG_DEBUG,
            "ionic_datapath: MR lkey=%#x va=%#lx len=%lu pages=%u pgsz=2^%u",
            lkey, (unsigned long)va, (unsigned long)length, m->buf.npages,
            m->buf.page_size_log2);
}

void ionic_datapath_unregister_mr(struct ionic_datapath *dp, uint32_t lkey)
{
    struct dp_mr *m = dp ? mr_find(dp, lkey) : NULL;
    if (!m)
        return;
#ifdef ERNIC_HAVE_UET
    /* DESTROY_MR, LOCAL_INV or a key rotation: once this returns the guest
     * may reuse the pages, so the engine loses them now, not when its
     * transfers drain. */
    uet_svc_mr_gone(dp->uet_svc, lkey);
#endif
    buf_release(&m->buf);
    m->valid = false;
}

/*
 * Fast registration (IB_WR_REG_MR).  CREATE_MR allocated the MR but left it
 * unbound; this work request carries the page table and a freshly rotated
 * key.  A stock nvme-rdma initiator posts one of these ahead of every command
 * -- register_always defaults on -- so without it the keyed SGLs the NVMe-oF
 * controller relies on never name a mapped region.
 *
 * ib_update_fast_reg_key() rotates only the top byte, so the previous key for
 * the same MR id has to be dropped or the table fills one rotation at a time.
 */
static void dp_reg_mr(struct ionic_datapath *dp, const uint8_t *wqe,
                      uint32_t key)
{
    for (int i = 0; i < MAX_MR; i++) {
        if (dp->mr[i].valid && dp->mr[i].lkey != key &&
            (dp->mr[i].lkey & 0x00ffffffu) == (key & 0x00ffffffu))
            ionic_datapath_unregister_mr(dp, dp->mr[i].lkey);
    }

    uint64_t va, length, dma_addr;
    uint32_t map_count;
    memcpy(&va, wqe + WQE_REG_MR_VA_OFF, 8);
    memcpy(&length, wqe + WQE_REG_MR_LENGTH_OFF, 8);
    memcpy(&dma_addr, wqe + WQE_REG_MR_DMA_ADDR_OFF, 8);
    memcpy(&map_count, wqe + WQE_REG_MR_MAP_COUNT_OFF, 4);

    struct ionic_dp_buf_desc buf = {
        .dma_addr = be64toh(dma_addr),
        .map_count = be32toh(map_count),
        .page_size_log2 = wqe[WQE_REG_MR_PAGE_SZ_L2_OFF],
    };

    ionic_datapath_register_mr(dp, key, be64toh(va), be64toh(length), &buf);
}

/* -------------------------------------------------------------------------
 * SGE address translation
 * -------------------------------------------------------------------------
 */

static void dp_fault_clear(struct ionic_datapath *dp)
{
    dp->fault = IONIC_STS_OK;
}

/* First reason wins: it is the one that stopped the transfer. */
static void dp_fault_set(struct ionic_datapath *dp, uint32_t status)
{
    if (dp->fault == IONIC_STS_OK)
        dp->fault = status;
}

static uint32_t dp_fault_status(const struct ionic_datapath *dp,
                                uint32_t fallback)
{
    return dp->fault != IONIC_STS_OK ? dp->fault : fallback;
}

/*
 * Does the MR named by @key cover [@va, @va + @len)?  rkeys and lkeys share
 * one table here, so a failed transfer cannot be blamed on the remote end just
 * because a key was involved; this is what tells the two ends apart.
 */
static bool mr_covers(struct ionic_datapath *dp, uint32_t key, uint64_t va,
                      uint64_t len)
{
    if (key == 0)
        return true;

    struct dp_mr *m = mr_find(dp, key);

    return m && va >= m->va && len <= m->length &&
           va - m->va <= m->length - len;
}

/*
 * Resolve one (lkey, va) pair to a guest physical address, reporting how many
 * bytes stay contiguous.  lkey 0 is IONIC_DMA_LKEY: the va is already a bus
 * address, which is what the kernel uses for its own DMA-mapped buffers.
 */
static uint64_t sge_gpa(struct ionic_datapath *dp, uint32_t lkey, uint64_t va,
                        uint64_t *run)
{
    if (lkey == 0) {
        *run = UINT64_MAX;
        return va;
    }

    struct dp_mr *m = mr_find(dp, lkey);
    if (!m || va < m->va || va >= m->va + m->length) {
        dp_fault_set(dp, IONIC_STS_LOCAL_PROT_ERR);
        *run = 0;
        return 0;
    }

    uint64_t gpa = buf_gpa(&m->buf, va - m->va, run);
    /*
     * Checking the start address is not enough: a caller asks for a length of
     * its own choosing, and on the responder path that length comes off the
     * wire.  Without this, a peer naming a small region and a large length
     * would have the transfer run past the end of it into unrelated guest
     * pages.  A single-page region reports an unbounded run, so this is the
     * only bound such a region ever gets.
     */
    uint64_t left = m->va + m->length - va;
    if (*run > left)
        *run = left;
    return gpa;
}

/*
 * Copy @len bytes between two SGE-described regions, walking both sides page
 * by page.  Returns the number of bytes copied.
 */
static uint32_t dp_copy_sge(struct ionic_datapath *dp, uint32_t dst_lkey,
                            uint64_t dst_va, uint32_t src_lkey, uint64_t src_va,
                            uint32_t len)
{
    uint8_t bounce[4096];
    uint32_t done = 0;

    while (done < len) {
        uint64_t src_run, dst_run;
        uint64_t src = sge_gpa(dp, src_lkey, src_va + done, &src_run);
        uint64_t dst = sge_gpa(dp, dst_lkey, dst_va + done, &dst_run);
        if (!src_run || !dst_run)
            break;

        uint64_t chunk = len - done;
        if (chunk > src_run)
            chunk = src_run;
        if (chunk > dst_run)
            chunk = dst_run;
        if (chunk > sizeof(bounce))
            chunk = sizeof(bounce);

        if (dp_dma_read(dp->vfu_ctx, src, bounce, (size_t)chunk) < 0 ||
            dp_dma_write(dp->vfu_ctx, dst, bounce, (size_t)chunk) < 0) {
            dp_fault_set(dp, IONIC_STS_LOCAL_ACC_ERR);
            break;
        }
        done += (uint32_t)chunk;
    }
    return done;
}

/*
 * Move @len bytes between an SGE-described guest region and a host buffer.
 * Used only by the cross-instance path: a mesh message is a linear host
 * payload, while both ends of it are scattered guest pages.
 */
static uint32_t dp_sge_to_host(struct ionic_datapath *dp, uint32_t lkey,
                               uint64_t va, uint8_t *dst, uint32_t len)
{
    uint32_t done = 0;

    while (done < len) {
        uint64_t run;
        uint64_t gpa = sge_gpa(dp, lkey, va + done, &run);
        if (!run)
            break;

        uint64_t chunk = len - done;
        if (chunk > run)
            chunk = run;
        if (dp_dma_read(dp->vfu_ctx, gpa, dst + done, (size_t)chunk) < 0) {
            dp_fault_set(dp, IONIC_STS_LOCAL_ACC_ERR);
            break;
        }
        done += (uint32_t)chunk;
    }
    return done;
}

static uint32_t dp_host_to_sge(struct ionic_datapath *dp, uint32_t lkey,
                               uint64_t va, const uint8_t *src, uint32_t len)
{
    uint32_t done = 0;

    while (done < len) {
        uint64_t run;
        uint64_t gpa = sge_gpa(dp, lkey, va + done, &run);
        if (!run)
            break;

        uint64_t chunk = len - done;
        if (chunk > run)
            chunk = run;
        if (dp_dma_write(dp->vfu_ctx, gpa, src + done, (size_t)chunk) < 0) {
            dp_fault_set(dp, IONIC_STS_LOCAL_ACC_ERR);
            break;
        }
        done += (uint32_t)chunk;
    }
    return done;
}

/* -------------------------------------------------------------------------
 * CQ posting
 * -------------------------------------------------------------------------
 */

/*
 * Raise the CQ's event, if it is armed.  Arming has to behave as a level and
 * not an edge: the driver's ib_req_notify_cq() reports no missed events, so it
 * will not re-poll on its own, and a CQE that landed while the CQ was disarmed
 * would wake nobody.  That is reachable whenever the guest posts more work
 * from inside its own completion handler -- nvme-rdma does exactly that, with
 * the LOCAL_INV it issues on the Connect response.
 */
static void cq_fire_event(struct ionic_datapath *dp, struct ionic_cq_ring *c,
                          uint32_t cq_id)
{
    if (!c->armed)
        return;
    c->armed = false;
    if (dp->cq_event_fn)
        dp->cq_event_fn(dp->cq_event_opaque, c->eq_id, cq_id);
    else if (dp->eth_emu)
        ionic_eth_emu_trigger_irq(dp->eth_emu, (int)c->eq_id);
}

static int cq_write(struct ionic_datapath *dp, struct ionic_cq_ring *c,
                    uint64_t off, const uint8_t *src, size_t len)
{
    size_t done = 0;

    while (done < len) {
        uint64_t run;
        uint64_t gpa = buf_gpa(&c->buf, off + done, &run);
        if (!run)
            return -1;

        size_t chunk = len - done;
        if (run < chunk)
            chunk = (size_t)run;
        if (dp_dma_write(dp->vfu_ctx, gpa, src + done, chunk) < 0)
            return -1;
        done += chunk;
    }
    return 0;
}

static void cq_post(struct ionic_datapath *dp, uint32_t cq_id,
                    const uint8_t cqe_body[CQE_SIZE - 8], uint32_t status_len,
                    uint32_t type, uint32_t qid, bool error)
{
    if (cq_id >= dp->cq_count || !dp->cq[cq_id].valid)
        return;

    struct ionic_cq_ring *c = &dp->cq[cq_id];
    uint8_t cqe[CQE_SIZE];

    memcpy(cqe, cqe_body, CQE_SIZE - 8);

    uint32_t sl = htobe32(status_len);
    memcpy(cqe + 24, &sl, 4);

    uint32_t qtf = (uint32_t)(c->color ? CQE_COLOR_BIT : 0) |
                   (error ? CQE_ERROR_BIT : 0) | type |
                   ((qid & 0xffffffu) << 8);
    qtf = htobe32(qtf);
    memcpy(cqe + 28, &qtf, 4);

    uint32_t stride = 1u << c->stride_log2;
    uint64_t base = (uint64_t)(c->prod % c->depth) * stride;

    /*
     * The guest polls the colour word in the last four bytes to decide a CQE
     * is complete, so those bytes go down after the body -- and the body
     * itself is written a page-run at a time, because a small page_size_log2
     * can put the run boundary inside the CQE.
     */
    if (cq_write(dp, c, base, cqe, CQE_SIZE - 4) < 0 ||
        cq_write(dp, c, base + CQE_SIZE - 4, cqe + CQE_SIZE - 4, 4) < 0) {
        vfu_log(dp->vfu_ctx, LOG_ERR,
                "ionic_datapath: CQE write failed for cq_id=%u", cq_id);
        return;
    }

    pvrdma_qp_cqe_count(dp->pvrdma_handle, qid);

    c->prod++;
    if (c->prod % c->depth == 0)
        c->color = !c->color;

    cq_fire_event(dp, c, cq_id);
}

static void cq_post_recv(struct ionic_datapath *dp, uint32_t cq_id,
                         uint32_t qid, uint64_t rq_wqe_id, uint32_t src_qpn,
                         uint8_t recv_op, uint32_t imm_be, uint32_t byte_len,
                         bool error, const uint8_t *src_mac)
{
    uint8_t body[CQE_SIZE - 8];
    memset(body, 0, sizeof(body));

    /* recv.wqe_id is a native u64 the driver indexes rq_meta with. */
    memcpy(body + 0, &rq_wqe_id, 8);

    uint32_t qpn_op =
        ((uint32_t)recv_op << CQE_RECV_OP_SHIFT) | (src_qpn & 0xffffffu);
    /*
     * A UD or GSI completion is only usable if it also names the sender's
     * link layer: the driver turns src_mac and the IPv4 bit into
     * IB_WC_WITH_SMAC and a network_hdr_type, and ib_cm refuses a MAD whose
     * work completion has neither.
     */
    if (src_mac) {
        qpn_op |= CQE_RECV_IS_IPV4;
        memcpy(body + 12, src_mac, 6);
    }
    qpn_op = htobe32(qpn_op);
    memcpy(body + 8, &qpn_op, 4);
    memcpy(body + 20, &imm_be, 4); /* recv.imm_data_rkey, already be32 */

    cq_post(dp, cq_id, body, byte_len, CQE_TYPE_RECV, qid, error);
}

static void cq_post_send_msn(struct ionic_datapath *dp, uint32_t cq_id,
                             uint32_t qid, uint32_t msn, uint32_t status)
{
    uint8_t body[CQE_SIZE - 8];
    memset(body, 0, sizeof(body));

    uint32_t m = htobe32(msn);
    memcpy(body + 4, &m, 4); /* send.msg_msn */

    cq_post(dp, cq_id, body, status, CQE_TYPE_SEND_MSN, qid,
            status != IONIC_STS_OK);
}

static void cq_post_send_npg(struct ionic_datapath *dp, uint32_t cq_id,
                             uint32_t qid, uint64_t sq_wqe_id)
{
    uint8_t body[CQE_SIZE - 8];
    memset(body, 0, sizeof(body));

    /* send.npg_wqe_id is a native u64 masked with sq.mask by the driver. */
    memcpy(body + 16, &sq_wqe_id, 8);

    cq_post(dp, cq_id, body, 0, CQE_TYPE_SEND_NPG, qid, false);
}

/* -------------------------------------------------------------------------
 * WQE processing
 * -------------------------------------------------------------------------
 */

static void parse_sges(const uint8_t *wqe, uint32_t stride, uint8_t num_sge,
                       struct dp_sge_list *out)
{
    uint32_t avail = stride > WQE_PLD_OFF ? stride - WQE_PLD_OFF : 0;
    uint32_t max_sge = avail / 16;

    out->count = 0;
    out->total = 0;
    if (max_sge > MAX_SGE)
        max_sge = MAX_SGE;
    if (num_sge < max_sge)
        max_sge = num_sge;

    for (uint32_t i = 0; i < max_sge; i++) {
        const uint8_t *p = wqe + WQE_PLD_OFF + i * 16;
        uint64_t va;
        uint32_t len, lkey;
        memcpy(&va, p + 0, 8);
        memcpy(&len, p + 8, 4);
        memcpy(&lkey, p + 12, 4);
        out->va[i] = be64toh(va);
        out->len[i] = be32toh(len);
        out->lkey[i] = be32toh(lkey);
        out->total += out->len[i];
        out->count++;
    }
}

/* Walk an SGE list into or out of a linear host buffer. */
static uint32_t dp_gather(struct ionic_datapath *dp,
                          const struct dp_sge_list *l, uint8_t *dst,
                          uint32_t len)
{
    uint32_t done = 0;

    for (uint32_t i = 0; i < l->count && done < len; i++) {
        uint32_t chunk = l->len[i];
        if (chunk > len - done)
            chunk = len - done;
        if (!chunk)
            continue;

        uint32_t n =
            dp_sge_to_host(dp, l->lkey[i], l->va[i], dst + done, chunk);
        done += n;
        if (n != chunk)
            break;
    }
    return done;
}

static uint32_t dp_scatter(struct ionic_datapath *dp,
                           const struct dp_sge_list *l, const uint8_t *src,
                           uint32_t len)
{
    uint32_t done = 0;

    for (uint32_t i = 0; i < l->count && done < len; i++) {
        uint32_t chunk = l->len[i];
        if (chunk > len - done)
            chunk = len - done;
        if (!chunk)
            continue;

        uint32_t n =
            dp_host_to_sge(dp, l->lkey[i], l->va[i], src + done, chunk);
        done += n;
        if (n != chunk)
            break;
    }
    return done;
}

/*
 * Synthesize the source MAC reported with a UD/GSI completion.  There is no
 * Ethernet frame behind any of this, so the address only has to be stable and
 * locally administered; deriving it from the sending QP keeps peers apart in
 * a guest-side trace.
 */
static void dp_src_mac(struct ionic_datapath *dp, uint32_t src_qp_id,
                       uint8_t mac[6])
{
    (void)dp;
    mac[0] = 0x02;
    mac[1] = 0x00;
    mac[2] = (uint8_t)(src_qp_id >> 24);
    mac[3] = (uint8_t)(src_qp_id >> 16);
    mac[4] = (uint8_t)(src_qp_id >> 8);
    mac[5] = (uint8_t)src_qp_id;
}

/*
 * Deliver a SEND payload into the destination QP's next posted receive.
 * Returns the number of bytes delivered, or -1 if no receive was available.
 *
 * @src describes the payload.  For a local send it names guest memory and
 * @src_host is NULL; for one that arrived from a peer instance @src_host
 * points at the received bytes and only @src->total is meaningful.
 */
static int64_t deliver_recv(struct ionic_datapath *dp, struct ionic_qp_ring *dq,
                            uint32_t dst_qp_id, uint32_t src_qp_id,
                            const struct dp_sge_list *src,
                            const uint8_t *src_host, uint8_t recv_op,
                            uint32_t imm_be)
{
    if (dq->rq_cons == dq->rq_prod)
        return -1;

    uint32_t stride = 1u << dq->rq_stride_log2;
    uint32_t slot = dq->rq_cons % dq->rq_depth;
    uint64_t run;
    uint64_t gpa = buf_gpa(&dq->rq_buf, (uint64_t)slot * stride, &run);

    uint8_t rwqe[256];
    uint32_t read_sz = stride < sizeof(rwqe) ? stride : (uint32_t)sizeof(rwqe);
    if (!run || run < read_sz ||
        dp_dma_read(dp->vfu_ctx, gpa, rwqe, read_sz) < 0)
        return -1;

    uint64_t rq_wqe_id;
    memcpy(&rq_wqe_id, rwqe + 0, 8);

    struct dp_sge_list dst;
    parse_sges(rwqe, stride, rwqe[9], &dst);

    dq->rq_cons++;

    uint32_t copied = 0;

    dp_fault_clear(dp);

    if (recv_op == CQE_RECV_OP_RDMA_IMM) {
        /*
         * RDMA_WRITE_WITH_IMM consumes a receive but scatters nothing into
         * it: the payload already landed through the rkey.  The completion
         * still reports the length of that write, so take it from
         * @src->total rather than counting a copy that never happens.
         * Reporting zero here left the guest with a byte_len of 0 on an
         * otherwise successful completion.
         */
        copied = src->total;
    } else if (src_host) {
        /* The payload is already linear; only the receive side scatters. */
        copied = dp_scatter(dp, &dst, src_host,
                            src->total < dst.total ? src->total : dst.total);
    } else {
        /* Walk both SGE lists in lockstep, copying the overlap. */
        uint32_t si = 0, di = 0, soff = 0, doff = 0;
        while (si < src->count && di < dst.count) {
            uint32_t s_rem = src->len[si] - soff;
            uint32_t d_rem = dst.len[di] - doff;
            uint32_t chunk = s_rem < d_rem ? s_rem : d_rem;

            if (chunk) {
                uint32_t n =
                    dp_copy_sge(dp, dst.lkey[di], dst.va[di] + doff,
                                src->lkey[si], src->va[si] + soff, chunk);
                copied += n;
                if (n != chunk)
                    break;
            }
            soff += chunk;
            doff += chunk;
            if (soff == src->len[si]) {
                si++;
                soff = 0;
            }
            if (doff == dst.len[di]) {
                di++;
                doff = 0;
            }
        }
    }

    /*
     * A short delivery is only a length error when the receive buffer was the
     * thing that ran out.  If a scatter SGE would not resolve, the guest needs
     * to see that as a protection fault against its own memory, not as a
     * message it merely truncated.
     */
    bool truncated = copied < src->total;

    pvrdma_rdma_bytes_count(dp->pvrdma_handle, dst_qp_id, copied,
                            PVRDMA_STAT_RECV);

    /* GSI (1) and UD (4) receives carry a source MAC; nothing else does. */
    uint8_t smac[6];
    bool ud = dq->ib_qp_type == 1 || dq->ib_qp_type == 4;
    if (ud)
        dp_src_mac(dp, src_qp_id, smac);

    cq_post_recv(
        dp, dq->rq_cq_id, dst_qp_id, rq_wqe_id, src_qp_id, recv_op, imm_be,
        truncated ? dp_fault_status(dp, IONIC_STS_LOCAL_LEN_ERR) : copied,
        truncated, ud ? smac : NULL);

    return copied;
}

/*
 * Move @len bytes between a local SGE list and a remote region named by
 * (rkey, remote_va).  The remote side is linear, so it is just an offset walk;
 * the local side is scattered.  Returns the number of bytes transferred.
 *
 * Both ends resolve through the same MR table: an rkey is an lkey here,
 * because the emulator holds every registration for the one guest it serves.
 */
static uint32_t rdma_xfer(struct ionic_datapath *dp,
                          const struct dp_sge_list *local, uint32_t rkey,
                          uint64_t remote_va, uint32_t len, bool to_remote)
{
    uint32_t done = 0;

    for (uint32_t i = 0; i < local->count && done < len; i++) {
        uint32_t chunk = local->len[i];
        if (chunk > len - done)
            chunk = len - done;
        if (!chunk)
            continue;

        uint32_t n = to_remote
                         ? dp_copy_sge(dp, rkey, remote_va + done,
                                       local->lkey[i], local->va[i], chunk)
                         : dp_copy_sge(dp, local->lkey[i], local->va[i], rkey,
                                       remote_va + done, chunk);
        done += n;
        if (n != chunk)
            break;
    }
    return done;
}

/* Read the be32 pair at @off as one 64-bit value: the wire splits every
 * address and operand into high and low halves. */
static uint64_t wqe_be64_pair(const uint8_t *wqe, uint32_t off)
{
    uint32_t hi, lo;
    memcpy(&hi, wqe + off, 4);
    memcpy(&lo, wqe + off + 4, 4);
    return ((uint64_t)be32toh(hi) << 32) | be32toh(lo);
}

/*
 * Compare-and-swap or fetch-and-add on 8 bytes of remote memory, with the
 * original value returned to the local SGE.  Both operands and remote memory
 * are treated as host-order u64: the driver converts the caller's values to
 * big endian for the wire, so undoing that yields exactly what the
 * application passed, and the same guest owns both sides of the copy.
 */
static bool do_atomic(struct ionic_datapath *dp, const uint8_t *wqe,
                      bool compare_swap)
{
    uint64_t remote_va = wqe_be64_pair(wqe, WQE_RDMA_VA_HI_OFF);
    uint64_t swap_add = wqe_be64_pair(wqe, WQE_ATOMIC_SWAP_ADD_OFF);
    uint64_t compare = wqe_be64_pair(wqe, WQE_ATOMIC_COMPARE_OFF);
    uint32_t rkey;
    memcpy(&rkey, wqe + WQE_RDMA_RKEY_OFF, 4);
    rkey = be32toh(rkey);

    uint64_t local_va, run;
    uint32_t local_lkey;
    memcpy(&local_va, wqe + WQE_ATOMIC_SGE_OFF, 8);
    memcpy(&local_lkey, wqe + WQE_ATOMIC_SGE_OFF + 12, 4);
    local_va = be64toh(local_va);
    local_lkey = be32toh(local_lkey);

    /*
     * The two ends fail differently even though one table resolves both, so
     * each failure is attributed as it happens rather than inferred from the
     * false return.
     */
    if (!mr_covers(dp, rkey, remote_va, 8)) {
        dp_fault_set(dp, IONIC_STS_REMOTE_ACC_ERR);
        return false;
    }

    uint64_t rgpa = sge_gpa(dp, rkey, remote_va, &run);
    if (run < 8) {
        dp_fault_set(dp, IONIC_STS_REMOTE_ACC_ERR);
        return false;
    }
    uint64_t lgpa = sge_gpa(dp, local_lkey, local_va, &run);
    if (run < 8) {
        dp_fault_set(dp, IONIC_STS_LOCAL_PROT_ERR);
        return false;
    }

    uint64_t old;
    if (dp_dma_read(dp->vfu_ctx, rgpa, &old, 8) < 0) {
        dp_fault_set(dp, IONIC_STS_REMOTE_ACC_ERR);
        return false;
    }

    uint64_t new =
        compare_swap ? (old == compare ? swap_add : old) : old + swap_add;

    if (dp_dma_write(dp->vfu_ctx, rgpa, &new, 8) < 0) {
        dp_fault_set(dp, IONIC_STS_REMOTE_ACC_ERR);
        return false;
    }
    if (dp_dma_write(dp->vfu_ctx, lgpa, &old, 8) < 0) {
        dp_fault_set(dp, IONIC_STS_LOCAL_ACC_ERR);
        return false;
    }
    return true;
}

/* -------------------------------------------------------------------------
 * Cross-instance transmit
 * -------------------------------------------------------------------------
 */

static uint64_t dp_now_ms(void)
{
    struct timespec ts;

    clock_gettime(CLOCK_MONOTONIC, &ts);
    return (uint64_t)ts.tv_sec * 1000 + (uint64_t)ts.tv_nsec / 1000000;
}

static bool dp_is_remote(const struct ionic_datapath *dp,
                         const struct ionic_qp_ring *q)
{
#ifdef ERNIC_HAVE_UET
    /* The UET engine is in this process, whatever GID the guest used. */
    if (q->dest_valid && uet_ernic_is_svc_qpn(q->dest_qp_id))
        return false;
#endif
    return dp->local_node != UINT32_MAX && q->dest_valid &&
           q->dest_node_id != UINT32_MAX && q->dest_node_id != dp->local_node;
}

static struct dp_pending *pending_alloc(struct ionic_datapath *dp)
{
    for (int i = 0; i < MAX_PENDING; i++) {
        if (!dp->pending[i].valid) {
            memset(&dp->pending[i], 0, sizeof(dp->pending[i]));
            dp->pending[i].valid = true;
            dp->pending_live++;
            dp->pending[i].req_id = ++dp->next_req_id;
            dp->pending[i].deadline_ms = dp_now_ms() + PENDING_MS;
            return &dp->pending[i];
        }
    }
    return NULL;
}

static struct dp_pending *pending_find(struct ionic_datapath *dp,
                                       uint32_t req_id)
{
    for (int i = 0; i < MAX_PENDING; i++)
        if (dp->pending[i].valid && dp->pending[i].req_id == req_id)
            return &dp->pending[i];
    return NULL;
}

/* Retire a deferred work request now that its peer has answered. */
static void pending_complete(struct ionic_datapath *dp, struct dp_pending *p,
                             uint32_t status)
{
    if (p->qp_id < dp->qp_count && dp->qp[p->qp_id].valid) {
        struct ionic_qp_ring *q = &dp->qp[p->qp_id];

        if (p->use_msn)
            cq_post_send_msn(dp, q->sq_cq_id, p->qp_id, p->msn, status);
        else if (p->signalled)
            cq_post_send_npg(dp, q->sq_cq_id, p->qp_id, p->wqe_id);
    }
    p->valid = false;
    dp->pending_live--;
}

static int dp_mesh_tx(struct ionic_datapath *dp, uint32_t dst_node,
                      const struct ionic_wire_hdr *hdr, const uint8_t *payload,
                      uint32_t payload_len)
{
    return ionic_mesh_sendv(dp->pvrdma_handle, dst_node, hdr, sizeof(*hdr),
                            payload, payload_len);
}

static void wire_hdr_init(struct ionic_wire_hdr *h, uint8_t op,
                          uint32_t src_qp_id, uint32_t dst_qp_id,
                          uint32_t req_id)
{
    memset(h, 0, sizeof(*h));
    h->magic = htole32(IONIC_WIRE_MAGIC);
    h->op = op;
    h->src_qp_id = htole32(src_qp_id);
    h->dst_qp_id = htole32(dst_qp_id);
    h->req_id = htole32(req_id);
}

/*
 * Transmit one WQE to the instance that owns the peer QP and park it until
 * the answer comes back.  Returns false when the request could not be sent,
 * leaving the caller to post an immediate error completion.
 */
static bool remote_post(struct ionic_datapath *dp, struct ionic_qp_ring *q,
                        uint32_t qp_id, uint8_t op, uint64_t wqe_id,
                        bool use_msn, bool signalled,
                        const struct dp_sge_list *src, const uint8_t *wqe)
{
    struct ionic_wire_hdr hdr;
    uint8_t *payload = NULL;
    uint32_t payload_len = 0;
    uint8_t wire_op;
    bool ok = false;

    struct dp_pending *p = pending_alloc(dp);
    if (!p) {
        vfu_log(dp->vfu_ctx, LOG_WARNING,
                "ionic_datapath: QP %u pending table full", qp_id);
        return false;
    }

    p->qp_id = qp_id;
    p->wqe_id = wqe_id;
    p->use_msn = use_msn;
    p->signalled = signalled;

    switch (op) {
    case IONIC_V1_OP_SEND:
        wire_op = IONIC_WIRE_SEND;
        break;
    case IONIC_V1_OP_SEND_INV:
        wire_op = IONIC_WIRE_SEND_INV;
        break;
    case IONIC_V1_OP_SEND_IMM:
        wire_op = IONIC_WIRE_SEND_IMM;
        break;
    case IONIC_V1_OP_RDMA_WRITE:
        wire_op = IONIC_WIRE_WRITE;
        break;
    case IONIC_V1_OP_RDMA_WRITE_IMM:
        wire_op = IONIC_WIRE_WRITE_IMM;
        break;
    case IONIC_V1_OP_RDMA_READ:
        wire_op = IONIC_WIRE_READ_REQ;
        break;
    case IONIC_V1_OP_ATOMIC_CS:
    case IONIC_V1_OP_ATOMIC_FA:
        wire_op = IONIC_WIRE_ATOMIC_REQ;
        break;
    default:
        p->valid = false;
        return false;
    }

    wire_hdr_init(&hdr, wire_op, qp_id, q->dest_qp_id, p->req_id);

    if (wire_op == IONIC_WIRE_SEND || wire_op == IONIC_WIRE_SEND_IMM ||
        wire_op == IONIC_WIRE_SEND_INV) {
        uint32_t imm_be;
        memcpy(&imm_be, wqe + 12, 4);
        hdr.imm_be = imm_be;
        hdr.length = htole32(src->total);
        payload_len = src->total;
    } else if (wire_op == IONIC_WIRE_WRITE || wire_op == IONIC_WIRE_WRITE_IMM ||
               wire_op == IONIC_WIRE_READ_REQ) {
        uint32_t va_hi, va_lo, rkey, length, imm_be;
        memcpy(&va_hi, wqe + WQE_RDMA_VA_HI_OFF, 4);
        memcpy(&va_lo, wqe + WQE_RDMA_VA_LO_OFF, 4);
        memcpy(&rkey, wqe + WQE_RDMA_RKEY_OFF, 4);
        memcpy(&length, wqe + WQE_SEND_LEN_OFF, 4);
        memcpy(&imm_be, wqe + 12, 4);

        length = be32toh(length);
        hdr.remote_va =
            htole64(((uint64_t)be32toh(va_hi) << 32) | be32toh(va_lo));
        hdr.rkey = htole32(be32toh(rkey));
        hdr.length = htole32(length);
        hdr.imm_be = imm_be;

        if (wire_op == IONIC_WIRE_READ_REQ) {
            /* The response scatters into these; keep them for later. */
            p->local = *src;
            p->length = length;
        } else {
            payload_len = length;
        }
    } else { /* ATOMIC_REQ */
        uint32_t rkey;
        memcpy(&rkey, wqe + WQE_RDMA_RKEY_OFF, 4);

        hdr.atomic_cs = op == IONIC_V1_OP_ATOMIC_CS;
        hdr.rkey = htole32(be32toh(rkey));
        hdr.remote_va = htole64(wqe_be64_pair(wqe, WQE_RDMA_VA_HI_OFF));
        hdr.swap_add = htole64(wqe_be64_pair(wqe, WQE_ATOMIC_SWAP_ADD_OFF));
        hdr.compare = htole64(wqe_be64_pair(wqe, WQE_ATOMIC_COMPARE_OFF));
        hdr.length = htole32(8);

        /* The original value comes back into the WQE's single local SGE. */
        uint64_t local_va;
        uint32_t local_lkey;
        memcpy(&local_va, wqe + WQE_ATOMIC_SGE_OFF, 8);
        memcpy(&local_lkey, wqe + WQE_ATOMIC_SGE_OFF + 12, 4);
        p->local.count = 1;
        p->local.va[0] = be64toh(local_va);
        p->local.lkey[0] = be32toh(local_lkey);
        p->local.len[0] = 8;
        p->local.total = 8;
        p->length = 8;
    }

    if (payload_len > IONIC_WIRE_MAX_PAYLOAD) {
        vfu_log(dp->vfu_ctx, LOG_WARNING,
                "ionic_datapath: QP %u remote op %u payload %u too large",
                qp_id, op, payload_len);
        goto out;
    }

    if (payload_len) {
        payload = malloc(payload_len);
        if (!payload)
            goto out;
        if (dp_gather(dp, src, payload, payload_len) != payload_len) {
            vfu_log(dp->vfu_ctx, LOG_WARNING,
                    "ionic_datapath: QP %u could not gather %u bytes", qp_id,
                    payload_len);
            goto out;
        }
    }

    ok = dp_mesh_tx(dp, q->dest_node_id, &hdr, payload, payload_len) == 0;
    if (ok) {
        /* Claim the MSN only once the request is really on the wire, so a
         * failed send does not leave a hole the driver would wait on. */
        if (use_msn)
            p->msn = ++q->msn;

        /* A READ has moved nothing yet; it is counted when the response
         * scatters into p->local. */
        if (wire_op == IONIC_WIRE_WRITE || wire_op == IONIC_WIRE_WRITE_IMM)
            pvrdma_rdma_bytes_count(dp->pvrdma_handle, qp_id, payload_len,
                                    PVRDMA_STAT_RDMA_WRITE);
        else if (wire_op != IONIC_WIRE_READ_REQ &&
                 wire_op != IONIC_WIRE_ATOMIC_REQ)
            pvrdma_rdma_bytes_count(dp->pvrdma_handle, qp_id, payload_len,
                                    PVRDMA_STAT_SEND);
    } else {
        vfu_log(dp->vfu_ctx, LOG_WARNING,
                "ionic_datapath: QP %u send to node %u failed", qp_id,
                q->dest_node_id);
    }

out:
    free(payload);
    if (!ok)
        p->valid = false;
    return ok;
}

/* -------------------------------------------------------------------------
 * In-process NVMe-oF controller
 * -------------------------------------------------------------------------
 */

/*
 * The controller reaches guest memory the same way a peer's RDMA READ or
 * WRITE would: through the rkey the initiator put in the command's keyed
 * SGL.  Here that key resolves in the same MR table as any lkey, because one
 * guest owns every registration this emulator holds.
 */
static uint32_t dp_nvmeof_from_host(void *ctx, uint32_t key, uint64_t addr,
                                    void *dst, uint32_t len)
{
    return dp_sge_to_host(ctx, key, addr, dst, len);
}

static uint32_t dp_nvmeof_to_host(void *ctx, uint32_t key, uint64_t addr,
                                  const void *src, uint32_t len)
{
    return dp_host_to_sge(ctx, key, addr, src, len);
}

static const struct nvmeof_dma_ops dp_nvmeof_dma_ops = {
    .from_host = dp_nvmeof_from_host,
    .to_host = dp_nvmeof_to_host,
};

/*
 * The S3 target reaches guest memory through the rkey in the client's
 * x-amz-rdma-token, which resolves in the same MR table as any lkey for the
 * same reason the NVMe-oF controller's does.
 */
static uint32_t dp_s3_from_host(void *ctx, uint32_t key, uint64_t addr,
                                void *dst, uint32_t len)
{
    return dp_sge_to_host(ctx, key, addr, dst, len);
}

static uint32_t dp_s3_to_host(void *ctx, uint32_t key, uint64_t addr,
                              const void *src, uint32_t len)
{
    return dp_host_to_sge(ctx, key, addr, src, len);
}

static const struct s3_dma_ops dp_s3_dma_ops = {
    .from_host = dp_s3_from_host,
    .to_host = dp_s3_to_host,
};

/* The control plane's replies go back to the guest as received frames. */
static void dp_s3_tx_frame(void *ctx, const void *frame, size_t len)
{
    struct ionic_datapath *dp = ctx;

    ionic_eth_emu_queue_rx_frame(dp->eth_emu, frame, len);
}

static bool dp_s3_tx_filter(void *ctx, const void *frame, size_t len)
{
    struct ionic_datapath *dp = ctx;

    return s3_tcp_rx_frame(dp->s3_tcp, frame, len, dp_now_ms());
}

bool ionic_datapath_attach_s3(struct ionic_datapath *dp,
                              const struct s3_target_cfg *cfg, char *err,
                              size_t errlen)
{
    if (!dp || !cfg)
        return false;

    if (!dp->eth_emu) {
        snprintf(err, errlen,
                 "the s3 backend needs the Ethernet emulator for its "
                 "control plane");
        return false;
    }

    dp->s3 = s3_target_create(cfg, err, errlen);
    if (!dp->s3)
        return false;

    struct s3_tcp_cfg ncfg;
    s3_tcp_cfg_from_target(&ncfg, dp->s3);
    dp->s3_tcp = s3_tcp_create(&ncfg, dp->s3, &dp_s3_dma_ops, dp,
                               dp_s3_tx_frame, dp, err, errlen);
    if (!dp->s3_tcp) {
        s3_target_destroy(dp->s3);
        dp->s3 = NULL;
        return false;
    }

    ionic_eth_emu_register_tx_filter(dp->eth_emu, dp_s3_tx_filter, dp);

    vfu_log(dp->vfu_ctx, LOG_INFO,
            "ionic_datapath: s3 bucket '%s' %" PRIu64
            " bytes at http://%u.%u.%u.%u:%u/ mac "
            "%02x:%02x:%02x:%02x:%02x:%02x",
            cfg->bucket, cfg->capacity, cfg->traddr >> 24,
            (cfg->traddr >> 16) & 0xff, (cfg->traddr >> 8) & 0xff,
            cfg->traddr & 0xff, cfg->trsvcid, ncfg.mac[0], ncfg.mac[1],
            ncfg.mac[2], ncfg.mac[3], ncfg.mac[4], ncfg.mac[5]);
    return true;
}

/* Build the global route header a UD receive is expected to carry. */
static void dp_nvmeof_grh(struct ionic_datapath *dp, uint8_t grh[IB_GRH_SIZE],
                          uint32_t paylen)
{
    memset(grh, 0, IB_GRH_SIZE);
    grh[0] = 0x60; /* IPv6 version nibble, as RoCEv2 GRHs carry */
    uint16_t pl = htobe16((uint16_t)paylen);
    memcpy(grh + 4, &pl, 2);
    grh[6] = 0x1b; /* IB_GRH_NEXT_HDR */
    grh[7] = 64;
    memcpy(grh + 8, dp->nvmeof_sgid, 16);  /* controller */
    memcpy(grh + 24, dp->nvmeof_dgid, 16); /* guest */
}

/*
 * Remember which GIDs the guest is using.  A CM REQ names both ends of the
 * path it wants, and it is the only MAD that does, so the GRH on every reply
 * after it is built from what the REQ said.
 */
static void dp_nvmeof_learn_gids(struct ionic_datapath *dp, const uint8_t *mad)
{
    uint16_t attr;
    memcpy(&attr, mad + 16, 2);
    if (be16toh(attr) != 0x0010) /* CM_ATTR_REQ */
        return;
    memcpy(dp->nvmeof_dgid, mad + 80, 16); /* primary local  = guest */
    memcpy(dp->nvmeof_sgid, mad + 96, 16); /* primary remote = us    */
}

/*
 * A CM MAD the guest put on its GSI QP.  Returns true once the responder has
 * claimed it, whether or not a reply went back, so the caller does not also
 * try to deliver it to a peer QP that does not exist.
 */
static bool dp_nvmeof_gsi(struct ionic_datapath *dp, struct ionic_qp_ring *q,
                          uint32_t qp_id, const struct dp_sge_list *src)
{
    if (!dp->nvmeof_cm || src->total < IB_MAD_SIZE)
        return false;

    uint8_t mad[IB_MAD_SIZE];
    if (dp_gather(dp, src, mad, IB_MAD_SIZE) != IB_MAD_SIZE)
        return false;

    uint8_t rsp[IB_MAD_SIZE];
    struct nvmeof_cm_result res;
    if (!nvmeof_cm_handle_mad(dp->nvmeof_cm, mad, IB_MAD_SIZE, rsp, &res))
        return false;

    dp_nvmeof_learn_gids(dp, mad);

    switch (res.action) {
    case NVMEOF_CM_ACT_BIND:
        vfu_log(dp->vfu_ctx, LOG_INFO,
                "ionic_datapath: nvmeof queue %u bound to QP %u (ctrl QP %u)",
                res.nvme_qid, res.guest_qpn, res.local_qpn);
        break;
    case NVMEOF_CM_ACT_UNBIND:
        vfu_log(dp->vfu_ctx, LOG_INFO, "ionic_datapath: nvmeof released QP %u",
                res.guest_qpn);
        break;
    case NVMEOF_CM_ACT_NONE:
    case NVMEOF_CM_ACT_ESTABLISHED:
    default:
        break;
    }

    if (!res.rsp_len)
        return true;

    uint8_t buf[IB_GRH_SIZE + IB_MAD_SIZE];
    dp_nvmeof_grh(dp, buf, (uint32_t)res.rsp_len);
    memcpy(buf + IB_GRH_SIZE, rsp, res.rsp_len);

    struct dp_sge_list in = {.count = 0,
                             .total = (uint32_t)(IB_GRH_SIZE + res.rsp_len)};
    if (deliver_recv(dp, q, qp_id, 1 /* the peer's GSI QP is also QP1 */, &in,
                     buf, CQE_RECV_OP_SEND, 0) < 0)
        vfu_log(dp->vfu_ctx, LOG_WARNING,
                "ionic_datapath: nvmeof CM reply dropped, no GSI receive");
    return true;
}

/*
 * An NVMe command capsule on a QP the CM handshake bound to a controller
 * queue.  The controller executes it synchronously -- pulling or pushing data
 * through the command's own keyed SGL -- and the response capsule goes back
 * as a SEND into the initiator's next posted receive.
 */
static bool dp_nvmeof_rc_send(struct ionic_datapath *dp,
                              struct ionic_qp_ring *q, uint32_t qp_id,
                              const struct dp_sge_list *src)
{
    if (!dp->nvmeof || !q->dest_valid ||
        !nvmeof_cm_is_target_qpn(q->dest_qp_id))
        return false;

    struct nvmeof_queue *nq = nvmeof_target_find_queue(dp->nvmeof, qp_id);
    if (!nq) {
        vfu_log(dp->vfu_ctx, LOG_WARNING,
                "ionic_datapath: QP %u has no nvmeof queue", qp_id);
        return true;
    }

    /* Only the admin Connect ever needs room past the SQE, and only if the
     * host ignores the ioccsz we advertise and sends its data in capsule. */
    uint8_t capsule[NVME_SQE_SIZE + 1024];
    uint32_t len =
        src->total < sizeof(capsule) ? src->total : (uint32_t)sizeof(capsule);
    if (dp_gather(dp, src, capsule, len) != len) {
        vfu_log(dp->vfu_ctx, LOG_WARNING,
                "ionic_datapath: QP %u capsule fetch failed", qp_id);
        return true;
    }

    uint8_t rsp[NVME_CQE_SIZE];
    int r = nvmeof_queue_exec(nq, capsule, len, &dp_nvmeof_dma_ops, dp, rsp);
    if (r == NVMEOF_EXEC_HELD)
        return true; /* an AER: answered only when an event occurs */
    if (r < 0) {
        vfu_log(dp->vfu_ctx, LOG_WARNING,
                "ionic_datapath: QP %u bad capsule (%u bytes)", qp_id, len);
        return true;
    }

    struct dp_sge_list in = {.count = 0, .total = NVME_CQE_SIZE};
    if (deliver_recv(dp, q, qp_id, q->dest_qp_id, &in, rsp, CQE_RECV_OP_SEND,
                     0) < 0)
        vfu_log(dp->vfu_ctx, LOG_WARNING,
                "ionic_datapath: QP %u has no receive for a response capsule",
                qp_id);
    return true;
}

#ifdef ERNIC_HAVE_UET
/* -------------------------------------------------------------------------
 * UET engine command channel
 *
 * A guest's "service QP" is an RC QP connected to a QPN in
 * UET_ERNIC_SVC_QPN_BASE's range.  Each SEND on it is a command capsule for
 * the engine (shared/uet_ernic_abi.h); each reply goes back as a SEND into
 * the next receive posted on the same QP.  The protocol lives in uet_svc.c;
 * this is the part that knows about rings and MRs.
 * -------------------------------------------------------------------------
 */

/* An lkey's pages, as uet_svc wants them.  The engine copies the list. */
static bool dp_uet_mr_view(void *ctx, uint32_t lkey,
                           struct uet_svc_mr_view *out)
{
    struct ionic_datapath *dp = ctx;
    struct dp_mr *m = mr_find(dp, lkey);

    if (!m)
        return false;

    memset(out, 0, sizeof(*out));
    out->length = m->length;
    out->page_size = 1u << m->buf.page_size_log2;
    if (m->buf.npages > 1 && m->buf.pages) {
        out->pages = m->buf.pages;
        out->npages = m->buf.npages;
        out->first_off = m->buf.first_off;
    } else {
        out->base = m->buf.base;
    }
    return true;
}

static bool dp_uet_reply(void *ctx, uint32_t qp_id, const void *capsule,
                         size_t len)
{
    struct ionic_datapath *dp = ctx;

    if (qp_id >= dp->qp_count || !dp->qp[qp_id].valid)
        return true; /* gone: nothing to wait for */

    struct ionic_qp_ring *q = &dp->qp[qp_id];
    struct dp_sge_list in = {.count = 0, .total = (uint32_t)len};

    return deliver_recv(dp, q, qp_id,
                        q->dest_valid ? q->dest_qp_id : UET_ERNIC_SVC_QPN, &in,
                        capsule, CQE_RECV_OP_SEND, 0) >= 0;
}

static const struct uet_svc_ops dp_uet_svc_ops = {
    .mr_view = dp_uet_mr_view,
    .reply = dp_uet_reply,
};

bool ionic_datapath_attach_uet(struct ionic_datapath *dp,
                               struct uet_engine *engine, char *err,
                               size_t errlen)
{
    if (!dp)
        return false;

    uet_svc_destroy(dp->uet_svc);
    dp->uet_svc = NULL;
    if (!engine)
        return true;

    dp->uet_svc = uet_svc_create(engine, &dp_uet_svc_ops, dp);
    if (!dp->uet_svc) {
        if (err)
            snprintf(err, errlen, "out of memory");
        return false;
    }
    vfu_log(dp->vfu_ctx, LOG_INFO, "ionic_datapath: UET service QPN %#x",
            UET_ERNIC_SVC_QPN);
    return true;
}

/*
 * A SEND on a service QP.  The capsule is fetched through the WQE's own SGEs
 * and answered asynchronously, so the SEND itself completes like any other.
 */
static bool dp_uet_rc_send(struct ionic_datapath *dp, struct ionic_qp_ring *q,
                           uint32_t qp_id, const struct dp_sge_list *src)
{
    if (!dp->uet_svc || !q->dest_valid || !uet_ernic_is_svc_qpn(q->dest_qp_id))
        return false;

    uint8_t capsule[UET_ERNIC_CAPSULE_SIZE];
    uint32_t len =
        src->total < sizeof(capsule) ? src->total : (uint32_t)sizeof(capsule);
    if (dp_gather(dp, src, capsule, len) != len) {
        vfu_log(dp->vfu_ctx, LOG_WARNING,
                "ionic_datapath: QP %u UET capsule fetch failed", qp_id);
        return true;
    }
    uet_svc_command(dp->uet_svc, qp_id, capsule, len);
    return true;
}
#endif /* ERNIC_HAVE_UET */

static void process_sq_wqe(struct ionic_datapath *dp, struct ionic_qp_ring *q,
                           uint32_t qp_id, uint32_t slot)
{
    uint32_t stride = 1u << q->sq_stride_log2;
    uint64_t run;
    uint64_t gpa = buf_gpa(&q->sq_buf, (uint64_t)slot * stride, &run);

    uint8_t wqe[256];
    uint32_t read_sz = stride < sizeof(wqe) ? stride : (uint32_t)sizeof(wqe);
    if (!run || run < read_sz ||
        dp_dma_read(dp->vfu_ctx, gpa, wqe, read_sz) < 0)
        return;

    uint64_t wqe_id;
    memcpy(&wqe_id, wqe + 0, 8);

    uint8_t op = wqe[8];
    pvrdma_qp_wqe_count(dp->pvrdma_handle, qp_id, ionic_op_to_pvrdma_wr(op));

    uint16_t flags;
    memcpy(&flags, wqe + 10, 2);
    flags = be16toh(flags);

    uint32_t imm_be;
    memcpy(&imm_be, wqe + 12, 4);

    /*
     * REG_MR and LOCAL_INV are local operations: they never reach the wire, so
     * they are handled ahead of the remote-QP dispatch, and they complete by
     * SQ index whether or not the WQE asked to be signalled -- the driver's
     * poll_send() will not advance sq.cons past a local op until its NPG
     * completion lands.  num_sge_key is the key, not an SGE count, so this
     * must also come before parse_sges().
     */
    if (op == IONIC_V1_OP_REG_MR || op == IONIC_V1_OP_LOCAL_INV) {
        if (op != IONIC_V1_OP_REG_MR)
            ionic_datapath_unregister_mr(dp, be32toh(imm_be));
        else if (read_sz >= WQE_REG_MR_MIN_SZ)
            dp_reg_mr(dp, wqe, be32toh(imm_be));
        else
            vfu_log(dp->vfu_ctx, LOG_WARNING,
                    "ionic_datapath: QP %u REG_MR WQE truncated (%u bytes)",
                    qp_id, read_sz);
        cq_post_send_npg(dp, q->sq_cq_id, qp_id, wqe_id);
        return;
    }

    struct dp_sge_list src;
    if (flags & IONIC_V1_FLAG_INL) {
        /* Inline data lives in the payload area itself; describe it as a
         * single lkey-0 SGE pointing at the WQE's own guest pages. */
        uint32_t inl_len;
        memcpy(&inl_len, wqe + WQE_SEND_LEN_OFF, 4);
        inl_len = be32toh(inl_len);
        src.count = 1;
        src.va[0] = gpa + WQE_PLD_OFF;
        src.len[0] = inl_len;
        src.lkey[0] = 0;
        src.total = inl_len;
    } else {
        parse_sges(wqe, stride, wqe[9], &src);
    }

    bool remote = q->ib_qp_type != 1 /* GSI */ && q->ib_qp_type != 4 /* UD */;
    uint32_t status = IONIC_STS_OK;

    /*
     * The peer QP lives in another instance: hand the request to the mesh and
     * leave the completion parked until the peer answers.
     */
    if (dp_is_remote(dp, q)) {
        if (remote_post(dp, q, qp_id, op, wqe_id, remote,
                        (flags & IONIC_V1_FLAG_SIG) != 0, &src, wqe))
            return;

        if (remote) {
            q->msn++;
            cq_post_send_msn(dp, q->sq_cq_id, qp_id, q->msn,
                             IONIC_STS_REMOTE_ACC_ERR);
        } else if (flags & IONIC_V1_FLAG_SIG) {
            cq_post_send_npg(dp, q->sq_cq_id, qp_id, wqe_id);
        }
        return;
    }

    dp_fault_clear(dp);

    switch (op) {
    case IONIC_V1_OP_SEND:
    case IONIC_V1_OP_SEND_INV:
    case IONIC_V1_OP_SEND_IMM: {
        uint8_t recv_op = op == IONIC_V1_OP_SEND_IMM   ? CQE_RECV_OP_SEND_IMM
                          : op == IONIC_V1_OP_SEND_INV ? CQE_RECV_OP_SEND_INV
                                                       : CQE_RECV_OP_SEND;

        /*
         * With a controller attached the guest is talking to something that
         * lives in this process, not to another QP: the CM handshake arrives
         * on GSI and every command capsule after it on the QP that handshake
         * bound.  Both are answered here and never reach the peer lookup.
         */
        if (q->ib_qp_type == 1 /* GSI */ && dp_nvmeof_gsi(dp, q, qp_id, &src))
            break;
        if (remote && dp_nvmeof_rc_send(dp, q, qp_id, &src))
            break;
#ifdef ERNIC_HAVE_UET
        if (remote && dp_uet_rc_send(dp, q, qp_id, &src))
            break;
#endif

        uint32_t dst_id = q->dest_valid ? q->dest_qp_id : qp_id;
        struct ionic_qp_ring *dq = dst_id < dp->qp_count && dp->qp[dst_id].valid
                                       ? &dp->qp[dst_id]
                                       : NULL;
        if (!dq) {
            vfu_log(dp->vfu_ctx, LOG_WARNING,
                    "ionic_datapath: QP %u SEND to unknown peer %u", qp_id,
                    dst_id);
            break;
        }
        if (deliver_recv(dp, dq, dst_id, qp_id, &src, NULL, recv_op, imm_be) <
            0)
            vfu_log(dp->vfu_ctx, LOG_WARNING,
                    "ionic_datapath: QP %u has no posted receive, dropping "
                    "%u bytes from QP %u",
                    dst_id, src.total, qp_id);
        else
            pvrdma_rdma_bytes_count(dp->pvrdma_handle, qp_id, src.total,
                                    PVRDMA_STAT_SEND);
        break;
    }

    case IONIC_V1_OP_RDMA_READ:
    case IONIC_V1_OP_RDMA_WRITE:
    case IONIC_V1_OP_RDMA_WRITE_IMM: {
        uint32_t va_hi, va_lo, rkey, length;
        memcpy(&va_hi, wqe + WQE_RDMA_VA_HI_OFF, 4);
        memcpy(&va_lo, wqe + WQE_RDMA_VA_LO_OFF, 4);
        memcpy(&rkey, wqe + WQE_RDMA_RKEY_OFF, 4);
        memcpy(&length, wqe + WQE_SEND_LEN_OFF, 4);

        uint64_t remote_va = ((uint64_t)be32toh(va_hi) << 32) | be32toh(va_lo);
        rkey = be32toh(rkey);
        length = be32toh(length);

        bool to_remote = op != IONIC_V1_OP_RDMA_READ;
        uint32_t moved =
            rdma_xfer(dp, &src, rkey, remote_va, length, to_remote);
        if (moved != length) {
            vfu_log(dp->vfu_ctx, LOG_WARNING,
                    "ionic_datapath: QP %u RDMA %s rkey=%#x va=%#lx moved "
                    "%u of %u bytes",
                    qp_id, to_remote ? "write" : "read", rkey,
                    (unsigned long)remote_va, moved, length);
            /*
             * Blame the end that was actually out of bounds.  Both ends
             * resolve through the same MR table, so without this an SGE of
             * the guest's own that overruns its MR is reported back to the
             * guest as the peer denying access.
             */
            status = mr_covers(dp, rkey, remote_va, length)
                         ? dp_fault_status(dp, IONIC_STS_LOCAL_PROT_ERR)
                         : IONIC_STS_REMOTE_ACC_ERR;
            break;
        }

        pvrdma_rdma_bytes_count(dp->pvrdma_handle, qp_id, moved,
                                to_remote ? PVRDMA_STAT_RDMA_WRITE
                                          : PVRDMA_STAT_RDMA_READ);

        /* Only the _IMM form consumes a receive on the far side, and it does
         * so with no payload: the data already landed via the rkey.  The
         * length still rides along, because the responder's completion
         * reports how many bytes the write moved. */
        if (op == IONIC_V1_OP_RDMA_WRITE_IMM) {
            uint32_t dst_id = q->dest_valid ? q->dest_qp_id : qp_id;
            struct ionic_qp_ring *dq =
                dst_id < dp->qp_count && dp->qp[dst_id].valid ? &dp->qp[dst_id]
                                                              : NULL;
            struct dp_sge_list written = {.count = 0, .total = moved};
            if (dq)
                deliver_recv(dp, dq, dst_id, qp_id, &written, NULL,
                             CQE_RECV_OP_RDMA_IMM, imm_be);
        }
        break;
    }

    case IONIC_V1_OP_ATOMIC_CS:
    case IONIC_V1_OP_ATOMIC_FA:
        if (!do_atomic(dp, wqe, op == IONIC_V1_OP_ATOMIC_CS)) {
            vfu_log(dp->vfu_ctx, LOG_WARNING,
                    "ionic_datapath: QP %u atomic op=%u failed", qp_id, op);
            status = dp_fault_status(dp, IONIC_STS_REMOTE_ACC_ERR);
        }
        break;

    default:
        vfu_log(dp->vfu_ctx, LOG_WARNING,
                "ionic_datapath: QP %u unsupported op=%u", qp_id, op);
        status = IONIC_STS_LOCAL_QP_OPER_ERR;
        break;
    }

    /*
     * Send-side completion.  RC/UC "remote" work requests are retired by a
     * running MSN sequence; everything else by the SQ index (NPG).  The driver
     * needs the MSN for every remote WQE, signalled or not, so it can advance
     * sq_msn_cons; NPG CQEs are only useful when the WQE asked to be signalled.
     */
    if (remote) {
        q->msn++;
        cq_post_send_msn(dp, q->sq_cq_id, qp_id, q->msn, status);
    } else if (flags & IONIC_V1_FLAG_SIG) {
        cq_post_send_npg(dp, q->sq_cq_id, qp_id, wqe_id);
    }
}

/* -------------------------------------------------------------------------
 * Cross-instance receive
 *
 * Messages arrive on a backend receive thread, which must not touch guest
 * memory: every DMA belongs to the thread that owns the vfio-user context.
 * So dp_mesh_recv() only copies the bytes onto a queue, and the server's main
 * loop drains it here through ionic_datapath_poll().
 * -------------------------------------------------------------------------
 */

static void dp_mesh_recv(void *opaque, uint32_t src_node, const void *buf,
                         size_t len)
{
    struct ionic_datapath *dp = opaque;

    if (len < sizeof(struct ionic_wire_hdr) ||
        len > sizeof(struct ionic_wire_hdr) + IONIC_WIRE_MAX_PAYLOAD)
        return;

    struct dp_inmsg *m = malloc(sizeof(*m) + len);
    if (!m)
        return;

    m->next = NULL;
    m->src_node = src_node;
    m->len = len;
    m->first_try_ms = 0;
    memcpy(m->buf, buf, len);

    pthread_mutex_lock(&dp->rx_lock);
    if (dp->rx_tail)
        dp->rx_tail->next = m;
    else
        dp->rx_head = m;
    dp->rx_tail = m;
    dp->rx_fresh++;
    pthread_mutex_unlock(&dp->rx_lock);
}

static void dp_wire_reply(struct ionic_datapath *dp, uint32_t dst_node,
                          uint8_t op, const struct ionic_wire_hdr *req,
                          uint32_t status, const uint8_t *payload,
                          uint32_t payload_len)
{
    struct ionic_wire_hdr r;

    wire_hdr_init(&r, op, le32toh(req->dst_qp_id), le32toh(req->src_qp_id),
                  le32toh(req->req_id));
    r.status = htole32(status);
    r.length = htole32(payload_len);
    dp_mesh_tx(dp, dst_node, &r, payload, payload_len);
}

/* Apply a peer's atomic to a local MR, returning the pre-operation value. */
static bool dp_remote_atomic(struct ionic_datapath *dp, uint32_t rkey,
                             uint64_t va, bool compare_swap, uint64_t swap_add,
                             uint64_t compare, uint64_t *old_out)
{
    uint64_t run;
    uint64_t gpa = sge_gpa(dp, rkey, va, &run);
    uint64_t old, new_val;

    if (run < 8 || dp_dma_read(dp->vfu_ctx, gpa, &old, 8) < 0)
        return false;

    if (compare_swap)
        new_val = old == compare ? swap_add : old;
    else
        new_val = old + swap_add;

    if (dp_dma_write(dp->vfu_ctx, gpa, &new_val, 8) < 0)
        return false;

    *old_out = old;
    return true;
}

/*
 * Apply one inbound message.  Returns false only when the message is an
 * inbound SEND that found no posted receive and @allow_retry says to leave it
 * queued; the caller then hands it back on a later poll.  Every other outcome,
 * including a permanent failure, consumes the message.
 */
static bool dp_handle_wire(struct ionic_datapath *dp, uint32_t src_node,
                           const uint8_t *msg, size_t len, bool allow_retry)
{
    const struct ionic_wire_hdr *h = (const struct ionic_wire_hdr *)msg;
    const uint8_t *payload = msg + sizeof(*h);
    uint32_t payload_len = (uint32_t)(len - sizeof(*h));

    if (le32toh(h->magic) != IONIC_WIRE_MAGIC) {
        vfu_log(dp->vfu_ctx, LOG_WARNING,
                "ionic_datapath: dropping mesh message with bad magic");
        return true;
    }

    uint32_t dst_qp_id = le32toh(h->dst_qp_id);
    uint32_t src_qp_id = le32toh(h->src_qp_id);
    uint32_t length = le32toh(h->length);
    uint32_t rkey = le32toh(h->rkey);
    uint64_t remote_va = le64toh(h->remote_va);
    uint32_t status = IONIC_STS_OK;

    struct ionic_qp_ring *dq =
        dst_qp_id < dp->qp_count && dp->qp[dst_qp_id].valid ? &dp->qp[dst_qp_id]
                                                            : NULL;

    /* A plain RDMA op names only an rkey, so the QP it quotes may not exist
     * here; attribute those bytes to the device alone. */
    uint32_t stat_qp = dq ? dst_qp_id : PVRDMA_STAT_NO_QP;

    /*
     * A peer may only name memory this instance has registered.  sge_gpa()
     * reads key 0 as IONIC_DMA_LKEY and hands back the va as a bus address with
     * no MR lookup and no bound, which is fine for a key our own guest put in a
     * WQE but would let another instance reach any guest physical page.
     */
    if (!rkey &&
        (h->op == IONIC_WIRE_WRITE || h->op == IONIC_WIRE_WRITE_IMM ||
         h->op == IONIC_WIRE_READ_REQ || h->op == IONIC_WIRE_ATOMIC_REQ)) {
        vfu_log(dp->vfu_ctx, LOG_WARNING,
                "ionic_datapath: node %u sent op %u with rkey 0, rejecting",
                src_node, h->op);
        dp_wire_reply(dp, src_node,
                      h->op == IONIC_WIRE_READ_REQ     ? IONIC_WIRE_READ_RESP
                      : h->op == IONIC_WIRE_ATOMIC_REQ ? IONIC_WIRE_ATOMIC_RESP
                                                       : IONIC_WIRE_ACK,
                      h, IONIC_STS_REMOTE_ACC_ERR, NULL, 0);
        return true;
    }

    switch (h->op) {
    case IONIC_WIRE_SEND:
    case IONIC_WIRE_SEND_IMM:
    case IONIC_WIRE_SEND_INV: {
        uint8_t recv_op = h->op == IONIC_WIRE_SEND_IMM   ? CQE_RECV_OP_SEND_IMM
                          : h->op == IONIC_WIRE_SEND_INV ? CQE_RECV_OP_SEND_INV
                                                         : CQE_RECV_OP_SEND;
        struct dp_sge_list src = {.count = 0, .total = length};

        if (length > payload_len)
            src.total = payload_len;

        if (!dq) {
            vfu_log(dp->vfu_ctx, LOG_WARNING,
                    "ionic_datapath: SEND from node %u to unknown QP %u",
                    src_node, dst_qp_id);
            status = IONIC_STS_REMOTE_ACC_ERR;
        } else if (deliver_recv(dp, dq, dst_qp_id, src_qp_id, &src, payload,
                                recv_op, h->imm_be) < 0) {
            /* RNR: nothing has been consumed, so the message can simply wait
             * for the guest to post a receive. */
            if (allow_retry)
                return false;

            vfu_log(dp->vfu_ctx, LOG_WARNING,
                    "ionic_datapath: QP %u posted no receive within %u ms, "
                    "dropping %u bytes from node %u",
                    dst_qp_id, RNR_RETRY_MS, src.total, src_node);
            status = IONIC_STS_RNR_RETRY_EXCEEDED;
        }
        dp_wire_reply(dp, src_node, IONIC_WIRE_ACK, h, status, NULL, 0);
        break;
    }

    case IONIC_WIRE_WRITE:
    case IONIC_WIRE_WRITE_IMM: {
        uint32_t n = length > payload_len ? payload_len : length;

        if (dp_host_to_sge(dp, rkey, remote_va, payload, n) != length) {
            vfu_log(dp->vfu_ctx, LOG_WARNING,
                    "ionic_datapath: remote write rkey=%#x va=%#lx of %u bytes "
                    "failed",
                    rkey, (unsigned long)remote_va, length);
            status = IONIC_STS_REMOTE_ACC_ERR;
        } else {
            /* The responder counts what landed in its own memory too, so each
             * instance's totals describe the traffic it actually moved. */
            pvrdma_rdma_bytes_count(dp->pvrdma_handle, stat_qp, n,
                                    PVRDMA_STAT_RDMA_WRITE);

            if (h->op == IONIC_WIRE_WRITE_IMM && dq) {
                struct dp_sge_list written = {.count = 0, .total = n};
                deliver_recv(dp, dq, dst_qp_id, src_qp_id, &written, NULL,
                             CQE_RECV_OP_RDMA_IMM, h->imm_be);
            }
        }
        dp_wire_reply(dp, src_node, IONIC_WIRE_ACK, h, status, NULL, 0);
        break;
    }

    case IONIC_WIRE_READ_REQ: {
        uint8_t *data = NULL;

        if (length > IONIC_WIRE_MAX_PAYLOAD)
            status = IONIC_STS_REMOTE_ACC_ERR;
        else if (length && !(data = malloc(length)))
            status = IONIC_STS_REMOTE_ACC_ERR;
        else if (dp_sge_to_host(dp, rkey, remote_va, data, length) != length) {
            vfu_log(dp->vfu_ctx, LOG_WARNING,
                    "ionic_datapath: remote read rkey=%#x va=%#lx of %u bytes "
                    "failed",
                    rkey, (unsigned long)remote_va, length);
            status = IONIC_STS_REMOTE_ACC_ERR;
        } else {
            pvrdma_rdma_bytes_count(dp->pvrdma_handle, stat_qp, length,
                                    PVRDMA_STAT_RDMA_READ);
        }

        dp_wire_reply(dp, src_node, IONIC_WIRE_READ_RESP, h, status,
                      status == IONIC_STS_OK ? data : NULL,
                      status == IONIC_STS_OK ? length : 0);
        free(data);
        break;
    }

    case IONIC_WIRE_ATOMIC_REQ: {
        uint64_t old = 0;

        if (!dp_remote_atomic(dp, rkey, remote_va, h->atomic_cs,
                              le64toh(h->swap_add), le64toh(h->compare),
                              &old)) {
            vfu_log(dp->vfu_ctx, LOG_WARNING,
                    "ionic_datapath: remote atomic rkey=%#x va=%#lx failed",
                    rkey, (unsigned long)remote_va);
            status = IONIC_STS_REMOTE_ACC_ERR;
        }
        dp_wire_reply(dp, src_node, IONIC_WIRE_ATOMIC_RESP, h, status,
                      (const uint8_t *)&old, status == IONIC_STS_OK ? 8 : 0);
        break;
    }

    case IONIC_WIRE_ACK:
    case IONIC_WIRE_READ_RESP:
    case IONIC_WIRE_ATOMIC_RESP: {
        struct dp_pending *p = pending_find(dp, le32toh(h->req_id));
        if (!p)
            break;

        status = le32toh(h->status);
        if (status == IONIC_STS_OK && h->op != IONIC_WIRE_ACK) {
            uint32_t want = p->length < payload_len ? p->length : payload_len;

            /* The peer answered; anything that goes wrong from here is this
             * guest's own memory refusing the landing. */
            dp_fault_clear(dp);
            uint32_t got = dp_scatter(dp, &p->local, payload, want);
            if (got != want)
                status = dp_fault_status(dp, IONIC_STS_LOCAL_PROT_ERR);

            /* The requester's READ bytes only exist once they have landed. */
            if (h->op == IONIC_WIRE_READ_RESP)
                pvrdma_rdma_bytes_count(dp->pvrdma_handle, p->qp_id, got,
                                        PVRDMA_STAT_RDMA_READ);
        }
        pending_complete(dp, p, status);
        break;
    }

    default:
        vfu_log(dp->vfu_ctx, LOG_WARNING,
                "ionic_datapath: unknown mesh op %u from node %u", h->op,
                src_node);
        break;
    }

    return true;
}

/* Destination QP of a queued message, used to keep per-QP ordering. */
static uint32_t inmsg_dst_qp(const struct dp_inmsg *m)
{
    const struct ionic_wire_hdr *h = (const struct ionic_wire_hdr *)m->buf;

    return le32toh(h->dst_qp_id);
}

/*
 * dp_wire_reply() addresses a response to the QP that originated the request,
 * so on this side its dst_qp_id names a send queue rather than a receive queue
 * and collides with the ids inbound requests carry.  A response takes no part
 * in receive-side ordering: it retires a pending work request, and holding one
 * behind an RNR'd SEND stalls this QP's send queue until that SEND times out.
 */
static bool inmsg_is_response(const struct dp_inmsg *m)
{
    const struct ionic_wire_hdr *h = (const struct ionic_wire_hdr *)m->buf;

    return h->op == IONIC_WIRE_ACK || h->op == IONIC_WIRE_READ_RESP ||
           h->op == IONIC_WIRE_ATOMIC_RESP;
}

bool ionic_datapath_has_work(struct ionic_datapath *dp)
{
    bool work;

    if (!dp)
        return false;

    pthread_mutex_lock(&dp->rx_lock);
    work = dp->rx_fresh != 0;
    pthread_mutex_unlock(&dp->rx_lock);

    if (!work && dp->s3_tcp)
        work = s3_tcp_has_work(dp->s3_tcp);
#ifdef ERNIC_HAVE_UET
    if (!work)
        work = uet_svc_has_work(dp->uet_svc);
#endif
    return work;
}

void ionic_datapath_poll(struct ionic_datapath *dp)
{
    struct dp_inmsg *list;

    if (!dp)
        return;

    if (dp->s3_tcp)
        s3_tcp_poll(dp->s3_tcp, dp_now_ms());

#ifdef ERNIC_HAVE_UET
    /* Completed transfers become reply capsules, delivered from here
     * because it is the thread that may DMA. */
    uet_svc_poll(dp->uet_svc);
#endif

    pthread_mutex_lock(&dp->rx_lock);
    list = dp->rx_head;
    dp->rx_head = dp->rx_tail = NULL;
    dp->rx_fresh = 0;
    pthread_mutex_unlock(&dp->rx_lock);

    /*
     * Messages that cannot be delivered yet go on @defer and are put back for
     * the next poll.  Any further request for the same QP has to be deferred
     * with it, or a later SEND would overtake an earlier one; traffic for
     * other QPs, and every response, keeps flowing.
     */
    struct dp_inmsg *defer_head = NULL, *defer_tail = NULL;
    uint64_t now = dp_now_ms();

    while (list) {
        struct dp_inmsg *m = list;
        list = m->next;
        m->next = NULL;

        bool blocked = false;
        if (!inmsg_is_response(m)) {
            for (struct dp_inmsg *d = defer_head; d; d = d->next) {
                if (inmsg_dst_qp(d) == inmsg_dst_qp(m)) {
                    blocked = true;
                    break;
                }
            }
        }

        if (!blocked) {
            if (!m->first_try_ms)
                m->first_try_ms = now;

            if (dp_handle_wire(dp, m->src_node, m->buf, m->len,
                               now - m->first_try_ms < RNR_RETRY_MS)) {
                free(m);
                continue;
            }
        }

        if (defer_tail)
            defer_tail->next = m;
        else
            defer_head = m;
        defer_tail = m;
    }

    if (defer_head) {
        pthread_mutex_lock(&dp->rx_lock);
        defer_tail->next = dp->rx_head;
        dp->rx_head = defer_head;
        if (!dp->rx_tail)
            dp->rx_tail = defer_tail;
        pthread_mutex_unlock(&dp->rx_lock);
    }

    /* A peer that never answers must not wedge the guest's send queue.
     * The table is 1024 entries of over 500 bytes, so it is only walked
     * while something is in it. */
    for (int i = 0; dp->pending_live != 0 && i < MAX_PENDING; i++) {
        struct dp_pending *p = &dp->pending[i];
        if (p->valid && now > p->deadline_ms) {
            vfu_log(dp->vfu_ctx, LOG_WARNING,
                    "ionic_datapath: QP %u request %u timed out", p->qp_id,
                    p->req_id);
            pending_complete(dp, p, IONIC_STS_RETRY_EXCEEDED);
        }
    }
}

/* -------------------------------------------------------------------------
 * Doorbell handler
 *
 * Doorbell layout (struct ionic_doorbell, little-endian):
 *   le16 p_index   [0:1]
 *   u8   ring      [2]    — 0 = work, 1 = arm, 2 = arm solicited
 *   u8   qid_lo    [3]
 *   le16 qid_hi    [4:5]
 * -------------------------------------------------------------------------
 */

/* Hardware qtypes we advertise in Q_IDENTIFY (see ionic_eth_emu.c). */
#define DP_QTYPE_SQ 6
#define DP_QTYPE_RQ 7
#define DP_QTYPE_CQ 8

void ionic_datapath_doorbell(struct ionic_datapath *dp, int qtype,
                             uint64_t doorbell_val)
{
    uint16_t p_index = (uint16_t)(doorbell_val & 0xffffu);
    uint8_t ring = (uint8_t)((doorbell_val >> 16) & 0xffu);
    uint32_t qid = (uint32_t)(((doorbell_val >> 24) & 0xffu) |
                              (((doorbell_val >> 32) & 0xffffu) << 8));

    vfu_log(dp->vfu_ctx, LOG_DEBUG,
            "ionic_datapath: doorbell qtype=%d qid=%u ring=%u p_index=%u",
            qtype, qid, ring, p_index);

    switch (qtype) {
    case DP_QTYPE_CQ: {
        if (qid >= dp->cq_count || !dp->cq[qid].valid)
            return;
        struct ionic_cq_ring *c = &dp->cq[qid];
        /*
         * ring 0 carries the consumer index; rings 1 and 2 are arm-any and
         * arm-solicited.  The arm doorbell's own index is the driver's
         * arm_any_prod, not a consumer index, so only ring 0 may update cons.
         */
        if (ring == 0) {
            c->cons = p_index % c->depth;
        } else if (ring == 1 || ring == 2) {
            c->armed = true;
            if (c->prod % c->depth != c->cons)
                cq_fire_event(dp, c, qid);
        }
        return;
    }

    case DP_QTYPE_RQ:
        if (qid < dp->qp_count && dp->qp[qid].valid) {
            dp->qp[qid].rq_prod +=
                (uint32_t)(uint16_t)(p_index -
                                     (uint16_t)(dp->qp[qid].rq_prod & 0xffffu));
            pvrdma_qp_doorbell_count(dp->pvrdma_handle, qid, false);
        }
        return;

    case DP_QTYPE_SQ:
        break;

    default:
        return;
    }

    if (qid >= dp->qp_count || !dp->qp[qid].valid)
        return;

    pvrdma_qp_doorbell_count(dp->pvrdma_handle, qid, true);

    struct ionic_qp_ring *q = &dp->qp[qid];

    /* Producer indices are 16-bit and free-running modulo the ring depth. */
    uint32_t target = (uint32_t)p_index % q->sq_depth;
    for (uint32_t n = 0; q->sq_cons % q->sq_depth != target && n < q->sq_depth;
         n++) {
        process_sq_wqe(dp, q, qid, q->sq_cons % q->sq_depth);
        q->sq_cons++;
    }
}
