--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml lab_final.twx lab_final.ncd -o lab_final.twr lab_final.pcf
-ucf lab_final.ucf

Design file:              lab_final.ncd
Physical constraint file: lab_final.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock C_Shift
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AorD        |    2.938(R)|   -0.046(R)|C_Shift_BUFGP     |   0.000|
IRorDR      |    2.793(R)|   -0.182(R)|C_Shift_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock C_Write
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AorD        |    3.466(R)|   -0.635(R)|C_Write_BUFGP     |   0.000|
IRorDR      |    3.636(R)|   -0.795(R)|C_Write_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock C_WriteOne
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AorD        |    3.186(R)|   -0.447(R)|C_WriteOne_IBUF   |   0.000|
IRorDR      |    3.356(R)|   -0.583(R)|C_WriteOne_IBUF   |   0.000|
------------+------------+------------+------------------+--------+

Clock C_Write to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
NEG         |   32.733(R)|C_Write_BUFGP     |   0.000|
OFL         |   32.171(R)|C_Write_BUFGP     |   0.000|
------------+------------+------------------+--------+

Clock Clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CLK_1       |    9.131(R)|Clock_BUFGP       |   0.000|
CLK_LED     |   10.498(R)|Clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock EN_D_Memory to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
NEG         |   32.420(R)|XLXI_60/WCLK_DM   |   0.000|
OFL         |   31.858(R)|XLXI_60/WCLK_DM   |   0.000|
------------+------------+------------------+--------+

Clock EN_I_Memory to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
NEG         |   35.642(R)|XLXI_60/WCLK_IM   |   0.000|
OFL         |   35.080(R)|XLXI_60/WCLK_IM   |   0.000|
------------+------------+------------------+--------+

Clock RunMode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
NEG         |   31.577(R)|XLXI_60/WCLK_DM   |   0.000|
            |   38.747(R)|XLXI_60/WCLK_IM   |   0.000|
OFL         |   31.015(R)|XLXI_60/WCLK_DM   |   0.000|
            |   38.185(R)|XLXI_60/WCLK_IM   |   0.000|
------------+------------+------------------+--------+

Clock btn_Memory to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
NEG         |   34.536(R)|XLXI_53/XLXN_18   |   0.000|
            |   32.382(R)|XLXI_60/WCLK_DM   |   0.000|
            |   36.014(R)|XLXI_60/WCLK_IM   |   0.000|
OFL         |   33.974(R)|XLXI_53/XLXN_18   |   0.000|
            |   31.820(R)|XLXI_60/WCLK_DM   |   0.000|
            |   35.452(R)|XLXI_60/WCLK_IM   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock C_Shift
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_WriteOne     |    2.589|         |         |         |
EN_D_Memory    |    2.955|    2.955|         |         |
EN_I_Memory    |    2.485|    2.485|         |         |
RunMode        |    3.505|    3.505|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock C_Write
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_Shift        |    2.787|         |         |         |
C_WriteOne     |    2.417|         |         |         |
EN_D_Memory    |    3.449|    3.449|         |         |
EN_I_Memory    |    2.979|    2.979|         |         |
RunMode        |    4.257|    4.257|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock C_WriteOne
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_Write        |   11.504|         |         |         |
C_WriteOne     |    2.184|         |         |         |
EN_D_Memory    |    3.121|    3.121|         |         |
EN_I_Memory    |   10.560|    2.651|         |         |
RunMode        |   10.560|    9.067|         |         |
SWITCH_SPeed   |    2.184|         |         |         |
btn_Memory     |   11.446|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |   13.381|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock EN_D_Memory
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_Write        |   10.822|         |         |         |
EN_D_Memory    |    5.073|    5.073|         |         |
RunMode        |    6.137|    6.137|         |         |
btn_Memory     |   10.255|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock EN_I_Memory
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_Write        |   11.574|         |         |         |
C_WriteOne     |    2.184|         |         |         |
EN_I_Memory    |   10.560|    3.789|         |         |
RunMode        |   10.560|    9.186|         |         |
SWITCH_SPeed   |    2.184|         |         |         |
btn_Memory     |   11.599|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RunMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_Write        |   11.574|         |         |         |
C_WriteOne     |    2.184|         |         |         |
EN_D_Memory    |    5.747|    5.747|         |         |
EN_I_Memory    |   10.560|    1.305|         |         |
RunMode        |   10.560|    7.814|         |         |
SWITCH_SPeed   |    2.184|         |         |         |
btn_Memory     |   11.599|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SWITCH_SPeed
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_Write        |   11.504|         |         |         |
C_WriteOne     |    2.184|         |         |         |
EN_I_Memory    |   10.560|         |         |         |
RunMode        |   10.560|    8.976|         |         |
SWITCH_SPeed   |    2.184|         |         |         |
btn_Memory     |   11.446|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btn_Memory
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_Write        |   11.574|         |         |         |
EN_D_Memory    |    5.103|    5.103|         |         |
EN_I_Memory    |   10.272|    3.491|         |         |
RunMode        |   10.272|    9.145|         |         |
btn_Memory     |   11.599|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+--------------------+---------+
Source Pad     |Destination Pad     |  Delay  |
---------------+--------------------+---------+
EN_D_Memory    |EnableDataLED       |    7.085|
EN_D_Memory    |sseg<0>             |   13.031|
EN_D_Memory    |sseg<1>             |   12.795|
EN_D_Memory    |sseg<2>             |   13.240|
EN_D_Memory    |sseg<3>             |   13.291|
EN_D_Memory    |sseg<4>             |   13.115|
EN_D_Memory    |sseg<5>             |   12.635|
EN_D_Memory    |sseg<6>             |   12.263|
EN_I_Memory    |EnableInstructionLED|    6.596|
RunMode        |CLK_LED             |    8.640|
RunMode        |NEG                 |   31.825|
RunMode        |OFL                 |   31.263|
RunMode        |RunModeLED          |    7.657|
RunMode        |sseg<0>             |   14.574|
RunMode        |sseg<1>             |   14.338|
RunMode        |sseg<2>             |   14.783|
RunMode        |sseg<3>             |   14.834|
RunMode        |sseg<4>             |   14.658|
RunMode        |sseg<5>             |   14.178|
RunMode        |sseg<6>             |   13.806|
SWITCH_SPeed   |CLK_1               |    6.577|
SWITCH_SPeed   |CLK_LED             |    8.385|
---------------+--------------------+---------+


Analysis completed Thu May 17 02:03:45 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 228 MB



