<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn170426214739"></A><B><U><big>pn170426214739</big></U></B>
#Start recording tcl command: 4/26/2017 21:47:02
#Project Location: C:/Users/22822/Desktop/Homework/Timer_60s; Project name: Timer_60s
prj_project open "C:/Users/22822/Desktop/Homework/Timer_60s/Timer_60s.ldf"
prj_run Export -impl Timer_60s
#Stop recording: 4/26/2017 21:47:39



<A name="pn170426223929"></A><B><U><big>pn170426223929</big></U></B>
#Start recording tcl command: 4/26/2017 21:50:39
#Project Location: F:/project/Timer_60s; Project name: Timer_60s
F:/project/JK_counter
JK_counter
#Start recording tcl command: 4/26/2017 22:39:29
#Project Location: F:/project/JK_counter; Project name: JK_counter
prj_project open "F:/project/Timer_60s/Timer_60s.ldf"
prj_run Export -impl Timer_60s
prj_src remove "F:/project/Timer_60s/j/j.spf" "F:/project/Timer_60s/rn/rn.spf" "F:/project/Timer_60s/s/s.spf" "F:/project/Timer_60s/sa/sa.spf" "F:/project/Timer_60s/ss/ss.spf" "F:/project/Timer_60s/tb/tb.spf" "F:/project/Timer_60s/xx/xx.spf"
prj_run Export -impl Timer_60s
pgr_project open "F:/project/Timer_60s/Timer_60s/Timer_60s.xcf"
pgr_program run
prj_run Export -impl Timer_60s
pgr_program run
prj_run Export -impl Timer_60s
pgr_program run
pgr_project save "F:/project/Timer_60s/Timer_60s/Timer_60s.xcf"
prj_project save
prj_project close
prj_project open "F:/project/JK_counter/JK_counter.ldf"
pgr_project close
#Stop recording: 4/26/2017 22:39:29



<A name="pn170429130202"></A><B><U><big>pn170429130202</big></U></B>
#Start recording tcl command: 4/29/2017 13:01:35
#Project Location: D:/360Downloads/Timer_60s; Project name: Timer_60s
prj_project open "D:/360Downloads/Timer_60s/Timer_60s.ldf"
#Stop recording: 4/29/2017 13:02:02



<A name="pn170429132352"></A><B><U><big>pn170429132352</big></U></B>
#Start recording tcl command: 4/29/2017 13:21:02
#Project Location: D:/360Downloads/Timer_60s; Project name: Timer_60s
prj_project open "D:/360Downloads/Timer_60s/Timer_60s.ldf"
#Stop recording: 4/29/2017 13:23:52



<A name="pn180523165649"></A><B><U><big>pn180523165649</big></U></B>
#Start recording tcl command: 5/23/2018 16:44:05
#Project Location: C:/FPGACode/Timer_60s; Project name: Timer_60s
prj_project open "C:/FPGACode/Timer_60s/Timer_60s.ldf"
prj_run Export -impl Timer_60s
prj_run PAR -impl Timer_60s -task PARTrace
prj_run PAR -impl Timer_60s
prj_run Map -impl Timer_60s
prj_src syn_sim -src "C:/FPGACode/Timer_60s/Timer_60s_tb.v" SynthesisAndSimulate
prj_src add "C:/FPGACode/Timer_60s/Timmer_60s_tb/Timmer_60s_tb.spf"
pgr_project open "C:/FPGACode/Timer_60s/Timer_60s/Timer_60s.xcf"
pgr_project close
pgr_project open "C:/FPGACode/Timer_60s/Timer_60s/Timer_60s.xcf"
prj_run Synthesis -impl Timer_60s
prj_run Synthesis -impl Timer_60s -task Lattice_Synthesis
pgr_project close
prj_run Synthesis -impl Timer_60s -task Lattice_Synthesis
prj_run Synthesis -impl Timer_60s -task Lattice_Synthesis
prj_run Synthesis -impl Timer_60s -task Lattice_Synthesis
prj_src syn_sim -src "C:/FPGACode/Timer_60s/Timer_60s_tb.v" SimulateOnly
prj_run Synthesis -impl Timer_60s
prj_run Export -impl Timer_60s
prj_run Export -impl Timer_60s
pgr_project open "C:/FPGACode/Timer_60s/Timer_60s/Timer_60s.xcf"
prj_run Export -impl Timer_60s -task Jedecgen
pgr_project close
prj_run Export -impl Timer_60s -task Jedecgen
prj_run Export -impl Timer_60s -task Jedecgen
prj_run Export -impl Timer_60s
prj_run Export -impl Timer_60s
prj_run Export -impl Timer_60s
prj_run Export -impl Timer_60s
prj_run Export -impl Timer_60s
prj_run Export -impl Timer_60s
prj_run Export -impl Timer_60s
#Stop recording: 5/23/2018 16:56:49



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
