static void F_1 ( struct V_1 * V_2 , const void * V_3 , int V_4 )\r\n{\r\nstruct V_5 * V_6 = & V_2 -> V_6 ;\r\nconst char * V_7 = V_3 ;\r\nwhile ( V_4 > 0 ) {\r\nchar * V_8 = & V_6 -> V_3 [ V_6 -> V_9 ] ;\r\nint V_10 ;\r\nF_2 ( V_2 -> V_11 , F_3 ( & V_2 -> V_6 ) > 0 ) ;\r\nV_10 = F_4 ( V_4 , F_5 ( & V_2 -> V_6 ) ) ;\r\nmemcpy ( V_8 , V_7 , V_10 ) ;\r\nV_6 -> V_9 = ( V_6 -> V_9 + V_10 ) & ( V_12 - 1 ) ;\r\nV_4 -= V_10 ;\r\nV_7 += V_10 ;\r\nF_6 ( & V_2 -> V_11 ) ;\r\n}\r\n}\r\nstatic void F_7 ( struct V_1 * V_2 ,\r\nenum V_13 type , const void * V_3 , int V_4 )\r\n{\r\nF_1 ( V_2 , & type , 4 ) ;\r\nF_1 ( V_2 , & V_4 , 4 ) ;\r\nF_1 ( V_2 , V_3 , V_4 ) ;\r\n}\r\nstatic T_1 F_8 ( struct V_14 * V_14 , char T_2 * V_3 ,\r\nT_3 V_4 , T_4 * V_15 )\r\n{\r\nstruct V_1 * V_2 = V_14 -> V_16 ;\r\nstruct V_5 * V_6 = & V_2 -> V_6 ;\r\nconst char * V_8 = & V_6 -> V_3 [ V_6 -> V_17 ] ;\r\nint V_10 = 0 , V_18 = 0 ;\r\nF_9 ( & V_2 -> V_19 ) ;\r\nV_18 = F_10 ( V_2 -> V_11 ,\r\nF_11 ( & V_2 -> V_6 ) > 0 ) ;\r\nif ( V_18 )\r\ngoto V_20;\r\nV_10 = F_12 ( int , V_4 , F_13 ( & V_2 -> V_6 ) ) ;\r\nV_18 = F_14 ( V_3 , V_8 , V_10 ) ;\r\nif ( V_18 )\r\ngoto V_20;\r\nV_6 -> V_17 = ( V_6 -> V_17 + V_10 ) & ( V_12 - 1 ) ;\r\n* V_15 += V_10 ;\r\nF_6 ( & V_2 -> V_11 ) ;\r\nV_20:\r\nF_15 ( & V_2 -> V_19 ) ;\r\nif ( V_18 )\r\nreturn V_18 ;\r\nreturn V_10 ;\r\n}\r\nstatic int F_16 ( struct V_21 * V_21 , struct V_14 * V_14 )\r\n{\r\nstruct V_1 * V_2 = V_21 -> V_22 ;\r\nstruct V_23 * V_24 = V_2 -> V_24 ;\r\nstruct V_25 * V_26 = V_24 -> V_27 ;\r\nstruct V_28 * V_29 = V_26 -> V_29 ;\r\nT_5 V_30 ;\r\nT_6 V_31 ;\r\nint V_18 = 0 ;\r\nF_9 ( & V_24 -> V_32 ) ;\r\nif ( V_2 -> V_33 || ! V_29 ) {\r\nV_18 = - V_34 ;\r\ngoto V_20;\r\n}\r\nV_14 -> V_16 = V_2 ;\r\nV_2 -> V_33 = true ;\r\nV_29 -> V_35 -> V_36 ( V_29 , V_37 , & V_30 ) ;\r\nV_31 = V_30 ;\r\nF_7 ( V_2 , V_38 , & V_31 , sizeof( V_31 ) ) ;\r\nV_20:\r\nF_15 ( & V_24 -> V_32 ) ;\r\nreturn V_18 ;\r\n}\r\nstatic int F_17 ( struct V_21 * V_21 , struct V_14 * V_14 )\r\n{\r\nstruct V_1 * V_2 = V_21 -> V_22 ;\r\nV_2 -> V_33 = false ;\r\nreturn 0 ;\r\n}\r\nint F_18 ( struct V_39 * V_40 )\r\n{\r\nstruct V_25 * V_26 = V_40 -> V_24 -> V_27 ;\r\nstruct V_1 * V_2 ;\r\nif ( V_26 -> V_2 )\r\nreturn 0 ;\r\nV_2 = F_19 ( sizeof( * V_2 ) , V_41 ) ;\r\nif ( ! V_2 )\r\nreturn - V_42 ;\r\nV_2 -> V_24 = V_40 -> V_24 ;\r\nV_2 -> V_6 . V_3 = V_2 -> V_3 ;\r\nF_20 ( & V_2 -> V_19 ) ;\r\nV_26 -> V_2 = V_2 ;\r\nF_21 ( & V_2 -> V_11 ) ;\r\nV_2 -> V_43 = F_19 ( sizeof( * V_2 -> V_43 ) , V_41 ) ;\r\nif ( ! V_2 -> V_43 )\r\ngoto V_44;\r\nV_2 -> V_45 = F_22 ( L_1 , V_46 | V_47 ,\r\nV_40 -> V_48 , V_2 , & V_49 ) ;\r\nif ( ! V_2 -> V_45 ) {\r\nF_23 ( L_2 ,\r\nV_40 -> V_48 -> V_50 . V_51 ) ;\r\ngoto V_44;\r\n}\r\nV_2 -> V_43 -> V_40 = V_40 ;\r\nV_2 -> V_43 -> V_52 = V_2 -> V_45 ;\r\nV_2 -> V_43 -> V_53 = NULL ;\r\nF_9 ( & V_40 -> V_54 ) ;\r\nF_24 ( & V_2 -> V_43 -> V_55 , & V_40 -> V_56 ) ;\r\nF_15 ( & V_40 -> V_54 ) ;\r\nreturn 0 ;\r\nV_44:\r\nF_25 ( V_40 ) ;\r\nreturn - 1 ;\r\n}\r\nvoid F_25 ( struct V_39 * V_40 )\r\n{\r\nstruct V_25 * V_26 = V_40 -> V_24 -> V_27 ;\r\nstruct V_1 * V_2 = V_26 -> V_2 ;\r\nif ( ! V_2 )\r\nreturn;\r\nV_26 -> V_2 = NULL ;\r\nF_26 ( V_2 -> V_45 ) ;\r\nif ( V_2 -> V_43 ) {\r\nF_9 ( & V_40 -> V_54 ) ;\r\nF_27 ( & V_2 -> V_43 -> V_55 ) ;\r\nF_15 ( & V_40 -> V_54 ) ;\r\nF_28 ( V_2 -> V_43 ) ;\r\n}\r\nF_29 ( & V_2 -> V_19 ) ;\r\nF_28 ( V_2 ) ;\r\n}\r\nvoid F_30 ( struct V_57 * V_58 )\r\n{\r\nstruct V_23 * V_24 = V_58 -> V_24 ;\r\nstruct V_25 * V_26 = V_24 -> V_27 ;\r\nstruct V_1 * V_2 = V_26 -> V_2 ;\r\nchar V_59 [ 128 ] ;\r\nint V_60 , V_10 ;\r\nif ( ! V_2 -> V_33 )\r\nreturn;\r\nF_31 ( ! F_32 ( & V_24 -> V_32 ) ) ;\r\nV_10 = snprintf ( V_59 , sizeof( V_59 ) , L_3 ,\r\nV_61 , V_62 -> V_63 , F_33 ( V_62 ) ,\r\nV_58 -> V_64 ) ;\r\nF_7 ( V_2 , V_65 , V_59 , F_34 ( V_10 , 4 ) ) ;\r\nfor ( V_60 = 0 ; V_60 < V_58 -> V_66 ; V_60 ++ ) {\r\nT_6 V_67 = V_58 -> V_68 [ V_60 ] . V_67 ;\r\nT_6 V_69 = V_58 -> V_68 [ V_60 ] . V_69 ;\r\nT_6 V_70 = V_58 -> V_68 [ V_60 ] . V_71 ;\r\nstruct V_72 * V_73 = V_58 -> V_74 [ V_67 ] . V_73 ;\r\nconst char * V_3 = F_35 ( & V_73 -> V_75 ) ;\r\nV_3 += V_69 - V_58 -> V_74 [ V_67 ] . V_69 ;\r\nF_7 (rd, RD_GPUADDR,\r\n(uint32_t[2]){ iova, szd * 4 }, 8 ) ;\r\nF_7 ( V_2 , V_76 ,\r\nV_3 , V_70 * 4 ) ;\r\nswitch ( V_58 -> V_68 [ V_60 ] . type ) {\r\ncase V_77 :\r\nbreak;\r\ncase V_78 :\r\ncase V_79 :\r\nF_7 (rd, RD_CMDSTREAM_ADDR,\r\n(uint32_t[2]){ iova, szd }, 8 ) ;\r\nbreak;\r\n}\r\n}\r\n}
