

================================================================
== Vivado HLS Report for 'ipUdpMetaHandler'
================================================================
* Date:           Mon Mar  1 13:03:31 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     1.838|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i128P.i16P.i16P.i16P(i128* @rx_ipUdpMetaFifo_V_t_1, i16* @rx_ipUdpMetaFifo_V_t, i16* @rx_ipUdpMetaFifo_V_m, i16* @rx_ipUdpMetaFifo_V_l, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2137]   --->   Operation 3 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 241> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %"ipUdpMetaHandler<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2137]   --->   Operation 4 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i241P(i241* @rx_exh2drop_MetaFifo_1, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2137]   --->   Operation 5 'nbreadreq' 'tmp_80' <Predicate = (tmp)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 241> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %tmp_80, label %1, label %"ipUdpMetaHandler<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2137]   --->   Operation 6 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_81 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i2P(i2* @rx_ibhDropMetaFifo_V, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2137]   --->   Operation 7 'nbreadreq' 'tmp_81' <Predicate = (tmp & tmp_80)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 241> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %tmp_81, label %2, label %"ipUdpMetaHandler<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2137]   --->   Operation 8 'br' <Predicate = (tmp & tmp_80)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.83ns)   --->   "%empty = call { i128, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i128P.i16P.i16P.i16P(i128* @rx_ipUdpMetaFifo_V_t_1, i16* @rx_ipUdpMetaFifo_V_t, i16* @rx_ipUdpMetaFifo_V_m, i16* @rx_ipUdpMetaFifo_V_l) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2139]   --->   Operation 9 'read' 'empty' <Predicate = (tmp & tmp_80 & tmp_81)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 241> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_length_V = extractvalue { i128, i16, i16, i16 } %empty, 3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2139]   --->   Operation 10 'extractvalue' 'tmp_length_V' <Predicate = (tmp & tmp_80 & tmp_81)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "%tmp53 = call i241 @_ssdm_op_Read.ap_fifo.volatile.i241P(i241* @rx_exh2drop_MetaFifo_1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2140]   --->   Operation 11 'read' 'tmp53' <Predicate = (tmp & tmp_80 & tmp_81)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 241> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (1.83ns)   --->   "%tmp_1 = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* @rx_ibhDropMetaFifo_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2141]   --->   Operation 12 'read' 'tmp_1' <Predicate = (tmp & tmp_80 & tmp_81)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 241> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i2 %tmp_1 to i1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2141]   --->   Operation 13 'trunc' 'trunc_ln135' <Predicate = (tmp & tmp_80 & tmp_81)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %tmp_1, i32 1)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2141]   --->   Operation 14 'bitselect' 'tmp_82' <Predicate = (tmp & tmp_80 & tmp_81)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %trunc_ln135, label %._crit_edge3.i, label %3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2142]   --->   Operation 15 'br' <Predicate = (tmp & tmp_80 & tmp_81)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %tmp_82, label %._crit_edge4.i, label %4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2144]   --->   Operation 16 'br' <Predicate = (tmp & tmp_80 & tmp_81 & !trunc_ln135)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @exh_lengthFifo_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i241* @rx_drop2exhFsm_MetaF_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i241* @rx_exh2drop_MetaFifo_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* @rx_ibhDropMetaFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @rx_ipUdpMetaFifo_V_l, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @rx_ipUdpMetaFifo_V_m, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* @rx_ipUdpMetaFifo_V_t_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @rx_ipUdpMetaFifo_V_t, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2130]   --->   Operation 25 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* @exh_lengthFifo_V_V, i16 %tmp_length_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2147]   --->   Operation 26 'write' <Predicate = (tmp & tmp_80 & tmp_81 & !trunc_ln135 & !tmp_82)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 241> <Depth = 2> <FIFO>
ST_2 : Operation 27 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i241P(i241* @rx_drop2exhFsm_MetaF_1, i241 %tmp53) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2148]   --->   Operation 27 'write' <Predicate = (tmp & tmp_80 & tmp_81 & !trunc_ln135 & !tmp_82)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 241> <Depth = 2> <FIFO>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br label %._crit_edge4.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2150]   --->   Operation 28 'br' <Predicate = (tmp & tmp_80 & tmp_81 & !trunc_ln135 & !tmp_82)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br label %._crit_edge3.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2152]   --->   Operation 29 'br' <Predicate = (tmp & tmp_80 & tmp_81 & !trunc_ln135)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br label %"ipUdpMetaHandler<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2153]   --->   Operation 30 'br' <Predicate = (tmp & tmp_80 & tmp_81)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 31 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rx_ipUdpMetaFifo_V_t_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_ipUdpMetaFifo_V_t]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_ipUdpMetaFifo_V_m]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_ipUdpMetaFifo_V_l]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_exh2drop_MetaFifo_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_ibhDropMetaFifo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ exh_lengthFifo_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_drop2exhFsm_MetaF_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                 (nbreadreq    ) [ 011]
br_ln2137           (br           ) [ 000]
tmp_80              (nbreadreq    ) [ 011]
br_ln2137           (br           ) [ 000]
tmp_81              (nbreadreq    ) [ 011]
br_ln2137           (br           ) [ 000]
empty               (read         ) [ 000]
tmp_length_V        (extractvalue ) [ 011]
tmp53               (read         ) [ 011]
tmp_1               (read         ) [ 000]
trunc_ln135         (trunc        ) [ 011]
tmp_82              (bitselect    ) [ 011]
br_ln2142           (br           ) [ 000]
br_ln2144           (br           ) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specpipeline_ln2130 (specpipeline ) [ 000]
write_ln2147        (write        ) [ 000]
write_ln2148        (write        ) [ 000]
br_ln2150           (br           ) [ 000]
br_ln2152           (br           ) [ 000]
br_ln2153           (br           ) [ 000]
ret_ln0             (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rx_ipUdpMetaFifo_V_t_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ipUdpMetaFifo_V_t_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rx_ipUdpMetaFifo_V_t">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ipUdpMetaFifo_V_t"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rx_ipUdpMetaFifo_V_m">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ipUdpMetaFifo_V_m"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rx_ipUdpMetaFifo_V_l">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ipUdpMetaFifo_V_l"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rx_exh2drop_MetaFifo_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exh2drop_MetaFifo_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rx_ibhDropMetaFifo_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ibhDropMetaFifo_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="exh_lengthFifo_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exh_lengthFifo_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rx_drop2exhFsm_MetaF_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_drop2exhFsm_MetaF_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i241P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i2P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i241P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i2P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i241P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="tmp_nbreadreq_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="128" slack="0"/>
<pin id="55" dir="0" index="2" bw="16" slack="0"/>
<pin id="56" dir="0" index="3" bw="16" slack="0"/>
<pin id="57" dir="0" index="4" bw="16" slack="0"/>
<pin id="58" dir="0" index="5" bw="1" slack="0"/>
<pin id="59" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_80_nbreadreq_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="241" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_80/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_81_nbreadreq_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="2" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_81/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="empty_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="176" slack="0"/>
<pin id="84" dir="0" index="1" bw="128" slack="0"/>
<pin id="85" dir="0" index="2" bw="16" slack="0"/>
<pin id="86" dir="0" index="3" bw="16" slack="0"/>
<pin id="87" dir="0" index="4" bw="16" slack="0"/>
<pin id="88" dir="1" index="5" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp53_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="241" slack="0"/>
<pin id="96" dir="0" index="1" bw="241" slack="0"/>
<pin id="97" dir="1" index="2" bw="241" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp53/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_1_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="0"/>
<pin id="102" dir="0" index="1" bw="2" slack="0"/>
<pin id="103" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln2147_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="0" index="2" bw="16" slack="1"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2147/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="write_ln2148_write_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="241" slack="0"/>
<pin id="116" dir="0" index="2" bw="241" slack="1"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2148/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_length_V_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="176" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_length_V/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="trunc_ln135_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="2" slack="0"/>
<pin id="126" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln135/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_82_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="2" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_82/1 "/>
</bind>
</comp>

<comp id="136" class="1005" name="tmp_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="140" class="1005" name="tmp_80_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="144" class="1005" name="tmp_81_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_81 "/>
</bind>
</comp>

<comp id="148" class="1005" name="tmp_length_V_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="1"/>
<pin id="150" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_length_V "/>
</bind>
</comp>

<comp id="153" class="1005" name="tmp53_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="241" slack="1"/>
<pin id="155" dir="1" index="1" bw="241" slack="1"/>
</pin_list>
<bind>
<opset="tmp53 "/>
</bind>
</comp>

<comp id="158" class="1005" name="trunc_ln135_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln135 "/>
</bind>
</comp>

<comp id="162" class="1005" name="tmp_82_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_82 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="52" pin=3"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="52" pin=4"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="52" pin=5"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="48" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="50" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="82" pin="5"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="100" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="100" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="139"><net_src comp="52" pin="6"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="66" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="74" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="120" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="156"><net_src comp="94" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="161"><net_src comp="124" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="128" pin="3"/><net_sink comp="162" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: exh_lengthFifo_V_V | {2 }
	Port: rx_drop2exhFsm_MetaF_1 | {2 }
 - Input state : 
	Port: ipUdpMetaHandler : rx_ipUdpMetaFifo_V_t_1 | {1 }
	Port: ipUdpMetaHandler : rx_ipUdpMetaFifo_V_t | {1 }
	Port: ipUdpMetaHandler : rx_ipUdpMetaFifo_V_m | {1 }
	Port: ipUdpMetaHandler : rx_ipUdpMetaFifo_V_l | {1 }
	Port: ipUdpMetaHandler : rx_exh2drop_MetaFifo_1 | {1 }
	Port: ipUdpMetaHandler : rx_ibhDropMetaFifo_V | {1 }
  - Chain level:
	State 1
		br_ln2142 : 1
		br_ln2144 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|
| Operation|      Functional Unit      |
|----------|---------------------------|
|          |    tmp_nbreadreq_fu_52    |
| nbreadreq|   tmp_80_nbreadreq_fu_66  |
|          |   tmp_81_nbreadreq_fu_74  |
|----------|---------------------------|
|          |      empty_read_fu_82     |
|   read   |      tmp53_read_fu_94     |
|          |     tmp_1_read_fu_100     |
|----------|---------------------------|
|   write  | write_ln2147_write_fu_106 |
|          | write_ln2148_write_fu_113 |
|----------|---------------------------|
|extractvalue|    tmp_length_V_fu_120    |
|----------|---------------------------|
|   trunc  |     trunc_ln135_fu_124    |
|----------|---------------------------|
| bitselect|       tmp_82_fu_128       |
|----------|---------------------------|
|   Total  |                           |
|----------|---------------------------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    tmp53_reg_153   |   241  |
|   tmp_80_reg_140   |    1   |
|   tmp_81_reg_144   |    1   |
|   tmp_82_reg_162   |    1   |
|tmp_length_V_reg_148|   16   |
|     tmp_reg_136    |    1   |
| trunc_ln135_reg_158|    1   |
+--------------------+--------+
|        Total       |   262  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |   262  |
+-----------+--------+
|   Total   |   262  |
+-----------+--------+
