
implementation of a **4-bit adder** in VHDL. The design includes a carry-in (`Cin`) and carry-out (`Cout`) signal and can perform addition of two 4-bit binary numbers.


modelsim and xilinx vivado as simulator








