

================================================================
== Vitis HLS Report for 'init_block_AB_proc43'
================================================================
* Date:           Thu Sep 14 03:56:52 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.463 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  13.650 us|  13.650 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_block_AB  |     4097|     4097|        10|          8|          1|   512|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      263|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      228|    -|
|Register             |        -|     -|      172|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      172|      491|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln120_fu_501_p2                |         +|   0|  0|  17|          10|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_condition_465                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln120_fu_495_p2               |      icmp|   0|  0|  11|          10|          11|
    |ap_block_state10_pp0_stage1_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln174_10_fu_628_p2              |        or|   0|  0|  15|          15|           4|
    |or_ln174_11_fu_638_p2              |        or|   0|  0|  15|          15|           4|
    |or_ln174_12_fu_648_p2              |        or|   0|  0|  15|          15|           4|
    |or_ln174_13_fu_658_p2              |        or|   0|  0|  15|          15|           4|
    |or_ln174_14_fu_668_p2              |        or|   0|  0|  15|          15|           4|
    |or_ln174_1_fu_538_p2               |        or|   0|  0|  15|          15|           2|
    |or_ln174_2_fu_548_p2               |        or|   0|  0|  15|          15|           2|
    |or_ln174_3_fu_558_p2               |        or|   0|  0|  15|          15|           3|
    |or_ln174_4_fu_568_p2               |        or|   0|  0|  15|          15|           3|
    |or_ln174_5_fu_578_p2               |        or|   0|  0|  15|          15|           3|
    |or_ln174_6_fu_588_p2               |        or|   0|  0|  15|          15|           3|
    |or_ln174_7_fu_598_p2               |        or|   0|  0|  15|          15|           4|
    |or_ln174_8_fu_608_p2               |        or|   0|  0|  15|          15|           4|
    |or_ln174_9_fu_618_p2               |        or|   0|  0|  15|          15|           4|
    |or_ln174_fu_522_p2                 |        or|   0|  0|  15|          15|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 263|         250|          67|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |B_address0                   |  49|          9|   15|        135|
    |B_address1                   |  49|          9|   15|        135|
    |ap_NS_fsm                    |  49|          9|    1|          9|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_41        |   9|          2|   10|         20|
    |block_A_loader1_blk_n        |   9|          2|    1|          2|
    |block_B_loader2_blk_n        |   9|          2|    1|          2|
    |k_fu_114                     |   9|          2|   10|         20|
    |real_start                   |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 228|         45|   58|        333|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |B_load_10_reg_909            |   8|   0|    8|          0|
    |B_load_11_reg_914            |   8|   0|    8|          0|
    |B_load_12_reg_929            |   8|   0|    8|          0|
    |B_load_13_reg_934            |   8|   0|    8|          0|
    |B_load_14_reg_1019           |   8|   0|    8|          0|
    |B_load_15_reg_1024           |   8|   0|    8|          0|
    |B_load_1_reg_814             |   8|   0|    8|          0|
    |B_load_2_reg_829             |   8|   0|    8|          0|
    |B_load_3_reg_834             |   8|   0|    8|          0|
    |B_load_4_reg_849             |   8|   0|    8|          0|
    |B_load_5_reg_854             |   8|   0|    8|          0|
    |B_load_6_reg_869             |   8|   0|    8|          0|
    |B_load_7_reg_874             |   8|   0|    8|          0|
    |B_load_8_reg_889             |   8|   0|    8|          0|
    |B_load_9_reg_894             |   8|   0|    8|          0|
    |B_load_reg_809               |   8|   0|    8|          0|
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln120_reg_767           |   1|   0|    1|          0|
    |k_41_reg_762                 |  10|   0|   10|          0|
    |k_fu_114                     |  10|   0|   10|          0|
    |start_once_reg               |   1|   0|    1|          0|
    |tmp_i_reg_771                |  11|   0|   15|          4|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 172|   0|  176|          4|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+----------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  init_block_AB_proc43|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  init_block_AB_proc43|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  init_block_AB_proc43|  return value|
|start_full_n                    |   in|    1|  ap_ctrl_hs|  init_block_AB_proc43|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  init_block_AB_proc43|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  init_block_AB_proc43|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  init_block_AB_proc43|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  init_block_AB_proc43|  return value|
|start_out                       |  out|    1|  ap_ctrl_hs|  init_block_AB_proc43|  return value|
|start_write                     |  out|    1|  ap_ctrl_hs|  init_block_AB_proc43|  return value|
|block_A_loader1_din             |  out|  128|     ap_fifo|       block_A_loader1|       pointer|
|block_A_loader1_num_data_valid  |   in|    3|     ap_fifo|       block_A_loader1|       pointer|
|block_A_loader1_fifo_cap        |   in|    3|     ap_fifo|       block_A_loader1|       pointer|
|block_A_loader1_full_n          |   in|    1|     ap_fifo|       block_A_loader1|       pointer|
|block_A_loader1_write           |  out|    1|     ap_fifo|       block_A_loader1|       pointer|
|block_B_loader2_din             |  out|  128|     ap_fifo|       block_B_loader2|       pointer|
|block_B_loader2_num_data_valid  |   in|    3|     ap_fifo|       block_B_loader2|       pointer|
|block_B_loader2_fifo_cap        |   in|    3|     ap_fifo|       block_B_loader2|       pointer|
|block_B_loader2_full_n          |   in|    1|     ap_fifo|       block_B_loader2|       pointer|
|block_B_loader2_write           |  out|    1|     ap_fifo|       block_B_loader2|       pointer|
|A_0_address0                    |  out|    9|   ap_memory|                   A_0|         array|
|A_0_ce0                         |  out|    1|   ap_memory|                   A_0|         array|
|A_0_q0                          |   in|    8|   ap_memory|                   A_0|         array|
|A_1_address0                    |  out|    9|   ap_memory|                   A_1|         array|
|A_1_ce0                         |  out|    1|   ap_memory|                   A_1|         array|
|A_1_q0                          |   in|    8|   ap_memory|                   A_1|         array|
|A_2_address0                    |  out|    9|   ap_memory|                   A_2|         array|
|A_2_ce0                         |  out|    1|   ap_memory|                   A_2|         array|
|A_2_q0                          |   in|    8|   ap_memory|                   A_2|         array|
|A_3_address0                    |  out|    9|   ap_memory|                   A_3|         array|
|A_3_ce0                         |  out|    1|   ap_memory|                   A_3|         array|
|A_3_q0                          |   in|    8|   ap_memory|                   A_3|         array|
|A_4_address0                    |  out|    9|   ap_memory|                   A_4|         array|
|A_4_ce0                         |  out|    1|   ap_memory|                   A_4|         array|
|A_4_q0                          |   in|    8|   ap_memory|                   A_4|         array|
|A_5_address0                    |  out|    9|   ap_memory|                   A_5|         array|
|A_5_ce0                         |  out|    1|   ap_memory|                   A_5|         array|
|A_5_q0                          |   in|    8|   ap_memory|                   A_5|         array|
|A_6_address0                    |  out|    9|   ap_memory|                   A_6|         array|
|A_6_ce0                         |  out|    1|   ap_memory|                   A_6|         array|
|A_6_q0                          |   in|    8|   ap_memory|                   A_6|         array|
|A_7_address0                    |  out|    9|   ap_memory|                   A_7|         array|
|A_7_ce0                         |  out|    1|   ap_memory|                   A_7|         array|
|A_7_q0                          |   in|    8|   ap_memory|                   A_7|         array|
|A_8_address0                    |  out|    9|   ap_memory|                   A_8|         array|
|A_8_ce0                         |  out|    1|   ap_memory|                   A_8|         array|
|A_8_q0                          |   in|    8|   ap_memory|                   A_8|         array|
|A_9_address0                    |  out|    9|   ap_memory|                   A_9|         array|
|A_9_ce0                         |  out|    1|   ap_memory|                   A_9|         array|
|A_9_q0                          |   in|    8|   ap_memory|                   A_9|         array|
|A_10_address0                   |  out|    9|   ap_memory|                  A_10|         array|
|A_10_ce0                        |  out|    1|   ap_memory|                  A_10|         array|
|A_10_q0                         |   in|    8|   ap_memory|                  A_10|         array|
|A_11_address0                   |  out|    9|   ap_memory|                  A_11|         array|
|A_11_ce0                        |  out|    1|   ap_memory|                  A_11|         array|
|A_11_q0                         |   in|    8|   ap_memory|                  A_11|         array|
|A_12_address0                   |  out|    9|   ap_memory|                  A_12|         array|
|A_12_ce0                        |  out|    1|   ap_memory|                  A_12|         array|
|A_12_q0                         |   in|    8|   ap_memory|                  A_12|         array|
|A_13_address0                   |  out|    9|   ap_memory|                  A_13|         array|
|A_13_ce0                        |  out|    1|   ap_memory|                  A_13|         array|
|A_13_q0                         |   in|    8|   ap_memory|                  A_13|         array|
|A_14_address0                   |  out|    9|   ap_memory|                  A_14|         array|
|A_14_ce0                        |  out|    1|   ap_memory|                  A_14|         array|
|A_14_q0                         |   in|    8|   ap_memory|                  A_14|         array|
|A_15_address0                   |  out|    9|   ap_memory|                  A_15|         array|
|A_15_ce0                        |  out|    1|   ap_memory|                  A_15|         array|
|A_15_q0                         |   in|    8|   ap_memory|                  A_15|         array|
|B_address0                      |  out|   15|   ap_memory|                     B|         array|
|B_ce0                           |  out|    1|   ap_memory|                     B|         array|
|B_q0                            |   in|    8|   ap_memory|                     B|         array|
|B_address1                      |  out|   15|   ap_memory|                     B|         array|
|B_ce1                           |  out|    1|   ap_memory|                     B|         array|
|B_q1                            |   in|    8|   ap_memory|                     B|         array|
|jj                              |   in|    2|     ap_none|                    jj|        scalar|
+--------------------------------+-----+-----+------------+----------------------+--------------+

