$date
    Oct 14, 2022  00:46:57
$end
$version
    TOOL:	ncsim	15.20-s039
$end
$timescale
    1 ps
$end

$scope module FIFO_8_t $end
$var reg       1 !    clk  $end
$var reg       1 "    rst_n  $end
$var reg       1 #    ren  $end
$var reg       1 $    wen  $end
$var reg       8 %    din [7:0] $end
$var wire      8 &    dout [7:0] $end
$var wire      1 '    error  $end
$var parameter 32 (    cyc  $end

$scope module fifo $end
$var wire      1 )    clk  $end
$var wire      1 *    rst_n  $end
$var wire      1 +    wen  $end
$var wire      1 ,    ren  $end
$var wire      8 -    din [7:0] $end
$var reg       8 .    dout [7:0] $end
$var reg       1 /    error  $end
$var reg       3 0    head [2:0] $end
$var reg       3 1    tail [2:0] $end
$var wire      3 2    next_head [2:0] $end
$var wire      3 3    next_tail [2:0] $end
$var reg       8 4    do_car [7:0] $end
$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
b1010 (
0!
0"
0#
0$
b0 %
bx &
x'
0)
0*
0+
0,
b0 -
bx .
x/
bx 0
bx 1
bx 2
bx 3
bx 4
$end
#5000
1!
1)
b0 0
b0 1
b0 .
0/
b1 3
b1 2
0'
b0 &
#10000
0!
b1010111 %
1$
1+
b1010111 -
0)
#15000
1!
1)
#20000
0!
1"
1#
1,
1*
0)
#25000
1!
1)
1/
bx .
bx &
1'
#30000
0!
0$
0+
0)
#35000
1!
1)
#40000
0!
b1010101 %
1$
1+
b1010101 -
0)
#45000
1!
1)
#50000
0!
b0 %
0#
0,
b0 -
0)
#55000
1!
1)
0/
b1 1
b10 3
0'
#60000
0!
b1001101 %
1#
0$
0+
1,
b1001101 -
0)
#65000
1!
1)
b0 .
b1 0
b10 2
b0 &
#70000
0!
b1000010 %
0#
1$
1+
0,
b1000010 -
0)
#75000
1!
1)
bx .
b10 1
b11 3
bx &
#80000
0!
b1011001 %
1#
1,
b1011001 -
0)
#85000
1!
1)
b1000010 .
b10 0
b11 2
b1000010 &
#90000
0!
0#
0,
0)
#95000
1!
1)
bx .
b11 1
b100 3
bx &
#100000
0!
b1000010 %
1#
1,
b1000010 -
0)
#105000
1!
1)
b1011001 .
b11 0
b100 2
b1011001 &
#110000
0!
b0 %
0$
0+
b0 -
0)
#115000
1!
1)
1/
bx .
bx &
1'
#120000
0!
