EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# EFM8BB10F2G
#
DEF EFM8BB10F2G U 0 40 Y Y 1 F N
F0 "U" -600 1150 60 H V L CNN
F1 "EFM8BB10F2G" -600 1050 60 H V L CNN
F2 "Main:QFN50P300X300X75-20NT170X170" -600 -1050 28 H V L CNN
F3 "" 0 -600 60 H V C CNN
F4 "Silicon Labs" -600 1250 60 H I L CNN "Manufacturer"
F5 "EFM8BB10F2G-A-QFN20R" -600 1350 60 H I L CNN "MPN"
F6 "STUFF" -600 -1125 39 H V L CNN "SKU"
DRAW
T 0 -500 675 60 0 0 0 8051@25MHz Normal 1 L C
T 0 -500 425 60 0 0 0 Flash:~2kB Normal 0 L C
T 0 -500 300 60 0 0 0 QFN20 Normal 0 L C
T 0 -500 550 60 0 0 0 RAM:~~256B Normal 0 L C
S -600 1000 550 -1000 0 1 0 N
X P0.1 1 750 750 200 L 50 50 1 1 B
X P0.0 2 750 850 200 L 50 50 1 1 B
X GND 3 -800 -650 200 R 50 50 1 1 W
X VDD 4 -800 850 200 R 50 50 1 1 W
X ~RST~/C2CK 5 -800 0 200 R 50 50 1 1 I
X C2D/P2.0 6 750 -850 200 L 50 50 1 1 B
X P1.6 7 750 -650 200 L 50 50 1 1 B
X P1.5 8 750 -550 200 L 50 50 1 1 B
X P1.4 9 750 -450 200 L 50 50 1 1 B
X P1.3 10 750 -350 200 L 50 50 1 1 B
X P0.2 20 750 650 200 L 50 50 1 1 B
X P1.2 11 750 -250 200 L 50 50 1 1 B
X GND_TP 21 -800 -850 200 R 50 50 1 1 W
X GND 12 -800 -750 200 R 50 50 1 1 W
X P1.1 13 750 -150 200 L 50 50 1 1 B
X P1.0 14 750 -50 200 L 50 50 1 1 B
X P0.7 15 750 150 200 L 50 50 1 1 B
X P0.6 16 750 250 200 L 50 50 1 1 B
X P0.5 17 750 350 200 L 50 50 1 1 B
X P0.4 18 750 450 200 L 50 50 1 1 B
X P0.3 19 750 550 200 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# EFM8BB10F8G
#
DEF EFM8BB10F8G U 0 40 Y Y 1 F N
F0 "U" -600 1150 60 H V L CNN
F1 "EFM8BB10F8G" -600 1050 60 H V L CNN
F2 "Main:QFN50P300X300X75-20NT170X170" -600 -1050 28 H V L CNN
F3 "" 0 -600 60 H V C CNN
F4 "Silicon Labs" -600 1250 60 H I L CNN "Manufacturer"
F5 "EFM8BB10F8G-A-QFN20R" -600 1350 60 H I L CNN "MPN"
F6 "STUFF" -600 -1125 39 H V L CNN "SKU"
DRAW
T 0 -500 675 60 0 0 0 8051@25MHz Normal 1 L C
T 0 -500 425 60 0 0 0 Flash:~2kB Normal 0 L C
T 0 -500 300 60 0 0 0 QFN20 Normal 0 L C
T 0 -500 550 60 0 0 0 RAM:~~512B Normal 0 L C
S -600 1000 550 -1000 0 1 0 N
X P0.1 1 750 750 200 L 50 50 1 1 B
X P0.0 2 750 850 200 L 50 50 1 1 B
X GND 3 -800 -650 200 R 50 50 1 1 W
X VDD 4 -800 850 200 R 50 50 1 1 W
X ~RST~/C2CK 5 -800 0 200 R 50 50 1 1 I
X C2D/P2.0 6 750 -850 200 L 50 50 1 1 B
X P1.6 7 750 -650 200 L 50 50 1 1 B
X P1.5 8 750 -550 200 L 50 50 1 1 B
X P1.4 9 750 -450 200 L 50 50 1 1 B
X P1.3 10 750 -350 200 L 50 50 1 1 B
X P0.2 20 750 650 200 L 50 50 1 1 B
X P1.2 11 750 -250 200 L 50 50 1 1 B
X GND_TP 21 -800 -850 200 R 50 50 1 1 W
X GND 12 -800 -750 200 R 50 50 1 1 W
X P1.1 13 750 -150 200 L 50 50 1 1 B
X P1.0 14 750 -50 200 L 50 50 1 1 B
X P0.7 15 750 150 200 L 50 50 1 1 B
X P0.6 16 750 250 200 L 50 50 1 1 B
X P0.5 17 750 350 200 L 50 50 1 1 B
X P0.4 18 750 450 200 L 50 50 1 1 B
X P0.3 19 750 550 200 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# LPC1769FBD100,551
#
DEF LPC1769FBD100,551 U 0 40 Y Y 1 F N
F0 "U" -1150 4025 60 H V L CNN
F1 "LPC1769FBD100,551" -1150 3925 60 H V L CNN
F2 "Main:QFP50P1400X1400X160-100" -1150 -3750 60 H V L CNN
F3 "" -4050 -1650 60 H V C CNN
F4 "NXP Semiconductors" -1150 4150 60 H I L CNN "Manufacturer"
F5 "LPC1769FBD100,551" -1150 4250 60 H I L CNN "MPN"
F6 "STUFF" -1150 -3850 39 H V L CNN "SKU"
DRAW
S 1100 -3650 -1150 3850 0 1 0 N
X TDO/SWO 1 -1350 3650 200 R 50 50 1 1 B
X TDI 2 -1350 3550 200 R 50 50 1 1 B
X TMS/SWDIO 3 -1350 3450 200 R 50 50 1 1 B
X ~TRST 4 -1350 3350 200 R 50 50 1 1 B
X TCK/SWDCLK 5 -1350 3250 200 R 50 50 1 1 B
X P0[26]/AD0[3]/AOUT/RXD3 6 1300 -1250 200 L 50 50 1 1 B
X P0[25]/AD0[2]/I2SRX_SDA/TXD3 7 1300 -1350 200 L 50 50 1 1 B
X P0[24]/AD0[1]/I2SRX_WS/CAP3[1] 8 1300 -1450 200 L 50 50 1 1 B
X P0[23]/AD0[0]/I2SRX_CLK/CAP3[0] 9 1300 -1550 200 L 50 50 1 1 B
X VDDA 10 -1350 -1100 200 R 50 50 1 1 B
X P1[31]/SCK1/AD0[5] 20 1300 1650 200 L 50 50 1 1 B
X P0[30]/USB_D- 30 1300 -850 200 L 50 50 1 1 B
X P1[26]/MCOB1/PWM1[6]/CAP0[0] 40 1300 1150 200 L 50 50 1 1 B
X P2[13]/~EINT3~/I2STX_SDA 50 1300 3150 200 L 50 50 1 1 B
X P0[18]/DCD1/MOSI0/MOSI 60 1300 -2050 200 L 50 50 1 1 B
X P2[3]/PWM1[4]/DCD1/TRACEDATA[2] 70 1300 2150 200 L 50 50 1 1 B
X P0[5]/I2SRX_WS/TD2/CAP2[1] 80 1300 -3050 200 L 50 50 1 1 B
X P1[10]/ENET_RXD1 90 1300 -150 200 L 50 50 1 1 B
X VSSA 11 -1350 -2950 200 R 50 50 1 1 B
X P1[30]/VBUS/AD0[4] 21 1300 1550 200 L 50 50 1 1 B
X VSS 31 -1350 -2850 200 R 50 50 1 1 B
X VSS 41 -1350 -2750 200 R 50 50 1 1 B
X P2[12]/~EINT2~/I2STX_WS 51 1300 3050 200 L 50 50 1 1 B
X P0[17]/CTS1/MISO0/MISO 61 1300 -2150 200 L 50 50 1 1 B
X VDD(3V3) 71 -1350 -350 200 R 50 50 1 1 B
X P0[4]/I2SRX_CLK/RD2/CAP2[0] 81 1300 -3150 200 L 50 50 1 1 B
X P1[9]/ENET_RXD0 91 1300 -250 200 L 50 50 1 1 B
X VREFP 12 -1350 -1550 200 R 50 50 1 1 B
X XTAL1 22 -1350 2650 200 R 50 50 1 1 B
X P1[18]/USB_UP_LED/PWM1[1]/CAP1[0] 32 1300 350 200 L 50 50 1 1 B
X VDD(REG)(3V3) 42 -1350 -700 200 R 50 50 1 1 B
X P2[11]/~EINT1~/I2STX_CLK 52 1300 2950 200 L 50 50 1 1 B
X P0[15]/TXD1/SCK0/SCK 62 1300 -2350 200 L 50 50 1 1 B
X VSS 72 -1350 -2550 200 R 50 50 1 1 B
X P4[28]/RX_MCLK/MAT2[0]/TXD3 82 1300 3650 200 L 50 50 1 1 B
X P1[8]/ENET_CRS 92 1300 -350 200 L 50 50 1 1 B
X NC 13 -1350 1850 200 R 50 50 1 1 B
X XTAL2 23 -1350 2750 200 R 50 50 1 1 B
X P1[19]/MCOA0/~USB_PPWR~/CAP1[1] 33 1300 450 200 L 50 50 1 1 B
X P1[27]/CLKOUT/~USB_OVRCR~/CAP0[1] 43 1300 1250 200 L 50 50 1 1 B
X P2[10]/~EINT0~/NMI 53 1300 2850 200 L 50 50 1 1 B
X P0[16]/RXD1/SSEL0/SSEL 63 1300 -2250 200 L 50 50 1 1 B
X P2[2]/PWM1[3]/CTS1/TRACEDATA[3] 73 1300 2050 200 L 50 50 1 1 B
X VSS 83 -1350 -2450 200 R 50 50 1 1 B
X P1[4]/ENET_TX_EN 93 1300 -450 200 L 50 50 1 1 B
X ~RSTOUT 14 -1350 1050 200 R 50 50 1 1 B
X P0[28]/SCL0/USB_SCL 24 1300 -1050 200 L 50 50 1 1 B
X P1[20]/MCI0/PWM1[2]/SCK0 34 1300 550 200 L 50 50 1 1 B
X P1[28]/MCOA2/PCAP1[0]/MAT0[0] 44 1300 1350 200 L 50 50 1 1 B
X VDD(3V3) 54 -1350 -450 200 R 50 50 1 1 B
X P2[9]/USB_CONNECT/RXD2 64 1300 2750 200 L 50 50 1 1 B
X P2[1]/PWM1[2]/RXD1 74 1300 1950 200 L 50 50 1 1 B
X VDD(REG)(3V3) 84 -1350 -800 200 R 50 50 1 1 B
X P1[1]/ENET_TXD1 94 1300 -550 200 L 50 50 1 1 B
X VREFN 15 -1350 -2050 200 R 50 50 1 1 B
X P0[27]/SDA0/USB_SDA 25 1300 -1150 200 L 50 50 1 1 B
X P1[21]/~MCABORT~/PWM1[3]/SSEL0 35 1300 650 200 L 50 50 1 1 B
X P1[29]/MCOB2/PCAP1[1]/MAT0[1] 45 1300 1450 200 L 50 50 1 1 B
X VSS 55 -1350 -2650 200 R 50 50 1 1 B
X P2[8]/TD2/TXD2 65 1300 2650 200 L 50 50 1 1 B
X P2[0]/PWM1[1]/TXD1 75 1300 1850 200 L 50 50 1 1 B
X P4[29]/TX_MCLK/MAT2[1]/RXD3 85 1300 3750 200 L 50 50 1 1 B
X P1[0]/ENET_TXD0 95 1300 -650 200 L 50 50 1 1 B
X RTCX1 16 -1350 2150 200 R 50 50 1 1 B
X P3[26]/STCLK/MAT0[1]/PWM1[3] 26 1300 3450 200 L 50 50 1 1 B
X P1[22]/MCOB0/USB_PWRD/MAT1[0] 36 1300 750 200 L 50 50 1 1 B
X P0[0]/RD1/TXD3/SDA1 46 1300 -3550 200 L 50 50 1 1 B
X P0[22]/RTS1/TD1 56 1300 -1650 200 L 50 50 1 1 B
X P2[7]/RD2/RTS1 66 1300 2550 200 L 50 50 1 1 B
X P0[9]/I2STX_SDA/MOSI1/MAT2[3] 76 1300 -2650 200 L 50 50 1 1 B
X P1[17]/ENET_MDIO 86 1300 250 200 L 50 50 1 1 B
X VDD(3V3) 96 -1350 -250 200 R 50 50 1 1 B
X ~RESET 17 -1350 1250 200 R 50 50 1 1 B
X P3[25]/MAT0[0]/PWM1[2] 27 1300 3350 200 L 50 50 1 1 B
X P1[23]/MCI1/PWM1[4]/MISO0 37 1300 850 200 L 50 50 1 1 B
X P0[1]/TD1/RXD3/SCL1 47 1300 -3450 200 L 50 50 1 1 B
X P0[21]/RI1/RD1 57 1300 -1750 200 L 50 50 1 1 B
X P2[6]/PCAP1[0]/RI1/TRACECLK 67 1300 2450 200 L 50 50 1 1 B
X P0[8]/I2STX_WS/MISO1/MAT2[2] 77 1300 -2750 200 L 50 50 1 1 B
X P1[16]/ENET_MDC 87 1300 150 200 L 50 50 1 1 B
X VSS 97 -1350 -2350 200 R 50 50 1 1 B
X RTCX2 18 -1350 2250 200 R 50 50 1 1 B
X VDD(3V3) 28 -1350 -550 200 R 50 50 1 1 B
X P1[24]/MCI2/PWM1[5]/MOSI0 38 1300 950 200 L 50 50 1 1 B
X P0[10]/TXD2/SDA2/MAT3[0] 48 1300 -2550 200 L 50 50 1 1 B
X P0[20]/DTR1/SCL1 58 1300 -1850 200 L 50 50 1 1 B
X P2[5]/PWM1[6]/DTR1/TRACEDATA[0] 68 1300 2350 200 L 50 50 1 1 B
X P0[7]/I2STX_CLK/SCK1/MAT2[1] 78 1300 -2850 200 L 50 50 1 1 B
X P1[15]/ENET_REF_CLK 88 1300 50 200 L 50 50 1 1 B
X P0[2]/TXD0/AD0[7] 98 1300 -3350 200 L 50 50 1 1 B
X VBAT 19 -1350 50 200 R 50 50 1 1 B
X P0[29]/USB_D+ 29 1300 -950 200 L 50 50 1 1 B
X P1[25]/MCOA1/MAT1[1] 39 1300 1050 200 L 50 50 1 1 B
X P0[11]/RXD2/SCL2/MAT3[1] 49 1300 -2450 200 L 50 50 1 1 B
X P0[19]/DSR1/SDA1 59 1300 -1950 200 L 50 50 1 1 B
X P2[4]/PWM1[5]/DSR1/TRACEDATA[1] 69 1300 2250 200 L 50 50 1 1 B
X P0[6]/I2SRX_SDA/SSEL1/MAT2[0] 79 1300 -2950 200 L 50 50 1 1 B
X P1[14]/ENET_RX_ER 89 1300 -50 200 L 50 50 1 1 B
X P0[3]/RXD0/AD0[6] 99 1300 -3250 200 L 50 50 1 1 B
X RTCK 100 -1350 3150 200 R 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
