# Lab 2: Importing Code into a Vitis Model Composer HDL Design

## Objectives

After completing this lab, you will be able to:

* Create a Finite State Machine using the MCode block in Vitis Model Composer.
* Import an RTL HDL description into Vitis Model Composer.
* Configure the black box to ensure the design can be successfully simulated.
* Incorporate a design, synthesized from C, C++ or SystemC using Vitis HLS, as a block into your MATLAB design.

## Step 1: Modeling Control with M-Code

In this step you will be creating a simple Finite State Machine (FSM) using the MCode block to detect a sequence of binary values 1011. The FSM needs to be able to detect multiple transmissions as well, such as 10111011.

### Procedure

In this step you will create the control logic for a Finite State Machine using M-code. You will then simulate the final design to confirm the correct operation.

1. Launch Vitis Model Composer and change the working directory to: `\HDL_Library\Lab2\M_code`

2. Open the file `Lab2_1.slx` and double-click on the HDL_DUT subsystem.

You see the following incomplete diagram. 

![](Images/Step1/Step2.png)

3. Add an MCode block from the AMD Toolbox/HDL/User-Defined Functions library. Before wiring up the block, you need to edit the MATLABÂ® function to create the correct ports and function name.

4. Double-click the **MCode** block and click the **Edit** button, as shown in the following figure.

![](Images/Step1/Step4-1.png)

The following figure shows the defualt M-code in the MATLAB text editor

![](Images/Step1/Step4-2.png)

5. Edit the default MATLAB function to include the function name `state_machine` and the input `din` and output `matched`.

6. You can now delete the sample M-code.

![](Images/Step1/Step6.png)

7. After you make the edits, use Save As to save the MATLAB file as `state_machine.m` to the `Lab2/M_code` folder.

8. In the MCode Properties Editor, use the Browse button to ensure that the MCode block is referencing the local M-code file (`state_machine.m`). Click OK.

You will see the MCode block assume the new ports and function name.

9. Now connect the MCode block to the diagram as shown in the following figure:

![](Images/Step1/Step9-1.png)

You are now ready to start coding the state machine. The bubble diagram for this state machine is shown in the following figure. This FSM has five states and is capable of detecting two sequences in succession.

![](Images/Step1/Step9-2.png)

10. Edit the M-code file, `state_machine.m`, and define the state variable using the `xl_state` data type as shown in the following. This requires that you declare a variable as a persistent variable. The `xl_state` function requires two arguments: the initial condition and a fixed-point declaration. 

Because you need to count up to 4, you need 3 bits.
``` 
persistent state, state = xl_state(0,{xlUnsigned, 3, 0}); 
```

11. Use a switch-case statement to define the FSM states shown. A small sample is provided, shown as follows, to get you started.
```
switch state
   case 0
      if din == 1
          state = 1;
      else
          state = 0;
      end
      matched = 0;
```
> ðŸ“ Note: You need an otherwise statement as your last case.

12. Save the M-code file and run the simulation. The waveform should look like the following figure. You should notice two detections of the sequence.

![](Images/Step1/Step12.png)

## Step 2: Modeling Blocks with HDL

In this step, you will import an RTL design into Vitis Model Composer as a black box.

A black box allows the design to be imported into Vitis Model Composer even though the description is in Hardware Description Language (HDL) format.

1. Invoke Vitis Model Composer and from the MATLAB console, change the directory to: `\HDL_Library\Lab2\HDL`.

The following files are located in this directory:
* `Lab2_2.slx` - A Simulink model containing a black box example.
* `transpose_fir.vhd` - Top-level VHDL for a transpose form FIR filter. This file is the VHDL that is associated with the black box.
* `mac.vhd` â€“ Multiply and adder component used to build the transpose FIR filter.

2. Type `open Lab2_2.slx` on the MATLAB command line.

3. Open the subsystem named **Down Converter**.

4. Open the subsystem named **Transpose FIR Filter Black Box**.
 
At this point, the subsystem contains two input ports and one output port. You will add a black box to this subsystem:

![](Images/Step2/Step4.png)

5. Left-click the design canvas and begin typing **Black Box** to a Black Box block to this subsystem.

A browser window opens, listing the VHDL source files that can be associated with the black box.

6. From this window, select the top-level VHDL file `transpose_fir.vhd`. This is illustrated in the following figure:

![](Images/Step2/Step6.png)

The associated configuration M-code `transpose_fir_config.m` opens in an Editor for modifications.

7. Close the Editor.

8. Wire the ports of the black box to the corresponding subsystem ports and save the design

![](Images/Step2/Step8.png)

9. Double-click the Black Box block to open this dialog box:

![](Images/Step2/Step9.gif)

The following are the fields in the dialog box:

* **Block configuration m-function:** This specifies the name of the configuration M-function for the black box. In this example, the field contains the name of the function that was generated by the Configuration Wizard. By default, the black box uses the function the wizard produces. You can however substitute one you create yourself.
* **Simulation mode:** There are three simulation modes.
    * **Inactive:**In this mode the black box participates in the simulation by ignoring its inputs and producing zeros. This setting is typically used when a separate simulation model is available for the black box, and the model is wired in parallel with the black box using a simulation multiplexer.
    * **Vivado Simulator:** In this mode simulation results for the black box are produced using co-simulation on the HDL associated with the black box.
    * **External co-simulator:**In this mode it is necessary to add a Questa HDL co-simulation block to the design, and to specify the name of the Questa block in the HDL co-simulator to use field. In this mode, the black box is simulated using HDL co-simulation.

10. Set the Simulation mode to Inactive and click OK to close the dialog box.

11. Move to the design top-level and run the simulation, then double-click the **Scope** block.

Notice the black box output shown in the Output Signal scope is zero. This is expected because the black box is configured to be Inactive during simulation.

![](Images/Step2/Step12.png)

12. From the Simulink Toolstrip, select *Debug > Information Overlays > Alias Data Types** to display the port types for the black box.

13. Compile the model (Ctrl-D) to ensure the port data types are up to date.

Notice that the black box port output type is `UFix_26_0`. This means it is unsigned, 26-bits wide, and has a binary point 0 positions to the left of the least significant bit.

14. Open the configuration M-function `transpose_fir_config.m` and change the output type from `UFix_26_0` to `Fix_26_12`. The modified line (line 26) should read:
```
dout_port.setType('Fix_26_12');
```
Continue the following steps to edit the configuration M-function to associate an additional HDL file with the black box.

15. Locate line 65:
```
this_block.addFile('transpose_fir.vhd');
```

16. Immediately above this line, add the following:
```
this_block.addFile('mac.vhd');
```

17. Save the changes to the configuration M-function and close the file.

18. Click the design canvas and recompile the model (Ctrl-D).

Your Transpose FIR Filter Black Box subsystem should display as follows:

![](Images/Step2/Step19.png)

19. From the Black Box block parameter dialog box, change the Simulation mode field from **Inactive** to **Vivado Simulator** and then click **OK**.

20. Move to the top-level of the design and run the simulation.

21. Examine the scope output after the simulation has completed.

Notice the waveform is no longer zero. When the Simulation Mode was Inactive, the Output Signal scope displayed constant zero. Now, the Output Signal shows a sine wave as the results from the Vivado Simulation.

22. Right-click the Output Signal display and select **Configuration Properties**. In the Main tab, set **Axis Scaling** to the **Auto** setting.

You should see a display similar to that shown below.

![](Images/Step2/Step23.png)

## Step 3: Modeling Blocks with C/C++ Code

The Vitis HLS tool has the ability to transform C/C++ design sources into RTL. The Vitis Model Composer HDL library contains a Vitis HLS block in the HDL/User-Defined Functions library which enables you to bring in C/C++ source files into a Vitis Model Composer model.

1. Invoke Vitis Model Composer and from the MATLAB console, change the directory to: `\HDL_Library\Lab2\C_code`.

2. Double-click the file `MedianFilter.cpp` to view the contents of the C++ file.

This file implements a 2-Dimensional median filter on 3x3 window size.

3. Open the `Lab2_3.slx` file and double-click on the HDL_DUT subsystem. This should open the model as shown in the following figure.

![](Images/Step3/Part2/Step1.png)

4. Add a Vitis HLS block:
    - Left-click anywhere on the canvas.
    - Type `Vitis HLS` in the Add block dialog box.
    - Select **Vitis HLS** as shown in the following figure.

![](Images/Step3/Part2/Step2.png)

5. Double-click the Vitis HLS block to open the Properties Editor.

6. Use the Browse button to find the folder `\HDL_Library\Lab2\C_code\hls_project\solution1`, as shown in the following figure.

![](Images/Step3/Part2/Step5.png)

This folder was generated by Vitis. An HLS component was created for the `MedianFilter` function with the target set to **Vivado IP for System Generator**. The component was synthesized and packaged to generate the `solution1` folder. Refer to the [Vitis HLS documentation](https://docs.amd.com/r/en-US/ug1399-vitis-hls/Packaging-the-RTL-Design) for more information.

7. Click **OK** to import the Vitis HLS IP.

8. Connect the input and output ports of the block as shown in the following figure.

![](Images/Step3/Part2/Step6.png)

9. Simulate the design and verify the image is filtered, as shown in the following figures.

![](Images/Step3/Part2/Step12.png)

### Summary

In this lab you learned:
 * How to create control logic using M-Code. The final design can be used to create an HDL netlist, in the same manner as designs created using the HDL Blocksets.
 * How to model blocks in Vitis Model Composer using HDL by incorporating an existing VHDL RTL design and the importance of matching the data types of the Vitis Model Composer model with those of the RTL design and how the RTL design is simulated within Vitis Model Composer.
 * How to take a filter written in C++, synthesize it with Vitis HLS and incorporate the design into MATLAB. This process allows you to use any C, C++ or SystemC design and create a custom block for use in your designs. This exercise showed you how to import the RTL design generated by Vitis HLS and use the design inside MATLAB.

Solutions to this lab can be found corresponding locations:
 * `\HDL_Library\Lab2\C_code\solution`
 * `\HDL_Library\Lab2\HDL\solution`
 * `\HDL_Library\Lab2\M_code\solution`

--------------
Copyright 2024 Advanced Micro Devices, Inc.

Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at

    http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
