Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dadda_PPAM_1_3_behav xil_defaultlib.tb_dadda_PPAM_1_3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.COMP4to2
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.dadda_PPAM_1_3
Compiling module xil_defaultlib.tb_dadda_PPAM_1_3
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dadda_PPAM_1_3_behav
