// Seed: 2434140910
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd37,
    parameter id_5 = 32'd35
) (
    output supply1 id_0,
    input wand id_1,
    input tri0 _id_2,
    output tri1 id_3
);
  wire [1 'b0 : id_2] _id_5;
  logic [-1 : 1] id_6;
  ;
  not primCall (id_0, id_1);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  wire [id_5 : -1 'b0] id_7;
endmodule
program module_2 (
    input tri0 id_0,
    output supply1 id_1,
    input wor id_2,
    output supply1 id_3
    , id_7,
    output supply1 id_4,
    input supply0 id_5
);
  assign id_4 = 1'b0;
  wire id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7
  );
  assign id_1 = -1;
  initial assume (id_2);
  wire id_9;
endprogram
