Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/lohitaksh/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot blk_tb_func_synth xil_defaultlib.blk_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.design_1_BitShift_0_0_BitShift
Compiling module xil_defaultlib.design_1_BitShift_0_0
Compiling module xil_defaultlib.design_1_BitShift_1_0_BitShift
Compiling module xil_defaultlib.design_1_BitShift_1_0
Compiling module xil_defaultlib.design_1_TwoOneMux_0_0_TwoOneMux
Compiling module xil_defaultlib.design_1_TwoOneMux_0_0
Compiling module xil_defaultlib.design_1_TwoOneMux_0_1_TwoOneMux
Compiling module xil_defaultlib.design_1_TwoOneMux_0_1
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.design_1_c_addsub_0_0
Compiling module xil_defaultlib.design_1_c_addsub_1_0
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.design_1_cordic_0_0
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.design_1_div_0_0_div_fdiv_32ns_3...
Compiling module xil_defaultlib.design_1_div_0_0_div_fdiv_32ns_3...
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.design_1_div_0_0_div_sitofp_32ns...
Compiling module xil_defaultlib.design_1_div_0_0_div_sitofp_32ns...
Compiling module xil_defaultlib.design_1_div_0_0_div_sitofp_32ns...
Compiling module xil_defaultlib.design_1_div_0_0_div_sitofp_32ns...
Compiling module xil_defaultlib.design_1_div_0_0_div
Compiling module xil_defaultlib.design_1_div_0_0
Compiling module xil_defaultlib.design_1_splitter_0_0
Compiling module unisims_ver.DSP48E1(ADREG=0,CARRYINSELREG=0,...
Compiling module xil_defaultlib.design_1_xbip_multadd_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.blk_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot blk_tb_func_synth
