// Seed: 4280412613
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input tri id_3,
    input tri0 id_4,
    output wand id_5,
    output wand id_6,
    input supply1 id_7,
    input wire id_8,
    input supply1 id_9,
    output tri1 id_10,
    input wand id_11,
    output wand id_12,
    output wire id_13,
    output tri id_14,
    output tri id_15,
    input tri1 id_16,
    input wand id_17,
    output tri0 id_18,
    output tri id_19,
    output wand id_20,
    input tri1 id_21,
    input uwire id_22,
    input supply0 id_23,
    input tri0 id_24,
    input wor id_25,
    output tri1 id_26
);
  reg id_28;
  always_comb id_28 <= id_24;
endmodule
module module_1 #(
    parameter id_0 = 32'd63
) (
    input  tri0 _id_0,
    input  tri1 id_1,
    output tri1 id_2
);
  wire [id_0 : 1  +  id_0  <  -1] id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_1 = 0;
  assign id_4 = id_1;
endmodule
