#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Oct 14 13:23:53 2022
# Process ID: 8632
# Current directory: /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/bd_b764_util_vector_logic_0_0_synth_1
# Command line: vivado -log bd_b764_util_vector_logic_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_b764_util_vector_logic_0_0.tcl
# Log file: /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/bd_b764_util_vector_logic_0_0_synth_1/bd_b764_util_vector_logic_0_0.vds
# Journal file: /tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/bd_b764_util_vector_logic_0_0_synth_1/vivado.jou
# Running On: xcosswbld09, OS: Linux, CPU Frequency: 1246.831 MHz, CPU Physical cores: 25, Host memory: 540966 MB
#-----------------------------------------------------------
Sourcing tcl script '/home/xbrbbot/.Xilinx/Vivado/Vivado_init.tcl'
484 Beta devices matching pattern found, 484 enabled.
enable_beta_device: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2066.949 ; gain = 130.633 ; free physical = 20779 ; free virtual = 458696
source bd_b764_util_vector_logic_0_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_b764_util_vector_logic_0_0
Command: synth_design -top bd_b764_util_vector_logic_0_0 -part xc7a200tfbg676-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9340
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2835.188 ; gain = 373.770 ; free physical = 15290 ; free virtual = 453194
Synthesis current peak Physical Memory [PSS] (MB): peak = 1996.103; parent = 1875.487; children = 120.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3839.145; parent = 2839.160; children = 999.984
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_b764_util_vector_logic_0_0' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_5/synth/bd_b764_util_vector_logic_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_2_util_vector_logic' [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/3d84/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_2_util_vector_logic' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ipshared/3d84/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'bd_b764_util_vector_logic_0_0' (0#1) [/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_5/synth/bd_b764_util_vector_logic_0_0.v:53]
WARNING: [Synth 8-7129] Port Op2[0] in module util_vector_logic_v2_0_2_util_vector_logic is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2905.125 ; gain = 443.707 ; free physical = 14761 ; free virtual = 452651
Synthesis current peak Physical Memory [PSS] (MB): peak = 1996.103; parent = 1875.487; children = 120.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3905.113; parent = 2905.129; children = 999.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2919.969 ; gain = 458.551 ; free physical = 14795 ; free virtual = 452687
Synthesis current peak Physical Memory [PSS] (MB): peak = 1996.103; parent = 1875.487; children = 120.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3919.957; parent = 2919.973; children = 999.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2919.969 ; gain = 458.551 ; free physical = 14824 ; free virtual = 452722
Synthesis current peak Physical Memory [PSS] (MB): peak = 1996.103; parent = 1875.487; children = 120.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3919.957; parent = 2919.973; children = 999.984
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2919.969 ; gain = 0.000 ; free physical = 14715 ; free virtual = 452616
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2944.906 ; gain = 0.000 ; free physical = 13982 ; free virtual = 451882
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2944.906 ; gain = 0.000 ; free physical = 13985 ; free virtual = 451885
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/proj/xbuilds/SWIP/2022.2_1014_0655/installs/lin64/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2944.906 ; gain = 483.488 ; free physical = 13230 ; free virtual = 451278
Synthesis current peak Physical Memory [PSS] (MB): peak = 1996.103; parent = 1875.487; children = 120.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3944.895; parent = 2944.910; children = 999.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2944.906 ; gain = 483.488 ; free physical = 13248 ; free virtual = 451296
Synthesis current peak Physical Memory [PSS] (MB): peak = 1996.103; parent = 1875.487; children = 120.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3944.895; parent = 2944.910; children = 999.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2944.906 ; gain = 483.488 ; free physical = 13270 ; free virtual = 451320
Synthesis current peak Physical Memory [PSS] (MB): peak = 1996.103; parent = 1875.487; children = 120.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3944.895; parent = 2944.910; children = 999.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2944.906 ; gain = 483.488 ; free physical = 13199 ; free virtual = 451238
Synthesis current peak Physical Memory [PSS] (MB): peak = 1996.103; parent = 1875.487; children = 120.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3944.895; parent = 2944.910; children = 999.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2944.906 ; gain = 483.488 ; free physical = 12856 ; free virtual = 450910
Synthesis current peak Physical Memory [PSS] (MB): peak = 1996.103; parent = 1875.487; children = 120.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3944.895; parent = 2944.910; children = 999.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2944.906 ; gain = 483.488 ; free physical = 15895 ; free virtual = 453958
Synthesis current peak Physical Memory [PSS] (MB): peak = 2058.450; parent = 1937.360; children = 121.090
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3944.895; parent = 2944.910; children = 999.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2944.906 ; gain = 483.488 ; free physical = 15876 ; free virtual = 453940
Synthesis current peak Physical Memory [PSS] (MB): peak = 2058.481; parent = 1937.388; children = 121.094
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3944.895; parent = 2944.910; children = 999.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2944.906 ; gain = 483.488 ; free physical = 15823 ; free virtual = 453890
Synthesis current peak Physical Memory [PSS] (MB): peak = 2058.577; parent = 1937.485; children = 121.094
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3944.895; parent = 2944.910; children = 999.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2944.906 ; gain = 483.488 ; free physical = 17087 ; free virtual = 455161
Synthesis current peak Physical Memory [PSS] (MB): peak = 2060.652; parent = 1938.631; children = 122.021
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3944.895; parent = 2944.910; children = 999.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2944.906 ; gain = 483.488 ; free physical = 17075 ; free virtual = 455150
Synthesis current peak Physical Memory [PSS] (MB): peak = 2060.652; parent = 1938.631; children = 122.021
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3944.895; parent = 2944.910; children = 999.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2944.906 ; gain = 483.488 ; free physical = 17090 ; free virtual = 455163
Synthesis current peak Physical Memory [PSS] (MB): peak = 2060.668; parent = 1938.651; children = 122.021
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3944.895; parent = 2944.910; children = 999.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2944.906 ; gain = 483.488 ; free physical = 17080 ; free virtual = 455153
Synthesis current peak Physical Memory [PSS] (MB): peak = 2060.695; parent = 1938.675; children = 122.021
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3944.895; parent = 2944.910; children = 999.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2944.906 ; gain = 483.488 ; free physical = 17088 ; free virtual = 455161
Synthesis current peak Physical Memory [PSS] (MB): peak = 2060.695; parent = 1938.675; children = 122.021
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3944.895; parent = 2944.910; children = 999.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2944.906 ; gain = 483.488 ; free physical = 17095 ; free virtual = 455168
Synthesis current peak Physical Memory [PSS] (MB): peak = 2060.695; parent = 1938.675; children = 122.021
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3944.895; parent = 2944.910; children = 999.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2944.906 ; gain = 483.488 ; free physical = 16981 ; free virtual = 455054
Synthesis current peak Physical Memory [PSS] (MB): peak = 2060.695; parent = 1938.675; children = 122.021
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3944.895; parent = 2944.910; children = 999.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2944.906 ; gain = 458.551 ; free physical = 17011 ; free virtual = 455079
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2944.914 ; gain = 483.488 ; free physical = 16993 ; free virtual = 455062
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2944.914 ; gain = 0.000 ; free physical = 17009 ; free virtual = 455077
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2944.914 ; gain = 0.000 ; free physical = 16743 ; free virtual = 454811
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: dfc0b01d
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2944.914 ; gain = 842.277 ; free physical = 17074 ; free virtual = 455142
INFO: [Common 17-1381] The checkpoint '/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/bd_b764_util_vector_logic_0_0_synth_1/bd_b764_util_vector_logic_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_b764_util_vector_logic_0_0, cache-ID = 406fb583e156d2a3
INFO: [Common 17-1381] The checkpoint '/tmp/jenkins-BUILDS-hw_designs_builds-2022.2-297_xilinx-ac701/bsps/xilinx-ac701-2022.2/hw_proj/xilinx-ac701-2022.2/xilinx-ac701-2022.2.runs/bd_b764_util_vector_logic_0_0_synth_1/bd_b764_util_vector_logic_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_b764_util_vector_logic_0_0_utilization_synth.rpt -pb bd_b764_util_vector_logic_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 14 13:24:51 2022...
