VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratix10_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/ctrl.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratix10_arch.timing.xml
Circuit name: ctrl

# Loading Architecture Description
Warning 1: Model 'fourteennm_fp_mac.opmode{sp_mult_add}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 2: Model 'fourteennm_fp_mac.opmode{sp_vector1}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'fourteennm_fp_mac.opmode{sp_vector2}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
# Loading Architecture Description took 0.27 seconds (max_rss 46.5 MiB, delta_rss +31.3 MiB)

Timing analysis: ON
Circuit netlist file: ctrl.net
Circuit placement file: ctrl.place
Circuit routing file: ctrl.route
Circuit SDC file: ctrl.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 4: MLAB[0].control_in[0] unconnected pin in architecture.
Warning 5: MLAB[0].control_in[1] unconnected pin in architecture.
Warning 6: MLAB[0].control_in[2] unconnected pin in architecture.
Warning 7: MLAB[0].control_in[3] unconnected pin in architecture.
Warning 8: MLAB[0].control_in[4] unconnected pin in architecture.
Warning 9: MLAB[0].cin[0] unconnected pin in architecture.
Warning 10: MLAB[0].cout[0] unconnected pin in architecture.
# Building complex block graph took 1.02 seconds (max_rss 335.3 MiB, delta_rss +288.8 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/ctrl.blif
# Load circuit
Found constant-one generator 'sign'
# Load circuit took 0.00 seconds (max_rss 335.3 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 335.3 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 335.3 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 335.3 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 62
    .input :       7
    .output:      26
    0-LUT  :       1
    6-LUT  :      28
  Nets  : 36
    Avg Fanout:     4.5
    Max Fanout:    27.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 198
  Timing Graph Edges: 298
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 335.3 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'ctrl.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 335.3 MiB, delta_rss +0.0 MiB)
# Packing
Warning 11: Block type 'DSP' grid location specification startx (20 = 20) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/ctrl.blif'.

After removing unused inputs...
	total blocks: 62, total nets: 36, total inputs: 7, total outputs: 26
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/comb_block[0]/lut[0]/lcell_comb[0].cin[0]
	LAB[0]/alm[0]/comb_block[0]/lut[0]/lcell_comb[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 7.12e-10
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: iolane:1,1 LAB:0.8,1 LABMLAB:1,1 PLL_OCT_CLK_CTRL:1,1 DSP:1,1 M20K:1,1
Packing with high fanout thresholds: iolane:128 LAB:32 LABMLAB:128 PLL_OCT_CLK_CTRL:128 DSP:128 M20K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     2/62        3%                            1     4 x 3     
     4/62        6%                            1     4 x 3     
     6/62        9%                            1     4 x 3     
     8/62       12%                            1     4 x 3     
    10/62       16%                            1     4 x 3     
    12/62       19%                            2     4 x 3     
    14/62       22%                            2     4 x 3     
    16/62       25%                            2     4 x 3     
    18/62       29%                            2     4 x 3     
    20/62       32%                            2     4 x 3     
    22/62       35%                            3     5 x 4     
    24/62       38%                            3     5 x 4     
    26/62       41%                            3     5 x 4     
    28/62       45%                            3     5 x 4     
    30/62       48%                            4     7 x 5     
    32/62       51%                            6     7 x 5     
    34/62       54%                            8     7 x 5     
    36/62       58%                           10     7 x 5     
    38/62       61%                           12     9 x 7     
    40/62       64%                           14     9 x 7     
    42/62       67%                           16     9 x 7     
    44/62       70%                           18     9 x 7     
    46/62       74%                           20    12 x 9     
    48/62       77%                           22    12 x 9     
    50/62       80%                           24    12 x 9     
    52/62       83%                           26    12 x 9     
    54/62       87%                           28    15 x 11    
    56/62       90%                           30    15 x 11    
    58/62       93%                           32    15 x 11    
    60/62       96%                           34    15 x 11    
    62/62      100%                           36    17 x 13    

Logic Element (alm) detailed count:
  Total number of Logic Elements used : 29
  LEs used for logic and registers    : 0
  LEs used for logic only             : 29
  LEs used for registers only         : 0

Incr Slack updates 1 in 1.793e-06 sec
Full Max Req/Worst Slack updates 1 in 2.665e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.436e-06 sec
FPGA sized to 17 x 13 (auto)
Device Utilization: 0.09 (target 1.00)
	Block Utilization: 0.03 Type: LAB
	Block Utilization: 0.82 Type: io_cell

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
       PLL          0                                      0                            0   
clock_gate          0                                      0                            0   
 clock_div          0                                      0                            0   
       LAB          4                                    5.5                         7.25   
      MLAB          0                                      0                            0   
       OCT          0                                      0                            0   
   io_cell         33                               0.787879                     0.212121   
       DSP          0                                      0                            0   
      M20K          0                                      0                            0   
Absorbed logical nets 0 out of 36 nets, 36 nets not absorbed.

Netlist conversion complete.

# Packing took 0.04 seconds (max_rss 335.3 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'ctrl.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.021082 seconds).
Warning 12: Treated 1 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.02 seconds (max_rss 363.9 MiB, delta_rss +28.6 MiB)
Warning 13: Netlist contains 1 global net to non-global architecture pin connections
Warning 14: Logic block #3 (sign) has only 1 output pin 'sign.data_out[0]'. It may be a constant generator.

Pb types usage...
  LAB             : 4
   alm            : 29
    comb_block    : 29
     lut          : 29
      lut6        : 29
       lut        : 29
  io_cell         : 33
   pad            : 33
    inpad         : 7
    outpad        : 26

# Create Device
## Build Device Grid
FPGA sized to 17 x 13: 221 grid tiles (auto)

Resource usage...
	Netlist
		0	blocks of type: PLL
	Architecture
		0	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		0	blocks of type: clock_gate
	Architecture
		0	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		0	blocks of type: clock_div
	Architecture
		0	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		4	blocks of type: LAB
	Architecture
		100	blocks of type: LAB
		23	blocks of type: LABMLAB
	Netlist
		0	blocks of type: MLAB
	Architecture
		23	blocks of type: LABMLAB
	Netlist
		0	blocks of type: OCT
	Architecture
		0	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		33	blocks of type: io_cell
	Architecture
		40	blocks of type: iolane
	Netlist
		0	blocks of type: DSP
	Architecture
		0	blocks of type: DSP
	Netlist
		0	blocks of type: M20K
	Architecture
		20	blocks of type: M20K

Device Utilization: 0.09 (target 1.00)
	Physical Tile iolane:
	Block Utilization: 0.82 Logical Block: io_cell
	Physical Tile LAB:
	Block Utilization: 0.04 Logical Block: LAB
	Physical Tile LABMLAB:
	Block Utilization: 0.00 Logical Block: MLAB
	Block Utilization: 0.17 Logical Block: LAB
	Physical Tile M20K:
	Block Utilization: 0.00 Logical Block: M20K

FPGA size limited by block type(s): io_cell

## Build Device Grid took 0.00 seconds (max_rss 364.1 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:18407
OPIN->CHANX/CHANY edge count before creating direct connections: 112320
OPIN->CHANX/CHANY edge count after creating direct connections: 122980
CHAN->CHAN type edge count:309027
Warning 15: Node: 24981 with RR_type: CHANX  at Location:CHANX:24981 H4 length:4 (15,0,0)-> (12,0,0), had no out-going switches
Warning 16: in check_rr_graph: fringe node 24981 CHANX at (12,0) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build routing resource graph took 0.24 seconds (max_rss 364.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 41994
  RR Graph Edges: 450414
# Create Device took 0.24 seconds (max_rss 364.1 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.68 seconds (max_rss 364.1 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 364.1 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.68 seconds (max_rss 364.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.03 seconds (max_rss 364.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.03 seconds (max_rss 364.1 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 364.1 MiB, delta_rss +0.0 MiB)

There are 47 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 329

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 1.87264 td_cost: 9.45775e-09
Initial placement estimated Critical Path Delay (CPD): 1.508 ns
Initial placement estimated setup Total Negative Slack (sTNS): -28.208 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -1.508 ns

Initial placement estimated setup slack histogram:
[ -1.5e-09: -1.5e-09) 2 (  8.0%) |****************
[ -1.5e-09: -1.4e-09) 1 (  4.0%) |********
[ -1.4e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 1 (  4.0%) |********
[ -1.3e-09: -1.2e-09) 0 (  0.0%) |
[ -1.2e-09: -1.2e-09) 3 ( 12.0%) |*************************
[ -1.2e-09: -1.1e-09) 1 (  4.0%) |********
[ -1.1e-09: -1.1e-09) 6 ( 24.0%) |*************************************************
[ -1.1e-09:   -1e-09) 6 ( 24.0%) |*************************************************
[   -1e-09: -9.6e-10) 5 ( 20.0%) |*****************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 61
Warning 17: Starting t: 14 of 37 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 3.7e-04   0.963       1.70 8.1516e-09   1.508      -27.3   -1.508   0.311  0.0162   16.0     1.00        61  0.200
   2    0.0 3.5e-04   0.931       1.65 5.1682e-09   1.558      -26.4   -1.558   0.311  0.0733   13.9     1.96       122  0.950
   3    0.0 3.3e-04   0.953       1.56 3.4386e-09   1.425      -24.7   -1.425   0.295  0.0230   12.2     2.80       183  0.950
   4    0.0 3.1e-04   0.970       1.52 2.2819e-09   1.425      -24.1   -1.425   0.246  0.0227   10.4     3.62       244  0.950
   5    0.0 3.0e-04   0.964       1.50 1.928e-09    1.425      -24.4   -1.425   0.246  0.0276    8.4     4.56       305  0.950
   6    0.0 2.8e-04   0.908       1.47 1.5891e-09   1.425      -24.4   -1.425   0.246  0.0436    6.7     5.32       366  0.950
   7    0.0 2.7e-04   0.939       1.44 3.0929e-09   1.159      -24.5   -1.159   0.197  0.0340    5.4     5.93       427  0.950
   8    0.0 2.6e-04   0.929       1.48 1.2712e-09   1.273      -22.6   -1.273   0.180  0.0517    4.1     6.55       488  0.950
   9    0.0 2.4e-04   0.905       1.43 1.5798e-09   1.216      -23.4   -1.216   0.262  0.0340    3.0     7.04       549  0.950
  10    0.0 2.3e-04   0.979       1.42 1.359e-09    1.216      -22.6   -1.216   0.180  0.0264    2.5     7.30       610  0.950
  11    0.0 2.2e-04   0.891       1.40 1.1712e-09   1.216      -22.6   -1.216   0.262  0.0554    1.9     7.60       671  0.950
  12    0.0 2.1e-04   0.897       1.40 1.2942e-09   1.216      -23.4   -1.216   0.262  0.0584    1.5     7.75       732  0.950
  13    0.0 2.0e-04   0.949       1.39 1.4873e-09   1.216      -22.9   -1.216   0.197  0.0329    1.3     7.88       793  0.950
  14    0.0 1.9e-04   0.887       1.37 1.0875e-09   1.216      -22.9   -1.216   0.246  0.0189    1.0     8.00       854  0.950
  15    0.0 1.8e-04   0.966       1.39 1.2712e-09   1.216        -23   -1.216   0.197  0.0308    1.0     8.00       915  0.950
  16    0.0 1.7e-04   0.950       1.40 1.2602e-09   1.216      -23.3   -1.216   0.213  0.0387    1.0     8.00       976  0.950
  17    0.0 1.6e-04   0.979       1.41 1.4537e-09   1.216      -23.3   -1.216   0.164  0.0119    1.0     8.00      1037  0.950
  18    0.0 1.5e-04   0.984       1.38 1.5692e-09   1.216      -23.2   -1.216   0.148  0.0060    1.0     8.00      1098  0.950
  19    0.0 0.0e+00   0.904       1.39 1.3558e-09   1.216      -23.2   -1.216   0.148  0.0299    1.0     8.00      1159  0.800
## Placement Quench took 0.00 seconds (max_rss 364.1 MiB)
post-quench CPD = 1.216 (ns) 

BB estimate of min-dist (placement) wire length: 238

Completed placement consistency check successfully.

Swaps called: 1196

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 1.216 ns, Fmax: 822.368 MHz
Placement estimated setup Worst Negative Slack (sWNS): -1.216 ns
Placement estimated setup Total Negative Slack (sTNS): -23.156 ns

Placement estimated setup slack histogram:
[ -1.2e-09: -1.2e-09) 1 (  4.0%) |*****
[ -1.2e-09: -1.1e-09) 0 (  0.0%) |
[ -1.1e-09: -1.1e-09) 0 (  0.0%) |
[ -1.1e-09:   -1e-09) 2 (  8.0%) |***********
[   -1e-09: -9.9e-10) 3 ( 12.0%) |****************
[ -9.9e-10: -9.4e-10) 4 ( 16.0%) |**********************
[ -9.4e-10:   -9e-10) 9 ( 36.0%) |*************************************************
[   -9e-10: -8.5e-10) 1 (  4.0%) |*****
[ -8.5e-10: -8.1e-10) 3 ( 12.0%) |****************
[ -8.1e-10: -7.6e-10) 2 (  8.0%) |***********

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.879166, bb_cost: 1.39396, td_cost: 1.41688e-09, 

Placement resource usage:
  LAB     implemented as LAB   : 4
  io_cell implemented as iolane: 33

Placement number of temperatures: 19
Placement total # of swap attempts: 1196
	Swaps accepted:  277 (23.2 %)
	Swaps rejected:  778 (65.1 %)
	Swaps aborted:  141 (11.8 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
LAB                Uniform                1.09             38.46           61.54          0.00         
                   Median                 2.76             6.06            78.79          15.15        
                   Centroid               1.76             33.33           57.14          9.52         
                   W. Centroid            0.92             18.18           81.82          0.00         
                   W. Median              0.08             0.00            100.00         0.00         
                   Crit. Uniform          0.17             0.00            100.00         0.00         
                   Feasible Region        0.17             0.00            100.00         0.00         

io_cell            Uniform                45.48            23.53           76.47          0.00         
                   Median                 14.05            24.40           56.55          19.05        
                   Centroid               14.38            25.00           51.16          23.84        
                   W. Centroid            16.56            22.73           58.08          19.19        
                   W. Median              0.50             16.67           0.00           83.33        
                   Crit. Uniform          0.25             0.00            100.00         0.00         
                   Feasible Region        1.84             13.64           4.55           81.82        


Placement Quench timing analysis took 3.9243e-05 seconds (3.3152e-05 STA, 6.091e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00140709 seconds (0.00126749 STA, 0.000139599 slack) (21 full updates: 21 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.01 seconds (max_rss 364.1 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  1 (  2.1%) |***
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  3 (  6.2%) |********
[      0.6:      0.7) 19 ( 39.6%) |************************************************
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9)  9 ( 18.8%) |***********************
[      0.9:        1) 16 ( 33.3%) |****************************************
## Initializing router criticalities took 0.00 seconds (max_rss 364.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0   30829      35      47      25 ( 0.060%)     232 ( 0.4%)    1.342     -25.92     -1.342      0.000      0.000      N/A
Incr Slack updates 21 in 3.8591e-05 sec
Full Max Req/Worst Slack updates 10 in 1.0291e-05 sec
Incr Max Req/Worst Slack updates 11 in 1.0651e-05 sec
Incr Criticality updates 15 in 4.0494e-05 sec
Full Criticality updates 6 in 1.613e-05 sec
   2    0.0     0.5    0   11983      16      23       9 ( 0.021%)     237 ( 0.4%)    1.342     -27.48     -1.342      0.000      0.000      N/A
   3    0.0     0.6    0    6833      10      18       8 ( 0.019%)     242 ( 0.4%)    1.342     -27.56     -1.342      0.000      0.000      N/A
   4    0.0     0.8    0    6321       8      15       4 ( 0.010%)     252 ( 0.4%)    1.342     -27.69     -1.342      0.000      0.000      N/A
   5    0.0     1.1    0    7345       8      15       3 ( 0.007%)     248 ( 0.4%)    1.342     -27.75     -1.342      0.000      0.000      N/A
   6    0.0     1.4    0    4707       4       6       3 ( 0.007%)     246 ( 0.4%)    1.342     -27.84     -1.342      0.000      0.000      N/A
   7    0.0     1.9    0    2469       3       5       1 ( 0.002%)     249 ( 0.4%)    1.342     -27.84     -1.342      0.000      0.000      N/A
   8    0.0     2.4    0    2282       2       2       1 ( 0.002%)     249 ( 0.4%)    1.342     -27.84     -1.342      0.000      0.000      N/A
   9    0.0     3.1    0    2375       2       2       1 ( 0.002%)     249 ( 0.4%)    1.342     -27.84     -1.342      0.000      0.000      N/A
  10    0.0     4.1    0    2606       2       2       1 ( 0.002%)     249 ( 0.4%)    1.342     -27.84     -1.342      0.000      0.000        8
  11    0.0     5.3    0    2720       2       2       1 ( 0.002%)     249 ( 0.4%)    1.342     -27.84     -1.342      0.000      0.000        9
  12    0.0     6.9    0    1498       1       1       0 ( 0.000%)     252 ( 0.4%)    1.490     -28.03     -1.490      0.000      0.000       10
Restoring best routing
Critical path: 1.49 ns
Successfully routed after 12 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  1 (  2.1%) |**
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  3 (  6.2%) |*******
[      0.6:      0.7) 10 ( 20.8%) |************************
[      0.7:      0.8)  7 ( 14.6%) |*****************
[      0.8:      0.9) 20 ( 41.7%) |************************************************
[      0.9:        1)  7 ( 14.6%) |*****************
Router Stats: total_nets_routed: 93 total_connections_routed: 138 total_heap_pushes: 81968 total_heap_pops: 26711 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 81968 total_external_heap_pops: 26711 total_external_SOURCE_pushes: 138 total_external_SOURCE_pops: 132 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 138 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 138 total_external_SINK_pushes: 5546 total_external_SINK_pops: 5245 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 5617 total_external_IPIN_pops: 5546 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 2790 total_external_OPIN_pops: 2602 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 45 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 45 total_external_CHANX_pushes: 38118 total_external_CHANX_pops: 7779 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 54 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 54 total_external_CHANY_pushes: 29759 total_external_CHANY_pops: 5407 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 29 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 29 total_number_of_adding_all_rt: 394 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.01 seconds (max_rss 364.1 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 364.1 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -2355510
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 364.1 MiB, delta_rss +0.0 MiB)
Found 88 mismatches between routing and packing results.
Fixed 20 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 364.1 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
       PLL          0                                      0                            0   
clock_gate          0                                      0                            0   
 clock_div          0                                      0                            0   
       LAB          4                                    5.5                         7.25   
      MLAB          0                                      0                            0   
       OCT          0                                      0                            0   
   io_cell         33                               0.787879                     0.212121   
       DSP          0                                      0                            0   
      M20K          0                                      0                            0   
Absorbed logical nets 0 out of 36 nets, 36 nets not absorbed.


Average number of bends per net: 0.742857  Maximum # of bends: 3

Number of global nets: 1
Number of routed nets (nonglobal): 35
Wire length results (in units of 1 clb segments)...
	Total wirelength: 252, average net length: 7.20000
	Maximum net length: 20

Wire length results in terms of physical segments...
	Total wiring segments used: 78, average wire segments per net: 2.22857
	Maximum segments used by a net: 5
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 3

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[        0:      0.1) 384 (100.0%) |***********************************************
Maximum routing channel utilization:     0.036 at (12,4)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      250
                         1       0   0.000      250
                         2       3   1.353      250
                         3       1   0.588      250
                         4       9   3.059      250
                         5       1   0.588      250
                         6       6   1.529      250
                         7       2   0.824      250
                         8       1   0.118      250
                         9       0   0.000      250
                        10       1   0.118      250
                        11       0   0.000      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      120
                         1       0   0.000      120
                         2       2   0.615      120
                         3       5   1.231      120
                         4       3   0.538      120
                         5       0   0.000      120
                         6       0   0.000      120
                         7       0   0.000      120
                         8       0   0.000      120
                         9       0   0.000      120
                        10       0   0.000      120
                        11       2   0.462      120
                        12      11   4.923      120
                        13       4   0.923      120
                        14       0   0.000      120
                        15       0   0.000      120

Total tracks in x-direction: 3000, in y-direction: 1920

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 2.54386e+06, per logic tile: 11510.7

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      2   2496
                                                      Y      2   1536
                                                      Y      3   3050
                                                      X      4   3780
                                                      Y      4   2240
                                                      X     10   3568
                                                      Y     16    520
                                                      X     24    536

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             2     0.00881
                                             4     0.00106
                                            10     0.00224
                                            24           0

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             2      0.0163
                                             3     0.00361
                                             4     0.00357
                                            16           0

Segment occupancy by length: Length utilization
                             ------ -----------
                             L2          0.0117
                             L3         0.00361
                             L4         0.00199
                             L10         0.00224
                             L16               0
                             L24               0

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             H2    0     0.00881
                             H4    1     0.00106
                            H10    2     0.00224
                            H24    3           0
                             V2    4      0.0163
                             V3    5     0.00361
                             V4    6     0.00357
                            V16    7           0

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  5.7e-10:  6.2e-10) 2 (  8.0%) |***********
[  6.2e-10:  6.6e-10) 1 (  4.0%) |*****
[  6.6e-10:  7.1e-10) 9 ( 36.0%) |*************************************************
[  7.1e-10:  7.5e-10) 1 (  4.0%) |*****
[  7.5e-10:    8e-10) 5 ( 20.0%) |***************************
[    8e-10:  8.4e-10) 3 ( 12.0%) |****************
[  8.4e-10:  8.9e-10) 1 (  4.0%) |*****
[  8.9e-10:  9.4e-10) 0 (  0.0%) |
[  9.4e-10:  9.8e-10) 2 (  8.0%) |***********
[  9.8e-10:    1e-09) 1 (  4.0%) |*****

Final critical path delay (least slack): 1.49 ns, Fmax: 671.141 MHz
Final setup Worst Negative Slack (sWNS): -1.49 ns
Final setup Total Negative Slack (sTNS): -28.025 ns

Final setup slack histogram:
[ -1.5e-09: -1.4e-09) 1 (  4.0%) |************
[ -1.4e-09: -1.4e-09) 0 (  0.0%) |
[ -1.4e-09: -1.3e-09) 1 (  4.0%) |************
[ -1.3e-09: -1.2e-09) 4 ( 16.0%) |*************************************************
[ -1.2e-09: -1.2e-09) 4 ( 16.0%) |*************************************************
[ -1.2e-09: -1.1e-09) 2 (  8.0%) |*************************
[ -1.1e-09: -1.1e-09) 2 (  8.0%) |*************************
[ -1.1e-09:   -1e-09) 4 ( 16.0%) |*************************************************
[   -1e-09: -9.4e-10) 4 ( 16.0%) |*************************************************
[ -9.4e-10: -8.8e-10) 3 ( 12.0%) |*************************************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 1.984e-06 sec
Full Max Req/Worst Slack updates 1 in 2.154e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 4.989e-06 sec
Flow timing analysis took 0.00449323 seconds (0.00414465 STA, 0.000348589 slack) (36 full updates: 22 setup, 0 hold, 14 combined).
VPR succeeded
The entire flow of VPR took 2.52 seconds (max_rss 364.1 MiB)
Incr Slack updates 13 in 1.9097e-05 sec
Full Max Req/Worst Slack updates 1 in 2.916e-06 sec
Incr Max Req/Worst Slack updates 12 in 1.5867e-05 sec
Incr Criticality updates 10 in 2.2212e-05 sec
Full Criticality updates 3 in 1.0931e-05 sec
