{
  "module_name": "lpass-lpaif-reg.h",
  "hash_id": "f7f02a31d46fc332411cefc2dbf27112644b774f85ceb5ec2e2c835aa500bb5f",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/qcom/lpass-lpaif-reg.h",
  "human_readable_source": " \n \n\n#ifndef __LPASS_LPAIF_REG_H__\n#define __LPASS_LPAIF_REG_H__\n\n \n\n#define LPAIF_I2SCTL_REG_ADDR(v, addr, port) \\\n\t(v->i2sctrl_reg_base + (addr) + v->i2sctrl_reg_stride * (port))\n\n#define LPAIF_I2SCTL_REG(v, port)\tLPAIF_I2SCTL_REG_ADDR(v, 0x0, (port))\n\n#define LPAIF_I2SCTL_LOOPBACK_DISABLE\t0\n#define LPAIF_I2SCTL_LOOPBACK_ENABLE\t1\n\n#define LPAIF_I2SCTL_SPKEN_DISABLE\t0\n#define LPAIF_I2SCTL_SPKEN_ENABLE\t1\n\n#define LPAIF_I2SCTL_MODE_NONE\t\t0\n#define LPAIF_I2SCTL_MODE_SD0\t\t1\n#define LPAIF_I2SCTL_MODE_SD1\t\t2\n#define LPAIF_I2SCTL_MODE_SD2\t\t3\n#define LPAIF_I2SCTL_MODE_SD3\t\t4\n#define LPAIF_I2SCTL_MODE_QUAD01\t5\n#define LPAIF_I2SCTL_MODE_QUAD23\t6\n#define LPAIF_I2SCTL_MODE_6CH\t\t7\n#define LPAIF_I2SCTL_MODE_8CH\t\t8\n#define LPAIF_I2SCTL_MODE_10CH\t\t9\n#define LPAIF_I2SCTL_MODE_12CH\t\t10\n#define LPAIF_I2SCTL_MODE_14CH\t\t11\n#define LPAIF_I2SCTL_MODE_16CH\t\t12\n#define LPAIF_I2SCTL_MODE_SD4\t\t13\n#define LPAIF_I2SCTL_MODE_SD5\t\t14\n#define LPAIF_I2SCTL_MODE_SD6\t\t15\n#define LPAIF_I2SCTL_MODE_SD7\t\t16\n#define LPAIF_I2SCTL_MODE_QUAD45\t17\n#define LPAIF_I2SCTL_MODE_QUAD47\t18\n#define LPAIF_I2SCTL_MODE_8CH_2\t\t19\n\n#define LPAIF_I2SCTL_SPKMODE(mode)\tmode\n\n#define LPAIF_I2SCTL_SPKMONO_STEREO\t0\n#define LPAIF_I2SCTL_SPKMONO_MONO\t1\n\n#define LPAIF_I2SCTL_MICEN_DISABLE\t0\n#define LPAIF_I2SCTL_MICEN_ENABLE\t1\n\n#define LPAIF_I2SCTL_MICMODE(mode)\tmode\n\n#define LPAIF_I2SCTL_MICMONO_STEREO\t0\n#define LPAIF_I2SCTL_MICMONO_MONO\t1\n\n#define LPAIF_I2SCTL_WSSRC_INTERNAL\t0\n#define LPAIF_I2SCTL_WSSRC_EXTERNAL\t1\n\n#define LPAIF_I2SCTL_BITWIDTH_16\t0\n#define LPAIF_I2SCTL_BITWIDTH_24\t1\n#define LPAIF_I2SCTL_BITWIDTH_32\t2\n\n#define LPAIF_I2SCTL_RESET_STATE\t0x003C0004\n#define LPAIF_DMACTL_RESET_STATE\t0x00200000\n\n\n \n#define LPAIF_IRQ_REG_ADDR(v, addr, port) \\\n\t(v->irq_reg_base + (addr) + v->irq_reg_stride * (port))\n\n#define LPAIF_IRQ_PORT_HOST\t\t0\n\n#define LPAIF_IRQEN_REG(v, port)\tLPAIF_IRQ_REG_ADDR(v, 0x0, (port))\n#define LPAIF_IRQSTAT_REG(v, port)\tLPAIF_IRQ_REG_ADDR(v, 0x4, (port))\n#define LPAIF_IRQCLEAR_REG(v, port)\tLPAIF_IRQ_REG_ADDR(v, 0xC, (port))\n\n \n#define LPAIF_RXTX_IRQ_REG_ADDR(v, addr, port) \\\n\t\t(v->rxtx_irq_reg_base + (addr) + v->rxtx_irq_reg_stride * (port))\n\n#define LPAIF_RXTX_IRQEN_REG(v, port) LPAIF_RXTX_IRQ_REG_ADDR(v, 0x0, port)\n#define LPAIF_RXTX_IRQSTAT_REG(v, port) LPAIF_RXTX_IRQ_REG_ADDR(v, 0x4, port)\n#define LPAIF_RXTX_IRQCLEAR_REG(v, port) LPAIF_RXTX_IRQ_REG_ADDR(v, 0xC, port)\n\n \n#define LPAIF_VA_IRQ_REG_ADDR(v, addr, port) \\\n\t\t(v->va_irq_reg_base + (addr) + v->va_irq_reg_stride * (port))\n\n#define LPAIF_VA_IRQEN_REG(v, port) LPAIF_VA_IRQ_REG_ADDR(v, 0x0, port)\n#define LPAIF_VA_IRQSTAT_REG(v, port) LPAIF_VA_IRQ_REG_ADDR(v, 0x4, port)\n#define LPAIF_VA_IRQCLEAR_REG(v, port) LPAIF_VA_IRQ_REG_ADDR(v, 0xC, port)\n\n#define LPASS_HDMITX_APP_IRQ_REG_ADDR(v, addr)  \\\n\t((v->hdmi_irq_reg_base) + (addr))\n\n#define LPASS_HDMITX_APP_IRQEN_REG(v)\t\t\tLPASS_HDMITX_APP_IRQ_REG_ADDR(v, 0x4)\n#define LPASS_HDMITX_APP_IRQSTAT_REG(v)\t\t\tLPASS_HDMITX_APP_IRQ_REG_ADDR(v, 0x8)\n#define LPASS_HDMITX_APP_IRQCLEAR_REG(v)\t\tLPASS_HDMITX_APP_IRQ_REG_ADDR(v, 0xC)\n\n#define LPAIF_IRQ_BITSTRIDE\t\t3\n\n#define LPAIF_IRQ_PER(chan)\t\t(1 << (LPAIF_IRQ_BITSTRIDE * (chan)))\n#define LPAIF_IRQ_XRUN(chan)\t\t(2 << (LPAIF_IRQ_BITSTRIDE * (chan)))\n#define LPAIF_IRQ_ERR(chan)\t\t(4 << (LPAIF_IRQ_BITSTRIDE * (chan)))\n\n#define LPAIF_IRQ_ALL(chan)\t\t(7 << (LPAIF_IRQ_BITSTRIDE * (chan)))\n#define LPAIF_IRQ_HDMI_REQ_ON_PRELOAD(chan)\t(1 << (14 + chan))\n#define LPAIF_IRQ_HDMI_SDEEP_AUD_DIS(chan)\t(1 << (24 + chan))\n#define LPAIF_IRQ_HDMI_METADONE\t\tBIT(23)\n\n \n#define LPAIF_HDMI_RDMA_REG_ADDR(v, addr, chan) \\\n\t(v->hdmi_rdma_reg_base + (addr) + v->hdmi_rdma_reg_stride * (chan))\n\n#define LPAIF_HDMI_RDMACTL_AUDINTF(id)\t(id << LPAIF_RDMACTL_AUDINTF_SHIFT)\n\n#define LPAIF_HDMI_RDMACTL_REG(v, chan)\t\tLPAIF_HDMI_RDMA_REG_ADDR(v, 0x00, (chan))\n#define LPAIF_HDMI_RDMABASE_REG(v, chan)\tLPAIF_HDMI_RDMA_REG_ADDR(v, 0x04, (chan))\n#define\tLPAIF_HDMI_RDMABUFF_REG(v, chan)\tLPAIF_HDMI_RDMA_REG_ADDR(v, 0x08, (chan))\n#define LPAIF_HDMI_RDMACURR_REG(v, chan)\tLPAIF_HDMI_RDMA_REG_ADDR(v, 0x0C, (chan))\n#define\tLPAIF_HDMI_RDMAPER_REG(v, chan)\t\tLPAIF_HDMI_RDMA_REG_ADDR(v, 0x10, (chan))\n#define\tLPAIF_HDMI_RDMAPERCNT_REG(v, chan)\tLPAIF_HDMI_RDMA_REG_ADDR(v, 0x14, (chan))\n\n#define LPAIF_RDMA_REG_ADDR(v, addr, chan) \\\n\t(v->rdma_reg_base + (addr) + v->rdma_reg_stride * (chan))\n\n#define LPAIF_RDMACTL_AUDINTF(id)\t(id << LPAIF_RDMACTL_AUDINTF_SHIFT)\n\n#define LPAIF_RDMACTL_REG(v, chan)\tLPAIF_RDMA_REG_ADDR(v, 0x00, (chan))\n#define LPAIF_RDMABASE_REG(v, chan)\tLPAIF_RDMA_REG_ADDR(v, 0x04, (chan))\n#define\tLPAIF_RDMABUFF_REG(v, chan)\tLPAIF_RDMA_REG_ADDR(v, 0x08, (chan))\n#define LPAIF_RDMACURR_REG(v, chan)\tLPAIF_RDMA_REG_ADDR(v, 0x0C, (chan))\n#define\tLPAIF_RDMAPER_REG(v, chan)\tLPAIF_RDMA_REG_ADDR(v, 0x10, (chan))\n#define\tLPAIF_RDMAPERCNT_REG(v, chan)\tLPAIF_RDMA_REG_ADDR(v, 0x14, (chan))\n\n#define LPAIF_WRDMA_REG_ADDR(v, addr, chan) \\\n\t(v->wrdma_reg_base + (addr) + \\\n\t v->wrdma_reg_stride * (chan - v->wrdma_channel_start))\n\n#define LPAIF_WRDMACTL_REG(v, chan)\tLPAIF_WRDMA_REG_ADDR(v, 0x00, (chan))\n#define LPAIF_WRDMABASE_REG(v, chan)\tLPAIF_WRDMA_REG_ADDR(v, 0x04, (chan))\n#define\tLPAIF_WRDMABUFF_REG(v, chan)\tLPAIF_WRDMA_REG_ADDR(v, 0x08, (chan))\n#define LPAIF_WRDMACURR_REG(v, chan)\tLPAIF_WRDMA_REG_ADDR(v, 0x0C, (chan))\n#define\tLPAIF_WRDMAPER_REG(v, chan)\tLPAIF_WRDMA_REG_ADDR(v, 0x10, (chan))\n#define\tLPAIF_WRDMAPERCNT_REG(v, chan)\tLPAIF_WRDMA_REG_ADDR(v, 0x14, (chan))\n\n#define LPAIF_INTFDMA_REG(v, chan, reg, dai_id)  \\\n\t((dai_id ==  LPASS_DP_RX) ? \\\n\t\tLPAIF_HDMI_RDMA##reg##_REG(v, chan) : \\\n\t\t LPAIF_RDMA##reg##_REG(v, chan))\n\n#define __LPAIF_DMA_REG(v, chan, dir, reg, dai_id)  \\\n\t((dir ==  SNDRV_PCM_STREAM_PLAYBACK) ? \\\n\t\t(LPAIF_INTFDMA_REG(v, chan, reg, dai_id)) : \\\n\t\tLPAIF_WRDMA##reg##_REG(v, chan))\n\n#define LPAIF_DMACTL_REG(v, chan, dir, dai_id) \\\n\t(is_cdc_dma_port(dai_id) ? \\\n\t__LPAIF_CDC_DMA_REG(v, chan, dir, CTL, dai_id) : \\\n\t__LPAIF_DMA_REG(v, chan, dir, CTL, dai_id))\n#define LPAIF_DMABASE_REG(v, chan, dir, dai_id) \\\n\t(is_cdc_dma_port(dai_id) ? \\\n\t__LPAIF_CDC_DMA_REG(v, chan, dir, BASE, dai_id) : \\\n\t__LPAIF_DMA_REG(v, chan, dir, BASE, dai_id))\n#define LPAIF_DMABUFF_REG(v, chan, dir, dai_id) \\\n\t(is_cdc_dma_port(dai_id) ? \\\n\t__LPAIF_CDC_DMA_REG(v, chan, dir, BUFF, dai_id) : \\\n\t__LPAIF_DMA_REG(v, chan, dir, BUFF, dai_id))\n#define LPAIF_DMACURR_REG(v, chan, dir, dai_id) \\\n\t(is_cdc_dma_port(dai_id) ? \\\n\t__LPAIF_CDC_DMA_REG(v, chan, dir, CURR, dai_id) : \\\n\t__LPAIF_DMA_REG(v, chan, dir, CURR, dai_id))\n#define LPAIF_DMAPER_REG(v, chan, dir, dai_id)  \\\n\t(is_cdc_dma_port(dai_id) ? \\\n\t__LPAIF_CDC_DMA_REG(v, chan, dir, PER, dai_id) : \\\n\t__LPAIF_DMA_REG(v, chan, dir, PER, dai_id))\n#define LPAIF_DMAPERCNT_REG(v, chan, dir, dai_id) \\\n\t(is_cdc_dma_port(dai_id) ? \\\n\t__LPAIF_CDC_DMA_REG(v, chan, dir, PERCNT, dai_id) : \\\n\t__LPAIF_DMA_REG(v, chan, dir, PERCNT, dai_id))\n\n#define LPAIF_CDC_RDMA_REG_ADDR(v, addr, chan, dai_id) \\\n\t(is_rxtx_cdc_dma_port(dai_id) ? \\\n\t(v->rxtx_rdma_reg_base + (addr) + v->rxtx_rdma_reg_stride * (chan)) : \\\n\t(v->va_rdma_reg_base + (addr) + v->va_rdma_reg_stride * (chan)))\n\n#define LPAIF_CDC_RXTX_RDMACTL_REG(v, chan, dai_id) \\\n\t\tLPAIF_CDC_RDMA_REG_ADDR(v, 0x00, (chan), dai_id)\n#define LPAIF_CDC_RXTX_RDMABASE_REG(v, chan, dai_id) \\\n\t\tLPAIF_CDC_RDMA_REG_ADDR(v, 0x04, (chan), dai_id)\n#define LPAIF_CDC_RXTX_RDMABUFF_REG(v, chan, dai_id) \\\n\t\tLPAIF_CDC_RDMA_REG_ADDR(v, 0x08, (chan), dai_id)\n#define LPAIF_CDC_RXTX_RDMACURR_REG(v, chan, dai_id) \\\n\t\tLPAIF_CDC_RDMA_REG_ADDR(v, 0x0C, (chan), dai_id)\n#define LPAIF_CDC_RXTX_RDMAPER_REG(v, chan, dai_id) \\\n\t\tLPAIF_CDC_RDMA_REG_ADDR(v, 0x10, (chan), dai_id)\n#define LPAIF_CDC_RXTX_RDMA_INTF_REG(v, chan, dai_id) \\\n\tLPAIF_CDC_RDMA_REG_ADDR(v, 0x50, (chan), dai_id)\n\n#define LPAIF_CDC_VA_RDMACTL_REG(v, chan, dai_id) LPAIF_CDC_RDMA_REG_ADDR(v, 0x00, (chan), dai_id)\n#define LPAIF_CDC_VA_RDMABASE_REG(v, chan, dai_id) LPAIF_CDC_RDMA_REG_ADDR(v, 0x04, (chan), dai_id)\n#define LPAIF_CDC_VA_RDMABUFF_REG(v, chan, dai_id) LPAIF_CDC_RDMA_REG_ADDR(v, 0x08, (chan), dai_id)\n#define LPAIF_CDC_VA_RDMACURR_REG(v, chan, dai_id) LPAIF_CDC_RDMA_REG_ADDR(v, 0x0C, (chan), dai_id)\n#define LPAIF_CDC_VA_RDMAPER_REG(v, chan, dai_id) LPAIF_CDC_RDMA_REG_ADDR(v, 0x10, (chan), dai_id)\n#define LPAIF_CDC_VA_RDMA_INTF_REG(v, chan, dai_id) \\\n\tLPAIF_CDC_RDMA_REG_ADDR(v, 0x50, (chan), dai_id)\n\n#define LPAIF_CDC_WRDMA_REG_ADDR(v, addr, chan, dai_id) \\\n\t(is_rxtx_cdc_dma_port(dai_id) ? \\\n\t(v->rxtx_wrdma_reg_base + (addr) + \\\n\t\tv->rxtx_wrdma_reg_stride * (chan - v->rxtx_wrdma_channel_start)) : \\\n\t(v->va_wrdma_reg_base + (addr) + \\\n\t\tv->va_wrdma_reg_stride * (chan - v->va_wrdma_channel_start)))\n\n#define LPAIF_CDC_RXTX_WRDMACTL_REG(v, chan, dai_id) \\\n\tLPAIF_CDC_WRDMA_REG_ADDR(v, 0x00, (chan), dai_id)\n#define LPAIF_CDC_RXTX_WRDMABASE_REG(v, chan, dai_id) \\\n\tLPAIF_CDC_WRDMA_REG_ADDR(v, 0x04, (chan), dai_id)\n#define LPAIF_CDC_RXTX_WRDMABUFF_REG(v, chan, dai_id) \\\n\tLPAIF_CDC_WRDMA_REG_ADDR(v, 0x08, (chan), dai_id)\n#define LPAIF_CDC_RXTX_WRDMACURR_REG(v, chan, dai_id) \\\n\tLPAIF_CDC_WRDMA_REG_ADDR(v, 0x0C, (chan), dai_id)\n#define LPAIF_CDC_RXTX_WRDMAPER_REG(v, chan, dai_id) \\\n\tLPAIF_CDC_WRDMA_REG_ADDR(v, 0x10, (chan), dai_id)\n#define LPAIF_CDC_RXTX_WRDMA_INTF_REG(v, chan, dai_id) \\\n\tLPAIF_CDC_WRDMA_REG_ADDR(v, 0x50, (chan), dai_id)\n\n#define LPAIF_CDC_VA_WRDMACTL_REG(v, chan, dai_id) \\\n\tLPAIF_CDC_WRDMA_REG_ADDR(v, 0x00, (chan), dai_id)\n#define LPAIF_CDC_VA_WRDMABASE_REG(v, chan, dai_id) \\\n\tLPAIF_CDC_WRDMA_REG_ADDR(v, 0x04, (chan), dai_id)\n#define LPAIF_CDC_VA_WRDMABUFF_REG(v, chan, dai_id) \\\n\tLPAIF_CDC_WRDMA_REG_ADDR(v, 0x08, (chan), dai_id)\n#define LPAIF_CDC_VA_WRDMACURR_REG(v, chan, dai_id) \\\n\tLPAIF_CDC_WRDMA_REG_ADDR(v, 0x0C, (chan), dai_id)\n#define LPAIF_CDC_VA_WRDMAPER_REG(v, chan, dai_id) \\\n\tLPAIF_CDC_WRDMA_REG_ADDR(v, 0x10, (chan), dai_id)\n#define LPAIF_CDC_VA_WRDMA_INTF_REG(v, chan, dai_id) \\\n\tLPAIF_CDC_WRDMA_REG_ADDR(v, 0x50, (chan), dai_id)\n\n#define __LPAIF_CDC_RDDMA_REG(v, chan, dir, reg, dai_id) \\\n\t\t(is_rxtx_cdc_dma_port(dai_id) ? LPAIF_CDC_RXTX_RDMA##reg##_REG(v, chan, dai_id) : \\\n\t\t\tLPAIF_CDC_VA_RDMA##reg##_REG(v, chan, dai_id))\n\n#define __LPAIF_CDC_WRDMA_REG(v, chan, dir, reg, dai_id) \\\n\t\t(is_rxtx_cdc_dma_port(dai_id) ? LPAIF_CDC_RXTX_WRDMA##reg##_REG(v, chan, dai_id) : \\\n\t\t\tLPAIF_CDC_VA_WRDMA##reg##_REG(v, chan, dai_id))\n\n#define __LPAIF_CDC_DMA_REG(v, chan, dir, reg, dai_id) \\\n\t\t((dir ==  SNDRV_PCM_STREAM_PLAYBACK) ? \\\n\t\t\t__LPAIF_CDC_RDDMA_REG(v, chan, dir, reg, dai_id) : \\\n\t\t\t__LPAIF_CDC_WRDMA_REG(v, chan, dir, reg, dai_id))\n\n#define LPAIF_CDC_INTF_REG(v, chan, dir, dai_id) \\\n\t\t((dir ==  SNDRV_PCM_STREAM_PLAYBACK) ? \\\n\t\tLPAIF_CDC_RDMA_INTF_REG(v, chan, dai_id) : \\\n\t\tLPAIF_CDC_WRDMA_INTF_REG(v, chan, dai_id))\n\n#define LPAIF_INTF_REG(v, chan, dir, dai_id) \\\n\t\t(is_cdc_dma_port(dai_id) ? \\\n\t\tLPAIF_CDC_INTF_REG(v, chan, dir, dai_id) : \\\n\t\tLPAIF_DMACTL_REG(v, chan, dir, dai_id))\n\n#define LPAIF_DMACTL_BURSTEN_SINGLE\t0\n#define LPAIF_DMACTL_BURSTEN_INCR4\t1\n\n#define LPAIF_DMACTL_WPSCNT_ONE\t\t0\n#define LPAIF_DMACTL_WPSCNT_TWO\t\t1\n#define LPAIF_DMACTL_WPSCNT_THREE\t2\n#define LPAIF_DMACTL_WPSCNT_FOUR\t3\n#define LPAIF_DMACTL_WPSCNT_SIX\t\t5\n#define LPAIF_DMACTL_WPSCNT_EIGHT\t7\n#define LPAIF_DMACTL_WPSCNT_TEN\t\t9\n#define LPAIF_DMACTL_WPSCNT_TWELVE\t11\n#define LPAIF_DMACTL_WPSCNT_FOURTEEN\t13\n#define LPAIF_DMACTL_WPSCNT_SIXTEEN\t15\n\n#define LPAIF_DMACTL_AUDINTF(id)\tid\n\n#define LPAIF_DMACTL_FIFOWM_1\t\t0\n#define LPAIF_DMACTL_FIFOWM_2\t\t1\n#define LPAIF_DMACTL_FIFOWM_3\t\t2\n#define LPAIF_DMACTL_FIFOWM_4\t\t3\n#define LPAIF_DMACTL_FIFOWM_5\t\t4\n#define LPAIF_DMACTL_FIFOWM_6\t\t5\n#define LPAIF_DMACTL_FIFOWM_7\t\t6\n#define LPAIF_DMACTL_FIFOWM_8\t\t7\n#define LPAIF_DMACTL_FIFOWM_9\t\t8\n#define LPAIF_DMACTL_FIFOWM_10\t\t9\n#define LPAIF_DMACTL_FIFOWM_11\t\t10\n#define LPAIF_DMACTL_FIFOWM_12\t\t11\n#define LPAIF_DMACTL_FIFOWM_13\t\t12\n#define LPAIF_DMACTL_FIFOWM_14\t\t13\n#define LPAIF_DMACTL_FIFOWM_15\t\t14\n#define LPAIF_DMACTL_FIFOWM_16\t\t15\n#define LPAIF_DMACTL_FIFOWM_17\t\t16\n#define LPAIF_DMACTL_FIFOWM_18\t\t17\n#define LPAIF_DMACTL_FIFOWM_19\t\t18\n#define LPAIF_DMACTL_FIFOWM_20\t\t19\n#define LPAIF_DMACTL_FIFOWM_21\t\t20\n#define LPAIF_DMACTL_FIFOWM_22\t\t21\n#define LPAIF_DMACTL_FIFOWM_23\t\t22\n#define LPAIF_DMACTL_FIFOWM_24\t\t23\n#define LPAIF_DMACTL_FIFOWM_25\t\t24\n#define LPAIF_DMACTL_FIFOWM_26\t\t25\n#define LPAIF_DMACTL_FIFOWM_27\t\t26\n#define LPAIF_DMACTL_FIFOWM_28\t\t27\n#define LPAIF_DMACTL_FIFOWM_29\t\t28\n#define LPAIF_DMACTL_FIFOWM_30\t\t29\n#define LPAIF_DMACTL_FIFOWM_31\t\t30\n#define LPAIF_DMACTL_FIFOWM_32\t\t31\n\n#define LPAIF_DMACTL_ENABLE_OFF\t\t0\n#define LPAIF_DMACTL_ENABLE_ON\t\t1\n\n#define LPAIF_DMACTL_DYNCLK_OFF\t\t0\n#define LPAIF_DMACTL_DYNCLK_ON\t\t1\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}