<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: TwoAddressInstructionPass.cpp File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d4/dd7/TwoAddressInstructionPass_8cpp.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">TwoAddressInstructionPass.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="../../de/dbb/include_2llvm_2CodeGen_2Passes_8h_source.html">llvm/CodeGen/Passes.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../db/d95/BitVector_8h_source.html">llvm/ADT/BitVector.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../dc/d73/DenseMap_8h_source.html">llvm/ADT/DenseMap.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../dd/d98/STLExtras_8h_source.html">llvm/ADT/STLExtras.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d8/d64/SmallSet_8h_source.html">llvm/ADT/SmallSet.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../dd/d5f/Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d8/d70/AliasAnalysis_8h_source.html">llvm/Analysis/AliasAnalysis.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../df/dc5/LiveIntervalAnalysis_8h_source.html">llvm/CodeGen/LiveIntervalAnalysis.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../db/d77/LiveVariables_8h_source.html">llvm/CodeGen/LiveVariables.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../de/d41/MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d0/ddd/MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d0/d1f/MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../df/df5/Function_8h_source.html">llvm/IR/Function.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../da/d81/MCInstrItineraries_8h_source.html">llvm/MC/MCInstrItineraries.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d9/d41/CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../de/dcb/include_2llvm_2Support_2Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../dd/d3f/ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d9/d44/TargetInstrInfo_8h_source.html">llvm/Target/TargetInstrInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d7/d21/Target_2TargetMachine_8h_source.html">llvm/Target/TargetMachine.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">llvm/Target/TargetRegisterInfo.h</a>&quot;</code><br/>
</div>
<p><a href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;twoaddrinstr&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a0ebc01f3ff9601319be3c604df9a7c3f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#a0ebc01f3ff9601319be3c604df9a7c3f">STATISTIC</a> (NumTwoAddressInstrs,&quot;Number of two-address <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a>&quot;)</td></tr>
<tr class="separator:a0ebc01f3ff9601319be3c604df9a7c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20d3533113190a48a1220570e56a9881"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#a20d3533113190a48a1220570e56a9881">STATISTIC</a> (NumCommuted,&quot;Number of <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> commuted to coalesce&quot;)</td></tr>
<tr class="separator:a20d3533113190a48a1220570e56a9881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca35742b1f55d91ae5ad6fc3f7f3969"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#a7ca35742b1f55d91ae5ad6fc3f7f3969">STATISTIC</a> (NumAggrCommuted,&quot;Number of <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> aggressively commuted&quot;)</td></tr>
<tr class="separator:a7ca35742b1f55d91ae5ad6fc3f7f3969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63bf0e442bf05816ad12d344a065ac9c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#a63bf0e442bf05816ad12d344a065ac9c">STATISTIC</a> (NumConvertedTo3Addr,&quot;Number of <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> promoted to 3-address&quot;)</td></tr>
<tr class="separator:a63bf0e442bf05816ad12d344a065ac9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a602b0e82a8d5b8c3e797507b605f32b4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#a602b0e82a8d5b8c3e797507b605f32b4">STATISTIC</a> (Num3AddrSunk,&quot;Number of 3-address <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> sunk&quot;)</td></tr>
<tr class="separator:a602b0e82a8d5b8c3e797507b605f32b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b5bc4a86f1840a7ad18f8e74299257f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#a3b5bc4a86f1840a7ad18f8e74299257f">STATISTIC</a> (NumReSchedUps,&quot;Number of <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> re-scheduled up&quot;)</td></tr>
<tr class="separator:a3b5bc4a86f1840a7ad18f8e74299257f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a330361d8adbde353efd8794dc512ed22"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#a330361d8adbde353efd8794dc512ed22">STATISTIC</a> (NumReSchedDowns,&quot;Number of <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> re-scheduled down&quot;)</td></tr>
<tr class="separator:a330361d8adbde353efd8794dc512ed22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86db5af7f3b92b2c9fe772eb4ad39bf1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#a86db5af7f3b92b2c9fe772eb4ad39bf1">INITIALIZE_PASS_BEGIN</a> (TwoAddressInstructionPass,&quot;twoaddressinstruction&quot;,&quot;Two-Address <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abe61ce0b9d4b029983a930e5f006bde4">instruction</a> <a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#a34b5cf133e2453a532a504197fec9171">pass</a>&quot;, false, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>) <a class="el" href="../../dc/d6f/JumpInstrTables_8cpp.html#afdca0f03e5390cb037c356a5e4ab4363">INITIALIZE_PASS_END</a>(TwoAddressInstructionPass</td></tr>
<tr class="separator:a86db5af7f3b92b2c9fe772eb4ad39bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac051f5c60a931dc8af7bed11bdbf995b"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#ac051f5c60a931dc8af7bed11bdbf995b">isPlainlyKilled</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned Reg, <a class="el" href="../../d7/df6/classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS)</td></tr>
<tr class="memdesc:ac051f5c60a931dc8af7bed11bdbf995b"><td class="mdescLeft">&#160;</td><td class="mdescRight">isPLainlyKilled - Test if the given register value, which is used by the  <a href="#ac051f5c60a931dc8af7bed11bdbf995b">More...</a><br/></td></tr>
<tr class="separator:ac051f5c60a931dc8af7bed11bdbf995b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e682d8e3bb0b8f09249a2b3aaf6e53d"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#a3e682d8e3bb0b8f09249a2b3aaf6e53d">isCopyToReg</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, unsigned &amp;SrcReg, unsigned &amp;DstReg, bool &amp;IsSrcPhys, bool &amp;IsDstPhys)</td></tr>
<tr class="separator:a3e682d8e3bb0b8f09249a2b3aaf6e53d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a389805fe8eb8fcd3f56c30d2783d894b"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#a389805fe8eb8fcd3f56c30d2783d894b">isKilled</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, unsigned Reg, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="../../d7/df6/classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS, bool allowFalsePositives)</td></tr>
<tr class="separator:a389805fe8eb8fcd3f56c30d2783d894b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d435e5deb4db8580536ae97ea46ccc5"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#a2d435e5deb4db8580536ae97ea46ccc5">isTwoAddrUse</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, unsigned Reg, unsigned &amp;DstReg)</td></tr>
<tr class="separator:a2d435e5deb4db8580536ae97ea46ccc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab17cccf525ca08832cd4e80cb2eb6c22"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#ab17cccf525ca08832cd4e80cb2eb6c22">findOnlyInterestingUse</a> (unsigned Reg, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, bool &amp;IsCopy, unsigned &amp;DstReg, bool &amp;IsDstPhys)</td></tr>
<tr class="separator:ab17cccf525ca08832cd4e80cb2eb6c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06f72cd7258fd7610e33be107c1e7778"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#a06f72cd7258fd7610e33be107c1e7778">getMappedReg</a> (unsigned Reg, <a class="el" href="../../d5/d64/classllvm_1_1DenseMap.html">DenseMap</a>&lt; unsigned, unsigned &gt; &amp;RegMap)</td></tr>
<tr class="separator:a06f72cd7258fd7610e33be107c1e7778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00cb9049e9e4f62db32f079217271205"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#a00cb9049e9e4f62db32f079217271205">regsAreCompatible</a> (unsigned RegA, unsigned RegB, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)</td></tr>
<tr class="separator:a00cb9049e9e4f62db32f079217271205"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a05eb50892c09d6c2d9a8c69c36b6468f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#a05eb50892c09d6c2d9a8c69c36b6468f">EnableRescheduling</a> (&quot;twoaddr-reschedule&quot;, cl::desc(&quot;Coalesce copies by rescheduling (default=<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>)&quot;), cl::init(<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>), cl::Hidden)</td></tr>
<tr class="separator:a05eb50892c09d6c2d9a8c69c36b6468f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f2062f34d6c31cd01a3768010906e2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#a81f2062f34d6c31cd01a3768010906e2">twoaddressinstruction</a></td></tr>
<tr class="separator:a81f2062f34d6c31cd01a3768010906e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34b5cf133e2453a532a504197fec9171"><td class="memItemLeft" align="right" valign="top">Two Address <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abe61ce0b9d4b029983a930e5f006bde4">instruction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#a34b5cf133e2453a532a504197fec9171">pass</a></td></tr>
<tr class="separator:a34b5cf133e2453a532a504197fec9171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00c39c104cb615971934854d78008a2d"><td class="memItemLeft" align="right" valign="top">Two Address <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abe61ce0b9d4b029983a930e5f006bde4">instruction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#a00c39c104cb615971934854d78008a2d">false</a></td></tr>
<tr class="separator:a00c39c104cb615971934854d78008a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;twoaddrinstr&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html#l00053">53</a> of file <a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html">TwoAddressInstructionPass.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ab17cccf525ca08832cd4e80cb2eb6c22"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>* findOnlyInterestingUse </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>IsCopy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>IsDstPhys</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>findOnlyInterestingUse - Given a register, if has a single in-basic block use, return the use instruction if it's a copy or a two-address use. </p>

<p>Definition at line <a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html#l00451">451</a> of file <a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html">TwoAddressInstructionPass.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                                                                        {</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="keywordflow">if</span> (!MRI-&gt;<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a8be4959abd44b6fbd158dba0d7c315bc">hasOneNonDBGUse</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>))</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="comment">// None or more than one use.</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;UseMI = *MRI-&gt;<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae7d0713b62a49afc9f5f5c9eae42aa66">use_instr_nodbg_begin</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="keywordflow">if</span> (UseMI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>() != MBB)</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="keywordtype">unsigned</span> SrcReg;</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="keywordtype">bool</span> IsSrcPhys;</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#a3e682d8e3bb0b8f09249a2b3aaf6e53d">isCopyToReg</a>(UseMI, TII, SrcReg, DstReg, IsSrcPhys, IsDstPhys)) {</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    IsCopy = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <span class="keywordflow">return</span> &amp;UseMI;</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  }</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  IsDstPhys = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#a2d435e5deb4db8580536ae97ea46ccc5">isTwoAddrUse</a>(UseMI, <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, DstReg)) {</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    IsDstPhys = TargetRegisterInfo::isPhysicalRegister(DstReg);</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    <span class="keywordflow">return</span> &amp;UseMI;</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  }</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ae7d0713b62a49afc9f5f5c9eae42aa66"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae7d0713b62a49afc9f5f5c9eae42aa66">llvm::MachineRegisterInfo::use_instr_nodbg_begin</a></div><div class="ttdeci">use_instr_nodbg_iterator use_instr_nodbg_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00466">MachineRegisterInfo.h:466</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00120">MachineInstr.h:120</a></div></div>
<div class="ttc" id="TwoAddressInstructionPass_8cpp_html_a3e682d8e3bb0b8f09249a2b3aaf6e53d"><div class="ttname"><a href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#a3e682d8e3bb0b8f09249a2b3aaf6e53d">isCopyToReg</a></div><div class="ttdeci">static bool isCopyToReg(MachineInstr &amp;MI, const TargetInstrInfo *TII, unsigned &amp;SrcReg, unsigned &amp;DstReg, bool &amp;IsSrcPhys, bool &amp;IsDstPhys)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html#l00338">TwoAddressInstructionPass.cpp:338</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8be4959abd44b6fbd158dba0d7c315bc"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a8be4959abd44b6fbd158dba0d7c315bc">llvm::MachineRegisterInfo::hasOneNonDBGUse</a></div><div class="ttdeci">bool hasOneNonDBGUse(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00320">MachineRegisterInfo.cpp:320</a></div></div>
<div class="ttc" id="TwoAddressInstructionPass_8cpp_html_a2d435e5deb4db8580536ae97ea46ccc5"><div class="ttname"><a href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#a2d435e5deb4db8580536ae97ea46ccc5">isTwoAddrUse</a></div><div class="ttdeci">static bool isTwoAddrUse(MachineInstr &amp;MI, unsigned Reg, unsigned &amp;DstReg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html#l00434">TwoAddressInstructionPass.cpp:434</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a06f72cd7258fd7610e33be107c1e7778"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getMappedReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d5/d64/classllvm_1_1DenseMap.html">DenseMap</a>&lt; unsigned, unsigned &gt; &amp;&#160;</td>
          <td class="paramname"><em>RegMap</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getMappedReg - Return the physical register the specified virtual register might be mapped to. </p>

<p>Definition at line <a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html#l00479">479</a> of file <a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html">TwoAddressInstructionPass.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;                                                                 {</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  <span class="keywordflow">while</span> (TargetRegisterInfo::isVirtualRegister(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>))  {</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <a class="code" href="../../d5/d64/classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;::iterator</a> SI = RegMap.<a class="code" href="../../d9/d72/classllvm_1_1DenseMapBase.html#a21cf94357e53cd1069aba475266fdb63">find</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="keywordflow">if</span> (SI == RegMap.<a class="code" href="../../d9/d72/classllvm_1_1DenseMapBase.html#a321e37d79af8b4287f8a1dcf9aff9c01">end</a>())</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;      <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = SI-&gt;second;</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  }</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <span class="keywordflow">if</span> (TargetRegisterInfo::isPhysicalRegister(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>))</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="../../d5/d64/classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d73/DenseMap_8h_source.html#l00529">DenseMap.h:529</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a321e37d79af8b4287f8a1dcf9aff9c01"><div class="ttname"><a href="../../d9/d72/classllvm_1_1DenseMapBase.html#a321e37d79af8b4287f8a1dcf9aff9c01">llvm::DenseMapBase::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d73/DenseMap_8h_source.html#l00058">DenseMap.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a21cf94357e53cd1069aba475266fdb63"><div class="ttname"><a href="../../d9/d72/classllvm_1_1DenseMapBase.html#a21cf94357e53cd1069aba475266fdb63">llvm::DenseMapBase::find</a></div><div class="ttdeci">iterator find(const KeyT &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d73/DenseMap_8h_source.html#l00109">DenseMap.h:109</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a86db5af7f3b92b2c9fe772eb4ad39bf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS_BEGIN </td>
          <td>(</td>
          <td class="paramtype">TwoAddressInstructionPass&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;twoaddressinstruction&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Two-Address <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abe61ce0b9d4b029983a930e5f006bde4">instruction</a> <a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#a34b5cf133e2453a532a504197fec9171">pass</a>&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e682d8e3bb0b8f09249a2b3aaf6e53d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isCopyToReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>IsSrcPhys</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>IsDstPhys</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isCopyToReg - Return true if the specified MI is a copy instruction or a extract_subreg instruction. It also returns the source and destination registers and whether they are physical registers by reference. </p>

<p>Definition at line <a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html#l00338">338</a> of file <a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html">TwoAddressInstructionPass.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                                                          {</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  SrcReg = 0;</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  DstReg = 0;</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#ae0ac5973cd95f76e3365e67aaad69de6">isCopy</a>()) {</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    DstReg = MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    SrcReg = MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a4a81bce0636d52246dbf2170201cd4f2">isInsertSubreg</a>() || MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a764d76a5036b1b5debe2b529baf9b47d">isSubregToReg</a>()) {</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    DstReg = MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    SrcReg = MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  } <span class="keywordflow">else</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  IsSrcPhys = TargetRegisterInfo::isPhysicalRegister(SrcReg);</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  IsDstPhys = TargetRegisterInfo::isPhysicalRegister(DstReg);</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a4a81bce0636d52246dbf2170201cd4f2"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a4a81bce0636d52246dbf2170201cd4f2">llvm::MachineInstr::isInsertSubreg</a></div><div class="ttdeci">bool isInsertSubreg() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00712">MachineInstr.h:712</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae0ac5973cd95f76e3365e67aaad69de6"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#ae0ac5973cd95f76e3365e67aaad69de6">llvm::MachineInstr::isCopy</a></div><div class="ttdeci">bool isCopy() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00724">MachineInstr.h:724</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a764d76a5036b1b5debe2b529baf9b47d"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a764d76a5036b1b5debe2b529baf9b47d">llvm::MachineInstr::isSubregToReg</a></div><div class="ttdeci">bool isSubregToReg() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00715">MachineInstr.h:715</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a389805fe8eb8fcd3f56c30d2783d894b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isKilled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/df6/classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td>
          <td class="paramname"><em>LIS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>allowFalsePositives</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isKilled - Test if the given register value, which is used by the given instruction, is killed by the given instruction. This looks through coalescable copies to see if the original value is potentially not killed.</p>
<p>For example, in this code:</p>
<p>reg1034 = copy reg1024 reg1035 = copy reg1025&lt;kill&gt; reg1036 = add reg1034&lt;kill&gt;, reg1035&lt;kill&gt;</p>
<p>reg1034 is not considered to be killed, since it is copied from a register which is not killed. Treating it as not killed lets the normal heuristics commute the (two-address) add, which lets coalescing eliminate the extra copy.</p>
<p>If allowFalsePositives is true then likely kills are treated as kills even if it can't be proven that they are kills. </p>

<p>Definition at line <a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html#l00401">401</a> of file <a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html">TwoAddressInstructionPass.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                                               {</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI = &amp;<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>;</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="keywordflow">for</span> (;;) {</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="comment">// All uses of physical registers are likely to be kills.</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="keywordflow">if</span> (TargetRegisterInfo::isPhysicalRegister(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) &amp;&amp;</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        (allowFalsePositives || MRI-&gt;<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a8b43b880d693311e4375195ab5a95596">hasOneUse</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)))</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#ac051f5c60a931dc8af7bed11bdbf995b">isPlainlyKilled</a>(DefMI, <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, LIS))</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="keywordflow">if</span> (TargetRegisterInfo::isPhysicalRegister(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>))</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <a class="code" href="../../d4/d73/classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">MachineRegisterInfo::def_iterator</a> Begin = MRI-&gt;<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a66efe5c5561969cd4506c421daaf9bf3">def_begin</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="comment">// If there are multiple defs, we can&#39;t do a simple analysis, so just</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="comment">// go with what the kill flag says.</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d9/d2c/namespacebranch-range-01.html#a02ead9d2b33486f3c82bfae74da33a5a">std::next</a>(Begin) != MRI-&gt;<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">def_end</a>())</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    DefMI = Begin-&gt;<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>();</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <span class="keywordtype">bool</span> IsSrcPhys, IsDstPhys;</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keywordtype">unsigned</span> SrcReg,  DstReg;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <span class="comment">// If the def is something other than a copy, then it isn&#39;t going to</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <span class="comment">// be coalesced, so follow the kill flag.</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#a3e682d8e3bb0b8f09249a2b3aaf6e53d">isCopyToReg</a>(*DefMI, TII, SrcReg, DstReg, IsSrcPhys, IsDstPhys))</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = SrcReg;</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  }</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_acad8fe90886f92eabced0c2f9bd0e6f5"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">llvm::MachineOperand::getParent</a></div><div class="ttdeci">MachineInstr * getParent()</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00207">MachineOperand.h:207</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="TwoAddressInstructionPass_8cpp_html_a3e682d8e3bb0b8f09249a2b3aaf6e53d"><div class="ttname"><a href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#a3e682d8e3bb0b8f09249a2b3aaf6e53d">isCopyToReg</a></div><div class="ttdeci">static bool isCopyToReg(MachineInstr &amp;MI, const TargetInstrInfo *TII, unsigned &amp;SrcReg, unsigned &amp;DstReg, bool &amp;IsSrcPhys, bool &amp;IsDstPhys)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html#l00338">TwoAddressInstructionPass.cpp:338</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8b43b880d693311e4375195ab5a95596"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a8b43b880d693311e4375195ab5a95596">llvm::MachineRegisterInfo::hasOneUse</a></div><div class="ttdeci">bool hasOneUse(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00437">MachineRegisterInfo.h:437</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a66efe5c5561969cd4506c421daaf9bf3"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a66efe5c5561969cd4506c421daaf9bf3">llvm::MachineRegisterInfo::def_begin</a></div><div class="ttdeci">def_iterator def_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00331">MachineRegisterInfo.h:331</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="TwoAddressInstructionPass_8cpp_html_ac051f5c60a931dc8af7bed11bdbf995b"><div class="ttname"><a href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html#ac051f5c60a931dc8af7bed11bdbf995b">isPlainlyKilled</a></div><div class="ttdeci">static bool isPlainlyKilled(MachineInstr *MI, unsigned Reg, LiveIntervals *LIS)</div><div class="ttdoc">isPLainlyKilled - Test if the given register value, which is used by the </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html#l00359">TwoAddressInstructionPass.cpp:359</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa21b132afc12ed3cead7a879506f277a"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">llvm::MachineRegisterInfo::def_end</a></div><div class="ttdeci">static def_iterator def_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00334">MachineRegisterInfo.h:334</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html"><div class="ttname"><a href="../../d4/d73/classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">llvm::MachineRegisterInfo::defusechain_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00206">MachineRegisterInfo.h:206</a></div></div>
<div class="ttc" id="namespacebranch-range-01_html_a02ead9d2b33486f3c82bfae74da33a5a"><div class="ttname"><a href="../../d9/d2c/namespacebranch-range-01.html#a02ead9d2b33486f3c82bfae74da33a5a">branch-range-01.next</a></div><div class="ttdeci">string next</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d37/branch-range-01_8py_source.html#l00079">branch-range-01.py:79</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac051f5c60a931dc8af7bed11bdbf995b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isPlainlyKilled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/df6/classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td>
          <td class="paramname"><em>LIS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isPLainlyKilled - Test if the given register value, which is used by the </p>

<p>Definition at line <a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html#l00359">359</a> of file <a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html">TwoAddressInstructionPass.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                                                {</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keywordflow">if</span> (LIS &amp;&amp; TargetRegisterInfo::isVirtualRegister(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) &amp;&amp;</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;      !LIS-&gt;<a class="code" href="../../d7/df6/classllvm_1_1LiveIntervals.html#a3062313f82fcbec8f1b226181989ece6">isNotInMIMap</a>(MI)) {</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <span class="comment">// FIXME: Sometimes tryInstructionTransform() will add instructions and</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="comment">// test whether they can be folded before keeping them. In this case it</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="comment">// sets a kill before recursively calling tryInstructionTransform() again.</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="comment">// If there is no interval available, we assume that this instruction is</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="comment">// one of those. A kill flag is manually inserted on the operand so the</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="comment">// check below will handle it.</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <a class="code" href="../../d7/dc6/classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;<a class="code" href="../../d1/d64/LoopInfoImpl_8h.html#ab7b7f3fe4279386eae18cf924053d077">LI</a> = LIS-&gt;<a class="code" href="../../d7/df6/classllvm_1_1LiveIntervals.html#a70cf6a51b043dc9f8ae683c266d5d9c4">getInterval</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    <span class="comment">// This is to match the kill flag version where undefs don&#39;t have kill</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="comment">// flags.</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="keywordflow">if</span> (!LI.<a class="code" href="../../d0/da9/classllvm_1_1LiveRange.html#a9114acec9ff62fdf4c80d55a7e8f1339">hasAtLeastOneValue</a>())</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <a class="code" href="../../d3/d5f/classllvm_1_1SlotIndex.html">SlotIndex</a> useIdx = LIS-&gt;<a class="code" href="../../d7/df6/classllvm_1_1LiveIntervals.html#a6bbcfa1e19c409a905ffc0356c060bd4">getInstructionIndex</a>(MI);</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    LiveInterval::const_iterator <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = LI.<a class="code" href="../../d0/da9/classllvm_1_1LiveRange.html#afeb00b9049a2391c990df15692caef63">find</a>(useIdx);</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(I != LI.<a class="code" href="../../d0/da9/classllvm_1_1LiveRange.html#a757fd6afba0f531db70e78e057d147c6">end</a>() &amp;&amp; <span class="stringliteral">&quot;Reg must be live-in to use.&quot;</span>);</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="keywordflow">return</span> !I-&gt;end.isBlock() &amp;&amp; SlotIndex::isSameInstr(I-&gt;end, useIdx);</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  }</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="keywordflow">return</span> MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#ad1050fde5506bf7dcb39a55e86c0dc49">killsRegister</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1LiveInterval_html"><div class="ttname"><a href="../../d7/dc6/classllvm_1_1LiveInterval.html">llvm::LiveInterval</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df4/LiveInterval_8h_source.html#l00528">LiveInterval.h:528</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a6bbcfa1e19c409a905ffc0356c060bd4"><div class="ttname"><a href="../../d7/df6/classllvm_1_1LiveIntervals.html#a6bbcfa1e19c409a905ffc0356c060bd4">llvm::LiveIntervals::getInstructionIndex</a></div><div class="ttdeci">SlotIndex getInstructionIndex(const MachineInstr *instr) const </div><div class="ttdoc">Returns the base index of the given instruction. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/dc5/LiveIntervalAnalysis_8h_source.html#l00204">LiveIntervalAnalysis.h:204</a></div></div>
<div class="ttc" id="LoopInfoImpl_8h_html_ab7b7f3fe4279386eae18cf924053d077"><div class="ttname"><a href="../../d1/d64/LoopInfoImpl_8h.html#ab7b7f3fe4279386eae18cf924053d077">LI</a></div><div class="ttdeci">LoopInfoBase&lt; BlockT, LoopT &gt; * LI</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d64/LoopInfoImpl_8h_source.html#l00412">LoopInfoImpl.h:412</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a3062313f82fcbec8f1b226181989ece6"><div class="ttname"><a href="../../d7/df6/classllvm_1_1LiveIntervals.html#a3062313f82fcbec8f1b226181989ece6">llvm::LiveIntervals::isNotInMIMap</a></div><div class="ttdeci">bool isNotInMIMap(const MachineInstr *Instr) const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/dc5/LiveIntervalAnalysis_8h_source.html#l00199">LiveIntervalAnalysis.h:199</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a757fd6afba0f531db70e78e057d147c6"><div class="ttname"><a href="../../d0/da9/classllvm_1_1LiveRange.html#a757fd6afba0f531db70e78e057d147c6">llvm::LiveRange::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df4/LiveInterval_8h_source.html#l00193">LiveInterval.h:193</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a9114acec9ff62fdf4c80d55a7e8f1339"><div class="ttname"><a href="../../d0/da9/classllvm_1_1LiveRange.html#a9114acec9ff62fdf4c80d55a7e8f1339">llvm::LiveRange::hasAtLeastOneValue</a></div><div class="ttdeci">bool hasAtLeastOneValue() const </div><div class="ttdef"><b>Definition:</b> <a href="../../db/df4/LiveInterval_8h_source.html#l00242">LiveInterval.h:242</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_afeb00b9049a2391c990df15692caef63"><div class="ttname"><a href="../../d0/da9/classllvm_1_1LiveRange.html#afeb00b9049a2391c990df15692caef63">llvm::LiveRange::find</a></div><div class="ttdeci">iterator find(SlotIndex Pos)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/df6/LiveInterval_8cpp_source.html#l00034">LiveInterval.cpp:34</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a70cf6a51b043dc9f8ae683c266d5d9c4"><div class="ttname"><a href="../../d7/df6/classllvm_1_1LiveIntervals.html#a70cf6a51b043dc9f8ae683c266d5d9c4">llvm::LiveIntervals::getInterval</a></div><div class="ttdeci">LiveInterval &amp; getInterval(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dc5/LiveIntervalAnalysis_8h_source.html#l00108">LiveIntervalAnalysis.h:108</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ad1050fde5506bf7dcb39a55e86c0dc49"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#ad1050fde5506bf7dcb39a55e86c0dc49">llvm::MachineInstr::killsRegister</a></div><div class="ttdeci">bool killsRegister(unsigned Reg, const TargetRegisterInfo *TRI=nullptr) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00804">MachineInstr.h:804</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html"><div class="ttname"><a href="../../d3/d5f/classllvm_1_1SlotIndex.html">llvm::SlotIndex</a></div><div class="ttdoc">SlotIndex - An opaque wrapper around machine indexes. </div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dcc/SlotIndexes_8h_source.html#l00092">SlotIndexes.h:92</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a2d435e5deb4db8580536ae97ea46ccc5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isTwoAddrUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>DstReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isTwoAddrUse - Return true if the specified MI uses the specified register as a two-address use. If so, return the destination register by reference. </p>

<p>Definition at line <a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html#l00434">434</a> of file <a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html">TwoAddressInstructionPass.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                                                                           {</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, NumOps = MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>(); i != NumOps; ++i) {</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i);</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="keywordflow">if</span> (!MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() || !MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a57bf9ee7219097ff0f98da23a3b3b782">isUse</a>() || MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() != <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <span class="keywordtype">unsigned</span> ti;</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a0ebde1b00b76549619191038422fa73c">isRegTiedToDefOperand</a>(i, &amp;ti)) {</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;      DstReg = MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(ti).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    }</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  }</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00227">MachineOperand.h:227</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7b5fe96d88954efc855e6c466207e535"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00274">MachineInstr.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a57bf9ee7219097ff0f98da23a3b3b782"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a57bf9ee7219097ff0f98da23a3b3b782">llvm::MachineOperand::isUse</a></div><div class="ttdeci">bool isUse() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00274">MachineOperand.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0ebde1b00b76549619191038422fa73c"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a0ebde1b00b76549619191038422fa73c">llvm::MachineInstr::isRegTiedToDefOperand</a></div><div class="ttdeci">bool isRegTiedToDefOperand(unsigned UseOpIdx, unsigned *DefOpIdx=nullptr) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00955">MachineInstr.h:955</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a00cb9049e9e4f62db32f079217271205"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool regsAreCompatible </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>regsAreCompatible - Return true if the two registers are equal or aliased. </p>

<p>Definition at line <a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html#l00494">494</a> of file <a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html">TwoAddressInstructionPass.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                                                                               {</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <span class="keywordflow">if</span> (RegA == RegB)</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="keywordflow">if</span> (!RegA || !RegB)</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <span class="keywordflow">return</span> TRI-&gt;<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a4fac7ec2f43b802397b65018bda0040e">regsOverlap</a>(RegA, RegB);</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a4fac7ec2f43b802397b65018bda0040e"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a4fac7ec2f43b802397b65018bda0040e">llvm::TargetRegisterInfo::regsOverlap</a></div><div class="ttdeci">bool regsOverlap(unsigned regA, unsigned regB) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00394">TargetRegisterInfo.h:394</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0ebc01f3ff9601319be3c604df9a7c3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumTwoAddressInstrs&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of two-address <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a>&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a20d3533113190a48a1220570e56a9881"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumCommuted&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> commuted to coalesce&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ca35742b1f55d91ae5ad6fc3f7f3969"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumAggrCommuted&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> aggressively commuted&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a63bf0e442bf05816ad12d344a065ac9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumConvertedTo3Addr&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> promoted to 3-address&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a602b0e82a8d5b8c3e797507b605f32b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">Num3AddrSunk&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of 3-address <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> sunk&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b5bc4a86f1840a7ad18f8e74299257f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumReSchedUps&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> re-scheduled up&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a330361d8adbde353efd8794dc512ed22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumReSchedDowns&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> re-scheduled down&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a05eb50892c09d6c2d9a8c69c36b6468f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; EnableRescheduling(&quot;twoaddr-reschedule&quot;, cl::desc(&quot;Coalesce copies by rescheduling (default=<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>)&quot;), cl::init(<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>), cl::Hidden)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a00c39c104cb615971934854d78008a2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Two Address <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abe61ce0b9d4b029983a930e5f006bde4">instruction</a> false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html#l00168">168</a> of file <a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html">TwoAddressInstructionPass.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a34b5cf133e2453a532a504197fec9171"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Two Address <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abe61ce0b9d4b029983a930e5f006bde4">instruction</a> pass</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html#l00168">168</a> of file <a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html">TwoAddressInstructionPass.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a81f2062f34d6c31cd01a3768010906e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">twoaddressinstruction</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html#l00168">168</a> of file <a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp_source.html">TwoAddressInstructionPass.cpp</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_211fb134ce6a4c3329568c5b3817f0ae.html">llvm</a></li><li class="navelem"><a class="el" href="../../dir_68ef2609279916640dd02c22eb347286.html">lib</a></li><li class="navelem"><a class="el" href="../../dir_06f60f07f4cf4ff2ccf75b14642ffc3e.html">CodeGen</a></li><li class="navelem"><a class="el" href="../../d4/dd7/TwoAddressInstructionPass_8cpp.html">TwoAddressInstructionPass.cpp</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 11:46:17 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
