//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_convolution_relu_5 // -- Begin function triton_poi_fused_convolution_relu_5
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused_convolution_relu_5
.visible .entry triton_poi_fused_convolution_relu_5(
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_relu_5_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_relu_5_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_relu_5_param_2,
	.param .u32 triton_poi_fused_convolution_relu_5_param_3,
	.param .u32 triton_poi_fused_convolution_relu_5_param_4
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<75>;
	.reg .b32 	%r<229>;
	.reg .f32 	%f<53>;
	.reg .b64 	%rd<46>;
	.loc	1 19 0                          // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:19:0

// %bb.0:
	ld.param.u64 	%rd22, [triton_poi_fused_convolution_relu_5_param_0];
	ld.param.u64 	%rd23, [triton_poi_fused_convolution_relu_5_param_1];
$L__tmp0:
	.loc	1 22 28                         // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:22:33
	shl.b32 	%r71, %r1, 6;
	ld.param.u64 	%rd24, [triton_poi_fused_convolution_relu_5_param_2];
	.loc	1 23 44                         // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:23:44
	mov.u32 	%r72, %tid.x;
	shl.b32 	%r73, %r72, 2;
	and.b32  	%r74, %r73, 60;
	bfe.u32 	%r75, %r72, 6, 2;
	.loc	1 23 23                         // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:23:23
	or.b32  	%r76, %r71, %r74;
	or.b32  	%r77, %r71, %r75;
	or.b32  	%r78, %r77, 4;
	or.b32  	%r79, %r77, 8;
	or.b32  	%r80, %r77, 12;
	or.b32  	%r81, %r77, 16;
	or.b32  	%r82, %r77, 20;
	or.b32  	%r83, %r77, 24;
	or.b32  	%r84, %r77, 28;
	or.b32  	%r85, %r77, 32;
	or.b32  	%r86, %r77, 36;
	or.b32  	%r87, %r77, 40;
	or.b32  	%r88, %r77, 44;
	or.b32  	%r89, %r77, 48;
	or.b32  	%r90, %r77, 52;
	or.b32  	%r91, %r77, 56;
	or.b32  	%r92, %r77, 60;
	.loc	1 24 21                         // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:24:21
	setp.lt.s32 	%p5, %r76, 768;
	setp.lt.s32 	%p38, %r77, 768;
	setp.lt.s32 	%p39, %r78, 768;
	setp.lt.s32 	%p40, %r79, 768;
	setp.lt.s32 	%p41, %r80, 768;
	setp.lt.s32 	%p42, %r81, 768;
	setp.lt.s32 	%p43, %r82, 768;
	setp.lt.s32 	%p44, %r83, 768;
	setp.lt.s32 	%p45, %r84, 768;
	setp.lt.s32 	%p46, %r85, 768;
	setp.lt.s32 	%p47, %r86, 768;
	setp.lt.s32 	%p48, %r87, 768;
	setp.lt.s32 	%p49, %r88, 768;
	setp.lt.s32 	%p50, %r89, 768;
	setp.lt.s32 	%p51, %r90, 768;
	setp.lt.s32 	%p52, %r91, 768;
	setp.lt.s32 	%p53, %r92, 768;
	.loc	1 25 28                         // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:25:33
	shl.b32 	%r93, %r2, 6;
	.loc	1 26 44                         // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:26:44
	shr.u32 	%r94, %r72, 4;
	bfe.u32 	%r95, %r72, 4, 4;
	and.b32  	%r96, %r72, 63;
	.loc	1 26 23                         // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:26:23
	or.b32  	%r97, %r93, %r95;
	or.b32  	%r98, %r97, 16;
	or.b32  	%r99, %r97, 32;
	or.b32  	%r100, %r97, 48;
	or.b32  	%r101, %r93, %r96;
	.loc	1 27 21                         // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:27:21
	setp.lt.s32 	%p54, %r97, 49;
	setp.lt.s32 	%p55, %r98, 49;
	setp.lt.s32 	%p56, %r99, 49;
	setp.lt.s32 	%p57, %r100, 49;
	setp.lt.s32 	%p58, %r101, 49;
	.loc	1 30 19                         // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:30:19
	mul.hi.s32 	%r103, %r76, 715827883;
	shr.u32 	%r104, %r103, 31;
	shr.s32 	%r105, %r103, 5;
	add.s32 	%r106, %r105, %r104;
	.loc	1 29 19                         // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:29:19
	mul.lo.s32 	%r107, %r106, 192;
	sub.s32 	%r108, %r76, %r107;
	.loc	1 32 35                         // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:32:35
	mad.lo.s32 	%r109, %r106, 9408, %r108;
	.loc	1 32 44                         // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:32:44
	mad.lo.s32 	%r110, %r97, 192, %r109;
	add.s32 	%r111, %r110, 3072;
	add.s32 	%r112, %r110, 6144;
	add.s32 	%r113, %r110, 9216;
	.loc	1 32 30                         // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:32:30
	mul.wide.s32 	%rd25, %r110, 4;
	add.s64 	%rd1, %rd22, %rd25;
	mul.wide.s32 	%rd26, %r111, 4;
	add.s64 	%rd2, %rd22, %rd26;
	mul.wide.s32 	%rd27, %r112, 4;
	add.s64 	%rd3, %rd22, %rd27;
	mul.wide.s32 	%rd28, %r113, 4;
	add.s64 	%rd4, %rd22, %rd28;
	.loc	1 32 62                         // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:32:62
	and.pred  	%p1, %p5, %p54;
	and.pred  	%p2, %p55, %p5;
	and.pred  	%p3, %p56, %p5;
	and.pred  	%p4, %p57, %p5;
	and.pred  	%p22, %p38, %p58;
	and.pred  	%p23, %p39, %p58;
	and.pred  	%p24, %p40, %p58;
	and.pred  	%p25, %p41, %p58;
	and.pred  	%p26, %p42, %p58;
	and.pred  	%p27, %p43, %p58;
	and.pred  	%p28, %p44, %p58;
	and.pred  	%p29, %p45, %p58;
	and.pred  	%p30, %p46, %p58;
	and.pred  	%p31, %p47, %p58;
	and.pred  	%p32, %p48, %p58;
	and.pred  	%p33, %p49, %p58;
	and.pred  	%p34, %p50, %p58;
	and.pred  	%p35, %p51, %p58;
	and.pred  	%p36, %p52, %p58;
	and.pred  	%p37, %p53, %p58;
	.loc	1 32 54                         // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:32:54
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r3, %r4, %r5, %r6 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	@%p2 ld.global.L1::evict_last.v4.b32 { %r7, %r8, %r9, %r10 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	@%p3 ld.global.L1::evict_last.v4.b32 { %r11, %r12, %r13, %r14 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r15, 0x0;
	mov.u32 %r16, 0x0;
	mov.u32 %r17, 0x0;
	mov.u32 %r18, 0x0;
	@%p4 ld.global.L1::evict_last.v4.b32 { %r15, %r16, %r17, %r18 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 33 30                         // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:33:30
	mul.wide.s32 	%rd29, %r108, 4;
	add.s64 	%rd5, %rd23, %rd29;
	.loc	1 33 35                         // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:33:35
	// begin inline asm
	mov.u32 %r19, 0x0;
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r19, %r20, %r21, %r22 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 32 54                         // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:32:54
	mov.b32 	%f1, %r18;
	mov.b32 	%f2, %r17;
	mov.b32 	%f3, %r16;
	mov.b32 	%f4, %r15;
	mov.b32 	%f5, %r14;
	mov.b32 	%f6, %r13;
	mov.b32 	%f7, %r12;
	mov.b32 	%f8, %r11;
	mov.b32 	%f9, %r10;
	mov.b32 	%f10, %r9;
	mov.b32 	%f11, %r8;
	mov.b32 	%f12, %r7;
	mov.b32 	%f13, %r6;
	mov.b32 	%f14, %r5;
	mov.b32 	%f15, %r4;
	mov.b32 	%f16, %r3;
	.loc	1 33 35                         // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:33:35
	mov.b32 	%f17, %r22;
	mov.b32 	%f18, %r21;
	mov.b32 	%f19, %r20;
	mov.b32 	%f20, %r19;
	.loc	1 34 18                         // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:34:18
	add.f32 	%f21, %f20, %f16;
	add.f32 	%f22, %f19, %f15;
	add.f32 	%f23, %f18, %f14;
	add.f32 	%f24, %f17, %f13;
	add.f32 	%f25, %f20, %f12;
	add.f32 	%f26, %f19, %f11;
	add.f32 	%f27, %f18, %f10;
	add.f32 	%f28, %f17, %f9;
	add.f32 	%f29, %f20, %f8;
	add.f32 	%f30, %f19, %f7;
	add.f32 	%f31, %f18, %f6;
	add.f32 	%f32, %f17, %f5;
	add.f32 	%f33, %f20, %f4;
	add.f32 	%f34, %f19, %f3;
	add.f32 	%f35, %f18, %f2;
	add.f32 	%f36, %f17, %f1;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p59, %f36, 0f00000000;
	setp.lt.f32 	%p60, %f35, 0f00000000;
	setp.lt.f32 	%p61, %f34, 0f00000000;
	setp.lt.f32 	%p62, %f33, 0f00000000;
	setp.lt.f32 	%p63, %f32, 0f00000000;
	setp.lt.f32 	%p64, %f31, 0f00000000;
	setp.lt.f32 	%p65, %f30, 0f00000000;
	setp.lt.f32 	%p66, %f29, 0f00000000;
	setp.lt.f32 	%p67, %f28, 0f00000000;
	setp.lt.f32 	%p68, %f27, 0f00000000;
	setp.lt.f32 	%p69, %f26, 0f00000000;
	setp.lt.f32 	%p70, %f25, 0f00000000;
	setp.lt.f32 	%p71, %f24, 0f00000000;
	setp.lt.f32 	%p72, %f23, 0f00000000;
	setp.lt.f32 	%p73, %f22, 0f00000000;
	setp.lt.f32 	%p74, %f21, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f37, 0f00000000, %f21, %p74;
	selp.f32 	%f38, 0f00000000, %f22, %p73;
	selp.f32 	%f39, 0f00000000, %f23, %p72;
	selp.f32 	%f40, 0f00000000, %f24, %p71;
	selp.f32 	%f41, 0f00000000, %f25, %p70;
	selp.f32 	%f42, 0f00000000, %f26, %p69;
	selp.f32 	%f43, 0f00000000, %f27, %p68;
	selp.f32 	%f44, 0f00000000, %f28, %p67;
	selp.f32 	%f45, 0f00000000, %f29, %p66;
	selp.f32 	%f46, 0f00000000, %f30, %p65;
	selp.f32 	%f47, 0f00000000, %f31, %p64;
	selp.f32 	%f48, 0f00000000, %f32, %p63;
	selp.f32 	%f49, 0f00000000, %f33, %p62;
	selp.f32 	%f50, 0f00000000, %f34, %p61;
	selp.f32 	%f51, 0f00000000, %f35, %p60;
	selp.f32 	%f52, 0f00000000, %f36, %p59;
$L__tmp2:
	.loc	1 37 30                         // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:37:30
	mad.lo.s32 	%r114, %r77, 49, %r101;
	add.s32 	%r115, %r114, 196;
	add.s32 	%r116, %r114, 392;
	add.s32 	%r117, %r114, 588;
	add.s32 	%r118, %r114, 784;
	add.s32 	%r119, %r114, 980;
	add.s32 	%r120, %r114, 1176;
	add.s32 	%r121, %r114, 1372;
	add.s32 	%r122, %r114, 1568;
	add.s32 	%r123, %r114, 1764;
	add.s32 	%r124, %r114, 1960;
	add.s32 	%r125, %r114, 2156;
	add.s32 	%r126, %r114, 2352;
	add.s32 	%r127, %r114, 2548;
	add.s32 	%r128, %r114, 2744;
	add.s32 	%r129, %r114, 2940;
	.loc	1 37 25                         // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:37:25
	mul.wide.s32 	%rd30, %r114, 4;
	add.s64 	%rd6, %rd24, %rd30;
	mul.wide.s32 	%rd31, %r115, 4;
	add.s64 	%rd7, %rd24, %rd31;
	mul.wide.s32 	%rd32, %r116, 4;
	add.s64 	%rd8, %rd24, %rd32;
	mul.wide.s32 	%rd33, %r117, 4;
	add.s64 	%rd9, %rd24, %rd33;
	mul.wide.s32 	%rd34, %r118, 4;
	add.s64 	%rd10, %rd24, %rd34;
	mul.wide.s32 	%rd35, %r119, 4;
	add.s64 	%rd11, %rd24, %rd35;
	mul.wide.s32 	%rd36, %r120, 4;
	add.s64 	%rd12, %rd24, %rd36;
	mul.wide.s32 	%rd37, %r121, 4;
	add.s64 	%rd13, %rd24, %rd37;
	mul.wide.s32 	%rd38, %r122, 4;
	add.s64 	%rd14, %rd24, %rd38;
	mul.wide.s32 	%rd39, %r123, 4;
	add.s64 	%rd15, %rd24, %rd39;
	mul.wide.s32 	%rd40, %r124, 4;
	add.s64 	%rd16, %rd24, %rd40;
	mul.wide.s32 	%rd41, %r125, 4;
	add.s64 	%rd17, %rd24, %rd41;
	mul.wide.s32 	%rd42, %r126, 4;
	add.s64 	%rd18, %rd24, %rd42;
	mul.wide.s32 	%rd43, %r127, 4;
	add.s64 	%rd19, %rd24, %rd43;
	mul.wide.s32 	%rd44, %r128, 4;
	add.s64 	%rd20, %rd24, %rd44;
	mul.wide.s32 	%rd45, %r129, 4;
	add.s64 	%rd21, %rd24, %rd45;
	.loc	1 37 44                         // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:37:44
	shl.b32 	%r130, %r72, 8;
	and.b32  	%r131, %r130, 3840;
	or.b32  	%r132, %r131, %r95;
	and.b32  	%r133, %r72, 255;
	shr.u32 	%r134, %r131, 4;
	mov.u32 	%r135, global_smem;
	add.s32 	%r136, %r135, %r134;
	shl.b32 	%r137, %r132, 2;
	add.s32 	%r23, %r136, %r137;
	mov.b32 	%r24, %f37;
	mov.pred 	%p6, -1;
	// begin inline asm
	@%p6 st.shared.b32 [ %r23 + 0 ], %r24;
	// end inline asm
	or.b32  	%r138, %r131, 64;
	shr.u32 	%r139, %r138, 4;
	add.s32 	%r140, %r135, %r139;
	add.s32 	%r141, %r140, %r137;
	add.s32 	%r25, %r141, 256;
	mov.b32 	%r26, %f38;
	// begin inline asm
	@%p6 st.shared.b32 [ %r25 + 0 ], %r26;
	// end inline asm
	or.b32  	%r142, %r131, 128;
	shr.u32 	%r143, %r142, 4;
	add.s32 	%r144, %r135, %r143;
	add.s32 	%r145, %r144, %r137;
	add.s32 	%r27, %r145, 512;
	mov.b32 	%r28, %f39;
	// begin inline asm
	@%p6 st.shared.b32 [ %r27 + 0 ], %r28;
	// end inline asm
	or.b32  	%r146, %r131, 192;
	shr.u32 	%r147, %r146, 4;
	add.s32 	%r148, %r135, %r147;
	add.s32 	%r149, %r148, %r137;
	add.s32 	%r29, %r149, 768;
	mov.b32 	%r30, %f40;
	// begin inline asm
	@%p6 st.shared.b32 [ %r29 + 0 ], %r30;
	// end inline asm
	add.s32 	%r31, %r23, 64;
	mov.b32 	%r32, %f41;
	// begin inline asm
	@%p6 st.shared.b32 [ %r31 + 0 ], %r32;
	// end inline asm
	add.s32 	%r33, %r141, 320;
	mov.b32 	%r34, %f42;
	// begin inline asm
	@%p6 st.shared.b32 [ %r33 + 0 ], %r34;
	// end inline asm
	add.s32 	%r35, %r145, 576;
	mov.b32 	%r36, %f43;
	// begin inline asm
	@%p6 st.shared.b32 [ %r35 + 0 ], %r36;
	// end inline asm
	add.s32 	%r37, %r149, 832;
	mov.b32 	%r38, %f44;
	// begin inline asm
	@%p6 st.shared.b32 [ %r37 + 0 ], %r38;
	// end inline asm
	add.s32 	%r39, %r23, 128;
	mov.b32 	%r40, %f45;
	// begin inline asm
	@%p6 st.shared.b32 [ %r39 + 0 ], %r40;
	// end inline asm
	add.s32 	%r41, %r141, 384;
	mov.b32 	%r42, %f46;
	// begin inline asm
	@%p6 st.shared.b32 [ %r41 + 0 ], %r42;
	// end inline asm
	add.s32 	%r43, %r145, 640;
	mov.b32 	%r44, %f47;
	// begin inline asm
	@%p6 st.shared.b32 [ %r43 + 0 ], %r44;
	// end inline asm
	add.s32 	%r45, %r149, 896;
	mov.b32 	%r46, %f48;
	// begin inline asm
	@%p6 st.shared.b32 [ %r45 + 0 ], %r46;
	// end inline asm
	add.s32 	%r47, %r23, 192;
	mov.b32 	%r48, %f49;
	// begin inline asm
	@%p6 st.shared.b32 [ %r47 + 0 ], %r48;
	// end inline asm
	add.s32 	%r49, %r141, 448;
	mov.b32 	%r50, %f50;
	// begin inline asm
	@%p6 st.shared.b32 [ %r49 + 0 ], %r50;
	// end inline asm
	add.s32 	%r51, %r145, 704;
	mov.b32 	%r52, %f51;
	// begin inline asm
	@%p6 st.shared.b32 [ %r51 + 0 ], %r52;
	// end inline asm
	add.s32 	%r53, %r149, 960;
	mov.b32 	%r54, %f52;
	// begin inline asm
	@%p6 st.shared.b32 [ %r53 + 0 ], %r54;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r150, %r94, 12;
	add.s32 	%r151, %r135, %r150;
	shl.b32 	%r152, %r133, 2;
	add.s32 	%r153, %r151, %r152;
	ld.shared.u32 	%r55, [%r153];
	or.b32  	%r154, %r133, 256;
	shr.u32 	%r155, %r154, 4;
	and.b32  	%r156, %r155, 28;
	add.s32 	%r157, %r135, %r156;
	add.s32 	%r158, %r157, %r152;
	ld.shared.u32 	%r56, [%r158+1024];
	or.b32  	%r159, %r133, 512;
	shr.u32 	%r160, %r159, 4;
	and.b32  	%r161, %r160, 44;
	add.s32 	%r162, %r135, %r161;
	add.s32 	%r163, %r162, %r152;
	ld.shared.u32 	%r57, [%r163+2048];
	or.b32  	%r164, %r133, 768;
	shr.u32 	%r165, %r164, 4;
	and.b32  	%r166, %r165, 60;
	add.s32 	%r167, %r135, %r166;
	add.s32 	%r168, %r167, %r152;
	ld.shared.u32 	%r58, [%r168+3072];
	or.b32  	%r169, %r133, 1024;
	shr.u32 	%r170, %r169, 4;
	and.b32  	%r171, %r170, 76;
	add.s32 	%r172, %r135, %r171;
	add.s32 	%r173, %r172, %r152;
	ld.shared.u32 	%r59, [%r173+4096];
	or.b32  	%r174, %r133, 1280;
	shr.u32 	%r175, %r174, 4;
	and.b32  	%r176, %r175, 92;
	add.s32 	%r177, %r135, %r176;
	add.s32 	%r178, %r177, %r152;
	ld.shared.u32 	%r60, [%r178+5120];
	or.b32  	%r179, %r133, 1536;
	shr.u32 	%r180, %r179, 4;
	and.b32  	%r181, %r180, 108;
	add.s32 	%r182, %r135, %r181;
	add.s32 	%r183, %r182, %r152;
	ld.shared.u32 	%r61, [%r183+6144];
	or.b32  	%r184, %r133, 1792;
	shr.u32 	%r185, %r184, 4;
	and.b32  	%r186, %r185, 124;
	add.s32 	%r187, %r135, %r186;
	add.s32 	%r188, %r187, %r152;
	ld.shared.u32 	%r62, [%r188+7168];
	or.b32  	%r189, %r133, 2048;
	shr.u32 	%r190, %r189, 4;
	and.b32  	%r191, %r190, 140;
	add.s32 	%r192, %r135, %r191;
	add.s32 	%r193, %r192, %r152;
	ld.shared.u32 	%r63, [%r193+8192];
	or.b32  	%r194, %r133, 2304;
	shr.u32 	%r195, %r194, 4;
	and.b32  	%r196, %r195, 156;
	add.s32 	%r197, %r135, %r196;
	add.s32 	%r198, %r197, %r152;
	ld.shared.u32 	%r64, [%r198+9216];
	or.b32  	%r199, %r133, 2560;
	shr.u32 	%r200, %r199, 4;
	and.b32  	%r201, %r200, 172;
	add.s32 	%r202, %r135, %r201;
	add.s32 	%r203, %r202, %r152;
	ld.shared.u32 	%r65, [%r203+10240];
	or.b32  	%r204, %r133, 2816;
	shr.u32 	%r205, %r204, 4;
	and.b32  	%r206, %r205, 188;
	add.s32 	%r207, %r135, %r206;
	add.s32 	%r208, %r207, %r152;
	ld.shared.u32 	%r66, [%r208+11264];
	or.b32  	%r209, %r133, 3072;
	shr.u32 	%r210, %r209, 4;
	and.b32  	%r211, %r210, 204;
	add.s32 	%r212, %r135, %r211;
	add.s32 	%r213, %r212, %r152;
	ld.shared.u32 	%r67, [%r213+12288];
	or.b32  	%r214, %r133, 3328;
	shr.u32 	%r215, %r214, 4;
	and.b32  	%r216, %r215, 220;
	add.s32 	%r217, %r135, %r216;
	add.s32 	%r218, %r217, %r152;
	ld.shared.u32 	%r68, [%r218+13312];
	or.b32  	%r219, %r133, 3584;
	shr.u32 	%r220, %r219, 4;
	and.b32  	%r221, %r220, 236;
	add.s32 	%r222, %r135, %r221;
	add.s32 	%r223, %r222, %r152;
	ld.shared.u32 	%r69, [%r223+14336];
	or.b32  	%r224, %r133, 3840;
	shr.u32 	%r225, %r224, 4;
	and.b32  	%r226, %r225, 252;
	add.s32 	%r227, %r135, %r226;
	add.s32 	%r228, %r227, %r152;
	ld.shared.u32 	%r70, [%r228+15360];
	// begin inline asm
	@%p22 st.global.b32 [ %rd6 + 0 ], { %r55 };
	// end inline asm
	// begin inline asm
	@%p23 st.global.b32 [ %rd7 + 0 ], { %r56 };
	// end inline asm
	// begin inline asm
	@%p24 st.global.b32 [ %rd8 + 0 ], { %r57 };
	// end inline asm
	// begin inline asm
	@%p25 st.global.b32 [ %rd9 + 0 ], { %r58 };
	// end inline asm
	// begin inline asm
	@%p26 st.global.b32 [ %rd10 + 0 ], { %r59 };
	// end inline asm
	// begin inline asm
	@%p27 st.global.b32 [ %rd11 + 0 ], { %r60 };
	// end inline asm
	// begin inline asm
	@%p28 st.global.b32 [ %rd12 + 0 ], { %r61 };
	// end inline asm
	// begin inline asm
	@%p29 st.global.b32 [ %rd13 + 0 ], { %r62 };
	// end inline asm
	// begin inline asm
	@%p30 st.global.b32 [ %rd14 + 0 ], { %r63 };
	// end inline asm
	// begin inline asm
	@%p31 st.global.b32 [ %rd15 + 0 ], { %r64 };
	// end inline asm
	// begin inline asm
	@%p32 st.global.b32 [ %rd16 + 0 ], { %r65 };
	// end inline asm
	// begin inline asm
	@%p33 st.global.b32 [ %rd17 + 0 ], { %r66 };
	// end inline asm
	// begin inline asm
	@%p34 st.global.b32 [ %rd18 + 0 ], { %r67 };
	// end inline asm
	// begin inline asm
	@%p35 st.global.b32 [ %rd19 + 0 ], { %r68 };
	// end inline asm
	// begin inline asm
	@%p36 st.global.b32 [ %rd20 + 0 ], { %r69 };
	// end inline asm
	// begin inline asm
	@%p37 st.global.b32 [ %rd21 + 0 ], { %r70 };
	// end inline asm
	.loc	1 37 4                          // c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py:37:4
	ret;
$L__tmp3:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/7l/c7lndrsifwkxsjhyqhl432gpz73gh5pqdmwpqqir5am4p2cnb4em.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 180                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xad DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 55
.b8 108
.b8 110
.b8 100
.b8 114
.b8 115
.b8 105
.b8 102
.b8 119
.b8 107
.b8 120
.b8 115
.b8 106
.b8 104
.b8 121
.b8 113
.b8 104
.b8 108
.b8 52
.b8 51
.b8 50
.b8 103
.b8 112
.b8 122
.b8 55
.b8 51
.b8 103
.b8 104
.b8 53
.b8 112
.b8 113
.b8 100
.b8 109
.b8 119
.b8 112
.b8 113
.b8 113
.b8 105
.b8 114
.b8 53
.b8 97
.b8 109
.b8 52
.b8 112
.b8 50
.b8 99
.b8 110
.b8 98
.b8 52
.b8 101
.b8 109
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 55
.b8 108
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x26 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 99
.b8 111
.b8 110
.b8 118
.b8 111
.b8 108
.b8 117
.b8 116
.b8 105
.b8 111
.b8 110
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 53
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0x89:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0x9e:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 36                                  // DW_AT_call_line
.b8 40                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
