{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663701245815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663701245815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 20 16:14:05 2022 " "Processing started: Tue Sep 20 16:14:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663701245815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663701245815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniCPU -c MiniCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniCPU -c MiniCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663701245815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663701246266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663701246266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minicpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file minicpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MiniCPU " "Found entity 1: MiniCPU" {  } { { "MiniCPU.bdf" "" { Schematic "C:/Users/13731222/Desktop/MiniCPU/MiniCPU/MiniCPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663701255165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663701255165 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MiniCPU " "Elaborating entity \"MiniCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663701255237 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "MEM_ADDRESS " "Pin \"MEM_ADDRESS\" not connected" {  } { { "MiniCPU.bdf" "" { Schematic "C:/Users/13731222/Desktop/MiniCPU/MiniCPU/MiniCPU.bdf" { { 48 232 440 64 "MEM_ADDRESS\[7..0\]" "" } { 40 440 552 57 "MEM_ADDRESS\[7..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1663701255252 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/13731222/desktop/minicpu/synchronouscounter/synchronouscounter.bdf 1 1 " "Using design file /users/13731222/desktop/minicpu/synchronouscounter/synchronouscounter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SynchronousCounter " "Found entity 1: SynchronousCounter" {  } { { "synchronouscounter.bdf" "" { Schematic "C:/Users/13731222/Desktop/MiniCPU/synchronouscounter/synchronouscounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663701255274 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1663701255274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SynchronousCounter SynchronousCounter:inst " "Elaborating entity \"SynchronousCounter\" for hierarchy \"SynchronousCounter:inst\"" {  } { { "MiniCPU.bdf" "inst" { Schematic "C:/Users/13731222/Desktop/MiniCPU/MiniCPU/MiniCPU.bdf" { { 336 632 752 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663701255275 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst17 " "Primitive \"GND\" of instance \"inst17\" not used" {  } { { "synchronouscounter.bdf" "" { Schematic "C:/Users/13731222/Desktop/MiniCPU/synchronouscounter/synchronouscounter.bdf" { { 240 232 264 272 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1663701255276 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/13731222/desktop/minicpu/debouncer/debouncer.v 1 1 " "Using design file /users/13731222/desktop/minicpu/debouncer/debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/13731222/Desktop/MiniCPU/debouncer/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663701255310 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1663701255310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst2 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst2\"" {  } { { "MiniCPU.bdf" "inst2" { Schematic "C:/Users/13731222/Desktop/MiniCPU/MiniCPU/MiniCPU.bdf" { { 320 64 256 432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663701255311 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "C:/Users/13731222/Desktop/MiniCPU/debouncer/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663701255312 "|MiniCPU|debouncer:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "/users/13731222/desktop/minicpu/7segmentsdisplay/bus_7segmentsdisplay.bdf 1 1 " "Using design file /users/13731222/desktop/minicpu/7segmentsdisplay/bus_7segmentsdisplay.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BUS_7SegmentsDisplay " "Found entity 1: BUS_7SegmentsDisplay" {  } { { "bus_7segmentsdisplay.bdf" "" { Schematic "C:/Users/13731222/Desktop/MiniCPU/7segmentsdisplay/bus_7segmentsdisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663701255325 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1663701255325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS_7SegmentsDisplay BUS_7SegmentsDisplay:inst8 " "Elaborating entity \"BUS_7SegmentsDisplay\" for hierarchy \"BUS_7SegmentsDisplay:inst8\"" {  } { { "MiniCPU.bdf" "inst8" { Schematic "C:/Users/13731222/Desktop/MiniCPU/MiniCPU/MiniCPU.bdf" { { 856 616 752 952 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663701255326 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/13731222/desktop/minicpu/7segmentsdisplay/7segmentdisplay.bdf 1 1 " "Using design file /users/13731222/desktop/minicpu/7segmentsdisplay/7segmentdisplay.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 7SegmentDisplay " "Found entity 1: 7SegmentDisplay" {  } { { "7segmentdisplay.bdf" "" { Schematic "C:/Users/13731222/Desktop/MiniCPU/7segmentsdisplay/7segmentdisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663701255341 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1663701255341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7SegmentDisplay BUS_7SegmentsDisplay:inst8\|7SegmentDisplay:inst " "Elaborating entity \"7SegmentDisplay\" for hierarchy \"BUS_7SegmentsDisplay:inst8\|7SegmentDisplay:inst\"" {  } { { "bus_7segmentsdisplay.bdf" "inst" { Schematic "C:/Users/13731222/Desktop/MiniCPU/7segmentsdisplay/bus_7segmentsdisplay.bdf" { { 176 496 592 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663701255341 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/13731222/desktop/minicpu/memory/rom_16x256.v 1 1 " "Using design file /users/13731222/desktop/minicpu/memory/rom_16x256.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_16x256 " "Found entity 1: ROM_16x256" {  } { { "rom_16x256.v" "" { Text "C:/Users/13731222/Desktop/MiniCPU/memory/rom_16x256.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663701255356 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1663701255356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_16x256 ROM_16x256:inst1 " "Elaborating entity \"ROM_16x256\" for hierarchy \"ROM_16x256:inst1\"" {  } { { "MiniCPU.bdf" "inst1" { Schematic "C:/Users/13731222/Desktop/MiniCPU/MiniCPU/MiniCPU.bdf" { { 544 40 256 672 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663701255357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_16x256:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_16x256:inst1\|altsyncram:altsyncram_component\"" {  } { { "rom_16x256.v" "altsyncram_component" { Text "C:/Users/13731222/Desktop/MiniCPU/memory/rom_16x256.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663701255436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_16x256:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_16x256:inst1\|altsyncram:altsyncram_component\"" {  } { { "rom_16x256.v" "" { Text "C:/Users/13731222/Desktop/MiniCPU/memory/rom_16x256.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663701255437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_16x256:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_16x256:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663701255438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663701255438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663701255438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory_01.mif " "Parameter \"init_file\" = \"memory_01.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663701255438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663701255438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663701255438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663701255438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663701255438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663701255438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663701255438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663701255438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663701255438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663701255438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663701255438 ""}  } { { "rom_16x256.v" "" { Text "C:/Users/13731222/Desktop/MiniCPU/memory/rom_16x256.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663701255438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ddg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ddg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ddg1 " "Found entity 1: altsyncram_ddg1" {  } { { "db/altsyncram_ddg1.tdf" "" { Text "C:/Users/13731222/Desktop/MiniCPU/MiniCPU/db/altsyncram_ddg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663701255491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663701255491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ddg1 ROM_16x256:inst1\|altsyncram:altsyncram_component\|altsyncram_ddg1:auto_generated " "Elaborating entity \"altsyncram_ddg1\" for hierarchy \"ROM_16x256:inst1\|altsyncram:altsyncram_component\|altsyncram_ddg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663701255491 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:inst2\|out_key debouncer:inst2\|out_key~_emulated debouncer:inst2\|out_key~1 " "Register \"debouncer:inst2\|out_key\" is converted into an equivalent circuit using register \"debouncer:inst2\|out_key~_emulated\" and latch \"debouncer:inst2\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/13731222/Desktop/MiniCPU/debouncer/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663701256021 "|MiniCPU|debouncer:inst2|out_key"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:inst2\|intermediate debouncer:inst2\|intermediate~_emulated debouncer:inst2\|out_key~1 " "Register \"debouncer:inst2\|intermediate\" is converted into an equivalent circuit using register \"debouncer:inst2\|intermediate~_emulated\" and latch \"debouncer:inst2\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/13731222/Desktop/MiniCPU/debouncer/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663701256021 "|MiniCPU|debouncer:inst2|intermediate"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1663701256021 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663701256161 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663701256762 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663701256762 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEM_ADDRESS\[7\] " "No output dependent on input pin \"MEM_ADDRESS\[7\]\"" {  } { { "MiniCPU.bdf" "" { Schematic "C:/Users/13731222/Desktop/MiniCPU/MiniCPU/MiniCPU.bdf" { { 48 232 440 64 "MEM_ADDRESS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663701256870 "|MiniCPU|MEM_ADDRESS[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEM_ADDRESS\[6\] " "No output dependent on input pin \"MEM_ADDRESS\[6\]\"" {  } { { "MiniCPU.bdf" "" { Schematic "C:/Users/13731222/Desktop/MiniCPU/MiniCPU/MiniCPU.bdf" { { 48 232 440 64 "MEM_ADDRESS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663701256870 "|MiniCPU|MEM_ADDRESS[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEM_ADDRESS\[5\] " "No output dependent on input pin \"MEM_ADDRESS\[5\]\"" {  } { { "MiniCPU.bdf" "" { Schematic "C:/Users/13731222/Desktop/MiniCPU/MiniCPU/MiniCPU.bdf" { { 48 232 440 64 "MEM_ADDRESS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663701256870 "|MiniCPU|MEM_ADDRESS[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEM_ADDRESS\[4\] " "No output dependent on input pin \"MEM_ADDRESS\[4\]\"" {  } { { "MiniCPU.bdf" "" { Schematic "C:/Users/13731222/Desktop/MiniCPU/MiniCPU/MiniCPU.bdf" { { 48 232 440 64 "MEM_ADDRESS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663701256870 "|MiniCPU|MEM_ADDRESS[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEM_ADDRESS\[3\] " "No output dependent on input pin \"MEM_ADDRESS\[3\]\"" {  } { { "MiniCPU.bdf" "" { Schematic "C:/Users/13731222/Desktop/MiniCPU/MiniCPU/MiniCPU.bdf" { { 48 232 440 64 "MEM_ADDRESS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663701256870 "|MiniCPU|MEM_ADDRESS[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEM_ADDRESS\[2\] " "No output dependent on input pin \"MEM_ADDRESS\[2\]\"" {  } { { "MiniCPU.bdf" "" { Schematic "C:/Users/13731222/Desktop/MiniCPU/MiniCPU/MiniCPU.bdf" { { 48 232 440 64 "MEM_ADDRESS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663701256870 "|MiniCPU|MEM_ADDRESS[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEM_ADDRESS\[1\] " "No output dependent on input pin \"MEM_ADDRESS\[1\]\"" {  } { { "MiniCPU.bdf" "" { Schematic "C:/Users/13731222/Desktop/MiniCPU/MiniCPU/MiniCPU.bdf" { { 48 232 440 64 "MEM_ADDRESS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663701256870 "|MiniCPU|MEM_ADDRESS[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEM_ADDRESS\[0\] " "No output dependent on input pin \"MEM_ADDRESS\[0\]\"" {  } { { "MiniCPU.bdf" "" { Schematic "C:/Users/13731222/Desktop/MiniCPU/MiniCPU/MiniCPU.bdf" { { 48 232 440 64 "MEM_ADDRESS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663701256870 "|MiniCPU|MEM_ADDRESS[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1663701256870 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663701256871 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663701256871 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663701256871 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1663701256871 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663701256871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663701256895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 20 16:14:16 2022 " "Processing ended: Tue Sep 20 16:14:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663701256895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663701256895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663701256895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663701256895 ""}
