
Flying-Probe_tester.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010b1c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000fc8  08010cf0  08010cf0  00011cf0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011cb8  08011cb8  00013204  2**0
                  CONTENTS
  4 .ARM          00000008  08011cb8  08011cb8  00012cb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011cc0  08011cc0  00013204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011cc0  08011cc0  00012cc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011cc4  08011cc4  00012cc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000204  20000000  08011cc8  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000024ec  20000204  08011ecc  00013204  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200026f0  08011ecc  000136f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00013204  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023a15  00000000  00000000  00013234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004c78  00000000  00000000  00036c49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001da8  00000000  00000000  0003b8c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000016fb  00000000  00000000  0003d670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c1f3  00000000  00000000  0003ed6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002ca63  00000000  00000000  0006af5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fb184  00000000  00000000  000979c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00192b45  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009038  00000000  00000000  00192b88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0019bbc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000204 	.word	0x20000204
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08010cd4 	.word	0x08010cd4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000208 	.word	0x20000208
 800020c:	08010cd4 	.word	0x08010cd4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2uiz>:
 8000b98:	004a      	lsls	r2, r1, #1
 8000b9a:	d211      	bcs.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d211      	bcs.n	8000bc6 <__aeabi_d2uiz+0x2e>
 8000ba2:	d50d      	bpl.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d40e      	bmi.n	8000bcc <__aeabi_d2uiz+0x34>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	fa23 f002 	lsr.w	r0, r3, r2
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d102      	bne.n	8000bd2 <__aeabi_d2uiz+0x3a>
 8000bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8000bd0:	4770      	bx	lr
 8000bd2:	f04f 0000 	mov.w	r0, #0
 8000bd6:	4770      	bx	lr

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b9a0 	b.w	8000fd0 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f83c 	bl	8000d14 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_d2lz>:
 8000ca8:	b538      	push	{r3, r4, r5, lr}
 8000caa:	2200      	movs	r2, #0
 8000cac:	2300      	movs	r3, #0
 8000cae:	4604      	mov	r4, r0
 8000cb0:	460d      	mov	r5, r1
 8000cb2:	f7ff ff33 	bl	8000b1c <__aeabi_dcmplt>
 8000cb6:	b928      	cbnz	r0, 8000cc4 <__aeabi_d2lz+0x1c>
 8000cb8:	4620      	mov	r0, r4
 8000cba:	4629      	mov	r1, r5
 8000cbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cc0:	f000 b80a 	b.w	8000cd8 <__aeabi_d2ulz>
 8000cc4:	4620      	mov	r0, r4
 8000cc6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cca:	f000 f805 	bl	8000cd8 <__aeabi_d2ulz>
 8000cce:	4240      	negs	r0, r0
 8000cd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd4:	bd38      	pop	{r3, r4, r5, pc}
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_d2ulz>:
 8000cd8:	b5d0      	push	{r4, r6, r7, lr}
 8000cda:	4b0c      	ldr	r3, [pc, #48]	@ (8000d0c <__aeabi_d2ulz+0x34>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	4606      	mov	r6, r0
 8000ce0:	460f      	mov	r7, r1
 8000ce2:	f7ff fca9 	bl	8000638 <__aeabi_dmul>
 8000ce6:	f7ff ff57 	bl	8000b98 <__aeabi_d2uiz>
 8000cea:	4604      	mov	r4, r0
 8000cec:	f7ff fc2a 	bl	8000544 <__aeabi_ui2d>
 8000cf0:	4b07      	ldr	r3, [pc, #28]	@ (8000d10 <__aeabi_d2ulz+0x38>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	f7ff fca0 	bl	8000638 <__aeabi_dmul>
 8000cf8:	4602      	mov	r2, r0
 8000cfa:	460b      	mov	r3, r1
 8000cfc:	4630      	mov	r0, r6
 8000cfe:	4639      	mov	r1, r7
 8000d00:	f7ff fae2 	bl	80002c8 <__aeabi_dsub>
 8000d04:	f7ff ff48 	bl	8000b98 <__aeabi_d2uiz>
 8000d08:	4621      	mov	r1, r4
 8000d0a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d0c:	3df00000 	.word	0x3df00000
 8000d10:	41f00000 	.word	0x41f00000

08000d14 <__udivmoddi4>:
 8000d14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d18:	9d08      	ldr	r5, [sp, #32]
 8000d1a:	460c      	mov	r4, r1
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d14e      	bne.n	8000dbe <__udivmoddi4+0xaa>
 8000d20:	4694      	mov	ip, r2
 8000d22:	458c      	cmp	ip, r1
 8000d24:	4686      	mov	lr, r0
 8000d26:	fab2 f282 	clz	r2, r2
 8000d2a:	d962      	bls.n	8000df2 <__udivmoddi4+0xde>
 8000d2c:	b14a      	cbz	r2, 8000d42 <__udivmoddi4+0x2e>
 8000d2e:	f1c2 0320 	rsb	r3, r2, #32
 8000d32:	4091      	lsls	r1, r2
 8000d34:	fa20 f303 	lsr.w	r3, r0, r3
 8000d38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d3c:	4319      	orrs	r1, r3
 8000d3e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d42:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d46:	fa1f f68c 	uxth.w	r6, ip
 8000d4a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d4e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d52:	fb07 1114 	mls	r1, r7, r4, r1
 8000d56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d5a:	fb04 f106 	mul.w	r1, r4, r6
 8000d5e:	4299      	cmp	r1, r3
 8000d60:	d90a      	bls.n	8000d78 <__udivmoddi4+0x64>
 8000d62:	eb1c 0303 	adds.w	r3, ip, r3
 8000d66:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d6a:	f080 8112 	bcs.w	8000f92 <__udivmoddi4+0x27e>
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	f240 810f 	bls.w	8000f92 <__udivmoddi4+0x27e>
 8000d74:	3c02      	subs	r4, #2
 8000d76:	4463      	add	r3, ip
 8000d78:	1a59      	subs	r1, r3, r1
 8000d7a:	fa1f f38e 	uxth.w	r3, lr
 8000d7e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d82:	fb07 1110 	mls	r1, r7, r0, r1
 8000d86:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d8a:	fb00 f606 	mul.w	r6, r0, r6
 8000d8e:	429e      	cmp	r6, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x94>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d9a:	f080 80fc 	bcs.w	8000f96 <__udivmoddi4+0x282>
 8000d9e:	429e      	cmp	r6, r3
 8000da0:	f240 80f9 	bls.w	8000f96 <__udivmoddi4+0x282>
 8000da4:	4463      	add	r3, ip
 8000da6:	3802      	subs	r0, #2
 8000da8:	1b9b      	subs	r3, r3, r6
 8000daa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dae:	2100      	movs	r1, #0
 8000db0:	b11d      	cbz	r5, 8000dba <__udivmoddi4+0xa6>
 8000db2:	40d3      	lsrs	r3, r2
 8000db4:	2200      	movs	r2, #0
 8000db6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d905      	bls.n	8000dce <__udivmoddi4+0xba>
 8000dc2:	b10d      	cbz	r5, 8000dc8 <__udivmoddi4+0xb4>
 8000dc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dc8:	2100      	movs	r1, #0
 8000dca:	4608      	mov	r0, r1
 8000dcc:	e7f5      	b.n	8000dba <__udivmoddi4+0xa6>
 8000dce:	fab3 f183 	clz	r1, r3
 8000dd2:	2900      	cmp	r1, #0
 8000dd4:	d146      	bne.n	8000e64 <__udivmoddi4+0x150>
 8000dd6:	42a3      	cmp	r3, r4
 8000dd8:	d302      	bcc.n	8000de0 <__udivmoddi4+0xcc>
 8000dda:	4290      	cmp	r0, r2
 8000ddc:	f0c0 80f0 	bcc.w	8000fc0 <__udivmoddi4+0x2ac>
 8000de0:	1a86      	subs	r6, r0, r2
 8000de2:	eb64 0303 	sbc.w	r3, r4, r3
 8000de6:	2001      	movs	r0, #1
 8000de8:	2d00      	cmp	r5, #0
 8000dea:	d0e6      	beq.n	8000dba <__udivmoddi4+0xa6>
 8000dec:	e9c5 6300 	strd	r6, r3, [r5]
 8000df0:	e7e3      	b.n	8000dba <__udivmoddi4+0xa6>
 8000df2:	2a00      	cmp	r2, #0
 8000df4:	f040 8090 	bne.w	8000f18 <__udivmoddi4+0x204>
 8000df8:	eba1 040c 	sub.w	r4, r1, ip
 8000dfc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e00:	fa1f f78c 	uxth.w	r7, ip
 8000e04:	2101      	movs	r1, #1
 8000e06:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e0a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e0e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e16:	fb07 f006 	mul.w	r0, r7, r6
 8000e1a:	4298      	cmp	r0, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x11c>
 8000e1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e22:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x11a>
 8000e28:	4298      	cmp	r0, r3
 8000e2a:	f200 80cd 	bhi.w	8000fc8 <__udivmoddi4+0x2b4>
 8000e2e:	4626      	mov	r6, r4
 8000e30:	1a1c      	subs	r4, r3, r0
 8000e32:	fa1f f38e 	uxth.w	r3, lr
 8000e36:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e3a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e3e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e42:	fb00 f707 	mul.w	r7, r0, r7
 8000e46:	429f      	cmp	r7, r3
 8000e48:	d908      	bls.n	8000e5c <__udivmoddi4+0x148>
 8000e4a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e4e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e52:	d202      	bcs.n	8000e5a <__udivmoddi4+0x146>
 8000e54:	429f      	cmp	r7, r3
 8000e56:	f200 80b0 	bhi.w	8000fba <__udivmoddi4+0x2a6>
 8000e5a:	4620      	mov	r0, r4
 8000e5c:	1bdb      	subs	r3, r3, r7
 8000e5e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e62:	e7a5      	b.n	8000db0 <__udivmoddi4+0x9c>
 8000e64:	f1c1 0620 	rsb	r6, r1, #32
 8000e68:	408b      	lsls	r3, r1
 8000e6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e6e:	431f      	orrs	r7, r3
 8000e70:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e74:	fa04 f301 	lsl.w	r3, r4, r1
 8000e78:	ea43 030c 	orr.w	r3, r3, ip
 8000e7c:	40f4      	lsrs	r4, r6
 8000e7e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e82:	0c38      	lsrs	r0, r7, #16
 8000e84:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e88:	fbb4 fef0 	udiv	lr, r4, r0
 8000e8c:	fa1f fc87 	uxth.w	ip, r7
 8000e90:	fb00 441e 	mls	r4, r0, lr, r4
 8000e94:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e98:	fb0e f90c 	mul.w	r9, lr, ip
 8000e9c:	45a1      	cmp	r9, r4
 8000e9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000ea2:	d90a      	bls.n	8000eba <__udivmoddi4+0x1a6>
 8000ea4:	193c      	adds	r4, r7, r4
 8000ea6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eaa:	f080 8084 	bcs.w	8000fb6 <__udivmoddi4+0x2a2>
 8000eae:	45a1      	cmp	r9, r4
 8000eb0:	f240 8081 	bls.w	8000fb6 <__udivmoddi4+0x2a2>
 8000eb4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000eb8:	443c      	add	r4, r7
 8000eba:	eba4 0409 	sub.w	r4, r4, r9
 8000ebe:	fa1f f983 	uxth.w	r9, r3
 8000ec2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ec6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eca:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ece:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ed2:	45a4      	cmp	ip, r4
 8000ed4:	d907      	bls.n	8000ee6 <__udivmoddi4+0x1d2>
 8000ed6:	193c      	adds	r4, r7, r4
 8000ed8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000edc:	d267      	bcs.n	8000fae <__udivmoddi4+0x29a>
 8000ede:	45a4      	cmp	ip, r4
 8000ee0:	d965      	bls.n	8000fae <__udivmoddi4+0x29a>
 8000ee2:	3b02      	subs	r3, #2
 8000ee4:	443c      	add	r4, r7
 8000ee6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000eea:	fba0 9302 	umull	r9, r3, r0, r2
 8000eee:	eba4 040c 	sub.w	r4, r4, ip
 8000ef2:	429c      	cmp	r4, r3
 8000ef4:	46ce      	mov	lr, r9
 8000ef6:	469c      	mov	ip, r3
 8000ef8:	d351      	bcc.n	8000f9e <__udivmoddi4+0x28a>
 8000efa:	d04e      	beq.n	8000f9a <__udivmoddi4+0x286>
 8000efc:	b155      	cbz	r5, 8000f14 <__udivmoddi4+0x200>
 8000efe:	ebb8 030e 	subs.w	r3, r8, lr
 8000f02:	eb64 040c 	sbc.w	r4, r4, ip
 8000f06:	fa04 f606 	lsl.w	r6, r4, r6
 8000f0a:	40cb      	lsrs	r3, r1
 8000f0c:	431e      	orrs	r6, r3
 8000f0e:	40cc      	lsrs	r4, r1
 8000f10:	e9c5 6400 	strd	r6, r4, [r5]
 8000f14:	2100      	movs	r1, #0
 8000f16:	e750      	b.n	8000dba <__udivmoddi4+0xa6>
 8000f18:	f1c2 0320 	rsb	r3, r2, #32
 8000f1c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f20:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f24:	fa24 f303 	lsr.w	r3, r4, r3
 8000f28:	4094      	lsls	r4, r2
 8000f2a:	430c      	orrs	r4, r1
 8000f2c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f30:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f34:	fa1f f78c 	uxth.w	r7, ip
 8000f38:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f3c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f40:	0c23      	lsrs	r3, r4, #16
 8000f42:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f46:	fb00 f107 	mul.w	r1, r0, r7
 8000f4a:	4299      	cmp	r1, r3
 8000f4c:	d908      	bls.n	8000f60 <__udivmoddi4+0x24c>
 8000f4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f52:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f56:	d22c      	bcs.n	8000fb2 <__udivmoddi4+0x29e>
 8000f58:	4299      	cmp	r1, r3
 8000f5a:	d92a      	bls.n	8000fb2 <__udivmoddi4+0x29e>
 8000f5c:	3802      	subs	r0, #2
 8000f5e:	4463      	add	r3, ip
 8000f60:	1a5b      	subs	r3, r3, r1
 8000f62:	b2a4      	uxth	r4, r4
 8000f64:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f68:	fb08 3311 	mls	r3, r8, r1, r3
 8000f6c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f70:	fb01 f307 	mul.w	r3, r1, r7
 8000f74:	42a3      	cmp	r3, r4
 8000f76:	d908      	bls.n	8000f8a <__udivmoddi4+0x276>
 8000f78:	eb1c 0404 	adds.w	r4, ip, r4
 8000f7c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f80:	d213      	bcs.n	8000faa <__udivmoddi4+0x296>
 8000f82:	42a3      	cmp	r3, r4
 8000f84:	d911      	bls.n	8000faa <__udivmoddi4+0x296>
 8000f86:	3902      	subs	r1, #2
 8000f88:	4464      	add	r4, ip
 8000f8a:	1ae4      	subs	r4, r4, r3
 8000f8c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f90:	e739      	b.n	8000e06 <__udivmoddi4+0xf2>
 8000f92:	4604      	mov	r4, r0
 8000f94:	e6f0      	b.n	8000d78 <__udivmoddi4+0x64>
 8000f96:	4608      	mov	r0, r1
 8000f98:	e706      	b.n	8000da8 <__udivmoddi4+0x94>
 8000f9a:	45c8      	cmp	r8, r9
 8000f9c:	d2ae      	bcs.n	8000efc <__udivmoddi4+0x1e8>
 8000f9e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fa2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fa6:	3801      	subs	r0, #1
 8000fa8:	e7a8      	b.n	8000efc <__udivmoddi4+0x1e8>
 8000faa:	4631      	mov	r1, r6
 8000fac:	e7ed      	b.n	8000f8a <__udivmoddi4+0x276>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	e799      	b.n	8000ee6 <__udivmoddi4+0x1d2>
 8000fb2:	4630      	mov	r0, r6
 8000fb4:	e7d4      	b.n	8000f60 <__udivmoddi4+0x24c>
 8000fb6:	46d6      	mov	lr, sl
 8000fb8:	e77f      	b.n	8000eba <__udivmoddi4+0x1a6>
 8000fba:	4463      	add	r3, ip
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	e74d      	b.n	8000e5c <__udivmoddi4+0x148>
 8000fc0:	4606      	mov	r6, r0
 8000fc2:	4623      	mov	r3, r4
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e70f      	b.n	8000de8 <__udivmoddi4+0xd4>
 8000fc8:	3e02      	subs	r6, #2
 8000fca:	4463      	add	r3, ip
 8000fcc:	e730      	b.n	8000e30 <__udivmoddi4+0x11c>
 8000fce:	bf00      	nop

08000fd0 <__aeabi_idiv0>:
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop

08000fd4 <__lcd_delay_us>:
 * @param[in] htim     : LCD timer handler
 * @param[in] delay_us : Delay period in microseconds
 * @return None
 */
void __lcd_delay_us(LCD_TimerType htim, uint16_t delay_us)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
 8000fdc:	460b      	mov	r3, r1
 8000fde:	807b      	strh	r3, [r7, #2]
  __HAL_TIM_SET_COUNTER(htim, 0);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_TIM_Base_Start(htim);
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f006 f8ed 	bl	80071c8 <HAL_TIM_Base_Start>
  while(__HAL_TIM_GET_COUNTER(htim) < delay_us);
 8000fee:	bf00      	nop
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000ff6:	887b      	ldrh	r3, [r7, #2]
 8000ff8:	429a      	cmp	r2, r3
 8000ffa:	d3f9      	bcc.n	8000ff0 <__lcd_delay_us+0x1c>
  HAL_TIM_Base_Stop(htim);
 8000ffc:	6878      	ldr	r0, [r7, #4]
 8000ffe:	f006 f953 	bl	80072a8 <HAL_TIM_Base_Stop>
}
 8001002:	bf00      	nop
 8001004:	3708      	adds	r7, #8
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
	...

0800100c <__lcd_i2c_write>:
 * @param[in] hlcd : LCD handler with I2C interface
 * @param[in] data : Display data byte
 * @return None
 */
void __lcd_i2c_write(LCD_I2C_HandleTypeDef* hlcd, uint8_t rsRwBits, uint8_t data)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af02      	add	r7, sp, #8
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	460b      	mov	r3, r1
 8001016:	70fb      	strb	r3, [r7, #3]
 8001018:	4613      	mov	r3, r2
 800101a:	70bb      	strb	r3, [r7, #2]
    /* most significant nibble */
    __lcd_i2c_buffer[0] = rsRwBits | LCD_I2C_BIT_E | LCD_I2C_BIT_BACKIGHT_ON | (data & 0xF0);
 800101c:	78bb      	ldrb	r3, [r7, #2]
 800101e:	f023 030f 	bic.w	r3, r3, #15
 8001022:	b2da      	uxtb	r2, r3
 8001024:	78fb      	ldrb	r3, [r7, #3]
 8001026:	4313      	orrs	r3, r2
 8001028:	b2db      	uxtb	r3, r3
 800102a:	f043 030c 	orr.w	r3, r3, #12
 800102e:	b2da      	uxtb	r2, r3
 8001030:	4b21      	ldr	r3, [pc, #132]	@ (80010b8 <__lcd_i2c_write+0xac>)
 8001032:	701a      	strb	r2, [r3, #0]
    __lcd_i2c_buffer[1] = __lcd_i2c_buffer[0];
 8001034:	4b20      	ldr	r3, [pc, #128]	@ (80010b8 <__lcd_i2c_write+0xac>)
 8001036:	781a      	ldrb	r2, [r3, #0]
 8001038:	4b1f      	ldr	r3, [pc, #124]	@ (80010b8 <__lcd_i2c_write+0xac>)
 800103a:	705a      	strb	r2, [r3, #1]
    __lcd_i2c_buffer[2] = rsRwBits | LCD_I2C_BIT_BACKIGHT_ON | (data & 0xF0);
 800103c:	78bb      	ldrb	r3, [r7, #2]
 800103e:	f023 030f 	bic.w	r3, r3, #15
 8001042:	b2da      	uxtb	r2, r3
 8001044:	78fb      	ldrb	r3, [r7, #3]
 8001046:	4313      	orrs	r3, r2
 8001048:	b2db      	uxtb	r3, r3
 800104a:	f043 0308 	orr.w	r3, r3, #8
 800104e:	b2da      	uxtb	r2, r3
 8001050:	4b19      	ldr	r3, [pc, #100]	@ (80010b8 <__lcd_i2c_write+0xac>)
 8001052:	709a      	strb	r2, [r3, #2]

    /* least significant nibble */
    __lcd_i2c_buffer[3] = rsRwBits | LCD_I2C_BIT_E | LCD_I2C_BIT_BACKIGHT_ON | ((data << 4) & 0xF0);
 8001054:	78bb      	ldrb	r3, [r7, #2]
 8001056:	011b      	lsls	r3, r3, #4
 8001058:	b2da      	uxtb	r2, r3
 800105a:	78fb      	ldrb	r3, [r7, #3]
 800105c:	4313      	orrs	r3, r2
 800105e:	b2db      	uxtb	r3, r3
 8001060:	f043 030c 	orr.w	r3, r3, #12
 8001064:	b2da      	uxtb	r2, r3
 8001066:	4b14      	ldr	r3, [pc, #80]	@ (80010b8 <__lcd_i2c_write+0xac>)
 8001068:	70da      	strb	r2, [r3, #3]
    __lcd_i2c_buffer[4] = __lcd_i2c_buffer[3];
 800106a:	4b13      	ldr	r3, [pc, #76]	@ (80010b8 <__lcd_i2c_write+0xac>)
 800106c:	78da      	ldrb	r2, [r3, #3]
 800106e:	4b12      	ldr	r3, [pc, #72]	@ (80010b8 <__lcd_i2c_write+0xac>)
 8001070:	711a      	strb	r2, [r3, #4]
    __lcd_i2c_buffer[5] = rsRwBits | LCD_I2C_BIT_BACKIGHT_ON | ((data << 4) & 0xF0);
 8001072:	78bb      	ldrb	r3, [r7, #2]
 8001074:	011b      	lsls	r3, r3, #4
 8001076:	b2da      	uxtb	r2, r3
 8001078:	78fb      	ldrb	r3, [r7, #3]
 800107a:	4313      	orrs	r3, r2
 800107c:	b2db      	uxtb	r3, r3
 800107e:	f043 0308 	orr.w	r3, r3, #8
 8001082:	b2da      	uxtb	r2, r3
 8001084:	4b0c      	ldr	r3, [pc, #48]	@ (80010b8 <__lcd_i2c_write+0xac>)
 8001086:	715a      	strb	r2, [r3, #5]

    HAL_I2C_Master_Transmit(hlcd->I2C, (hlcd->Address << 1), (uint8_t*)__lcd_i2c_buffer, 6, hlcd->Timeout);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	6818      	ldr	r0, [r3, #0]
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	889b      	ldrh	r3, [r3, #4]
 8001090:	005b      	lsls	r3, r3, #1
 8001092:	b299      	uxth	r1, r3
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	9300      	str	r3, [sp, #0]
 800109a:	2306      	movs	r3, #6
 800109c:	4a06      	ldr	r2, [pc, #24]	@ (80010b8 <__lcd_i2c_write+0xac>)
 800109e:	f003 fc53 	bl	8004948 <HAL_I2C_Master_Transmit>

    __lcd_delay(hlcd->Timer, 0.05);  // > 41 us
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	68db      	ldr	r3, [r3, #12]
 80010a6:	2132      	movs	r1, #50	@ 0x32
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff ff93 	bl	8000fd4 <__lcd_delay_us>
}
 80010ae:	bf00      	nop
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	20000220 	.word	0x20000220

080010bc <__lcd_i2c_write_command>:
 * @param[in] hlcd    : LCD handler with I2C interface
 * @param[in] command : Display command @see lcd.h/Define
 * @return None
 */
void __lcd_i2c_write_command(LCD_I2C_HandleTypeDef* hlcd, uint8_t data)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	460b      	mov	r3, r1
 80010c6:	70fb      	strb	r3, [r7, #3]
  __lcd_i2c_write(hlcd, LCD_COMMAND_REG, data);
 80010c8:	78fb      	ldrb	r3, [r7, #3]
 80010ca:	461a      	mov	r2, r3
 80010cc:	2100      	movs	r1, #0
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f7ff ff9c 	bl	800100c <__lcd_i2c_write>
}
 80010d4:	bf00      	nop
 80010d6:	3708      	adds	r7, #8
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}

080010dc <__lcd_i2c_write_data>:
 * @param[in] hlcd : LCD handler with I2C interface
 * @param[in] data : Display data byte
 * @return None
 */
void __lcd_i2c_write_data(LCD_I2C_HandleTypeDef* hlcd, uint8_t data)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	460b      	mov	r3, r1
 80010e6:	70fb      	strb	r3, [r7, #3]
  __lcd_i2c_write(hlcd, LCD_DATA_REG, data);
 80010e8:	78fb      	ldrb	r3, [r7, #3]
 80010ea:	461a      	mov	r2, r3
 80010ec:	2101      	movs	r1, #1
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f7ff ff8c 	bl	800100c <__lcd_i2c_write>
}
 80010f4:	bf00      	nop
 80010f6:	3708      	adds	r7, #8
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}

080010fc <LCD_I2C_Init>:
 * @note Cursor off, Cursor increment on, No blink @see HD44780 technical note.
 * @param[in] hlcd : LCD handler with I2C interface
 * @return None
 */
void LCD_I2C_Init(LCD_I2C_HandleTypeDef* hlcd)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
    // Step 1: Initial delay after power-on
    __lcd_delay(hlcd->Timer, 50); // Wait at least 40 ms after power-on
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	68db      	ldr	r3, [r3, #12]
 8001108:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff ff61 	bl	8000fd4 <__lcd_delay_us>

    // Step 2: Force LCD into 4-bit mode
    __lcd_i2c_write_command(hlcd, 0x03);  // Function set: 8-bit mode
 8001112:	2103      	movs	r1, #3
 8001114:	6878      	ldr	r0, [r7, #4]
 8001116:	f7ff ffd1 	bl	80010bc <__lcd_i2c_write_command>
    __lcd_delay(hlcd->Timer, 5);          // Wait > 4.1 ms
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	68db      	ldr	r3, [r3, #12]
 800111e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001122:	4618      	mov	r0, r3
 8001124:	f7ff ff56 	bl	8000fd4 <__lcd_delay_us>

    __lcd_i2c_write_command(hlcd, 0x03);  // Function set: 8-bit mode
 8001128:	2103      	movs	r1, #3
 800112a:	6878      	ldr	r0, [r7, #4]
 800112c:	f7ff ffc6 	bl	80010bc <__lcd_i2c_write_command>
    __lcd_delay(hlcd->Timer, 1);          // Wait > 100 s
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	68db      	ldr	r3, [r3, #12]
 8001134:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff ff4b 	bl	8000fd4 <__lcd_delay_us>

    __lcd_i2c_write_command(hlcd, 0x03);  // Function set: 8-bit mode
 800113e:	2103      	movs	r1, #3
 8001140:	6878      	ldr	r0, [r7, #4]
 8001142:	f7ff ffbb 	bl	80010bc <__lcd_i2c_write_command>
    __lcd_delay(hlcd->Timer, 1);          // Short delay
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	68db      	ldr	r3, [r3, #12]
 800114a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800114e:	4618      	mov	r0, r3
 8001150:	f7ff ff40 	bl	8000fd4 <__lcd_delay_us>

    __lcd_i2c_write_command(hlcd, 0x02);  // Function set: 4-bit mode
 8001154:	2102      	movs	r1, #2
 8001156:	6878      	ldr	r0, [r7, #4]
 8001158:	f7ff ffb0 	bl	80010bc <__lcd_i2c_write_command>
    __lcd_delay(hlcd->Timer, 1);          // Short delay
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	68db      	ldr	r3, [r3, #12]
 8001160:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff ff35 	bl	8000fd4 <__lcd_delay_us>

    // Step 3: Configure display
    __lcd_i2c_write_command(hlcd, LCD_FUNCTION_SET | LCD_OPT_N);        // Function set: 4-bit, 2-line, 5x8 dots
 800116a:	2128      	movs	r1, #40	@ 0x28
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f7ff ffa5 	bl	80010bc <__lcd_i2c_write_command>
    __lcd_i2c_write_command(hlcd, LCD_DISPLAY_ON_OFF_CONTROL | LCD_OPT_D); // Display on, cursor off, blink off
 8001172:	210c      	movs	r1, #12
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f7ff ffa1 	bl	80010bc <__lcd_i2c_write_command>
    __lcd_i2c_write_command(hlcd, LCD_CLEAR_DISPLAY);                   // Clear display
 800117a:	2101      	movs	r1, #1
 800117c:	6878      	ldr	r0, [r7, #4]
 800117e:	f7ff ff9d 	bl	80010bc <__lcd_i2c_write_command>
    __lcd_delay(hlcd->Timer, 2);                                        // Wait > 1.52 ms
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	68db      	ldr	r3, [r3, #12]
 8001186:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff ff22 	bl	8000fd4 <__lcd_delay_us>
    __lcd_i2c_write_command(hlcd, LCD_ENTRY_MODE_SET | LCD_OPT_INC);    // Entry mode: increment cursor, no shift
 8001190:	2106      	movs	r1, #6
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f7ff ff92 	bl	80010bc <__lcd_i2c_write_command>

    // Mark as initialized
    hlcd->IsInitialized = 1;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2201      	movs	r2, #1
 800119c:	741a      	strb	r2, [r3, #16]
}
 800119e:	bf00      	nop
 80011a0:	3708      	adds	r7, #8
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}

080011a6 <LCD_I2C_printCustomChar>:
 * @param[in] hlcd   : LCD custom character handler with I2C interface
 * @return None
 */


void LCD_I2C_printCustomChar(LCD_I2C_HandleTypeDef* hlcd, uint8_t code) {
 80011a6:	b580      	push	{r7, lr}
 80011a8:	b082      	sub	sp, #8
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	6078      	str	r0, [r7, #4]
 80011ae:	460b      	mov	r3, r1
 80011b0:	70fb      	strb	r3, [r7, #3]
  // Assuming __lcd_i2c_write_data allows sending custom character code directly
  __lcd_i2c_write_data(hlcd, code);
 80011b2:	78fb      	ldrb	r3, [r7, #3]
 80011b4:	4619      	mov	r1, r3
 80011b6:	6878      	ldr	r0, [r7, #4]
 80011b8:	f7ff ff90 	bl	80010dc <__lcd_i2c_write_data>
}
 80011bc:	bf00      	nop
 80011be:	3708      	adds	r7, #8
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}

080011c4 <LCD_I2C_SetCursor>:
 * @param[in] row  : Display row (line): 0 to N
 * @param[in] col  : Display column: 0 to 15 (16 character display) or 19 (20 character display)
 * @return None
 */
void LCD_I2C_SetCursor(LCD_I2C_HandleTypeDef* hlcd, uint8_t row, uint8_t col)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
 80011cc:	460b      	mov	r3, r1
 80011ce:	70fb      	strb	r3, [r7, #3]
 80011d0:	4613      	mov	r3, r2
 80011d2:	70bb      	strb	r3, [r7, #2]
  #ifdef LCD20xN
  __lcd_i2c_write_command(hlcd, LCD_SET_DDRAM_ADDR + LCD_ROW_20[row] + col);
  #endif

  #ifdef LCD16xN
  __lcd_i2c_write_command(hlcd, LCD_SET_DDRAM_ADDR + LCD_ROW_16[row] + col);
 80011d4:	78fb      	ldrb	r3, [r7, #3]
 80011d6:	4a07      	ldr	r2, [pc, #28]	@ (80011f4 <LCD_I2C_SetCursor+0x30>)
 80011d8:	5cd2      	ldrb	r2, [r2, r3]
 80011da:	78bb      	ldrb	r3, [r7, #2]
 80011dc:	4413      	add	r3, r2
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	3b80      	subs	r3, #128	@ 0x80
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	4619      	mov	r1, r3
 80011e6:	6878      	ldr	r0, [r7, #4]
 80011e8:	f7ff ff68 	bl	80010bc <__lcd_i2c_write_command>
  #endif
}
 80011ec:	bf00      	nop
 80011ee:	3708      	adds	r7, #8
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	0801149c 	.word	0x0801149c

080011f8 <LCD_I2C_Clear>:
 * @brief Clear the screen.
 * @param[in] hlcd : LCD handler with I2C interface
 * @return None
 */
void LCD_I2C_Clear(LCD_I2C_HandleTypeDef * hlcd)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  __lcd_i2c_write_command(hlcd, LCD_CLEAR_DISPLAY);
 8001200:	2101      	movs	r1, #1
 8001202:	6878      	ldr	r0, [r7, #4]
 8001204:	f7ff ff5a 	bl	80010bc <__lcd_i2c_write_command>
}
 8001208:	bf00      	nop
 800120a:	3708      	adds	r7, #8
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}

08001210 <LCD_I2C_DefineChar>:
 * @param[in] code   : Defined character code in display memory @see HD44780 technical note.
 * @param[in] bitmap : Defined character array @see HD44780 technical note.
 * @return None
 */
void LCD_I2C_DefineChar(LCD_I2C_HandleTypeDef* hlcd, uint8_t code, uint8_t bitmap[])
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b086      	sub	sp, #24
 8001214:	af00      	add	r7, sp, #0
 8001216:	60f8      	str	r0, [r7, #12]
 8001218:	460b      	mov	r3, r1
 800121a:	607a      	str	r2, [r7, #4]
 800121c:	72fb      	strb	r3, [r7, #11]
  __lcd_i2c_write_command(hlcd, LCD_SETCGRAM_ADDR + (code << 3));
 800121e:	7afb      	ldrb	r3, [r7, #11]
 8001220:	00db      	lsls	r3, r3, #3
 8001222:	b2db      	uxtb	r3, r3
 8001224:	3340      	adds	r3, #64	@ 0x40
 8001226:	b2db      	uxtb	r3, r3
 8001228:	4619      	mov	r1, r3
 800122a:	68f8      	ldr	r0, [r7, #12]
 800122c:	f7ff ff46 	bl	80010bc <__lcd_i2c_write_command>

  for(uint8_t i=0; i < 8; ++i)
 8001230:	2300      	movs	r3, #0
 8001232:	75fb      	strb	r3, [r7, #23]
 8001234:	e00a      	b.n	800124c <LCD_I2C_DefineChar+0x3c>
    __lcd_i2c_write_data(hlcd, bitmap[i]);
 8001236:	7dfb      	ldrb	r3, [r7, #23]
 8001238:	687a      	ldr	r2, [r7, #4]
 800123a:	4413      	add	r3, r2
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	4619      	mov	r1, r3
 8001240:	68f8      	ldr	r0, [r7, #12]
 8001242:	f7ff ff4b 	bl	80010dc <__lcd_i2c_write_data>
  for(uint8_t i=0; i < 8; ++i)
 8001246:	7dfb      	ldrb	r3, [r7, #23]
 8001248:	3301      	adds	r3, #1
 800124a:	75fb      	strb	r3, [r7, #23]
 800124c:	7dfb      	ldrb	r3, [r7, #23]
 800124e:	2b07      	cmp	r3, #7
 8001250:	d9f1      	bls.n	8001236 <LCD_I2C_DefineChar+0x26>
}
 8001252:	bf00      	nop
 8001254:	bf00      	nop
 8001256:	3718      	adds	r7, #24
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}

0800125c <LCD_I2C_DisplaySequentialGlossyText>:
 * @param[in] hlcd : LCD handler with I2C interface
 * @param[in] row  : Row number to display the text
 * @return None
 */
void LCD_I2C_DisplaySequentialGlossyText(LCD_I2C_HandleTypeDef* hlcd, uint8_t row)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b088      	sub	sp, #32
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	460b      	mov	r3, r1
 8001266:	70fb      	strb	r3, [r7, #3]
    // Ensure row is valid (0 or 1 for a 2x16 LCD)


    const char* text = "BONGO BONG";
 8001268:	4b23      	ldr	r3, [pc, #140]	@ (80012f8 <LCD_I2C_DisplaySequentialGlossyText+0x9c>)
 800126a:	61bb      	str	r3, [r7, #24]
    uint8_t len = strlen(text);
 800126c:	69b8      	ldr	r0, [r7, #24]
 800126e:	f7fe ffcf 	bl	8000210 <strlen>
 8001272:	4603      	mov	r3, r0
 8001274:	75fb      	strb	r3, [r7, #23]

    // Create a highlight custom character
    uint8_t highlight_char[8] = {
 8001276:	4a21      	ldr	r2, [pc, #132]	@ (80012fc <LCD_I2C_DisplaySequentialGlossyText+0xa0>)
 8001278:	f107 030c 	add.w	r3, r7, #12
 800127c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001280:	e883 0003 	stmia.w	r3, {r0, r1}
        0b11111,
        0b11111
    };

    // Define the custom character in CGRAM
    LCD_I2C_DefineChar(hlcd, 0, highlight_char);
 8001284:	f107 030c 	add.w	r3, r7, #12
 8001288:	461a      	mov	r2, r3
 800128a:	2100      	movs	r1, #0
 800128c:	6878      	ldr	r0, [r7, #4]
 800128e:	f7ff ffbf 	bl	8001210 <LCD_I2C_DefineChar>

    // Start from the first character
    for (uint8_t i = 0; i < len; i++) {
 8001292:	2300      	movs	r3, #0
 8001294:	77fb      	strb	r3, [r7, #31]
 8001296:	e025      	b.n	80012e4 <LCD_I2C_DisplaySequentialGlossyText+0x88>
        // Highlight the current character
        LCD_I2C_SetCursor(hlcd, row, i+3);
 8001298:	7ffb      	ldrb	r3, [r7, #31]
 800129a:	3303      	adds	r3, #3
 800129c:	b2da      	uxtb	r2, r3
 800129e:	78fb      	ldrb	r3, [r7, #3]
 80012a0:	4619      	mov	r1, r3
 80012a2:	6878      	ldr	r0, [r7, #4]
 80012a4:	f7ff ff8e 	bl	80011c4 <LCD_I2C_SetCursor>
        LCD_I2C_printCustomChar(hlcd, 0);
 80012a8:	2100      	movs	r1, #0
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f7ff ff7b 	bl	80011a6 <LCD_I2C_printCustomChar>

        // Wait to create the glossy effect
        __lcd_delay(hlcd->Timer, 200); // Adjust delay for visual preference
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	68db      	ldr	r3, [r3, #12]
 80012b4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7ff fe8b 	bl	8000fd4 <__lcd_delay_us>

        // Replace the highlighted character with the original character
        LCD_I2C_SetCursor(hlcd, row, i+3);
 80012be:	7ffb      	ldrb	r3, [r7, #31]
 80012c0:	3303      	adds	r3, #3
 80012c2:	b2da      	uxtb	r2, r3
 80012c4:	78fb      	ldrb	r3, [r7, #3]
 80012c6:	4619      	mov	r1, r3
 80012c8:	6878      	ldr	r0, [r7, #4]
 80012ca:	f7ff ff7b 	bl	80011c4 <LCD_I2C_SetCursor>
        __lcd_i2c_write_data(hlcd, text[i]);
 80012ce:	7ffb      	ldrb	r3, [r7, #31]
 80012d0:	69ba      	ldr	r2, [r7, #24]
 80012d2:	4413      	add	r3, r2
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	4619      	mov	r1, r3
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f7ff feff 	bl	80010dc <__lcd_i2c_write_data>
    for (uint8_t i = 0; i < len; i++) {
 80012de:	7ffb      	ldrb	r3, [r7, #31]
 80012e0:	3301      	adds	r3, #1
 80012e2:	77fb      	strb	r3, [r7, #31]
 80012e4:	7ffa      	ldrb	r2, [r7, #31]
 80012e6:	7dfb      	ldrb	r3, [r7, #23]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d3d5      	bcc.n	8001298 <LCD_I2C_DisplaySequentialGlossyText+0x3c>
    }
}
 80012ec:	bf00      	nop
 80012ee:	bf00      	nop
 80012f0:	3720      	adds	r7, #32
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	08010cfc 	.word	0x08010cfc
 80012fc:	08010d08 	.word	0x08010d08

08001300 <HAL_TIM_PWM_PulseFinishedCallback>:
uint32_t stepsTaken;
////////// HAL FUNCTIONS //////////

// PWM callback for step counting
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001300:	b480      	push	{r7}
 8001302:	b085      	sub	sp, #20
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  for(int i = 0; i < MAX_MOTORS; i++){
 8001308:	2300      	movs	r3, #0
 800130a:	60fb      	str	r3, [r7, #12]
 800130c:	e02a      	b.n	8001364 <HAL_TIM_PWM_PulseFinishedCallback+0x64>
	  if (htim->Instance == motors[i].driver.htim->Instance){ // Check which motor's timer called back
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	4919      	ldr	r1, [pc, #100]	@ (8001378 <HAL_TIM_PWM_PulseFinishedCallback+0x78>)
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	2058      	movs	r0, #88	@ 0x58
 8001318:	fb00 f303 	mul.w	r3, r0, r3
 800131c:	440b      	add	r3, r1
 800131e:	330c      	adds	r3, #12
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	429a      	cmp	r2, r3
 8001326:	d11a      	bne.n	800135e <HAL_TIM_PWM_PulseFinishedCallback+0x5e>
		  motors[i].stepsTaken++;
 8001328:	4a13      	ldr	r2, [pc, #76]	@ (8001378 <HAL_TIM_PWM_PulseFinishedCallback+0x78>)
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	2158      	movs	r1, #88	@ 0x58
 800132e:	fb01 f303 	mul.w	r3, r1, r3
 8001332:	4413      	add	r3, r2
 8001334:	3344      	adds	r3, #68	@ 0x44
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	1c5a      	adds	r2, r3, #1
 800133a:	490f      	ldr	r1, [pc, #60]	@ (8001378 <HAL_TIM_PWM_PulseFinishedCallback+0x78>)
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	2058      	movs	r0, #88	@ 0x58
 8001340:	fb00 f303 	mul.w	r3, r0, r3
 8001344:	440b      	add	r3, r1
 8001346:	3344      	adds	r3, #68	@ 0x44
 8001348:	601a      	str	r2, [r3, #0]
		  stepsTaken = motors[i].stepsTaken;  // increment counter
 800134a:	4a0b      	ldr	r2, [pc, #44]	@ (8001378 <HAL_TIM_PWM_PulseFinishedCallback+0x78>)
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	2158      	movs	r1, #88	@ 0x58
 8001350:	fb01 f303 	mul.w	r3, r1, r3
 8001354:	4413      	add	r3, r2
 8001356:	3344      	adds	r3, #68	@ 0x44
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4a08      	ldr	r2, [pc, #32]	@ (800137c <HAL_TIM_PWM_PulseFinishedCallback+0x7c>)
 800135c:	6013      	str	r3, [r2, #0]
  for(int i = 0; i < MAX_MOTORS; i++){
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	3301      	adds	r3, #1
 8001362:	60fb      	str	r3, [r7, #12]
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	2b00      	cmp	r3, #0
 8001368:	ddd1      	ble.n	800130e <HAL_TIM_PWM_PulseFinishedCallback+0xe>
	  }
  }

}
 800136a:	bf00      	nop
 800136c:	bf00      	nop
 800136e:	3714      	adds	r7, #20
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr
 8001378:	20000244 	.word	0x20000244
 800137c:	20000240 	.word	0x20000240

08001380 <HAL_UART_RxCpltCallback>:

// UART callback for read from TMC2209
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001380:	b480      	push	{r7}
 8001382:	b085      	sub	sp, #20
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a0d      	ldr	r2, [pc, #52]	@ (80013c4 <HAL_UART_RxCpltCallback+0x44>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d112      	bne.n	80013b8 <HAL_UART_RxCpltCallback+0x38>
        for (uint8_t i = 0; i < TMC_REPLY_SIZE + 1 ; i++) {
 8001392:	2300      	movs	r3, #0
 8001394:	73fb      	strb	r3, [r7, #15]
 8001396:	e009      	b.n	80013ac <HAL_UART_RxCpltCallback+0x2c>
            rxBuffer[i] = rxData[i + 1];
 8001398:	7bfb      	ldrb	r3, [r7, #15]
 800139a:	1c5a      	adds	r2, r3, #1
 800139c:	7bfb      	ldrb	r3, [r7, #15]
 800139e:	490a      	ldr	r1, [pc, #40]	@ (80013c8 <HAL_UART_RxCpltCallback+0x48>)
 80013a0:	5c89      	ldrb	r1, [r1, r2]
 80013a2:	4a0a      	ldr	r2, [pc, #40]	@ (80013cc <HAL_UART_RxCpltCallback+0x4c>)
 80013a4:	54d1      	strb	r1, [r2, r3]
        for (uint8_t i = 0; i < TMC_REPLY_SIZE + 1 ; i++) {
 80013a6:	7bfb      	ldrb	r3, [r7, #15]
 80013a8:	3301      	adds	r3, #1
 80013aa:	73fb      	strb	r3, [r7, #15]
 80013ac:	7bfb      	ldrb	r3, [r7, #15]
 80013ae:	2b08      	cmp	r3, #8
 80013b0:	d9f2      	bls.n	8001398 <HAL_UART_RxCpltCallback+0x18>
        }
        rxBufferReady = 1;
 80013b2:	4b07      	ldr	r3, [pc, #28]	@ (80013d0 <HAL_UART_RxCpltCallback+0x50>)
 80013b4:	2201      	movs	r2, #1
 80013b6:	701a      	strb	r2, [r3, #0]
    }
}
 80013b8:	bf00      	nop
 80013ba:	3714      	adds	r7, #20
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr
 80013c4:	40004400 	.word	0x40004400
 80013c8:	20000228 	.word	0x20000228
 80013cc:	20000234 	.word	0x20000234
 80013d0:	2000023c 	.word	0x2000023c

080013d4 <TMC2209_SetDirection>:


// Set the direction of the motor
void TMC2209_SetDirection(Motor *motor, GPIO_PinState state) {
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	460b      	mov	r3, r1
 80013de:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(motor->driver.dir_port, motor->driver.dir_pin, state);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	69d8      	ldr	r0, [r3, #28]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	8c1b      	ldrh	r3, [r3, #32]
 80013e8:	78fa      	ldrb	r2, [r7, #3]
 80013ea:	4619      	mov	r1, r3
 80013ec:	f003 f9de 	bl	80047ac <HAL_GPIO_WritePin>
}
 80013f0:	bf00      	nop
 80013f2:	3708      	adds	r7, #8
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}

080013f8 <TMC2209_EnableDriver>:

// Enable or disable the driver
void TMC2209_EnableDriver(Motor *motor, GPIO_PinState state) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	460b      	mov	r3, r1
 8001402:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(motor->driver.enn_port, motor->driver.enn_pin, state); // LOW = motor enabled, HIGH = motor disabled
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800140c:	78fa      	ldrb	r2, [r7, #3]
 800140e:	4619      	mov	r1, r3
 8001410:	f003 f9cc 	bl	80047ac <HAL_GPIO_WritePin>
}
 8001414:	bf00      	nop
 8001416:	3708      	adds	r7, #8
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}

0800141c <TMC2209_SetSpeed>:
    return HAL_GPIO_ReadPin(motor->driver.index_port, motor->driver.index_pin); // Returns the INDEX pin state
}


// Start stepping with PWM
void TMC2209_SetSpeed(Motor *motor, uint32_t StepFrequency) {
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	6039      	str	r1, [r7, #0]
	uint32_t prescaler = motor->driver.htim->Init.Prescaler;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	68db      	ldr	r3, [r3, #12]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	617b      	str	r3, [r7, #20]
    uint32_t timerClock = HAL_RCC_GetHCLKFreq() / prescaler ;
 800142e:	f004 fc85 	bl	8005d3c <HAL_RCC_GetHCLKFreq>
 8001432:	4602      	mov	r2, r0
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	fbb2 f3f3 	udiv	r3, r2, r3
 800143a:	613b      	str	r3, [r7, #16]
    uint32_t ARR = (timerClock / StepFrequency) - 1; // Auto-reload value
 800143c:	693a      	ldr	r2, [r7, #16]
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	fbb2 f3f3 	udiv	r3, r2, r3
 8001444:	3b01      	subs	r3, #1
 8001446:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_AUTORELOAD(motor->driver.htim, ARR); // Period
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	68fa      	ldr	r2, [r7, #12]
 8001450:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	68db      	ldr	r3, [r3, #12]
 8001456:	68fa      	ldr	r2, [r7, #12]
 8001458:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(motor->driver.htim, motor->driver.step_channel, ARR / 2); // Duty cycle
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	691b      	ldr	r3, [r3, #16]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d106      	bne.n	8001470 <TMC2209_SetSpeed+0x54>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	68db      	ldr	r3, [r3, #12]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	68fa      	ldr	r2, [r7, #12]
 800146a:	0852      	lsrs	r2, r2, #1
 800146c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800146e:	e031      	b.n	80014d4 <TMC2209_SetSpeed+0xb8>
    __HAL_TIM_SET_COMPARE(motor->driver.htim, motor->driver.step_channel, ARR / 2); // Duty cycle
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	691b      	ldr	r3, [r3, #16]
 8001474:	2b04      	cmp	r3, #4
 8001476:	d106      	bne.n	8001486 <TMC2209_SetSpeed+0x6a>
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	68db      	ldr	r3, [r3, #12]
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	085b      	lsrs	r3, r3, #1
 8001482:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001484:	e026      	b.n	80014d4 <TMC2209_SetSpeed+0xb8>
    __HAL_TIM_SET_COMPARE(motor->driver.htim, motor->driver.step_channel, ARR / 2); // Duty cycle
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	691b      	ldr	r3, [r3, #16]
 800148a:	2b08      	cmp	r3, #8
 800148c:	d106      	bne.n	800149c <TMC2209_SetSpeed+0x80>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	68db      	ldr	r3, [r3, #12]
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	085b      	lsrs	r3, r3, #1
 8001498:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800149a:	e01b      	b.n	80014d4 <TMC2209_SetSpeed+0xb8>
    __HAL_TIM_SET_COMPARE(motor->driver.htim, motor->driver.step_channel, ARR / 2); // Duty cycle
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	691b      	ldr	r3, [r3, #16]
 80014a0:	2b0c      	cmp	r3, #12
 80014a2:	d106      	bne.n	80014b2 <TMC2209_SetSpeed+0x96>
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	68db      	ldr	r3, [r3, #12]
 80014a8:	681a      	ldr	r2, [r3, #0]
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	085b      	lsrs	r3, r3, #1
 80014ae:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80014b0:	e010      	b.n	80014d4 <TMC2209_SetSpeed+0xb8>
    __HAL_TIM_SET_COMPARE(motor->driver.htim, motor->driver.step_channel, ARR / 2); // Duty cycle
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	691b      	ldr	r3, [r3, #16]
 80014b6:	2b10      	cmp	r3, #16
 80014b8:	d106      	bne.n	80014c8 <TMC2209_SetSpeed+0xac>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	68db      	ldr	r3, [r3, #12]
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	085b      	lsrs	r3, r3, #1
 80014c4:	6593      	str	r3, [r2, #88]	@ 0x58
}
 80014c6:	e005      	b.n	80014d4 <TMC2209_SetSpeed+0xb8>
    __HAL_TIM_SET_COMPARE(motor->driver.htim, motor->driver.step_channel, ARR / 2); // Duty cycle
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	68db      	ldr	r3, [r3, #12]
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	085b      	lsrs	r3, r3, #1
 80014d2:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 80014d4:	bf00      	nop
 80014d6:	3718      	adds	r7, #24
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}

080014dc <TMC2209_Stop>:


// Stop stepping
void TMC2209_Stop(Motor *motor) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b084      	sub	sp, #16
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
	TIM_HandleTypeDef *htim = motor->driver.htim;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	60fb      	str	r3, [r7, #12]
	uint32_t channel = motor->driver.step_channel;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	691b      	ldr	r3, [r3, #16]
 80014ee:	60bb      	str	r3, [r7, #8]
	TMC2209_EnableDriver(motor, GPIO_PIN_SET);
 80014f0:	2101      	movs	r1, #1
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f7ff ff80 	bl	80013f8 <TMC2209_EnableDriver>
    HAL_TIM_PWM_Stop_IT(htim, channel);
 80014f8:	68b9      	ldr	r1, [r7, #8]
 80014fa:	68f8      	ldr	r0, [r7, #12]
 80014fc:	f006 f89a 	bl	8007634 <HAL_TIM_PWM_Stop_IT>
}
 8001500:	bf00      	nop
 8001502:	3710      	adds	r7, #16
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}

08001508 <TMC2209_Start>:

void TMC2209_Start(Motor *motor) {
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
	TIM_HandleTypeDef *htim = motor->driver.htim;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	68db      	ldr	r3, [r3, #12]
 8001514:	60fb      	str	r3, [r7, #12]
	uint32_t channel = motor->driver.step_channel;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	691b      	ldr	r3, [r3, #16]
 800151a:	60bb      	str	r3, [r7, #8]

	TMC2209_EnableDriver(motor, GPIO_PIN_RESET);
 800151c:	2100      	movs	r1, #0
 800151e:	6878      	ldr	r0, [r7, #4]
 8001520:	f7ff ff6a 	bl	80013f8 <TMC2209_EnableDriver>
    HAL_TIM_PWM_Start_IT(htim, channel);
 8001524:	68b9      	ldr	r1, [r7, #8]
 8001526:	68f8      	ldr	r0, [r7, #12]
 8001528:	f005 ff3c 	bl	80073a4 <HAL_TIM_PWM_Start_IT>
    motor->isStepping = true;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2201      	movs	r2, #1
 8001530:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
}
 8001534:	bf00      	nop
 8001536:	3710      	adds	r7, #16
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}

0800153c <debug_print>:
    }
}



 void debug_print(const char* msg) {
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), 200);
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f7fe fe63 	bl	8000210 <strlen>
 800154a:	4603      	mov	r3, r0
 800154c:	b29a      	uxth	r2, r3
 800154e:	23c8      	movs	r3, #200	@ 0xc8
 8001550:	6879      	ldr	r1, [r7, #4]
 8001552:	4803      	ldr	r0, [pc, #12]	@ (8001560 <debug_print+0x24>)
 8001554:	f007 f850 	bl	80085f8 <HAL_UART_Transmit>
}
 8001558:	bf00      	nop
 800155a:	3708      	adds	r7, #8
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	20001d80 	.word	0x20001d80

08001564 <debug_print_hex>:

 void debug_print_hex(uint8_t* data, uint8_t length) {
 8001564:	b580      	push	{r7, lr}
 8001566:	b09e      	sub	sp, #120	@ 0x78
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	460b      	mov	r3, r1
 800156e:	70fb      	strb	r3, [r7, #3]
    char buffer[100];
    char* ptr = buffer;
 8001570:	f107 030c 	add.w	r3, r7, #12
 8001574:	677b      	str	r3, [r7, #116]	@ 0x74

    ptr += sprintf(ptr, "[");
 8001576:	491c      	ldr	r1, [pc, #112]	@ (80015e8 <debug_print_hex+0x84>)
 8001578:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800157a:	f00d fa7f 	bl	800ea7c <siprintf>
 800157e:	4603      	mov	r3, r0
 8001580:	461a      	mov	r2, r3
 8001582:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001584:	4413      	add	r3, r2
 8001586:	677b      	str	r3, [r7, #116]	@ 0x74
    for(uint8_t i = 0; i < length; i++) {
 8001588:	2300      	movs	r3, #0
 800158a:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 800158e:	e013      	b.n	80015b8 <debug_print_hex+0x54>
        ptr += sprintf(ptr, "%02X ", data[i]);
 8001590:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8001594:	687a      	ldr	r2, [r7, #4]
 8001596:	4413      	add	r3, r2
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	461a      	mov	r2, r3
 800159c:	4913      	ldr	r1, [pc, #76]	@ (80015ec <debug_print_hex+0x88>)
 800159e:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 80015a0:	f00d fa6c 	bl	800ea7c <siprintf>
 80015a4:	4603      	mov	r3, r0
 80015a6:	461a      	mov	r2, r3
 80015a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80015aa:	4413      	add	r3, r2
 80015ac:	677b      	str	r3, [r7, #116]	@ 0x74
    for(uint8_t i = 0; i < length; i++) {
 80015ae:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 80015b2:	3301      	adds	r3, #1
 80015b4:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 80015b8:	f897 2073 	ldrb.w	r2, [r7, #115]	@ 0x73
 80015bc:	78fb      	ldrb	r3, [r7, #3]
 80015be:	429a      	cmp	r2, r3
 80015c0:	d3e6      	bcc.n	8001590 <debug_print_hex+0x2c>
    }
    ptr += sprintf(ptr, "]\r\n");
 80015c2:	490b      	ldr	r1, [pc, #44]	@ (80015f0 <debug_print_hex+0x8c>)
 80015c4:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 80015c6:	f00d fa59 	bl	800ea7c <siprintf>
 80015ca:	4603      	mov	r3, r0
 80015cc:	461a      	mov	r2, r3
 80015ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80015d0:	4413      	add	r3, r2
 80015d2:	677b      	str	r3, [r7, #116]	@ 0x74

    debug_print(buffer);
 80015d4:	f107 030c 	add.w	r3, r7, #12
 80015d8:	4618      	mov	r0, r3
 80015da:	f7ff ffaf 	bl	800153c <debug_print>
}
 80015de:	bf00      	nop
 80015e0:	3778      	adds	r7, #120	@ 0x78
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	08010dd0 	.word	0x08010dd0
 80015ec:	08010dd4 	.word	0x08010dd4
 80015f0:	08010ddc 	.word	0x08010ddc

080015f4 <calculate_CRC>:

uint8_t calculate_CRC(uint8_t *datagram, uint8_t length) {
 80015f4:	b480      	push	{r7}
 80015f6:	b085      	sub	sp, #20
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
 80015fc:	460b      	mov	r3, r1
 80015fe:	70fb      	strb	r3, [r7, #3]
    uint8_t crc = 0;
 8001600:	2300      	movs	r3, #0
 8001602:	73fb      	strb	r3, [r7, #15]
    for(uint8_t i = 0; i < length; i++) {
 8001604:	2300      	movs	r3, #0
 8001606:	73bb      	strb	r3, [r7, #14]
 8001608:	e027      	b.n	800165a <calculate_CRC+0x66>
        uint8_t currentByte = datagram[i];
 800160a:	7bbb      	ldrb	r3, [r7, #14]
 800160c:	687a      	ldr	r2, [r7, #4]
 800160e:	4413      	add	r3, r2
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	737b      	strb	r3, [r7, #13]
        for(uint8_t j = 0; j < 8; j++) {
 8001614:	2300      	movs	r3, #0
 8001616:	733b      	strb	r3, [r7, #12]
 8001618:	e019      	b.n	800164e <calculate_CRC+0x5a>
            if((crc >> 7) ^ (currentByte & 0x01)) {
 800161a:	7bfb      	ldrb	r3, [r7, #15]
 800161c:	09db      	lsrs	r3, r3, #7
 800161e:	b2db      	uxtb	r3, r3
 8001620:	461a      	mov	r2, r3
 8001622:	7b7b      	ldrb	r3, [r7, #13]
 8001624:	f003 0301 	and.w	r3, r3, #1
 8001628:	429a      	cmp	r2, r3
 800162a:	d007      	beq.n	800163c <calculate_CRC+0x48>
                crc = (crc << 1) ^ 0x07;
 800162c:	7bfb      	ldrb	r3, [r7, #15]
 800162e:	005b      	lsls	r3, r3, #1
 8001630:	b25b      	sxtb	r3, r3
 8001632:	f083 0307 	eor.w	r3, r3, #7
 8001636:	b25b      	sxtb	r3, r3
 8001638:	73fb      	strb	r3, [r7, #15]
 800163a:	e002      	b.n	8001642 <calculate_CRC+0x4e>
            } else {
                crc = crc << 1;
 800163c:	7bfb      	ldrb	r3, [r7, #15]
 800163e:	005b      	lsls	r3, r3, #1
 8001640:	73fb      	strb	r3, [r7, #15]
            }
            currentByte >>= 1;
 8001642:	7b7b      	ldrb	r3, [r7, #13]
 8001644:	085b      	lsrs	r3, r3, #1
 8001646:	737b      	strb	r3, [r7, #13]
        for(uint8_t j = 0; j < 8; j++) {
 8001648:	7b3b      	ldrb	r3, [r7, #12]
 800164a:	3301      	adds	r3, #1
 800164c:	733b      	strb	r3, [r7, #12]
 800164e:	7b3b      	ldrb	r3, [r7, #12]
 8001650:	2b07      	cmp	r3, #7
 8001652:	d9e2      	bls.n	800161a <calculate_CRC+0x26>
    for(uint8_t i = 0; i < length; i++) {
 8001654:	7bbb      	ldrb	r3, [r7, #14]
 8001656:	3301      	adds	r3, #1
 8001658:	73bb      	strb	r3, [r7, #14]
 800165a:	7bba      	ldrb	r2, [r7, #14]
 800165c:	78fb      	ldrb	r3, [r7, #3]
 800165e:	429a      	cmp	r2, r3
 8001660:	d3d3      	bcc.n	800160a <calculate_CRC+0x16>
        }
    }
    return crc;
 8001662:	7bfb      	ldrb	r3, [r7, #15]
}
 8001664:	4618      	mov	r0, r3
 8001666:	3714      	adds	r7, #20
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr

08001670 <TMC2209_WaitForReply>:
}




uint8_t TMC2209_WaitForReply(uint32_t timeout) {
 8001670:	b580      	push	{r7, lr}
 8001672:	b084      	sub	sp, #16
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
     uint32_t startTime = HAL_GetTick();
 8001678:	f002 f988 	bl	800398c <HAL_GetTick>
 800167c:	60f8      	str	r0, [r7, #12]
     while (!rxBufferReady) {
 800167e:	e00c      	b.n	800169a <TMC2209_WaitForReply+0x2a>
         if ((HAL_GetTick() - startTime) > timeout) {
 8001680:	f002 f984 	bl	800398c <HAL_GetTick>
 8001684:	4602      	mov	r2, r0
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	687a      	ldr	r2, [r7, #4]
 800168c:	429a      	cmp	r2, r3
 800168e:	d204      	bcs.n	800169a <TMC2209_WaitForReply+0x2a>
             debug_print("Timeout waiting for reply.\r\n");
 8001690:	4808      	ldr	r0, [pc, #32]	@ (80016b4 <TMC2209_WaitForReply+0x44>)
 8001692:	f7ff ff53 	bl	800153c <debug_print>
             return 0; // Timeout
 8001696:	2300      	movs	r3, #0
 8001698:	e008      	b.n	80016ac <TMC2209_WaitForReply+0x3c>
     while (!rxBufferReady) {
 800169a:	4b07      	ldr	r3, [pc, #28]	@ (80016b8 <TMC2209_WaitForReply+0x48>)
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	b2db      	uxtb	r3, r3
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d0ed      	beq.n	8001680 <TMC2209_WaitForReply+0x10>
         }
     }
     rxBufferReady = 0; // Clear flag for next use
 80016a4:	4b04      	ldr	r3, [pc, #16]	@ (80016b8 <TMC2209_WaitForReply+0x48>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	701a      	strb	r2, [r3, #0]
     return 1; // Success
 80016aa:	2301      	movs	r3, #1
 }
 80016ac:	4618      	mov	r0, r3
 80016ae:	3710      	adds	r7, #16
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	08010dfc 	.word	0x08010dfc
 80016b8:	2000023c 	.word	0x2000023c

080016bc <TMC2209_sendCommand>:


uint8_t *TMC2209_sendCommand(uint8_t *command, size_t writeLength, size_t readLength) {
 80016bc:	b580      	push	{r7, lr}
 80016be:	b086      	sub	sp, #24
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	60f8      	str	r0, [r7, #12]
 80016c4:	60b9      	str	r1, [r7, #8]
 80016c6:	607a      	str	r2, [r7, #4]
	uint8_t flag = 1;
 80016c8:	2301      	movs	r3, #1
 80016ca:	75fb      	strb	r3, [r7, #23]
	//clear_UART_buffers(&huart2);
     // Send the command
     if (HAL_UART_Transmit(&huart2, command, writeLength, 10) != HAL_OK) {
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	b29a      	uxth	r2, r3
 80016d0:	230a      	movs	r3, #10
 80016d2:	68f9      	ldr	r1, [r7, #12]
 80016d4:	481c      	ldr	r0, [pc, #112]	@ (8001748 <TMC2209_sendCommand+0x8c>)
 80016d6:	f006 ff8f 	bl	80085f8 <HAL_UART_Transmit>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d004      	beq.n	80016ea <TMC2209_sendCommand+0x2e>
         debug_print("Failed to send command.\r\n");
 80016e0:	481a      	ldr	r0, [pc, #104]	@ (800174c <TMC2209_sendCommand+0x90>)
 80016e2:	f7ff ff2b 	bl	800153c <debug_print>
         return 0;
 80016e6:	2300      	movs	r3, #0
 80016e8:	e029      	b.n	800173e <TMC2209_sendCommand+0x82>
     }


     if(readLength){
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d025      	beq.n	800173c <TMC2209_sendCommand+0x80>

     // Wait for reply
     HAL_UART_Receive_DMA(&huart2, rxData, readLength + 1);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	3301      	adds	r3, #1
 80016f6:	b29b      	uxth	r3, r3
 80016f8:	461a      	mov	r2, r3
 80016fa:	4915      	ldr	r1, [pc, #84]	@ (8001750 <TMC2209_sendCommand+0x94>)
 80016fc:	4812      	ldr	r0, [pc, #72]	@ (8001748 <TMC2209_sendCommand+0x8c>)
 80016fe:	f007 f804 	bl	800870a <HAL_UART_Receive_DMA>
     if (!TMC2209_WaitForReply(200)) { // Wait 200ms if no reply, timeout
 8001702:	20c8      	movs	r0, #200	@ 0xc8
 8001704:	f7ff ffb4 	bl	8001670 <TMC2209_WaitForReply>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d104      	bne.n	8001718 <TMC2209_sendCommand+0x5c>
         debug_print("No reply received.\r\n");
 800170e:	4811      	ldr	r0, [pc, #68]	@ (8001754 <TMC2209_sendCommand+0x98>)
 8001710:	f7ff ff14 	bl	800153c <debug_print>
         return 0; // command failed
 8001714:	2300      	movs	r3, #0
 8001716:	e012      	b.n	800173e <TMC2209_sendCommand+0x82>
     }
     // Send transmitted data -- Note: this can't be called before receiving or else it will interfere with huart2
     debug_print("Data Transmitted: ");
 8001718:	480f      	ldr	r0, [pc, #60]	@ (8001758 <TMC2209_sendCommand+0x9c>)
 800171a:	f7ff ff0f 	bl	800153c <debug_print>
     debug_print_hex(command, writeLength);
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	b2db      	uxtb	r3, r3
 8001722:	4619      	mov	r1, r3
 8001724:	68f8      	ldr	r0, [r7, #12]
 8001726:	f7ff ff1d 	bl	8001564 <debug_print_hex>
     // Process received data in rxBuffer
     debug_print("Reply received:\r\n");
 800172a:	480c      	ldr	r0, [pc, #48]	@ (800175c <TMC2209_sendCommand+0xa0>)
 800172c:	f7ff ff06 	bl	800153c <debug_print>
     debug_print_hex(rxBuffer, TMC_REPLY_SIZE);
 8001730:	2108      	movs	r1, #8
 8001732:	480b      	ldr	r0, [pc, #44]	@ (8001760 <TMC2209_sendCommand+0xa4>)
 8001734:	f7ff ff16 	bl	8001564 <debug_print_hex>

     return rxBuffer; // Success
 8001738:	4b09      	ldr	r3, [pc, #36]	@ (8001760 <TMC2209_sendCommand+0xa4>)
 800173a:	e000      	b.n	800173e <TMC2209_sendCommand+0x82>
     }

     return flag;
 800173c:	7dfb      	ldrb	r3, [r7, #23]
 }
 800173e:	4618      	mov	r0, r3
 8001740:	3718      	adds	r7, #24
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	20001cf8 	.word	0x20001cf8
 800174c:	08010e1c 	.word	0x08010e1c
 8001750:	20000228 	.word	0x20000228
 8001754:	08010e38 	.word	0x08010e38
 8001758:	08010e50 	.word	0x08010e50
 800175c:	08010e64 	.word	0x08010e64
 8001760:	20000234 	.word	0x20000234

08001764 <TMC2209_writeInit>:


void TMC2209_writeInit(Motor *tmc2209, uint8_t regAddress, int32_t value){
 8001764:	b580      	push	{r7, lr}
 8001766:	b086      	sub	sp, #24
 8001768:	af00      	add	r7, sp, #0
 800176a:	60f8      	str	r0, [r7, #12]
 800176c:	460b      	mov	r3, r1
 800176e:	607a      	str	r2, [r7, #4]
 8001770:	72fb      	strb	r3, [r7, #11]
 	uint8_t write_request_command[8];
 	write_request_command[0] = SYNC; // SYNC Byte for TMC2209
 8001772:	2305      	movs	r3, #5
 8001774:	743b      	strb	r3, [r7, #16]
 	write_request_command[1] = tmc2209->driver.address; // Driver address configure it using MS1(LSB) AND MS2
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	7a1b      	ldrb	r3, [r3, #8]
 800177a:	747b      	strb	r3, [r7, #17]
 	write_request_command[2] = regAddress | 0x80; // Register address to write 0x80 for writing
 800177c:	7afb      	ldrb	r3, [r7, #11]
 800177e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001782:	b2db      	uxtb	r3, r3
 8001784:	74bb      	strb	r3, [r7, #18]
 	write_request_command[3] = (value >> 24) & 0xFF;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	0e1b      	lsrs	r3, r3, #24
 800178a:	b2db      	uxtb	r3, r3
 800178c:	74fb      	strb	r3, [r7, #19]
 	write_request_command[4] = (value >> 16) & 0xFF;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	141b      	asrs	r3, r3, #16
 8001792:	b2db      	uxtb	r3, r3
 8001794:	753b      	strb	r3, [r7, #20]
 	write_request_command[5] = (value >> 8 ) & 0xFF;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	121b      	asrs	r3, r3, #8
 800179a:	b2db      	uxtb	r3, r3
 800179c:	757b      	strb	r3, [r7, #21]
 	write_request_command[6] = (value      ) & 0xFF;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	75bb      	strb	r3, [r7, #22]
 	write_request_command[7] = calculate_CRC(write_request_command, 7); // checksum
 80017a4:	f107 0310 	add.w	r3, r7, #16
 80017a8:	2107      	movs	r1, #7
 80017aa:	4618      	mov	r0, r3
 80017ac:	f7ff ff22 	bl	80015f4 <calculate_CRC>
 80017b0:	4603      	mov	r3, r0
 80017b2:	75fb      	strb	r3, [r7, #23]
 	TMC2209_sendCommand(&write_request_command[0], TMC_WRITE_DATAGRAM_SIZE, 0); // We don't actually need receive buffer here when we call ReadWrite so we just pass data
 80017b4:	f107 0310 	add.w	r3, r7, #16
 80017b8:	2200      	movs	r2, #0
 80017ba:	2108      	movs	r1, #8
 80017bc:	4618      	mov	r0, r3
 80017be:	f7ff ff7d 	bl	80016bc <TMC2209_sendCommand>
 	HAL_Delay(2);
 80017c2:	2002      	movs	r0, #2
 80017c4:	f002 f8ee 	bl	80039a4 <HAL_Delay>

 }
 80017c8:	bf00      	nop
 80017ca:	3718      	adds	r7, #24
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <TMC2209_readInit>:

int32_t TMC2209_readInit(Motor *tmc2209, uint8_t regAddress){
 80017d0:	b590      	push	{r4, r7, lr}
 80017d2:	b087      	sub	sp, #28
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	460b      	mov	r3, r1
 80017da:	70fb      	strb	r3, [r7, #3]
 	uint8_t read_request_command[8] = { 0 };
 80017dc:	2300      	movs	r3, #0
 80017de:	60fb      	str	r3, [r7, #12]
 80017e0:	2300      	movs	r3, #0
 80017e2:	613b      	str	r3, [r7, #16]

// 	if (!TMC_IS_READABLE(tmc2209->registerAccess[address]))
// 		return tmc2209->config->shadowRegister[address];

 	read_request_command[0] = SYNC;
 80017e4:	2305      	movs	r3, #5
 80017e6:	733b      	strb	r3, [r7, #12]
 	read_request_command[1] = tmc2209->driver.address;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	7a1b      	ldrb	r3, [r3, #8]
 80017ec:	737b      	strb	r3, [r7, #13]
 	read_request_command[2] = regAddress;
 80017ee:	78fb      	ldrb	r3, [r7, #3]
 80017f0:	73bb      	strb	r3, [r7, #14]
 	read_request_command[3] = calculate_CRC(read_request_command, 3);
 80017f2:	f107 030c 	add.w	r3, r7, #12
 80017f6:	2103      	movs	r1, #3
 80017f8:	4618      	mov	r0, r3
 80017fa:	f7ff fefb 	bl	80015f4 <calculate_CRC>
 80017fe:	4603      	mov	r3, r0
 8001800:	73fb      	strb	r3, [r7, #15]

 	uint8_t *verifyBuffer = TMC2209_sendCommand(read_request_command, TMC_READ_REQUEST_DATAGRAM_SIZE, TMC_REPLY_SIZE);
 8001802:	f107 030c 	add.w	r3, r7, #12
 8001806:	2208      	movs	r2, #8
 8001808:	2104      	movs	r1, #4
 800180a:	4618      	mov	r0, r3
 800180c:	f7ff ff56 	bl	80016bc <TMC2209_sendCommand>
 8001810:	6178      	str	r0, [r7, #20]
 	// Byte 0: Sync nibble correct?
 	if (verifyBuffer[0] != 0x05){
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	2b05      	cmp	r3, #5
 8001818:	d00c      	beq.n	8001834 <TMC2209_readInit+0x64>
 		// If first byte equals 0 then it means no reply so return
 		if (verifyBuffer[0] == 0)
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d102      	bne.n	8001828 <TMC2209_readInit+0x58>
 			return -1;
 8001822:	f04f 33ff 	mov.w	r3, #4294967295
 8001826:	e041      	b.n	80018ac <TMC2209_readInit+0xdc>
 		debug_print("Invalid data received!(SYNC Byte)\r\n");
 8001828:	4822      	ldr	r0, [pc, #136]	@ (80018b4 <TMC2209_readInit+0xe4>)
 800182a:	f7ff fe87 	bl	800153c <debug_print>
 		return -1;
 800182e:	f04f 33ff 	mov.w	r3, #4294967295
 8001832:	e03b      	b.n	80018ac <TMC2209_readInit+0xdc>
 	}
 	// Byte 1: Master address correct?
 	if (verifyBuffer[1] != 0xFF){
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	3301      	adds	r3, #1
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	2bff      	cmp	r3, #255	@ 0xff
 800183c:	d005      	beq.n	800184a <TMC2209_readInit+0x7a>
 		debug_print("Invalid data received!(MCU Address)\r\n");
 800183e:	481e      	ldr	r0, [pc, #120]	@ (80018b8 <TMC2209_readInit+0xe8>)
 8001840:	f7ff fe7c 	bl	800153c <debug_print>
 		return -1;
 8001844:	f04f 33ff 	mov.w	r3, #4294967295
 8001848:	e030      	b.n	80018ac <TMC2209_readInit+0xdc>
 	}
 	// Byte 2: Register ddress correct?
 	if (verifyBuffer[2] != regAddress){
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	3302      	adds	r3, #2
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	78fa      	ldrb	r2, [r7, #3]
 8001852:	429a      	cmp	r2, r3
 8001854:	d005      	beq.n	8001862 <TMC2209_readInit+0x92>
 		debug_print("Invalid data received!(Register Address)\r\n");
 8001856:	4819      	ldr	r0, [pc, #100]	@ (80018bc <TMC2209_readInit+0xec>)
 8001858:	f7ff fe70 	bl	800153c <debug_print>
 		return -1;
 800185c:	f04f 33ff 	mov.w	r3, #4294967295
 8001860:	e024      	b.n	80018ac <TMC2209_readInit+0xdc>
 	}
 	// Byte 7: CRC correct?
 	if (verifyBuffer[7] != calculate_CRC(verifyBuffer, 7)){
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	3307      	adds	r3, #7
 8001866:	781c      	ldrb	r4, [r3, #0]
 8001868:	2107      	movs	r1, #7
 800186a:	6978      	ldr	r0, [r7, #20]
 800186c:	f7ff fec2 	bl	80015f4 <calculate_CRC>
 8001870:	4603      	mov	r3, r0
 8001872:	429c      	cmp	r4, r3
 8001874:	d005      	beq.n	8001882 <TMC2209_readInit+0xb2>
 		debug_print("Invalid data received!(CRC)\r\n");
 8001876:	4812      	ldr	r0, [pc, #72]	@ (80018c0 <TMC2209_readInit+0xf0>)
 8001878:	f7ff fe60 	bl	800153c <debug_print>
 		return -1;
 800187c:	f04f 33ff 	mov.w	r3, #4294967295
 8001880:	e014      	b.n	80018ac <TMC2209_readInit+0xdc>
 	}
 	HAL_Delay(2);
 8001882:	2002      	movs	r0, #2
 8001884:	f002 f88e 	bl	80039a4 <HAL_Delay>
 	return (verifyBuffer[3] << 24) | (verifyBuffer[4] << 16) | (verifyBuffer[5] << 8) | verifyBuffer[6];
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	3303      	adds	r3, #3
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	061a      	lsls	r2, r3, #24
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	3304      	adds	r3, #4
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	041b      	lsls	r3, r3, #16
 8001898:	431a      	orrs	r2, r3
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	3305      	adds	r3, #5
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	021b      	lsls	r3, r3, #8
 80018a2:	4313      	orrs	r3, r2
 80018a4:	697a      	ldr	r2, [r7, #20]
 80018a6:	3206      	adds	r2, #6
 80018a8:	7812      	ldrb	r2, [r2, #0]
 80018aa:	4313      	orrs	r3, r2
 }
 80018ac:	4618      	mov	r0, r3
 80018ae:	371c      	adds	r7, #28
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd90      	pop	{r4, r7, pc}
 80018b4:	08010e78 	.word	0x08010e78
 80018b8:	08010e9c 	.word	0x08010e9c
 80018bc:	08010ec4 	.word	0x08010ec4
 80018c0:	08010ef0 	.word	0x08010ef0

080018c4 <TMC2209_SetSpreadCycle>:


uint8_t TMC2209_SetSpreadCycle(Motor *motor, uint8_t enable) {
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b084      	sub	sp, #16
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
 80018cc:	460b      	mov	r3, r1
 80018ce:	70fb      	strb	r3, [r7, #3]
	uint32_t gconf;
	uint32_t check_gconf;

	debug_print("Read current SpreadCycle value...");
 80018d0:	4821      	ldr	r0, [pc, #132]	@ (8001958 <TMC2209_SetSpreadCycle+0x94>)
 80018d2:	f7ff fe33 	bl	800153c <debug_print>
	gconf = TMC2209_readInit(motor, TMC2209_REG_GCONF);
 80018d6:	2100      	movs	r1, #0
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	f7ff ff79 	bl	80017d0 <TMC2209_readInit>
 80018de:	4603      	mov	r3, r0
 80018e0:	60fb      	str	r3, [r7, #12]

    if(gconf == TMC_ERROR){
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018e8:	d105      	bne.n	80018f6 <TMC2209_SetSpreadCycle+0x32>
    	debug_print("Failed to set SpreadCycle Mode!(Invalid Reply 1)\r\n");
 80018ea:	481c      	ldr	r0, [pc, #112]	@ (800195c <TMC2209_SetSpreadCycle+0x98>)
 80018ec:	f7ff fe26 	bl	800153c <debug_print>
    	return gconf;
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	e02b      	b.n	800194e <TMC2209_SetSpreadCycle+0x8a>
    }

    check_gconf = gconf;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	60bb      	str	r3, [r7, #8]
    if(enable) {
 80018fa:	78fb      	ldrb	r3, [r7, #3]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d004      	beq.n	800190a <TMC2209_SetSpreadCycle+0x46>
    	gconf |= (1 << TMC2209_EN_SPREADCYCLE_POS);
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	f043 0304 	orr.w	r3, r3, #4
 8001906:	60fb      	str	r3, [r7, #12]
 8001908:	e003      	b.n	8001912 <TMC2209_SetSpreadCycle+0x4e>
    } else {
    	gconf &= ~(1 << TMC2209_EN_SPREADCYCLE_POS);
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	f023 0304 	bic.w	r3, r3, #4
 8001910:	60fb      	str	r3, [r7, #12]
    }

    if(gconf == check_gconf){ //Setpread is already EN/DIS ABLED so skip and return
 8001912:	68fa      	ldr	r2, [r7, #12]
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	429a      	cmp	r2, r3
 8001918:	d104      	bne.n	8001924 <TMC2209_SetSpreadCycle+0x60>
    	debug_print("Failed to set SpreadCycle Mode! (Spread is already on that Mode!)\r\n");
 800191a:	4811      	ldr	r0, [pc, #68]	@ (8001960 <TMC2209_SetSpreadCycle+0x9c>)
 800191c:	f7ff fe0e 	bl	800153c <debug_print>
    	return enable;
 8001920:	78fb      	ldrb	r3, [r7, #3]
 8001922:	e014      	b.n	800194e <TMC2209_SetSpreadCycle+0x8a>
    }

    TMC2209_writeInit(motor, TMC2209_REG_GCONF, gconf);
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	461a      	mov	r2, r3
 8001928:	2100      	movs	r1, #0
 800192a:	6878      	ldr	r0, [r7, #4]
 800192c:	f7ff ff1a 	bl	8001764 <TMC2209_writeInit>

    check_gconf = TMC2209_readInit(motor, TMC2209_REG_GCONF);
 8001930:	2100      	movs	r1, #0
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f7ff ff4c 	bl	80017d0 <TMC2209_readInit>
 8001938:	4603      	mov	r3, r0
 800193a:	60bb      	str	r3, [r7, #8]
    if(check_gconf != gconf){
 800193c:	68ba      	ldr	r2, [r7, #8]
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	429a      	cmp	r2, r3
 8001942:	d002      	beq.n	800194a <TMC2209_SetSpreadCycle+0x86>
    	debug_print("Failed to set SpreadCycle Mode!(invalid Reply 2)\r\n");
 8001944:	4807      	ldr	r0, [pc, #28]	@ (8001964 <TMC2209_SetSpreadCycle+0xa0>)
 8001946:	f7ff fdf9 	bl	800153c <debug_print>
    }
    return check_gconf;
 800194a:	68bb      	ldr	r3, [r7, #8]
 800194c:	b2db      	uxtb	r3, r3
}
 800194e:	4618      	mov	r0, r3
 8001950:	3710      	adds	r7, #16
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	08010f10 	.word	0x08010f10
 800195c:	08010f34 	.word	0x08010f34
 8001960:	08010f68 	.word	0x08010f68
 8001964:	08010fac 	.word	0x08010fac

08001968 <TMC2209_enable_PDNuart>:
    }

    return spreadCycleEnabled; // Return 1 if SpreadCycle is enabled, 0 otherwise
}

void TMC2209_enable_PDNuart(Motor *tmc2209){
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
	  // Enable the driver by writing to the GCONF register
	  debug_print("Enabling driver via GCONF register...\r\n");
 8001970:	4805      	ldr	r0, [pc, #20]	@ (8001988 <TMC2209_enable_PDNuart+0x20>)
 8001972:	f7ff fde3 	bl	800153c <debug_print>
	  TMC2209_writeInit(tmc2209, 0x00, 0x00000040); // Set `pdn_disable = 1` in GCONF
 8001976:	2240      	movs	r2, #64	@ 0x40
 8001978:	2100      	movs	r1, #0
 800197a:	6878      	ldr	r0, [r7, #4]
 800197c:	f7ff fef2 	bl	8001764 <TMC2209_writeInit>
}
 8001980:	bf00      	nop
 8001982:	3708      	adds	r7, #8
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	08011030 	.word	0x08011030

0800198c <TMC2209_read_ifcnt>:
uint8_t TMC2209_read_ifcnt(Motor *tmc2209) {
 800198c:	b580      	push	{r7, lr}
 800198e:	b090      	sub	sp, #64	@ 0x40
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]

     debug_print("Reading IFCNT register...\r\n");
 8001994:	4810      	ldr	r0, [pc, #64]	@ (80019d8 <TMC2209_read_ifcnt+0x4c>)
 8001996:	f7ff fdd1 	bl	800153c <debug_print>
     int32_t ifcnt_value = TMC2209_readInit(tmc2209, TMC2209_REG_IFCNT); // IFCNT register address is 0x02
 800199a:	2102      	movs	r1, #2
 800199c:	6878      	ldr	r0, [r7, #4]
 800199e:	f7ff ff17 	bl	80017d0 <TMC2209_readInit>
 80019a2:	63f8      	str	r0, [r7, #60]	@ 0x3c

     if (ifcnt_value >= 0) { // This value gets incremented with every sucessful UART write access 0 to 255 then wraps around.
 80019a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	db0e      	blt.n	80019c8 <TMC2209_read_ifcnt+0x3c>
         char debug_msg[50];
         sprintf(debug_msg, "IFCNT Value: %d\r\n",  (int)ifcnt_value);
 80019aa:	f107 0308 	add.w	r3, r7, #8
 80019ae:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80019b0:	490a      	ldr	r1, [pc, #40]	@ (80019dc <TMC2209_read_ifcnt+0x50>)
 80019b2:	4618      	mov	r0, r3
 80019b4:	f00d f862 	bl	800ea7c <siprintf>
         debug_print(debug_msg);
 80019b8:	f107 0308 	add.w	r3, r7, #8
 80019bc:	4618      	mov	r0, r3
 80019be:	f7ff fdbd 	bl	800153c <debug_print>
         return ifcnt_value;
 80019c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	e003      	b.n	80019d0 <TMC2209_read_ifcnt+0x44>
     } else {
         debug_print("Failed to read IFCNT register!\r\n");
 80019c8:	4805      	ldr	r0, [pc, #20]	@ (80019e0 <TMC2209_read_ifcnt+0x54>)
 80019ca:	f7ff fdb7 	bl	800153c <debug_print>
         return 0;
 80019ce:	2300      	movs	r3, #0
     }

 }
 80019d0:	4618      	mov	r0, r3
 80019d2:	3740      	adds	r7, #64	@ 0x40
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	08011058 	.word	0x08011058
 80019dc:	08011074 	.word	0x08011074
 80019e0:	08011088 	.word	0x08011088

080019e4 <setMicrosteppingResolution>:


// Function to set the microstepping resolution through UART
void setMicrosteppingResolution(Motor *tmc2209, uint16_t resolution) {
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b094      	sub	sp, #80	@ 0x50
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
 80019ec:	460b      	mov	r3, r1
 80019ee:	807b      	strh	r3, [r7, #2]
    // Ensure GCONF is set to enable UART control for microstepping resolution
    uint8_t gconf = 0x80; // Bit 7 (mstep_reg_select) set to 1. This to change the option to control mstepping using UART instead of MS1 & MS2 pins
 80019f0:	2380      	movs	r3, #128	@ 0x80
 80019f2:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
    TMC2209_writeInit(tmc2209, TMC2209_REG_GCONF, gconf);
 80019f6:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80019fa:	461a      	mov	r2, r3
 80019fc:	2100      	movs	r1, #0
 80019fe:	6878      	ldr	r0, [r7, #4]
 8001a00:	f7ff feb0 	bl	8001764 <TMC2209_writeInit>


    // Read the current CHOPCONF register value
    uint32_t currentCHOPCONF = TMC2209_readInit(tmc2209, TMC2209_REG_CHOPCONF);
 8001a04:	216c      	movs	r1, #108	@ 0x6c
 8001a06:	6878      	ldr	r0, [r7, #4]
 8001a08:	f7ff fee2 	bl	80017d0 <TMC2209_readInit>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	64bb      	str	r3, [r7, #72]	@ 0x48


    // Extract the current microstepping resolution (MRES) bits [24:27]
    uint8_t currentMRES = (currentCHOPCONF >> 24) & 0x0F;
 8001a10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001a12:	0e1b      	lsrs	r3, r3, #24
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	f003 030f 	and.w	r3, r3, #15
 8001a1a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    // Determine the MRES value for the new resolution
    uint8_t newMRES;
    switch (resolution) {
 8001a1e:	887b      	ldrh	r3, [r7, #2]
 8001a20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a24:	d053      	beq.n	8001ace <setMicrosteppingResolution+0xea>
 8001a26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a2a:	dc74      	bgt.n	8001b16 <setMicrosteppingResolution+0x132>
 8001a2c:	2b80      	cmp	r3, #128	@ 0x80
 8001a2e:	d052      	beq.n	8001ad6 <setMicrosteppingResolution+0xf2>
 8001a30:	2b80      	cmp	r3, #128	@ 0x80
 8001a32:	dc70      	bgt.n	8001b16 <setMicrosteppingResolution+0x132>
 8001a34:	2b20      	cmp	r3, #32
 8001a36:	dc47      	bgt.n	8001ac8 <setMicrosteppingResolution+0xe4>
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	dd6c      	ble.n	8001b16 <setMicrosteppingResolution+0x132>
 8001a3c:	3b01      	subs	r3, #1
 8001a3e:	2b1f      	cmp	r3, #31
 8001a40:	d869      	bhi.n	8001b16 <setMicrosteppingResolution+0x132>
 8001a42:	a201      	add	r2, pc, #4	@ (adr r2, 8001a48 <setMicrosteppingResolution+0x64>)
 8001a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a48:	08001b0f 	.word	0x08001b0f
 8001a4c:	08001b07 	.word	0x08001b07
 8001a50:	08001b17 	.word	0x08001b17
 8001a54:	08001aff 	.word	0x08001aff
 8001a58:	08001b17 	.word	0x08001b17
 8001a5c:	08001b17 	.word	0x08001b17
 8001a60:	08001b17 	.word	0x08001b17
 8001a64:	08001af7 	.word	0x08001af7
 8001a68:	08001b17 	.word	0x08001b17
 8001a6c:	08001b17 	.word	0x08001b17
 8001a70:	08001b17 	.word	0x08001b17
 8001a74:	08001b17 	.word	0x08001b17
 8001a78:	08001b17 	.word	0x08001b17
 8001a7c:	08001b17 	.word	0x08001b17
 8001a80:	08001b17 	.word	0x08001b17
 8001a84:	08001aef 	.word	0x08001aef
 8001a88:	08001b17 	.word	0x08001b17
 8001a8c:	08001b17 	.word	0x08001b17
 8001a90:	08001b17 	.word	0x08001b17
 8001a94:	08001b17 	.word	0x08001b17
 8001a98:	08001b17 	.word	0x08001b17
 8001a9c:	08001b17 	.word	0x08001b17
 8001aa0:	08001b17 	.word	0x08001b17
 8001aa4:	08001b17 	.word	0x08001b17
 8001aa8:	08001b17 	.word	0x08001b17
 8001aac:	08001b17 	.word	0x08001b17
 8001ab0:	08001b17 	.word	0x08001b17
 8001ab4:	08001b17 	.word	0x08001b17
 8001ab8:	08001b17 	.word	0x08001b17
 8001abc:	08001b17 	.word	0x08001b17
 8001ac0:	08001b17 	.word	0x08001b17
 8001ac4:	08001ae7 	.word	0x08001ae7
 8001ac8:	2b40      	cmp	r3, #64	@ 0x40
 8001aca:	d008      	beq.n	8001ade <setMicrosteppingResolution+0xfa>
 8001acc:	e023      	b.n	8001b16 <setMicrosteppingResolution+0x132>
        case 256:
            newMRES = 0x00; // %0000 -> 256 microsteps
 8001ace:	2300      	movs	r3, #0
 8001ad0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            break;
 8001ad4:	e024      	b.n	8001b20 <setMicrosteppingResolution+0x13c>
        case 128:
            newMRES = 0x01; // %0001 -> 128 microsteps
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            break;
 8001adc:	e020      	b.n	8001b20 <setMicrosteppingResolution+0x13c>
        case 64:
            newMRES = 0x02; // %0010 -> 64 microsteps
 8001ade:	2302      	movs	r3, #2
 8001ae0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            break;
 8001ae4:	e01c      	b.n	8001b20 <setMicrosteppingResolution+0x13c>
        case 32:
            newMRES = 0x03; // %0011 -> 32 microsteps
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            break;
 8001aec:	e018      	b.n	8001b20 <setMicrosteppingResolution+0x13c>
        case 16:
            newMRES = 0x04; // %0100 -> 16 microsteps
 8001aee:	2304      	movs	r3, #4
 8001af0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            break;
 8001af4:	e014      	b.n	8001b20 <setMicrosteppingResolution+0x13c>
        case 8:
            newMRES = 0x05; // %0101 -> 8 microsteps
 8001af6:	2305      	movs	r3, #5
 8001af8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            break;
 8001afc:	e010      	b.n	8001b20 <setMicrosteppingResolution+0x13c>
        case 4:
            newMRES = 0x06; // %0110 -> 4 microsteps
 8001afe:	2306      	movs	r3, #6
 8001b00:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            break;
 8001b04:	e00c      	b.n	8001b20 <setMicrosteppingResolution+0x13c>
        case 2:
            newMRES = 0x07; // %0111 -> 2 microsteps
 8001b06:	2307      	movs	r3, #7
 8001b08:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            break;
 8001b0c:	e008      	b.n	8001b20 <setMicrosteppingResolution+0x13c>
        case 1:
            newMRES = 0x08; // %1000 -> Full step
 8001b0e:	2308      	movs	r3, #8
 8001b10:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            break;
 8001b14:	e004      	b.n	8001b20 <setMicrosteppingResolution+0x13c>
        default:
            newMRES = currentMRES; // Keep the current resolution if invalid value is provided
 8001b16:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001b1a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            break;
 8001b1e:	bf00      	nop
    }

    // If the resolution has not changed, do nothing
    if (newMRES == currentMRES) {
 8001b20:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8001b24:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d103      	bne.n	8001b34 <setMicrosteppingResolution+0x150>
        debug_print("Resolution unchanged, no update needed.\n");
 8001b2c:	4810      	ldr	r0, [pc, #64]	@ (8001b70 <setMicrosteppingResolution+0x18c>)
 8001b2e:	f7ff fd05 	bl	800153c <debug_print>
 8001b32:	e019      	b.n	8001b68 <setMicrosteppingResolution+0x184>
        return;
    }

    // Update the CHOPCONF register with the new MRES value
    uint32_t updatedCHOPCONF = (currentCHOPCONF & ~(0x0F << 24)) | (newMRES << 24);
 8001b34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b36:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8001b3a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001b3e:	061b      	lsls	r3, r3, #24
 8001b40:	4313      	orrs	r3, r2
 8001b42:	643b      	str	r3, [r7, #64]	@ 0x40
    TMC2209_writeInit(tmc2209, TMC2209_REG_CHOPCONF, updatedCHOPCONF);
 8001b44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b46:	461a      	mov	r2, r3
 8001b48:	216c      	movs	r1, #108	@ 0x6c
 8001b4a:	6878      	ldr	r0, [r7, #4]
 8001b4c:	f7ff fe0a 	bl	8001764 <TMC2209_writeInit>

    // Debug
    char debug_msg[50];
    sprintf(debug_msg, "Updated microstepping resolution to: %d\r\n", resolution);
 8001b50:	887a      	ldrh	r2, [r7, #2]
 8001b52:	f107 030c 	add.w	r3, r7, #12
 8001b56:	4907      	ldr	r1, [pc, #28]	@ (8001b74 <setMicrosteppingResolution+0x190>)
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f00c ff8f 	bl	800ea7c <siprintf>
    debug_print(debug_msg);
 8001b5e:	f107 030c 	add.w	r3, r7, #12
 8001b62:	4618      	mov	r0, r3
 8001b64:	f7ff fcea 	bl	800153c <debug_print>

}
 8001b68:	3750      	adds	r7, #80	@ 0x50
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	080110ac 	.word	0x080110ac
 8001b74:	080110d8 	.word	0x080110d8

08001b78 <checkMicrosteppingResolution>:


uint16_t checkMicrosteppingResolution(Motor *tmc2209) {
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b092      	sub	sp, #72	@ 0x48
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
    // Read the CHOPCONF register
    uint32_t chopconf = TMC2209_readInit(tmc2209, TMC2209_REG_CHOPCONF);
 8001b80:	216c      	movs	r1, #108	@ 0x6c
 8001b82:	6878      	ldr	r0, [r7, #4]
 8001b84:	f7ff fe24 	bl	80017d0 <TMC2209_readInit>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	643b      	str	r3, [r7, #64]	@ 0x40
    // Extract the MRES bits (bits 2427 in CHOPCONF)
    uint8_t mres = (chopconf >> 24) & 0x0F;
 8001b8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b8e:	0e1b      	lsrs	r3, r3, #24
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	f003 030f 	and.w	r3, r3, #15
 8001b96:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    // Calculate the current microstepping resolution
    uint16_t resolution;
    switch (mres) {
 8001b9a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001b9e:	2b08      	cmp	r3, #8
 8001ba0:	d839      	bhi.n	8001c16 <checkMicrosteppingResolution+0x9e>
 8001ba2:	a201      	add	r2, pc, #4	@ (adr r2, 8001ba8 <checkMicrosteppingResolution+0x30>)
 8001ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ba8:	08001bcd 	.word	0x08001bcd
 8001bac:	08001bd7 	.word	0x08001bd7
 8001bb0:	08001bdf 	.word	0x08001bdf
 8001bb4:	08001be7 	.word	0x08001be7
 8001bb8:	08001bef 	.word	0x08001bef
 8001bbc:	08001bf7 	.word	0x08001bf7
 8001bc0:	08001bff 	.word	0x08001bff
 8001bc4:	08001c07 	.word	0x08001c07
 8001bc8:	08001c0f 	.word	0x08001c0f
        case 0x00: resolution = 256; break;
 8001bcc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bd0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001bd4:	e022      	b.n	8001c1c <checkMicrosteppingResolution+0xa4>
        case 0x01: resolution = 128; break;
 8001bd6:	2380      	movs	r3, #128	@ 0x80
 8001bd8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001bdc:	e01e      	b.n	8001c1c <checkMicrosteppingResolution+0xa4>
        case 0x02: resolution = 64; break;
 8001bde:	2340      	movs	r3, #64	@ 0x40
 8001be0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001be4:	e01a      	b.n	8001c1c <checkMicrosteppingResolution+0xa4>
        case 0x03: resolution = 32; break;
 8001be6:	2320      	movs	r3, #32
 8001be8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001bec:	e016      	b.n	8001c1c <checkMicrosteppingResolution+0xa4>
        case 0x04: resolution = 16; break;
 8001bee:	2310      	movs	r3, #16
 8001bf0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001bf4:	e012      	b.n	8001c1c <checkMicrosteppingResolution+0xa4>
        case 0x05: resolution = 8; break;
 8001bf6:	2308      	movs	r3, #8
 8001bf8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001bfc:	e00e      	b.n	8001c1c <checkMicrosteppingResolution+0xa4>
        case 0x06: resolution = 4; break;
 8001bfe:	2304      	movs	r3, #4
 8001c00:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001c04:	e00a      	b.n	8001c1c <checkMicrosteppingResolution+0xa4>
        case 0x07: resolution = 2; break;
 8001c06:	2302      	movs	r3, #2
 8001c08:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001c0c:	e006      	b.n	8001c1c <checkMicrosteppingResolution+0xa4>
        case 0x08: resolution = 1; break;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001c14:	e002      	b.n	8001c1c <checkMicrosteppingResolution+0xa4>
        default: resolution = 0; // Unknown value
 8001c16:	2300      	movs	r3, #0
 8001c18:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    }

    // Debug
    char debug_msg[50];
    sprintf(debug_msg, "Current microstepping resolution: %u\n", resolution);
 8001c1c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8001c20:	f107 030c 	add.w	r3, r7, #12
 8001c24:	4907      	ldr	r1, [pc, #28]	@ (8001c44 <checkMicrosteppingResolution+0xcc>)
 8001c26:	4618      	mov	r0, r3
 8001c28:	f00c ff28 	bl	800ea7c <siprintf>
    debug_print(debug_msg);
 8001c2c:	f107 030c 	add.w	r3, r7, #12
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7ff fc83 	bl	800153c <debug_print>

    return resolution;
 8001c36:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3748      	adds	r7, #72	@ 0x48
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	08011104 	.word	0x08011104

08001c48 <MotorsHoming>:
void TMC2209_setStallGuardThreshold(Motor *tmc2209, uint8_t sgthrs) {
    TMC2209_writeInit(tmc2209, TMC2209_REG_SGTHRS, sgthrs); // SGTHRS register
    debug_print("StallGuard threshold set successfully! \r\n");
    debug_print("\r\n");
}
void MotorsHoming(Motor *motor){
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
	TMC2209_SetDirection(motor,0);
 8001c50:	2100      	movs	r1, #0
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	f7ff fbbe 	bl	80013d4 <TMC2209_SetDirection>
	TMC2209_SetSpeed(motor,16000);
 8001c58:	f44f 517a 	mov.w	r1, #16000	@ 0x3e80
 8001c5c:	6878      	ldr	r0, [r7, #4]
 8001c5e:	f7ff fbdd 	bl	800141c <TMC2209_SetSpeed>
	while(IsSensorTriggered(EndStop1_GPIO_Port,EndStop1_Pin) == 0){
 8001c62:	e002      	b.n	8001c6a <MotorsHoming+0x22>
		TMC2209_Start(motor);
 8001c64:	6878      	ldr	r0, [r7, #4]
 8001c66:	f7ff fc4f 	bl	8001508 <TMC2209_Start>
	while(IsSensorTriggered(EndStop1_GPIO_Port,EndStop1_Pin) == 0){
 8001c6a:	2104      	movs	r1, #4
 8001c6c:	4807      	ldr	r0, [pc, #28]	@ (8001c8c <MotorsHoming+0x44>)
 8001c6e:	f000 fa93 	bl	8002198 <IsSensorTriggered>
 8001c72:	4603      	mov	r3, r0
 8001c74:	f083 0301 	eor.w	r3, r3, #1
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d1f2      	bne.n	8001c64 <MotorsHoming+0x1c>
	}

	    TMC2209_Stop(motor);
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f7ff fc2c 	bl	80014dc <TMC2209_Stop>

}
 8001c84:	bf00      	nop
 8001c86:	3708      	adds	r7, #8
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	40021000 	.word	0x40021000

08001c90 <initializeMotors>:
// Motors & axis
Motor motors[MAX_MOTORS];
Axis axes[MAX_MOTORS_PER_AXIS - 1];


void initializeMotors() {
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
    // Initialize each motor in the array
    for (int i = 0; i < MAX_MOTORS; i++) {
 8001c96:	2300      	movs	r3, #0
 8001c98:	607b      	str	r3, [r7, #4]
 8001c9a:	e265      	b.n	8002168 <initializeMotors+0x4d8>
    	// Setting all for all drivers/motors
    	motors[i].driver.huart = &huart2; // UART handler
 8001c9c:	4aa3      	ldr	r2, [pc, #652]	@ (8001f2c <initializeMotors+0x29c>)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2158      	movs	r1, #88	@ 0x58
 8001ca2:	fb01 f303 	mul.w	r3, r1, r3
 8001ca6:	4413      	add	r3, r2
 8001ca8:	3304      	adds	r3, #4
 8001caa:	4aa1      	ldr	r2, [pc, #644]	@ (8001f30 <initializeMotors+0x2a0>)
 8001cac:	601a      	str	r2, [r3, #0]
    	motors[i].driver.address = 0x00+i; // Address : 0x00, 0x01 ... Depends on MS1 AND MS2
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	b2d8      	uxtb	r0, r3
 8001cb2:	4a9e      	ldr	r2, [pc, #632]	@ (8001f2c <initializeMotors+0x29c>)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2158      	movs	r1, #88	@ 0x58
 8001cb8:	fb01 f303 	mul.w	r3, r1, r3
 8001cbc:	4413      	add	r3, r2
 8001cbe:	3308      	adds	r3, #8
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	701a      	strb	r2, [r3, #0]

    	// Motor Parameters
    	motors[i].driver.id = i + 1;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	3301      	adds	r3, #1
 8001cca:	b2d8      	uxtb	r0, r3
 8001ccc:	4a97      	ldr	r2, [pc, #604]	@ (8001f2c <initializeMotors+0x29c>)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2158      	movs	r1, #88	@ 0x58
 8001cd2:	fb01 f303 	mul.w	r3, r1, r3
 8001cd6:	4413      	add	r3, r2
 8001cd8:	4602      	mov	r2, r0
 8001cda:	701a      	strb	r2, [r3, #0]

        motors[i].stepsTaken = 0;
 8001cdc:	4a93      	ldr	r2, [pc, #588]	@ (8001f2c <initializeMotors+0x29c>)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2158      	movs	r1, #88	@ 0x58
 8001ce2:	fb01 f303 	mul.w	r3, r1, r3
 8001ce6:	4413      	add	r3, r2
 8001ce8:	3344      	adds	r3, #68	@ 0x44
 8001cea:	2200      	movs	r2, #0
 8001cec:	601a      	str	r2, [r3, #0]
        motors[i].nextTotalSteps = 0;
 8001cee:	4a8f      	ldr	r2, [pc, #572]	@ (8001f2c <initializeMotors+0x29c>)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2158      	movs	r1, #88	@ 0x58
 8001cf4:	fb01 f303 	mul.w	r3, r1, r3
 8001cf8:	4413      	add	r3, r2
 8001cfa:	3348      	adds	r3, #72	@ 0x48
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	601a      	str	r2, [r3, #0]
        motors[i].currentPositionMM = 0;
 8001d00:	4a8a      	ldr	r2, [pc, #552]	@ (8001f2c <initializeMotors+0x29c>)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2158      	movs	r1, #88	@ 0x58
 8001d06:	fb01 f303 	mul.w	r3, r1, r3
 8001d0a:	4413      	add	r3, r2
 8001d0c:	334c      	adds	r3, #76	@ 0x4c
 8001d0e:	2200      	movs	r2, #0
 8001d10:	601a      	str	r2, [r3, #0]
        motors[i].nextPositionMM = 0;
 8001d12:	4a86      	ldr	r2, [pc, #536]	@ (8001f2c <initializeMotors+0x29c>)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2158      	movs	r1, #88	@ 0x58
 8001d18:	fb01 f303 	mul.w	r3, r1, r3
 8001d1c:	4413      	add	r3, r2
 8001d1e:	3350      	adds	r3, #80	@ 0x50
 8001d20:	2200      	movs	r2, #0
 8001d22:	601a      	str	r2, [r3, #0]
        motors[i].isStepping = false;
 8001d24:	4a81      	ldr	r2, [pc, #516]	@ (8001f2c <initializeMotors+0x29c>)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2158      	movs	r1, #88	@ 0x58
 8001d2a:	fb01 f303 	mul.w	r3, r1, r3
 8001d2e:	4413      	add	r3, r2
 8001d30:	3354      	adds	r3, #84	@ 0x54
 8001d32:	2200      	movs	r2, #0
 8001d34:	701a      	strb	r2, [r3, #0]



        if(i == 0){
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	f040 8083 	bne.w	8001e44 <initializeMotors+0x1b4>
         // Configure motor 1 X-axis

        // TIMER configurations
        motors[i].driver.htim = &htim2;				 // TIMER HANDLER
 8001d3e:	4a7b      	ldr	r2, [pc, #492]	@ (8001f2c <initializeMotors+0x29c>)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2158      	movs	r1, #88	@ 0x58
 8001d44:	fb01 f303 	mul.w	r3, r1, r3
 8001d48:	4413      	add	r3, r2
 8001d4a:	330c      	adds	r3, #12
 8001d4c:	4a79      	ldr	r2, [pc, #484]	@ (8001f34 <initializeMotors+0x2a4>)
 8001d4e:	601a      	str	r2, [r3, #0]
        motors[i].driver.step_channel = TIM_CHANNEL_3; // PWM channel for motor 1
 8001d50:	4a76      	ldr	r2, [pc, #472]	@ (8001f2c <initializeMotors+0x29c>)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2158      	movs	r1, #88	@ 0x58
 8001d56:	fb01 f303 	mul.w	r3, r1, r3
 8001d5a:	4413      	add	r3, r2
 8001d5c:	3310      	adds	r3, #16
 8001d5e:	2208      	movs	r2, #8
 8001d60:	601a      	str	r2, [r3, #0]
        motors[i].driver.mstep = 8;
 8001d62:	4a72      	ldr	r2, [pc, #456]	@ (8001f2c <initializeMotors+0x29c>)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2158      	movs	r1, #88	@ 0x58
 8001d68:	fb01 f303 	mul.w	r3, r1, r3
 8001d6c:	4413      	add	r3, r2
 8001d6e:	3301      	adds	r3, #1
 8001d70:	2208      	movs	r2, #8
 8001d72:	701a      	strb	r2, [r3, #0]
        motors[i].stepsPerRevolution = 400;
 8001d74:	4a6d      	ldr	r2, [pc, #436]	@ (8001f2c <initializeMotors+0x29c>)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2158      	movs	r1, #88	@ 0x58
 8001d7a:	fb01 f303 	mul.w	r3, r1, r3
 8001d7e:	4413      	add	r3, r2
 8001d80:	333c      	adds	r3, #60	@ 0x3c
 8001d82:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001d86:	601a      	str	r2, [r3, #0]
        // GPIO PINS
        motors[i].driver.step_port = GPIOB;
 8001d88:	4a68      	ldr	r2, [pc, #416]	@ (8001f2c <initializeMotors+0x29c>)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2158      	movs	r1, #88	@ 0x58
 8001d8e:	fb01 f303 	mul.w	r3, r1, r3
 8001d92:	4413      	add	r3, r2
 8001d94:	3314      	adds	r3, #20
 8001d96:	4a68      	ldr	r2, [pc, #416]	@ (8001f38 <initializeMotors+0x2a8>)
 8001d98:	601a      	str	r2, [r3, #0]
        motors[i].driver.step_pin = GPIO_PIN_10;
 8001d9a:	4a64      	ldr	r2, [pc, #400]	@ (8001f2c <initializeMotors+0x29c>)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2158      	movs	r1, #88	@ 0x58
 8001da0:	fb01 f303 	mul.w	r3, r1, r3
 8001da4:	4413      	add	r3, r2
 8001da6:	3318      	adds	r3, #24
 8001da8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001dac:	801a      	strh	r2, [r3, #0]
        motors[i].driver.dir_port = GPIOF;
 8001dae:	4a5f      	ldr	r2, [pc, #380]	@ (8001f2c <initializeMotors+0x29c>)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2158      	movs	r1, #88	@ 0x58
 8001db4:	fb01 f303 	mul.w	r3, r1, r3
 8001db8:	4413      	add	r3, r2
 8001dba:	331c      	adds	r3, #28
 8001dbc:	4a5f      	ldr	r2, [pc, #380]	@ (8001f3c <initializeMotors+0x2ac>)
 8001dbe:	601a      	str	r2, [r3, #0]
        motors[i].driver.dir_pin = GPIO_PIN_9;
 8001dc0:	4a5a      	ldr	r2, [pc, #360]	@ (8001f2c <initializeMotors+0x29c>)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2158      	movs	r1, #88	@ 0x58
 8001dc6:	fb01 f303 	mul.w	r3, r1, r3
 8001dca:	4413      	add	r3, r2
 8001dcc:	3320      	adds	r3, #32
 8001dce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001dd2:	801a      	strh	r2, [r3, #0]
        motors[i].driver.enn_port = GPIOB;
 8001dd4:	4a55      	ldr	r2, [pc, #340]	@ (8001f2c <initializeMotors+0x29c>)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2158      	movs	r1, #88	@ 0x58
 8001dda:	fb01 f303 	mul.w	r3, r1, r3
 8001dde:	4413      	add	r3, r2
 8001de0:	3324      	adds	r3, #36	@ 0x24
 8001de2:	4a55      	ldr	r2, [pc, #340]	@ (8001f38 <initializeMotors+0x2a8>)
 8001de4:	601a      	str	r2, [r3, #0]
        motors[i].driver.enn_pin = GPIO_PIN_11;
 8001de6:	4a51      	ldr	r2, [pc, #324]	@ (8001f2c <initializeMotors+0x29c>)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2158      	movs	r1, #88	@ 0x58
 8001dec:	fb01 f303 	mul.w	r3, r1, r3
 8001df0:	4413      	add	r3, r2
 8001df2:	3328      	adds	r3, #40	@ 0x28
 8001df4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001df8:	801a      	strh	r2, [r3, #0]
        motors[i].driver.diag_port = GPIOD;
 8001dfa:	4a4c      	ldr	r2, [pc, #304]	@ (8001f2c <initializeMotors+0x29c>)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2158      	movs	r1, #88	@ 0x58
 8001e00:	fb01 f303 	mul.w	r3, r1, r3
 8001e04:	4413      	add	r3, r2
 8001e06:	332c      	adds	r3, #44	@ 0x2c
 8001e08:	4a4d      	ldr	r2, [pc, #308]	@ (8001f40 <initializeMotors+0x2b0>)
 8001e0a:	601a      	str	r2, [r3, #0]
        motors[i].driver.diag_pin = GPIO_PIN_1;
 8001e0c:	4a47      	ldr	r2, [pc, #284]	@ (8001f2c <initializeMotors+0x29c>)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2158      	movs	r1, #88	@ 0x58
 8001e12:	fb01 f303 	mul.w	r3, r1, r3
 8001e16:	4413      	add	r3, r2
 8001e18:	3330      	adds	r3, #48	@ 0x30
 8001e1a:	2202      	movs	r2, #2
 8001e1c:	801a      	strh	r2, [r3, #0]
        motors[i].driver.index_port = GPIOA;
 8001e1e:	4a43      	ldr	r2, [pc, #268]	@ (8001f2c <initializeMotors+0x29c>)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2158      	movs	r1, #88	@ 0x58
 8001e24:	fb01 f303 	mul.w	r3, r1, r3
 8001e28:	4413      	add	r3, r2
 8001e2a:	3334      	adds	r3, #52	@ 0x34
 8001e2c:	4a45      	ldr	r2, [pc, #276]	@ (8001f44 <initializeMotors+0x2b4>)
 8001e2e:	601a      	str	r2, [r3, #0]
        motors[i].driver.index_pin = GPIO_PIN_5;
 8001e30:	4a3e      	ldr	r2, [pc, #248]	@ (8001f2c <initializeMotors+0x29c>)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2158      	movs	r1, #88	@ 0x58
 8001e36:	fb01 f303 	mul.w	r3, r1, r3
 8001e3a:	4413      	add	r3, r2
 8001e3c:	3338      	adds	r3, #56	@ 0x38
 8001e3e:	2220      	movs	r2, #32
 8001e40:	801a      	strh	r2, [r3, #0]
 8001e42:	e18e      	b.n	8002162 <initializeMotors+0x4d2>
        }


        else if(i == 1){
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2b01      	cmp	r3, #1
 8001e48:	d17e      	bne.n	8001f48 <initializeMotors+0x2b8>
        	// Configure motor 2 X-axis
            // TIMER configurations
            //motors[i].driver.htim = &htim3;				 // TIMER HANDLER
           // motors[i].driver.step_channel = TIM_CHANNEL_1; // PWM channel for motor 1
            motors[i].driver.mstep = 2;
 8001e4a:	4a38      	ldr	r2, [pc, #224]	@ (8001f2c <initializeMotors+0x29c>)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2158      	movs	r1, #88	@ 0x58
 8001e50:	fb01 f303 	mul.w	r3, r1, r3
 8001e54:	4413      	add	r3, r2
 8001e56:	3301      	adds	r3, #1
 8001e58:	2202      	movs	r2, #2
 8001e5a:	701a      	strb	r2, [r3, #0]
            motors[i].stepsPerRevolution = 400;
 8001e5c:	4a33      	ldr	r2, [pc, #204]	@ (8001f2c <initializeMotors+0x29c>)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2158      	movs	r1, #88	@ 0x58
 8001e62:	fb01 f303 	mul.w	r3, r1, r3
 8001e66:	4413      	add	r3, r2
 8001e68:	333c      	adds	r3, #60	@ 0x3c
 8001e6a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001e6e:	601a      	str	r2, [r3, #0]
            // GPIO PINS
            motors[i].driver.step_port = GPIOB;
 8001e70:	4a2e      	ldr	r2, [pc, #184]	@ (8001f2c <initializeMotors+0x29c>)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2158      	movs	r1, #88	@ 0x58
 8001e76:	fb01 f303 	mul.w	r3, r1, r3
 8001e7a:	4413      	add	r3, r2
 8001e7c:	3314      	adds	r3, #20
 8001e7e:	4a2e      	ldr	r2, [pc, #184]	@ (8001f38 <initializeMotors+0x2a8>)
 8001e80:	601a      	str	r2, [r3, #0]
            motors[i].driver.step_pin = GPIO_PIN_10;
 8001e82:	4a2a      	ldr	r2, [pc, #168]	@ (8001f2c <initializeMotors+0x29c>)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2158      	movs	r1, #88	@ 0x58
 8001e88:	fb01 f303 	mul.w	r3, r1, r3
 8001e8c:	4413      	add	r3, r2
 8001e8e:	3318      	adds	r3, #24
 8001e90:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e94:	801a      	strh	r2, [r3, #0]
            motors[i].driver.dir_port = GPIOF;
 8001e96:	4a25      	ldr	r2, [pc, #148]	@ (8001f2c <initializeMotors+0x29c>)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2158      	movs	r1, #88	@ 0x58
 8001e9c:	fb01 f303 	mul.w	r3, r1, r3
 8001ea0:	4413      	add	r3, r2
 8001ea2:	331c      	adds	r3, #28
 8001ea4:	4a25      	ldr	r2, [pc, #148]	@ (8001f3c <initializeMotors+0x2ac>)
 8001ea6:	601a      	str	r2, [r3, #0]
            motors[i].driver.dir_pin = GPIO_PIN_9;
 8001ea8:	4a20      	ldr	r2, [pc, #128]	@ (8001f2c <initializeMotors+0x29c>)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2158      	movs	r1, #88	@ 0x58
 8001eae:	fb01 f303 	mul.w	r3, r1, r3
 8001eb2:	4413      	add	r3, r2
 8001eb4:	3320      	adds	r3, #32
 8001eb6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001eba:	801a      	strh	r2, [r3, #0]
            motors[i].driver.enn_port = GPIOB;
 8001ebc:	4a1b      	ldr	r2, [pc, #108]	@ (8001f2c <initializeMotors+0x29c>)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2158      	movs	r1, #88	@ 0x58
 8001ec2:	fb01 f303 	mul.w	r3, r1, r3
 8001ec6:	4413      	add	r3, r2
 8001ec8:	3324      	adds	r3, #36	@ 0x24
 8001eca:	4a1b      	ldr	r2, [pc, #108]	@ (8001f38 <initializeMotors+0x2a8>)
 8001ecc:	601a      	str	r2, [r3, #0]
            motors[i].driver.enn_pin = GPIO_PIN_11;
 8001ece:	4a17      	ldr	r2, [pc, #92]	@ (8001f2c <initializeMotors+0x29c>)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2158      	movs	r1, #88	@ 0x58
 8001ed4:	fb01 f303 	mul.w	r3, r1, r3
 8001ed8:	4413      	add	r3, r2
 8001eda:	3328      	adds	r3, #40	@ 0x28
 8001edc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001ee0:	801a      	strh	r2, [r3, #0]
            motors[i].driver.diag_port = GPIOD;
 8001ee2:	4a12      	ldr	r2, [pc, #72]	@ (8001f2c <initializeMotors+0x29c>)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2158      	movs	r1, #88	@ 0x58
 8001ee8:	fb01 f303 	mul.w	r3, r1, r3
 8001eec:	4413      	add	r3, r2
 8001eee:	332c      	adds	r3, #44	@ 0x2c
 8001ef0:	4a13      	ldr	r2, [pc, #76]	@ (8001f40 <initializeMotors+0x2b0>)
 8001ef2:	601a      	str	r2, [r3, #0]
            motors[i].driver.diag_pin = GPIO_PIN_1;
 8001ef4:	4a0d      	ldr	r2, [pc, #52]	@ (8001f2c <initializeMotors+0x29c>)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2158      	movs	r1, #88	@ 0x58
 8001efa:	fb01 f303 	mul.w	r3, r1, r3
 8001efe:	4413      	add	r3, r2
 8001f00:	3330      	adds	r3, #48	@ 0x30
 8001f02:	2202      	movs	r2, #2
 8001f04:	801a      	strh	r2, [r3, #0]
            motors[i].driver.index_port = GPIOA;
 8001f06:	4a09      	ldr	r2, [pc, #36]	@ (8001f2c <initializeMotors+0x29c>)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2158      	movs	r1, #88	@ 0x58
 8001f0c:	fb01 f303 	mul.w	r3, r1, r3
 8001f10:	4413      	add	r3, r2
 8001f12:	3334      	adds	r3, #52	@ 0x34
 8001f14:	4a0b      	ldr	r2, [pc, #44]	@ (8001f44 <initializeMotors+0x2b4>)
 8001f16:	601a      	str	r2, [r3, #0]
            motors[i].driver.index_pin = GPIO_PIN_5;
 8001f18:	4a04      	ldr	r2, [pc, #16]	@ (8001f2c <initializeMotors+0x29c>)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2158      	movs	r1, #88	@ 0x58
 8001f1e:	fb01 f303 	mul.w	r3, r1, r3
 8001f22:	4413      	add	r3, r2
 8001f24:	3338      	adds	r3, #56	@ 0x38
 8001f26:	2220      	movs	r2, #32
 8001f28:	801a      	strh	r2, [r3, #0]
 8001f2a:	e11a      	b.n	8002162 <initializeMotors+0x4d2>
 8001f2c:	20000244 	.word	0x20000244
 8001f30:	20001cf8 	.word	0x20001cf8
 8001f34:	20001bc8 	.word	0x20001bc8
 8001f38:	40020400 	.word	0x40020400
 8001f3c:	40021400 	.word	0x40021400
 8001f40:	40020c00 	.word	0x40020c00
 8001f44:	40020000 	.word	0x40020000

        }


        else if(i == 2){
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2b02      	cmp	r3, #2
 8001f4c:	f040 8083 	bne.w	8002056 <initializeMotors+0x3c6>
        	// Configure motor 3 Y-axis
            // TIMER configurations
            motors[i].driver.htim = &htim3;				 // TIMER HANDLER
 8001f50:	4a8b      	ldr	r2, [pc, #556]	@ (8002180 <initializeMotors+0x4f0>)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2158      	movs	r1, #88	@ 0x58
 8001f56:	fb01 f303 	mul.w	r3, r1, r3
 8001f5a:	4413      	add	r3, r2
 8001f5c:	330c      	adds	r3, #12
 8001f5e:	4a89      	ldr	r2, [pc, #548]	@ (8002184 <initializeMotors+0x4f4>)
 8001f60:	601a      	str	r2, [r3, #0]
            motors[i].driver.step_channel = TIM_CHANNEL_1; // PWM channel for motor 1
 8001f62:	4a87      	ldr	r2, [pc, #540]	@ (8002180 <initializeMotors+0x4f0>)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2158      	movs	r1, #88	@ 0x58
 8001f68:	fb01 f303 	mul.w	r3, r1, r3
 8001f6c:	4413      	add	r3, r2
 8001f6e:	3310      	adds	r3, #16
 8001f70:	2200      	movs	r2, #0
 8001f72:	601a      	str	r2, [r3, #0]
            motors[i].driver.mstep = 2;
 8001f74:	4a82      	ldr	r2, [pc, #520]	@ (8002180 <initializeMotors+0x4f0>)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2158      	movs	r1, #88	@ 0x58
 8001f7a:	fb01 f303 	mul.w	r3, r1, r3
 8001f7e:	4413      	add	r3, r2
 8001f80:	3301      	adds	r3, #1
 8001f82:	2202      	movs	r2, #2
 8001f84:	701a      	strb	r2, [r3, #0]
            motors[i].stepsPerRevolution = 400;
 8001f86:	4a7e      	ldr	r2, [pc, #504]	@ (8002180 <initializeMotors+0x4f0>)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2158      	movs	r1, #88	@ 0x58
 8001f8c:	fb01 f303 	mul.w	r3, r1, r3
 8001f90:	4413      	add	r3, r2
 8001f92:	333c      	adds	r3, #60	@ 0x3c
 8001f94:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001f98:	601a      	str	r2, [r3, #0]
            // GPIO PINS
            motors[i].driver.step_port = GPIOB;
 8001f9a:	4a79      	ldr	r2, [pc, #484]	@ (8002180 <initializeMotors+0x4f0>)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2158      	movs	r1, #88	@ 0x58
 8001fa0:	fb01 f303 	mul.w	r3, r1, r3
 8001fa4:	4413      	add	r3, r2
 8001fa6:	3314      	adds	r3, #20
 8001fa8:	4a77      	ldr	r2, [pc, #476]	@ (8002188 <initializeMotors+0x4f8>)
 8001faa:	601a      	str	r2, [r3, #0]
            motors[i].driver.step_pin = GPIO_PIN_10;
 8001fac:	4a74      	ldr	r2, [pc, #464]	@ (8002180 <initializeMotors+0x4f0>)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2158      	movs	r1, #88	@ 0x58
 8001fb2:	fb01 f303 	mul.w	r3, r1, r3
 8001fb6:	4413      	add	r3, r2
 8001fb8:	3318      	adds	r3, #24
 8001fba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001fbe:	801a      	strh	r2, [r3, #0]
            motors[i].driver.dir_port = GPIOF;
 8001fc0:	4a6f      	ldr	r2, [pc, #444]	@ (8002180 <initializeMotors+0x4f0>)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2158      	movs	r1, #88	@ 0x58
 8001fc6:	fb01 f303 	mul.w	r3, r1, r3
 8001fca:	4413      	add	r3, r2
 8001fcc:	331c      	adds	r3, #28
 8001fce:	4a6f      	ldr	r2, [pc, #444]	@ (800218c <initializeMotors+0x4fc>)
 8001fd0:	601a      	str	r2, [r3, #0]
            motors[i].driver.dir_pin = GPIO_PIN_9;
 8001fd2:	4a6b      	ldr	r2, [pc, #428]	@ (8002180 <initializeMotors+0x4f0>)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2158      	movs	r1, #88	@ 0x58
 8001fd8:	fb01 f303 	mul.w	r3, r1, r3
 8001fdc:	4413      	add	r3, r2
 8001fde:	3320      	adds	r3, #32
 8001fe0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fe4:	801a      	strh	r2, [r3, #0]
            motors[i].driver.enn_port = GPIOB;
 8001fe6:	4a66      	ldr	r2, [pc, #408]	@ (8002180 <initializeMotors+0x4f0>)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2158      	movs	r1, #88	@ 0x58
 8001fec:	fb01 f303 	mul.w	r3, r1, r3
 8001ff0:	4413      	add	r3, r2
 8001ff2:	3324      	adds	r3, #36	@ 0x24
 8001ff4:	4a64      	ldr	r2, [pc, #400]	@ (8002188 <initializeMotors+0x4f8>)
 8001ff6:	601a      	str	r2, [r3, #0]
            motors[i].driver.enn_pin = GPIO_PIN_11;
 8001ff8:	4a61      	ldr	r2, [pc, #388]	@ (8002180 <initializeMotors+0x4f0>)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2158      	movs	r1, #88	@ 0x58
 8001ffe:	fb01 f303 	mul.w	r3, r1, r3
 8002002:	4413      	add	r3, r2
 8002004:	3328      	adds	r3, #40	@ 0x28
 8002006:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800200a:	801a      	strh	r2, [r3, #0]
            motors[i].driver.diag_port = GPIOD;
 800200c:	4a5c      	ldr	r2, [pc, #368]	@ (8002180 <initializeMotors+0x4f0>)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2158      	movs	r1, #88	@ 0x58
 8002012:	fb01 f303 	mul.w	r3, r1, r3
 8002016:	4413      	add	r3, r2
 8002018:	332c      	adds	r3, #44	@ 0x2c
 800201a:	4a5d      	ldr	r2, [pc, #372]	@ (8002190 <initializeMotors+0x500>)
 800201c:	601a      	str	r2, [r3, #0]
            motors[i].driver.diag_pin = GPIO_PIN_1;
 800201e:	4a58      	ldr	r2, [pc, #352]	@ (8002180 <initializeMotors+0x4f0>)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2158      	movs	r1, #88	@ 0x58
 8002024:	fb01 f303 	mul.w	r3, r1, r3
 8002028:	4413      	add	r3, r2
 800202a:	3330      	adds	r3, #48	@ 0x30
 800202c:	2202      	movs	r2, #2
 800202e:	801a      	strh	r2, [r3, #0]
            motors[i].driver.index_port = GPIOA;
 8002030:	4a53      	ldr	r2, [pc, #332]	@ (8002180 <initializeMotors+0x4f0>)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2158      	movs	r1, #88	@ 0x58
 8002036:	fb01 f303 	mul.w	r3, r1, r3
 800203a:	4413      	add	r3, r2
 800203c:	3334      	adds	r3, #52	@ 0x34
 800203e:	4a55      	ldr	r2, [pc, #340]	@ (8002194 <initializeMotors+0x504>)
 8002040:	601a      	str	r2, [r3, #0]
            motors[i].driver.index_pin = GPIO_PIN_5;
 8002042:	4a4f      	ldr	r2, [pc, #316]	@ (8002180 <initializeMotors+0x4f0>)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2158      	movs	r1, #88	@ 0x58
 8002048:	fb01 f303 	mul.w	r3, r1, r3
 800204c:	4413      	add	r3, r2
 800204e:	3338      	adds	r3, #56	@ 0x38
 8002050:	2220      	movs	r2, #32
 8002052:	801a      	strh	r2, [r3, #0]
 8002054:	e085      	b.n	8002162 <initializeMotors+0x4d2>

        }

        else if(i == 3){
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2b03      	cmp	r3, #3
 800205a:	f040 8082 	bne.w	8002162 <initializeMotors+0x4d2>
        	// Configure motor 4 Y-axis
            // TIMER configurations
            motors[i].driver.htim = &htim3;				 // TIMER HANDLER
 800205e:	4a48      	ldr	r2, [pc, #288]	@ (8002180 <initializeMotors+0x4f0>)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2158      	movs	r1, #88	@ 0x58
 8002064:	fb01 f303 	mul.w	r3, r1, r3
 8002068:	4413      	add	r3, r2
 800206a:	330c      	adds	r3, #12
 800206c:	4a45      	ldr	r2, [pc, #276]	@ (8002184 <initializeMotors+0x4f4>)
 800206e:	601a      	str	r2, [r3, #0]
            motors[i].driver.step_channel = TIM_CHANNEL_1; // PWM channel for motor 1
 8002070:	4a43      	ldr	r2, [pc, #268]	@ (8002180 <initializeMotors+0x4f0>)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2158      	movs	r1, #88	@ 0x58
 8002076:	fb01 f303 	mul.w	r3, r1, r3
 800207a:	4413      	add	r3, r2
 800207c:	3310      	adds	r3, #16
 800207e:	2200      	movs	r2, #0
 8002080:	601a      	str	r2, [r3, #0]
            motors[i].driver.mstep = 2;
 8002082:	4a3f      	ldr	r2, [pc, #252]	@ (8002180 <initializeMotors+0x4f0>)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2158      	movs	r1, #88	@ 0x58
 8002088:	fb01 f303 	mul.w	r3, r1, r3
 800208c:	4413      	add	r3, r2
 800208e:	3301      	adds	r3, #1
 8002090:	2202      	movs	r2, #2
 8002092:	701a      	strb	r2, [r3, #0]
            motors[i].stepsPerRevolution = 400;
 8002094:	4a3a      	ldr	r2, [pc, #232]	@ (8002180 <initializeMotors+0x4f0>)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2158      	movs	r1, #88	@ 0x58
 800209a:	fb01 f303 	mul.w	r3, r1, r3
 800209e:	4413      	add	r3, r2
 80020a0:	333c      	adds	r3, #60	@ 0x3c
 80020a2:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80020a6:	601a      	str	r2, [r3, #0]
            // GPIO PINS
            motors[i].driver.step_port = GPIOB;
 80020a8:	4a35      	ldr	r2, [pc, #212]	@ (8002180 <initializeMotors+0x4f0>)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2158      	movs	r1, #88	@ 0x58
 80020ae:	fb01 f303 	mul.w	r3, r1, r3
 80020b2:	4413      	add	r3, r2
 80020b4:	3314      	adds	r3, #20
 80020b6:	4a34      	ldr	r2, [pc, #208]	@ (8002188 <initializeMotors+0x4f8>)
 80020b8:	601a      	str	r2, [r3, #0]
            motors[i].driver.step_pin = GPIO_PIN_10;
 80020ba:	4a31      	ldr	r2, [pc, #196]	@ (8002180 <initializeMotors+0x4f0>)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2158      	movs	r1, #88	@ 0x58
 80020c0:	fb01 f303 	mul.w	r3, r1, r3
 80020c4:	4413      	add	r3, r2
 80020c6:	3318      	adds	r3, #24
 80020c8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020cc:	801a      	strh	r2, [r3, #0]
            motors[i].driver.dir_port = GPIOF;
 80020ce:	4a2c      	ldr	r2, [pc, #176]	@ (8002180 <initializeMotors+0x4f0>)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2158      	movs	r1, #88	@ 0x58
 80020d4:	fb01 f303 	mul.w	r3, r1, r3
 80020d8:	4413      	add	r3, r2
 80020da:	331c      	adds	r3, #28
 80020dc:	4a2b      	ldr	r2, [pc, #172]	@ (800218c <initializeMotors+0x4fc>)
 80020de:	601a      	str	r2, [r3, #0]
            motors[i].driver.dir_pin = GPIO_PIN_9;
 80020e0:	4a27      	ldr	r2, [pc, #156]	@ (8002180 <initializeMotors+0x4f0>)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2158      	movs	r1, #88	@ 0x58
 80020e6:	fb01 f303 	mul.w	r3, r1, r3
 80020ea:	4413      	add	r3, r2
 80020ec:	3320      	adds	r3, #32
 80020ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020f2:	801a      	strh	r2, [r3, #0]
            motors[i].driver.enn_port = GPIOB;
 80020f4:	4a22      	ldr	r2, [pc, #136]	@ (8002180 <initializeMotors+0x4f0>)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2158      	movs	r1, #88	@ 0x58
 80020fa:	fb01 f303 	mul.w	r3, r1, r3
 80020fe:	4413      	add	r3, r2
 8002100:	3324      	adds	r3, #36	@ 0x24
 8002102:	4a21      	ldr	r2, [pc, #132]	@ (8002188 <initializeMotors+0x4f8>)
 8002104:	601a      	str	r2, [r3, #0]
            motors[i].driver.enn_pin = GPIO_PIN_11;
 8002106:	4a1e      	ldr	r2, [pc, #120]	@ (8002180 <initializeMotors+0x4f0>)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2158      	movs	r1, #88	@ 0x58
 800210c:	fb01 f303 	mul.w	r3, r1, r3
 8002110:	4413      	add	r3, r2
 8002112:	3328      	adds	r3, #40	@ 0x28
 8002114:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002118:	801a      	strh	r2, [r3, #0]
            motors[i].driver.diag_port = GPIOD;
 800211a:	4a19      	ldr	r2, [pc, #100]	@ (8002180 <initializeMotors+0x4f0>)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2158      	movs	r1, #88	@ 0x58
 8002120:	fb01 f303 	mul.w	r3, r1, r3
 8002124:	4413      	add	r3, r2
 8002126:	332c      	adds	r3, #44	@ 0x2c
 8002128:	4a19      	ldr	r2, [pc, #100]	@ (8002190 <initializeMotors+0x500>)
 800212a:	601a      	str	r2, [r3, #0]
            motors[i].driver.diag_pin = GPIO_PIN_1;
 800212c:	4a14      	ldr	r2, [pc, #80]	@ (8002180 <initializeMotors+0x4f0>)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2158      	movs	r1, #88	@ 0x58
 8002132:	fb01 f303 	mul.w	r3, r1, r3
 8002136:	4413      	add	r3, r2
 8002138:	3330      	adds	r3, #48	@ 0x30
 800213a:	2202      	movs	r2, #2
 800213c:	801a      	strh	r2, [r3, #0]
            motors[i].driver.index_port = GPIOA;
 800213e:	4a10      	ldr	r2, [pc, #64]	@ (8002180 <initializeMotors+0x4f0>)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2158      	movs	r1, #88	@ 0x58
 8002144:	fb01 f303 	mul.w	r3, r1, r3
 8002148:	4413      	add	r3, r2
 800214a:	3334      	adds	r3, #52	@ 0x34
 800214c:	4a11      	ldr	r2, [pc, #68]	@ (8002194 <initializeMotors+0x504>)
 800214e:	601a      	str	r2, [r3, #0]
            motors[i].driver.index_pin = GPIO_PIN_5;
 8002150:	4a0b      	ldr	r2, [pc, #44]	@ (8002180 <initializeMotors+0x4f0>)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2158      	movs	r1, #88	@ 0x58
 8002156:	fb01 f303 	mul.w	r3, r1, r3
 800215a:	4413      	add	r3, r2
 800215c:	3338      	adds	r3, #56	@ 0x38
 800215e:	2220      	movs	r2, #32
 8002160:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < MAX_MOTORS; i++) {
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	3301      	adds	r3, #1
 8002166:	607b      	str	r3, [r7, #4]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2b00      	cmp	r3, #0
 800216c:	f77f ad96 	ble.w	8001c9c <initializeMotors+0xc>


    }


}
 8002170:	bf00      	nop
 8002172:	bf00      	nop
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr
 800217e:	bf00      	nop
 8002180:	20000244 	.word	0x20000244
 8002184:	20001c14 	.word	0x20001c14
 8002188:	40020400 	.word	0x40020400
 800218c:	40021400 	.word	0x40021400
 8002190:	40020c00 	.word	0x40020c00
 8002194:	40020000 	.word	0x40020000

08002198 <IsSensorTriggered>:

#include "extras.h"


bool IsSensorTriggered(GPIO_TypeDef *sensorPort, uint16_t sensorPin)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b084      	sub	sp, #16
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
 80021a0:	460b      	mov	r3, r1
 80021a2:	807b      	strh	r3, [r7, #2]
    // Read the sensor state
    GPIO_PinState sensor_state = HAL_GPIO_ReadPin(sensorPort, sensorPin);
 80021a4:	887b      	ldrh	r3, [r7, #2]
 80021a6:	4619      	mov	r1, r3
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	f002 fae7 	bl	800477c <HAL_GPIO_ReadPin>
 80021ae:	4603      	mov	r3, r0
 80021b0:	73fb      	strb	r3, [r7, #15]

    // Small delay to avoid button bounce or noise
    if(sensor_state == GPIO_PIN_SET){
 80021b2:	7bfb      	ldrb	r3, [r7, #15]
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d101      	bne.n	80021bc <IsSensorTriggered+0x24>
    	return true;
 80021b8:	2301      	movs	r3, #1
 80021ba:	e000      	b.n	80021be <IsSensorTriggered+0x26>

    }
    else{
    	return false;
 80021bc:	2300      	movs	r3, #0
    }
    // Return true if the sensor is triggered (GPIO_PIN_SET), false otherwise

}
 80021be:	4618      	mov	r0, r3
 80021c0:	3710      	adds	r7, #16
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
	...

080021c8 <myprintf>:
void uart_transmit_string(const char *str) {
    HAL_UART_Transmit(&huart3, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
}

// UART-based custom printf
void myprintf(const char *fmt, ...) {
 80021c8:	b40f      	push	{r0, r1, r2, r3}
 80021ca:	b580      	push	{r7, lr}
 80021cc:	b082      	sub	sp, #8
 80021ce:	af00      	add	r7, sp, #0
    static char buffer[256];
    va_list args;
    va_start(args, fmt);
 80021d0:	f107 0314 	add.w	r3, r7, #20
 80021d4:	607b      	str	r3, [r7, #4]
    vsnprintf(buffer, sizeof(buffer), fmt, args);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	693a      	ldr	r2, [r7, #16]
 80021da:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80021de:	480a      	ldr	r0, [pc, #40]	@ (8002208 <myprintf+0x40>)
 80021e0:	f00c fcda 	bl	800eb98 <vsniprintf>
    va_end(args);

    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 80021e4:	4808      	ldr	r0, [pc, #32]	@ (8002208 <myprintf+0x40>)
 80021e6:	f7fe f813 	bl	8000210 <strlen>
 80021ea:	4603      	mov	r3, r0
 80021ec:	b29a      	uxth	r2, r3
 80021ee:	f04f 33ff 	mov.w	r3, #4294967295
 80021f2:	4905      	ldr	r1, [pc, #20]	@ (8002208 <myprintf+0x40>)
 80021f4:	4805      	ldr	r0, [pc, #20]	@ (800220c <myprintf+0x44>)
 80021f6:	f006 f9ff 	bl	80085f8 <HAL_UART_Transmit>
}
 80021fa:	bf00      	nop
 80021fc:	3708      	adds	r7, #8
 80021fe:	46bd      	mov	sp, r7
 8002200:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002204:	b004      	add	sp, #16
 8002206:	4770      	bx	lr
 8002208:	20001a10 	.word	0x20001a10
 800220c:	20001d80 	.word	0x20001d80

08002210 <sd_card_list_files>:

/* List all files in the root directory of the SD card */
void sd_card_list_files(void) {
 8002210:	b580      	push	{r7, lr}
 8002212:	f5ad 7d62 	sub.w	sp, sp, #904	@ 0x388
 8002216:	af00      	add	r7, sp, #0
    FATFS FatFs;
    FRESULT fres;
    DIR dir;
    FILINFO fno;

    fres = f_mount(&FatFs, "", 1);
 8002218:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800221c:	2201      	movs	r2, #1
 800221e:	4936      	ldr	r1, [pc, #216]	@ (80022f8 <sd_card_list_files+0xe8>)
 8002220:	4618      	mov	r0, r3
 8002222:	f00a ff23 	bl	800d06c <f_mount>
 8002226:	4603      	mov	r3, r0
 8002228:	f887 3387 	strb.w	r3, [r7, #903]	@ 0x387
    if (fres != FR_OK) {
 800222c:	f897 3387 	ldrb.w	r3, [r7, #903]	@ 0x387
 8002230:	2b00      	cmp	r3, #0
 8002232:	d006      	beq.n	8002242 <sd_card_list_files+0x32>
        myprintf("Failed to mount SD card (Error: %i)\r\n", fres);
 8002234:	f897 3387 	ldrb.w	r3, [r7, #903]	@ 0x387
 8002238:	4619      	mov	r1, r3
 800223a:	4830      	ldr	r0, [pc, #192]	@ (80022fc <sd_card_list_files+0xec>)
 800223c:	f7ff ffc4 	bl	80021c8 <myprintf>
        return;
 8002240:	e056      	b.n	80022f0 <sd_card_list_files+0xe0>
    }

    // Open the root directory
    fres = f_opendir(&dir, "/");
 8002242:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8002246:	492e      	ldr	r1, [pc, #184]	@ (8002300 <sd_card_list_files+0xf0>)
 8002248:	4618      	mov	r0, r3
 800224a:	f00b faf6 	bl	800d83a <f_opendir>
 800224e:	4603      	mov	r3, r0
 8002250:	f887 3387 	strb.w	r3, [r7, #903]	@ 0x387
    if (fres != FR_OK) {
 8002254:	f897 3387 	ldrb.w	r3, [r7, #903]	@ 0x387
 8002258:	2b00      	cmp	r3, #0
 800225a:	d00b      	beq.n	8002274 <sd_card_list_files+0x64>
        myprintf("Failed to open root directory (Error: %i)\r\n", fres);
 800225c:	f897 3387 	ldrb.w	r3, [r7, #903]	@ 0x387
 8002260:	4619      	mov	r1, r3
 8002262:	4828      	ldr	r0, [pc, #160]	@ (8002304 <sd_card_list_files+0xf4>)
 8002264:	f7ff ffb0 	bl	80021c8 <myprintf>
        f_mount(NULL, "", 0); // Unmount before exiting
 8002268:	2200      	movs	r2, #0
 800226a:	4923      	ldr	r1, [pc, #140]	@ (80022f8 <sd_card_list_files+0xe8>)
 800226c:	2000      	movs	r0, #0
 800226e:	f00a fefd 	bl	800d06c <f_mount>
        return;
 8002272:	e03d      	b.n	80022f0 <sd_card_list_files+0xe0>
    }

    // Read all files in the root directory
    myprintf("Files on the SD card:\r\n");
 8002274:	4824      	ldr	r0, [pc, #144]	@ (8002308 <sd_card_list_files+0xf8>)
 8002276:	f7ff ffa7 	bl	80021c8 <myprintf>
    while (1) {
        fres = f_readdir(&dir, &fno); // Read a directory item
 800227a:	1d3a      	adds	r2, r7, #4
 800227c:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8002280:	4611      	mov	r1, r2
 8002282:	4618      	mov	r0, r3
 8002284:	f00b fb72 	bl	800d96c <f_readdir>
 8002288:	4603      	mov	r3, r0
 800228a:	f887 3387 	strb.w	r3, [r7, #903]	@ 0x387
        if (fres != FR_OK || fno.fname[0] == '\0') break; // Break on error or end of dir
 800228e:	f897 3387 	ldrb.w	r3, [r7, #903]	@ 0x387
 8002292:	2b00      	cmp	r3, #0
 8002294:	d122      	bne.n	80022dc <sd_card_list_files+0xcc>
 8002296:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800229a:	f5a3 7361 	sub.w	r3, r3, #900	@ 0x384
 800229e:	7d9b      	ldrb	r3, [r3, #22]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d01b      	beq.n	80022dc <sd_card_list_files+0xcc>
        if (fno.fattrib & AM_DIR) {
 80022a4:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80022a8:	f5a3 7361 	sub.w	r3, r3, #900	@ 0x384
 80022ac:	7a1b      	ldrb	r3, [r3, #8]
 80022ae:	f003 0310 	and.w	r3, r3, #16
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d006      	beq.n	80022c4 <sd_card_list_files+0xb4>
            myprintf("  <DIR>  %s\r\n", fno.fname); // It's a directory
 80022b6:	1d3b      	adds	r3, r7, #4
 80022b8:	3316      	adds	r3, #22
 80022ba:	4619      	mov	r1, r3
 80022bc:	4813      	ldr	r0, [pc, #76]	@ (800230c <sd_card_list_files+0xfc>)
 80022be:	f7ff ff83 	bl	80021c8 <myprintf>
 80022c2:	e7da      	b.n	800227a <sd_card_list_files+0x6a>
        } else {
            myprintf("  <FILE> %s (Size: %lu bytes)\r\n", fno.fname, fno.fsize); // It's a file
 80022c4:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80022c8:	f5a3 7361 	sub.w	r3, r3, #900	@ 0x384
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	1d3b      	adds	r3, r7, #4
 80022d0:	3316      	adds	r3, #22
 80022d2:	4619      	mov	r1, r3
 80022d4:	480e      	ldr	r0, [pc, #56]	@ (8002310 <sd_card_list_files+0x100>)
 80022d6:	f7ff ff77 	bl	80021c8 <myprintf>
        fres = f_readdir(&dir, &fno); // Read a directory item
 80022da:	e7ce      	b.n	800227a <sd_card_list_files+0x6a>
        }
    }

    f_closedir(&dir);
 80022dc:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80022e0:	4618      	mov	r0, r3
 80022e2:	f00b fb1d 	bl	800d920 <f_closedir>
    f_mount(NULL, "", 0); // Unmount the SD card
 80022e6:	2200      	movs	r2, #0
 80022e8:	4903      	ldr	r1, [pc, #12]	@ (80022f8 <sd_card_list_files+0xe8>)
 80022ea:	2000      	movs	r0, #0
 80022ec:	f00a febe 	bl	800d06c <f_mount>
}
 80022f0:	f507 7762 	add.w	r7, r7, #904	@ 0x388
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	08011244 	.word	0x08011244
 80022fc:	08011248 	.word	0x08011248
 8002300:	08011270 	.word	0x08011270
 8002304:	08011274 	.word	0x08011274
 8002308:	080112a0 	.word	0x080112a0
 800230c:	080112b8 	.word	0x080112b8
 8002310:	080112c8 	.word	0x080112c8

08002314 <parse_gcode>:

/* Parse a single G-code line for X, Y, and Z coordinates */
void parse_gcode(const char *line) {
 8002314:	b580      	push	{r7, lr}
 8002316:	b088      	sub	sp, #32
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
    float x = 0.0f, y = 0.0f, z = 0.0f;
 800231c:	f04f 0300 	mov.w	r3, #0
 8002320:	61fb      	str	r3, [r7, #28]
 8002322:	f04f 0300 	mov.w	r3, #0
 8002326:	61bb      	str	r3, [r7, #24]
 8002328:	f04f 0300 	mov.w	r3, #0
 800232c:	617b      	str	r3, [r7, #20]
    bool x_found = false, y_found = false, z_found = false;
 800232e:	2300      	movs	r3, #0
 8002330:	74fb      	strb	r3, [r7, #19]
 8002332:	2300      	movs	r3, #0
 8002334:	74bb      	strb	r3, [r7, #18]
 8002336:	2300      	movs	r3, #0
 8002338:	747b      	strb	r3, [r7, #17]

    const char *ptr = line;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	60fb      	str	r3, [r7, #12]
    while (*ptr != '\0') {
 800233e:	e03b      	b.n	80023b8 <parse_gcode+0xa4>
        if (*ptr == 'X') {
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	2b58      	cmp	r3, #88	@ 0x58
 8002346:	d10e      	bne.n	8002366 <parse_gcode+0x52>
            ptr++;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	3301      	adds	r3, #1
 800234c:	60fb      	str	r3, [r7, #12]
            x = strtof(ptr, (char **) &ptr);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	f107 020c 	add.w	r2, r7, #12
 8002354:	4611      	mov	r1, r2
 8002356:	4618      	mov	r0, r3
 8002358:	f00c fa6a 	bl	800e830 <strtof>
 800235c:	ed87 0a07 	vstr	s0, [r7, #28]
            x_found = true;
 8002360:	2301      	movs	r3, #1
 8002362:	74fb      	strb	r3, [r7, #19]
 8002364:	e028      	b.n	80023b8 <parse_gcode+0xa4>
        } else if (*ptr == 'Y') {
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	781b      	ldrb	r3, [r3, #0]
 800236a:	2b59      	cmp	r3, #89	@ 0x59
 800236c:	d10e      	bne.n	800238c <parse_gcode+0x78>
            ptr++;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	3301      	adds	r3, #1
 8002372:	60fb      	str	r3, [r7, #12]
            y = strtof(ptr, (char **) &ptr);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	f107 020c 	add.w	r2, r7, #12
 800237a:	4611      	mov	r1, r2
 800237c:	4618      	mov	r0, r3
 800237e:	f00c fa57 	bl	800e830 <strtof>
 8002382:	ed87 0a06 	vstr	s0, [r7, #24]
            y_found = true;
 8002386:	2301      	movs	r3, #1
 8002388:	74bb      	strb	r3, [r7, #18]
 800238a:	e015      	b.n	80023b8 <parse_gcode+0xa4>
        } else if (*ptr == 'Z') {
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	2b5a      	cmp	r3, #90	@ 0x5a
 8002392:	d10e      	bne.n	80023b2 <parse_gcode+0x9e>
            ptr++;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	3301      	adds	r3, #1
 8002398:	60fb      	str	r3, [r7, #12]
            z = strtof(ptr, (char **) &ptr);
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	f107 020c 	add.w	r2, r7, #12
 80023a0:	4611      	mov	r1, r2
 80023a2:	4618      	mov	r0, r3
 80023a4:	f00c fa44 	bl	800e830 <strtof>
 80023a8:	ed87 0a05 	vstr	s0, [r7, #20]
            z_found = true;
 80023ac:	2301      	movs	r3, #1
 80023ae:	747b      	strb	r3, [r7, #17]
 80023b0:	e002      	b.n	80023b8 <parse_gcode+0xa4>
        } else {
            ptr++;  // Ignore other characters
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	3301      	adds	r3, #1
 80023b6:	60fb      	str	r3, [r7, #12]
    while (*ptr != '\0') {
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d1bf      	bne.n	8002340 <parse_gcode+0x2c>
        }
    }

    if (coordinate_index < MAX_COORD_COUNT) {
 80023c0:	4b17      	ldr	r3, [pc, #92]	@ (8002420 <parse_gcode+0x10c>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80023c8:	da23      	bge.n	8002412 <parse_gcode+0xfe>
        if (x_found) coordinates_x[coordinate_index] = x;
 80023ca:	7cfb      	ldrb	r3, [r7, #19]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d006      	beq.n	80023de <parse_gcode+0xca>
 80023d0:	4b13      	ldr	r3, [pc, #76]	@ (8002420 <parse_gcode+0x10c>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a13      	ldr	r2, [pc, #76]	@ (8002424 <parse_gcode+0x110>)
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	4413      	add	r3, r2
 80023da:	69fa      	ldr	r2, [r7, #28]
 80023dc:	601a      	str	r2, [r3, #0]
        if (y_found) coordinates_y[coordinate_index] = y;
 80023de:	7cbb      	ldrb	r3, [r7, #18]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d006      	beq.n	80023f2 <parse_gcode+0xde>
 80023e4:	4b0e      	ldr	r3, [pc, #56]	@ (8002420 <parse_gcode+0x10c>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a0f      	ldr	r2, [pc, #60]	@ (8002428 <parse_gcode+0x114>)
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	4413      	add	r3, r2
 80023ee:	69ba      	ldr	r2, [r7, #24]
 80023f0:	601a      	str	r2, [r3, #0]
        if (z_found) coordinates_z[coordinate_index] = z;
 80023f2:	7c7b      	ldrb	r3, [r7, #17]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d006      	beq.n	8002406 <parse_gcode+0xf2>
 80023f8:	4b09      	ldr	r3, [pc, #36]	@ (8002420 <parse_gcode+0x10c>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a0b      	ldr	r2, [pc, #44]	@ (800242c <parse_gcode+0x118>)
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	4413      	add	r3, r2
 8002402:	697a      	ldr	r2, [r7, #20]
 8002404:	601a      	str	r2, [r3, #0]
        coordinate_index++;
 8002406:	4b06      	ldr	r3, [pc, #24]	@ (8002420 <parse_gcode+0x10c>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	3301      	adds	r3, #1
 800240c:	4a04      	ldr	r2, [pc, #16]	@ (8002420 <parse_gcode+0x10c>)
 800240e:	6013      	str	r3, [r2, #0]
    } else {
        myprintf("Coordinate buffer full, cannot store more data!\r\n");
    }
}
 8002410:	e002      	b.n	8002418 <parse_gcode+0x104>
        myprintf("Coordinate buffer full, cannot store more data!\r\n");
 8002412:	4807      	ldr	r0, [pc, #28]	@ (8002430 <parse_gcode+0x11c>)
 8002414:	f7ff fed8 	bl	80021c8 <myprintf>
}
 8002418:	bf00      	nop
 800241a:	3720      	adds	r7, #32
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	20001a0c 	.word	0x20001a0c
 8002424:	2000029c 	.word	0x2000029c
 8002428:	20000a6c 	.word	0x20000a6c
 800242c:	2000123c 	.word	0x2000123c
 8002430:	080112e8 	.word	0x080112e8

08002434 <process_raw_gcode>:

/* Process the G-code file and display lines */
void process_raw_gcode(FIL *fil) {
 8002434:	b580      	push	{r7, lr}
 8002436:	b0e6      	sub	sp, #408	@ 0x198
 8002438:	af00      	add	r7, sp, #0
 800243a:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 800243e:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002442:	6018      	str	r0, [r3, #0]
    char buffer[BUFFER_SIZE];
    UINT bytes_read = 0;
 8002444:	2300      	movs	r3, #0
 8002446:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    char line[LINE_BUFFER_SIZE];
    int line_index = 0;
 800244a:	2300      	movs	r3, #0
 800244c:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194

    while (f_read(fil, buffer, sizeof(buffer), &bytes_read) == FR_OK && bytes_read > 0) {
 8002450:	e051      	b.n	80024f6 <process_raw_gcode+0xc2>
        for (UINT i = 0; i < bytes_read; i++) {
 8002452:	2300      	movs	r3, #0
 8002454:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 8002458:	e047      	b.n	80024ea <process_raw_gcode+0xb6>
            char c = buffer[i];
 800245a:	f507 7286 	add.w	r2, r7, #268	@ 0x10c
 800245e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002462:	4413      	add	r3, r2
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	f887 318f 	strb.w	r3, [r7, #399]	@ 0x18f

            if (c == '\n' || c == '\r') {
 800246a:	f897 318f 	ldrb.w	r3, [r7, #399]	@ 0x18f
 800246e:	2b0a      	cmp	r3, #10
 8002470:	d003      	beq.n	800247a <process_raw_gcode+0x46>
 8002472:	f897 318f 	ldrb.w	r3, [r7, #399]	@ 0x18f
 8002476:	2b0d      	cmp	r3, #13
 8002478:	d11b      	bne.n	80024b2 <process_raw_gcode+0x7e>
                if (line_index > 0) {
 800247a:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800247e:	2b00      	cmp	r3, #0
 8002480:	dd2e      	ble.n	80024e0 <process_raw_gcode+0xac>
                    line[line_index] = '\0';
 8002482:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002486:	f5a3 72c8 	sub.w	r2, r3, #400	@ 0x190
 800248a:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800248e:	4413      	add	r3, r2
 8002490:	2200      	movs	r2, #0
 8002492:	701a      	strb	r2, [r3, #0]
                    myprintf("Line: %s\r\n", line); // Display the line
 8002494:	f107 0308 	add.w	r3, r7, #8
 8002498:	4619      	mov	r1, r3
 800249a:	482f      	ldr	r0, [pc, #188]	@ (8002558 <process_raw_gcode+0x124>)
 800249c:	f7ff fe94 	bl	80021c8 <myprintf>
                    parse_gcode(line);
 80024a0:	f107 0308 	add.w	r3, r7, #8
 80024a4:	4618      	mov	r0, r3
 80024a6:	f7ff ff35 	bl	8002314 <parse_gcode>
                    line_index = 0;
 80024aa:	2300      	movs	r3, #0
 80024ac:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
                if (line_index > 0) {
 80024b0:	e016      	b.n	80024e0 <process_raw_gcode+0xac>
                }
            } else {
                if (line_index < LINE_BUFFER_SIZE - 1) {
 80024b2:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80024b6:	2bfe      	cmp	r3, #254	@ 0xfe
 80024b8:	dc0c      	bgt.n	80024d4 <process_raw_gcode+0xa0>
                    line[line_index++] = c;
 80024ba:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80024be:	1c5a      	adds	r2, r3, #1
 80024c0:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
 80024c4:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 80024c8:	f5a2 72c8 	sub.w	r2, r2, #400	@ 0x190
 80024cc:	f897 118f 	ldrb.w	r1, [r7, #399]	@ 0x18f
 80024d0:	54d1      	strb	r1, [r2, r3]
 80024d2:	e005      	b.n	80024e0 <process_raw_gcode+0xac>
                } else {
                    myprintf("Line buffer overflow, skipping line.\r\n");
 80024d4:	4821      	ldr	r0, [pc, #132]	@ (800255c <process_raw_gcode+0x128>)
 80024d6:	f7ff fe77 	bl	80021c8 <myprintf>
                    line_index = 0; // Reset for safety
 80024da:	2300      	movs	r3, #0
 80024dc:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
        for (UINT i = 0; i < bytes_read; i++) {
 80024e0:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80024e4:	3301      	adds	r3, #1
 80024e6:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 80024ea:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80024ee:	f8d7 2190 	ldr.w	r2, [r7, #400]	@ 0x190
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d3b1      	bcc.n	800245a <process_raw_gcode+0x26>
    while (f_read(fil, buffer, sizeof(buffer), &bytes_read) == FR_OK && bytes_read > 0) {
 80024f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80024fa:	f507 7186 	add.w	r1, r7, #268	@ 0x10c
 80024fe:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8002502:	f5a2 70ca 	sub.w	r0, r2, #404	@ 0x194
 8002506:	2280      	movs	r2, #128	@ 0x80
 8002508:	6800      	ldr	r0, [r0, #0]
 800250a:	f00a ffaf 	bl	800d46c <f_read>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d103      	bne.n	800251c <process_raw_gcode+0xe8>
 8002514:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002518:	2b00      	cmp	r3, #0
 800251a:	d19a      	bne.n	8002452 <process_raw_gcode+0x1e>
                }
            }
        }
    }

    if (line_index > 0) {
 800251c:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8002520:	2b00      	cmp	r3, #0
 8002522:	dd13      	ble.n	800254c <process_raw_gcode+0x118>
        line[line_index] = '\0';
 8002524:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002528:	f5a3 72c8 	sub.w	r2, r3, #400	@ 0x190
 800252c:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8002530:	4413      	add	r3, r2
 8002532:	2200      	movs	r2, #0
 8002534:	701a      	strb	r2, [r3, #0]
        myprintf("Line: %s\r\n", line); // Display the line
 8002536:	f107 0308 	add.w	r3, r7, #8
 800253a:	4619      	mov	r1, r3
 800253c:	4806      	ldr	r0, [pc, #24]	@ (8002558 <process_raw_gcode+0x124>)
 800253e:	f7ff fe43 	bl	80021c8 <myprintf>
        parse_gcode(line);
 8002542:	f107 0308 	add.w	r3, r7, #8
 8002546:	4618      	mov	r0, r3
 8002548:	f7ff fee4 	bl	8002314 <parse_gcode>
    }
}
 800254c:	bf00      	nop
 800254e:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	0801131c 	.word	0x0801131c
 800255c:	08011328 	.word	0x08011328

08002560 <sd_card_read_gcode>:

/* Open and process the G-code file */
void sd_card_read_gcode(void) {
 8002560:	b580      	push	{r7, lr}
 8002562:	f5ad 6d8e 	sub.w	sp, sp, #1136	@ 0x470
 8002566:	af00      	add	r7, sp, #0
    myprintf("\r\n~ SD card G-code processing ~\r\n");
 8002568:	482f      	ldr	r0, [pc, #188]	@ (8002628 <sd_card_read_gcode+0xc8>)
 800256a:	f7ff fe2d 	bl	80021c8 <myprintf>

    // List all available files
    myprintf("Listing files on SD card:\r\n");
 800256e:	482f      	ldr	r0, [pc, #188]	@ (800262c <sd_card_read_gcode+0xcc>)
 8002570:	f7ff fe2a 	bl	80021c8 <myprintf>
    sd_card_list_files();
 8002574:	f7ff fe4c 	bl	8002210 <sd_card_list_files>
    // Mount the SD card
    FATFS FatFs;
    FIL fil;
    FRESULT fres;

    myprintf("Mounting SD card...\r\n");
 8002578:	482d      	ldr	r0, [pc, #180]	@ (8002630 <sd_card_read_gcode+0xd0>)
 800257a:	f7ff fe25 	bl	80021c8 <myprintf>
    fres = f_mount(&FatFs, "", 1);
 800257e:	f507 730d 	add.w	r3, r7, #564	@ 0x234
 8002582:	2201      	movs	r2, #1
 8002584:	492b      	ldr	r1, [pc, #172]	@ (8002634 <sd_card_read_gcode+0xd4>)
 8002586:	4618      	mov	r0, r3
 8002588:	f00a fd70 	bl	800d06c <f_mount>
 800258c:	4603      	mov	r3, r0
 800258e:	f887 346f 	strb.w	r3, [r7, #1135]	@ 0x46f
    if (fres != FR_OK) {
 8002592:	f897 346f 	ldrb.w	r3, [r7, #1135]	@ 0x46f
 8002596:	2b00      	cmp	r3, #0
 8002598:	d006      	beq.n	80025a8 <sd_card_read_gcode+0x48>
        myprintf("Failed to mount SD card (Error: %i)\r\n", fres);
 800259a:	f897 346f 	ldrb.w	r3, [r7, #1135]	@ 0x46f
 800259e:	4619      	mov	r1, r3
 80025a0:	4825      	ldr	r0, [pc, #148]	@ (8002638 <sd_card_read_gcode+0xd8>)
 80025a2:	f7ff fe11 	bl	80021c8 <myprintf>
        return;
 80025a6:	e03a      	b.n	800261e <sd_card_read_gcode+0xbe>
    }

    // Open a G-code file
    const char *filename = "yazidstink.gcode";
 80025a8:	4b24      	ldr	r3, [pc, #144]	@ (800263c <sd_card_read_gcode+0xdc>)
 80025aa:	f8c7 3468 	str.w	r3, [r7, #1128]	@ 0x468
    myprintf("Attempting to open file '%s'\r\n", filename);
 80025ae:	f8d7 1468 	ldr.w	r1, [r7, #1128]	@ 0x468
 80025b2:	4823      	ldr	r0, [pc, #140]	@ (8002640 <sd_card_read_gcode+0xe0>)
 80025b4:	f7ff fe08 	bl	80021c8 <myprintf>

    fres = f_open(&fil, filename, FA_READ);
 80025b8:	1d3b      	adds	r3, r7, #4
 80025ba:	2201      	movs	r2, #1
 80025bc:	f8d7 1468 	ldr.w	r1, [r7, #1128]	@ 0x468
 80025c0:	4618      	mov	r0, r3
 80025c2:	f00a fd99 	bl	800d0f8 <f_open>
 80025c6:	4603      	mov	r3, r0
 80025c8:	f887 346f 	strb.w	r3, [r7, #1135]	@ 0x46f
    if (fres != FR_OK) {
 80025cc:	f897 346f 	ldrb.w	r3, [r7, #1135]	@ 0x46f
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d00d      	beq.n	80025f0 <sd_card_read_gcode+0x90>
        myprintf("Failed to open file '%s' (Error: %i)\r\n", filename, fres);
 80025d4:	f897 346f 	ldrb.w	r3, [r7, #1135]	@ 0x46f
 80025d8:	461a      	mov	r2, r3
 80025da:	f8d7 1468 	ldr.w	r1, [r7, #1128]	@ 0x468
 80025de:	4819      	ldr	r0, [pc, #100]	@ (8002644 <sd_card_read_gcode+0xe4>)
 80025e0:	f7ff fdf2 	bl	80021c8 <myprintf>
        f_mount(NULL, "", 0);
 80025e4:	2200      	movs	r2, #0
 80025e6:	4913      	ldr	r1, [pc, #76]	@ (8002634 <sd_card_read_gcode+0xd4>)
 80025e8:	2000      	movs	r0, #0
 80025ea:	f00a fd3f 	bl	800d06c <f_mount>
        return;
 80025ee:	e016      	b.n	800261e <sd_card_read_gcode+0xbe>
    }

    // Process the G-code file
    myprintf("Processing '%s'...\r\n", filename);
 80025f0:	f8d7 1468 	ldr.w	r1, [r7, #1128]	@ 0x468
 80025f4:	4814      	ldr	r0, [pc, #80]	@ (8002648 <sd_card_read_gcode+0xe8>)
 80025f6:	f7ff fde7 	bl	80021c8 <myprintf>
    process_raw_gcode(&fil);
 80025fa:	1d3b      	adds	r3, r7, #4
 80025fc:	4618      	mov	r0, r3
 80025fe:	f7ff ff19 	bl	8002434 <process_raw_gcode>

    // Close the file and unmount the SD card
    f_close(&fil);
 8002602:	1d3b      	adds	r3, r7, #4
 8002604:	4618      	mov	r0, r3
 8002606:	f00b f8ee 	bl	800d7e6 <f_close>
    f_mount(NULL, "", 0);
 800260a:	2200      	movs	r2, #0
 800260c:	4909      	ldr	r1, [pc, #36]	@ (8002634 <sd_card_read_gcode+0xd4>)
 800260e:	2000      	movs	r0, #0
 8002610:	f00a fd2c 	bl	800d06c <f_mount>

    myprintf("File '%s' processing complete and SD card unmounted.\r\n", filename);
 8002614:	f8d7 1468 	ldr.w	r1, [r7, #1128]	@ 0x468
 8002618:	480c      	ldr	r0, [pc, #48]	@ (800264c <sd_card_read_gcode+0xec>)
 800261a:	f7ff fdd5 	bl	80021c8 <myprintf>
}
 800261e:	f507 678e 	add.w	r7, r7, #1136	@ 0x470
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	08011350 	.word	0x08011350
 800262c:	08011374 	.word	0x08011374
 8002630:	08011390 	.word	0x08011390
 8002634:	08011244 	.word	0x08011244
 8002638:	08011248 	.word	0x08011248
 800263c:	080113a8 	.word	0x080113a8
 8002640:	080113bc 	.word	0x080113bc
 8002644:	080113dc 	.word	0x080113dc
 8002648:	08011404 	.word	0x08011404
 800264c:	0801141c 	.word	0x0801141c

08002650 <HAL_GPIO_EXTI_Callback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	4603      	mov	r3, r0
 8002658:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == USER_Btn_Pin) // Check if the interrupt is for the correct button
 800265a:	88fb      	ldrh	r3, [r7, #6]
 800265c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002660:	d102      	bne.n	8002668 <HAL_GPIO_EXTI_Callback+0x18>
    {
        // Disable further interrupts for the button

        // Reset the motor steps and trigger motion
    	Flag = 1;
 8002662:	4b04      	ldr	r3, [pc, #16]	@ (8002674 <HAL_GPIO_EXTI_Callback+0x24>)
 8002664:	2201      	movs	r2, #1
 8002666:	701a      	strb	r2, [r3, #0]


        // Re-enable the interrupt after the motion is complete (done in a later step)

}
}
 8002668:	bf00      	nop
 800266a:	370c      	adds	r7, #12
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr
 8002674:	20002349 	.word	0x20002349

08002678 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800267c:	f001 f935 	bl	80038ea <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002680:	f000 f886 	bl	8002790 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002684:	f000 fb5e 	bl	8002d44 <MX_GPIO_Init>
  MX_DMA_Init();
 8002688:	f000 fb3e 	bl	8002d08 <MX_DMA_Init>
  MX_USART3_UART_Init();
 800268c:	f000 fade 	bl	8002c4c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8002690:	f000 fb0c 	bl	8002cac <MX_USB_OTG_FS_PCD_Init>
  MX_TIM7_Init();
 8002694:	f000 fa74 	bl	8002b80 <MX_TIM7_Init>
  MX_I2C1_Init();
 8002698:	f000 f8e8 	bl	800286c <MX_I2C1_Init>
  MX_TIM4_Init();
 800269c:	f000 fa1a 	bl	8002ad4 <MX_TIM4_Init>
  MX_TIM2_Init();
 80026a0:	f000 f962 	bl	8002968 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80026a4:	f000 faa2 	bl	8002bec <MX_USART2_UART_Init>
  MX_FATFS_Init();
 80026a8:	f007 fc86 	bl	8009fb8 <MX_FATFS_Init>
  MX_SPI2_Init();
 80026ac:	f000 f91e 	bl	80028ec <MX_SPI2_Init>
  MX_TIM3_Init();
 80026b0:	f000 f9b4 	bl	8002a1c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  initializeMotors();
 80026b4:	f7ff faec 	bl	8001c90 <initializeMotors>
//  initializeSystem();
//   ENC_Init(&henc1);
   //HAL_TIM_Encoder_Start_IT(&htim4,TIM_CHANNEL_ALL);

    TMC2209_enable_PDNuart(&motors[0]);
 80026b8:	482d      	ldr	r0, [pc, #180]	@ (8002770 <main+0xf8>)
 80026ba:	f7ff f955 	bl	8001968 <TMC2209_enable_PDNuart>

    //TMC2209_read_ifcnt(&motors[0]);
    //configureGCONF(&motors[0]);
    TMC2209_SetSpreadCycle(&motors[0], 1);
 80026be:	2101      	movs	r1, #1
 80026c0:	482b      	ldr	r0, [pc, #172]	@ (8002770 <main+0xf8>)
 80026c2:	f7ff f8ff 	bl	80018c4 <TMC2209_SetSpreadCycle>
    //TMC2209_read_ifcnt(&motors[0]);
    TMC2209_EnableDriver(&motors[0], 1);
 80026c6:	2101      	movs	r1, #1
 80026c8:	4829      	ldr	r0, [pc, #164]	@ (8002770 <main+0xf8>)
 80026ca:	f7fe fe95 	bl	80013f8 <TMC2209_EnableDriver>
    HAL_Delay(2);
 80026ce:	2002      	movs	r0, #2
 80026d0:	f001 f968 	bl	80039a4 <HAL_Delay>
    //TMC2209_configureSpreadCycle(&motors[0], 5, 2, 10, 13);

   TMC2209_read_ifcnt(&motors[0]);
 80026d4:	4826      	ldr	r0, [pc, #152]	@ (8002770 <main+0xf8>)
 80026d6:	f7ff f959 	bl	800198c <TMC2209_read_ifcnt>
    HAL_Delay(2);
 80026da:	2002      	movs	r0, #2
 80026dc:	f001 f962 	bl	80039a4 <HAL_Delay>
    setMicrosteppingResolution(&motors[0], 16);
 80026e0:	2110      	movs	r1, #16
 80026e2:	4823      	ldr	r0, [pc, #140]	@ (8002770 <main+0xf8>)
 80026e4:	f7ff f97e 	bl	80019e4 <setMicrosteppingResolution>
//    HAL_Delay(2);

    checkMicrosteppingResolution(&motors[0]);
 80026e8:	4821      	ldr	r0, [pc, #132]	@ (8002770 <main+0xf8>)
 80026ea:	f7ff fa45 	bl	8001b78 <checkMicrosteppingResolution>
    HAL_Delay(2);
 80026ee:	2002      	movs	r0, #2
 80026f0:	f001 f958 	bl	80039a4 <HAL_Delay>
  //  TMC2209_SetSpreadCycle(&motors[0], 1);
   // HAL_Delay(2);
   // TMC2209_setStallGuardThreshold(&motors[0], 10);
//    HAL_Delay(2);
    TMC2209_SetDirection(&motors[0], dir);
 80026f4:	4b1f      	ldr	r3, [pc, #124]	@ (8002774 <main+0xfc>)
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	4619      	mov	r1, r3
 80026fa:	481d      	ldr	r0, [pc, #116]	@ (8002770 <main+0xf8>)
 80026fc:	f7fe fe6a 	bl	80013d4 <TMC2209_SetDirection>
    TMC2209_SetSpeed(&motors[0], 16000);
 8002700:	f44f 517a 	mov.w	r1, #16000	@ 0x3e80
 8002704:	481a      	ldr	r0, [pc, #104]	@ (8002770 <main+0xf8>)
 8002706:	f7fe fe89 	bl	800141c <TMC2209_SetSpeed>
    //TMC2209_Start(&motors[0]);

  //  testIHOLDIRUN(&motors[0], 31, 16, 8);
  //  HAL_Delay(2);

   spiPre = SD_SPI_HANDLE.Instance->CR1;
 800270a:	4b1b      	ldr	r3, [pc, #108]	@ (8002778 <main+0x100>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a1a      	ldr	r2, [pc, #104]	@ (800277c <main+0x104>)
 8002712:	6013      	str	r3, [r2, #0]

   sd_card_read_gcode();
 8002714:	f7ff ff24 	bl	8002560 <sd_card_read_gcode>
   spiPre = SD_SPI_HANDLE.Instance->CR1;
 8002718:	4b17      	ldr	r3, [pc, #92]	@ (8002778 <main+0x100>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a17      	ldr	r2, [pc, #92]	@ (800277c <main+0x104>)
 8002720:	6013      	str	r3, [r2, #0]

   LCD_I2C_Clear(&hlcd3);
 8002722:	4817      	ldr	r0, [pc, #92]	@ (8002780 <main+0x108>)
 8002724:	f7fe fd68 	bl	80011f8 <LCD_I2C_Clear>
   LCD_I2C_Init(&hlcd3);
 8002728:	4815      	ldr	r0, [pc, #84]	@ (8002780 <main+0x108>)
 800272a:	f7fe fce7 	bl	80010fc <LCD_I2C_Init>
   LCD_I2C_SetCursor(&hlcd3, 3, 3);
 800272e:	2203      	movs	r2, #3
 8002730:	2103      	movs	r1, #3
 8002732:	4813      	ldr	r0, [pc, #76]	@ (8002780 <main+0x108>)
 8002734:	f7fe fd46 	bl	80011c4 <LCD_I2C_SetCursor>
   LCD_I2C_DisplaySequentialGlossyText(&hlcd3,1);
 8002738:	2101      	movs	r1, #1
 800273a:	4811      	ldr	r0, [pc, #68]	@ (8002780 <main+0x108>)
 800273c:	f7fe fd8e 	bl	800125c <LCD_I2C_DisplaySequentialGlossyText>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1){

      if (Flag) // Adjust based on button state
 8002740:	4b10      	ldr	r3, [pc, #64]	@ (8002784 <main+0x10c>)
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	b2db      	uxtb	r3, r3
 8002746:	2b00      	cmp	r3, #0
 8002748:	d008      	beq.n	800275c <main+0xe4>
      {
    	         HAL_Delay(200);
 800274a:	20c8      	movs	r0, #200	@ 0xc8
 800274c:	f001 f92a 	bl	80039a4 <HAL_Delay>

    	         MotorsHoming(&motors);
 8002750:	4807      	ldr	r0, [pc, #28]	@ (8002770 <main+0xf8>)
 8002752:	f7ff fa79 	bl	8001c48 <MotorsHoming>

    	  	  	 Flag = 0;
 8002756:	4b0b      	ldr	r3, [pc, #44]	@ (8002784 <main+0x10c>)
 8002758:	2200      	movs	r2, #0
 800275a:	701a      	strb	r2, [r3, #0]

      }
      es = IsSensorTriggered(EndStop1_GPIO_Port,EndStop1_Pin);
 800275c:	2104      	movs	r1, #4
 800275e:	480a      	ldr	r0, [pc, #40]	@ (8002788 <main+0x110>)
 8002760:	f7ff fd1a 	bl	8002198 <IsSensorTriggered>
 8002764:	4603      	mov	r3, r0
 8002766:	461a      	mov	r2, r3
 8002768:	4b08      	ldr	r3, [pc, #32]	@ (800278c <main+0x114>)
 800276a:	701a      	strb	r2, [r3, #0]
      if (Flag) // Adjust based on button state
 800276c:	e7e8      	b.n	8002740 <main+0xc8>
 800276e:	bf00      	nop
 8002770:	20000244 	.word	0x20000244
 8002774:	20000014 	.word	0x20000014
 8002778:	20001b64 	.word	0x20001b64
 800277c:	2000234c 	.word	0x2000234c
 8002780:	20000000 	.word	0x20000000
 8002784:	20002349 	.word	0x20002349
 8002788:	40021000 	.word	0x40021000
 800278c:	20002348 	.word	0x20002348

08002790 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b094      	sub	sp, #80	@ 0x50
 8002794:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002796:	f107 0320 	add.w	r3, r7, #32
 800279a:	2230      	movs	r2, #48	@ 0x30
 800279c:	2100      	movs	r1, #0
 800279e:	4618      	mov	r0, r3
 80027a0:	f00c fa08 	bl	800ebb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80027a4:	f107 030c 	add.w	r3, r7, #12
 80027a8:	2200      	movs	r2, #0
 80027aa:	601a      	str	r2, [r3, #0]
 80027ac:	605a      	str	r2, [r3, #4]
 80027ae:	609a      	str	r2, [r3, #8]
 80027b0:	60da      	str	r2, [r3, #12]
 80027b2:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80027b4:	f002 fdcc 	bl	8005350 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80027b8:	4b2a      	ldr	r3, [pc, #168]	@ (8002864 <SystemClock_Config+0xd4>)
 80027ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027bc:	4a29      	ldr	r2, [pc, #164]	@ (8002864 <SystemClock_Config+0xd4>)
 80027be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80027c4:	4b27      	ldr	r3, [pc, #156]	@ (8002864 <SystemClock_Config+0xd4>)
 80027c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027cc:	60bb      	str	r3, [r7, #8]
 80027ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80027d0:	4b25      	ldr	r3, [pc, #148]	@ (8002868 <SystemClock_Config+0xd8>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a24      	ldr	r2, [pc, #144]	@ (8002868 <SystemClock_Config+0xd8>)
 80027d6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80027da:	6013      	str	r3, [r2, #0]
 80027dc:	4b22      	ldr	r3, [pc, #136]	@ (8002868 <SystemClock_Config+0xd8>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80027e4:	607b      	str	r3, [r7, #4]
 80027e6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80027e8:	2301      	movs	r3, #1
 80027ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80027ec:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80027f0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80027f2:	2302      	movs	r3, #2
 80027f4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80027f6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80027fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80027fc:	2304      	movs	r3, #4
 80027fe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8002800:	23d8      	movs	r3, #216	@ 0xd8
 8002802:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002804:	2302      	movs	r3, #2
 8002806:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8002808:	2309      	movs	r3, #9
 800280a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800280c:	f107 0320 	add.w	r3, r7, #32
 8002810:	4618      	mov	r0, r3
 8002812:	f002 fdfd 	bl	8005410 <HAL_RCC_OscConfig>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d001      	beq.n	8002820 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800281c:	f000 fbc2 	bl	8002fa4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002820:	f002 fda6 	bl	8005370 <HAL_PWREx_EnableOverDrive>
 8002824:	4603      	mov	r3, r0
 8002826:	2b00      	cmp	r3, #0
 8002828:	d001      	beq.n	800282e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800282a:	f000 fbbb 	bl	8002fa4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800282e:	230f      	movs	r3, #15
 8002830:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002832:	2302      	movs	r3, #2
 8002834:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002836:	2300      	movs	r3, #0
 8002838:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800283a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800283e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002840:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002844:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002846:	f107 030c 	add.w	r3, r7, #12
 800284a:	2107      	movs	r1, #7
 800284c:	4618      	mov	r0, r3
 800284e:	f003 f883 	bl	8005958 <HAL_RCC_ClockConfig>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d001      	beq.n	800285c <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8002858:	f000 fba4 	bl	8002fa4 <Error_Handler>
  }
}
 800285c:	bf00      	nop
 800285e:	3750      	adds	r7, #80	@ 0x50
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}
 8002864:	40023800 	.word	0x40023800
 8002868:	40007000 	.word	0x40007000

0800286c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002870:	4b1b      	ldr	r3, [pc, #108]	@ (80028e0 <MX_I2C1_Init+0x74>)
 8002872:	4a1c      	ldr	r2, [pc, #112]	@ (80028e4 <MX_I2C1_Init+0x78>)
 8002874:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x6000030D;
 8002876:	4b1a      	ldr	r3, [pc, #104]	@ (80028e0 <MX_I2C1_Init+0x74>)
 8002878:	4a1b      	ldr	r2, [pc, #108]	@ (80028e8 <MX_I2C1_Init+0x7c>)
 800287a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800287c:	4b18      	ldr	r3, [pc, #96]	@ (80028e0 <MX_I2C1_Init+0x74>)
 800287e:	2200      	movs	r2, #0
 8002880:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002882:	4b17      	ldr	r3, [pc, #92]	@ (80028e0 <MX_I2C1_Init+0x74>)
 8002884:	2201      	movs	r2, #1
 8002886:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002888:	4b15      	ldr	r3, [pc, #84]	@ (80028e0 <MX_I2C1_Init+0x74>)
 800288a:	2200      	movs	r2, #0
 800288c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800288e:	4b14      	ldr	r3, [pc, #80]	@ (80028e0 <MX_I2C1_Init+0x74>)
 8002890:	2200      	movs	r2, #0
 8002892:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002894:	4b12      	ldr	r3, [pc, #72]	@ (80028e0 <MX_I2C1_Init+0x74>)
 8002896:	2200      	movs	r2, #0
 8002898:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800289a:	4b11      	ldr	r3, [pc, #68]	@ (80028e0 <MX_I2C1_Init+0x74>)
 800289c:	2200      	movs	r2, #0
 800289e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80028a0:	4b0f      	ldr	r3, [pc, #60]	@ (80028e0 <MX_I2C1_Init+0x74>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80028a6:	480e      	ldr	r0, [pc, #56]	@ (80028e0 <MX_I2C1_Init+0x74>)
 80028a8:	f001 ffb2 	bl	8004810 <HAL_I2C_Init>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80028b2:	f000 fb77 	bl	8002fa4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80028b6:	2100      	movs	r1, #0
 80028b8:	4809      	ldr	r0, [pc, #36]	@ (80028e0 <MX_I2C1_Init+0x74>)
 80028ba:	f002 fb77 	bl	8004fac <HAL_I2CEx_ConfigAnalogFilter>
 80028be:	4603      	mov	r3, r0
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d001      	beq.n	80028c8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80028c4:	f000 fb6e 	bl	8002fa4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80028c8:	2100      	movs	r1, #0
 80028ca:	4805      	ldr	r0, [pc, #20]	@ (80028e0 <MX_I2C1_Init+0x74>)
 80028cc:	f002 fbb9 	bl	8005042 <HAL_I2CEx_ConfigDigitalFilter>
 80028d0:	4603      	mov	r3, r0
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d001      	beq.n	80028da <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80028d6:	f000 fb65 	bl	8002fa4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80028da:	bf00      	nop
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	20001b10 	.word	0x20001b10
 80028e4:	40005400 	.word	0x40005400
 80028e8:	6000030d 	.word	0x6000030d

080028ec <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80028f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002960 <MX_SPI2_Init+0x74>)
 80028f2:	4a1c      	ldr	r2, [pc, #112]	@ (8002964 <MX_SPI2_Init+0x78>)
 80028f4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80028f6:	4b1a      	ldr	r3, [pc, #104]	@ (8002960 <MX_SPI2_Init+0x74>)
 80028f8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80028fc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80028fe:	4b18      	ldr	r3, [pc, #96]	@ (8002960 <MX_SPI2_Init+0x74>)
 8002900:	2200      	movs	r2, #0
 8002902:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002904:	4b16      	ldr	r3, [pc, #88]	@ (8002960 <MX_SPI2_Init+0x74>)
 8002906:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800290a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800290c:	4b14      	ldr	r3, [pc, #80]	@ (8002960 <MX_SPI2_Init+0x74>)
 800290e:	2200      	movs	r2, #0
 8002910:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002912:	4b13      	ldr	r3, [pc, #76]	@ (8002960 <MX_SPI2_Init+0x74>)
 8002914:	2200      	movs	r2, #0
 8002916:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002918:	4b11      	ldr	r3, [pc, #68]	@ (8002960 <MX_SPI2_Init+0x74>)
 800291a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800291e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002920:	4b0f      	ldr	r3, [pc, #60]	@ (8002960 <MX_SPI2_Init+0x74>)
 8002922:	2238      	movs	r2, #56	@ 0x38
 8002924:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002926:	4b0e      	ldr	r3, [pc, #56]	@ (8002960 <MX_SPI2_Init+0x74>)
 8002928:	2200      	movs	r2, #0
 800292a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800292c:	4b0c      	ldr	r3, [pc, #48]	@ (8002960 <MX_SPI2_Init+0x74>)
 800292e:	2200      	movs	r2, #0
 8002930:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002932:	4b0b      	ldr	r3, [pc, #44]	@ (8002960 <MX_SPI2_Init+0x74>)
 8002934:	2200      	movs	r2, #0
 8002936:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002938:	4b09      	ldr	r3, [pc, #36]	@ (8002960 <MX_SPI2_Init+0x74>)
 800293a:	2207      	movs	r2, #7
 800293c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800293e:	4b08      	ldr	r3, [pc, #32]	@ (8002960 <MX_SPI2_Init+0x74>)
 8002940:	2200      	movs	r2, #0
 8002942:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002944:	4b06      	ldr	r3, [pc, #24]	@ (8002960 <MX_SPI2_Init+0x74>)
 8002946:	2208      	movs	r2, #8
 8002948:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800294a:	4805      	ldr	r0, [pc, #20]	@ (8002960 <MX_SPI2_Init+0x74>)
 800294c:	f003 fe1a 	bl	8006584 <HAL_SPI_Init>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d001      	beq.n	800295a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002956:	f000 fb25 	bl	8002fa4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800295a:	bf00      	nop
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	20001b64 	.word	0x20001b64
 8002964:	40003800 	.word	0x40003800

08002968 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b08a      	sub	sp, #40	@ 0x28
 800296c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800296e:	f107 031c 	add.w	r3, r7, #28
 8002972:	2200      	movs	r2, #0
 8002974:	601a      	str	r2, [r3, #0]
 8002976:	605a      	str	r2, [r3, #4]
 8002978:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800297a:	463b      	mov	r3, r7
 800297c:	2200      	movs	r2, #0
 800297e:	601a      	str	r2, [r3, #0]
 8002980:	605a      	str	r2, [r3, #4]
 8002982:	609a      	str	r2, [r3, #8]
 8002984:	60da      	str	r2, [r3, #12]
 8002986:	611a      	str	r2, [r3, #16]
 8002988:	615a      	str	r2, [r3, #20]
 800298a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800298c:	4b22      	ldr	r3, [pc, #136]	@ (8002a18 <MX_TIM2_Init+0xb0>)
 800298e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002992:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 215;
 8002994:	4b20      	ldr	r3, [pc, #128]	@ (8002a18 <MX_TIM2_Init+0xb0>)
 8002996:	22d7      	movs	r2, #215	@ 0xd7
 8002998:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800299a:	4b1f      	ldr	r3, [pc, #124]	@ (8002a18 <MX_TIM2_Init+0xb0>)
 800299c:	2200      	movs	r2, #0
 800299e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 80029a0:	4b1d      	ldr	r3, [pc, #116]	@ (8002a18 <MX_TIM2_Init+0xb0>)
 80029a2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80029a6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002a18 <MX_TIM2_Init+0xb0>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029ae:	4b1a      	ldr	r3, [pc, #104]	@ (8002a18 <MX_TIM2_Init+0xb0>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80029b4:	4818      	ldr	r0, [pc, #96]	@ (8002a18 <MX_TIM2_Init+0xb0>)
 80029b6:	f004 fc9e 	bl	80072f6 <HAL_TIM_PWM_Init>
 80029ba:	4603      	mov	r3, r0
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d001      	beq.n	80029c4 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80029c0:	f000 faf0 	bl	8002fa4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029c4:	2300      	movs	r3, #0
 80029c6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029c8:	2300      	movs	r3, #0
 80029ca:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80029cc:	f107 031c 	add.w	r3, r7, #28
 80029d0:	4619      	mov	r1, r3
 80029d2:	4811      	ldr	r0, [pc, #68]	@ (8002a18 <MX_TIM2_Init+0xb0>)
 80029d4:	f005 fd16 	bl	8008404 <HAL_TIMEx_MasterConfigSynchronization>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d001      	beq.n	80029e2 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80029de:	f000 fae1 	bl	8002fa4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029e2:	2360      	movs	r3, #96	@ 0x60
 80029e4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 80029e6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80029ea:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029ec:	2300      	movs	r3, #0
 80029ee:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80029f0:	2300      	movs	r3, #0
 80029f2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80029f4:	463b      	mov	r3, r7
 80029f6:	2208      	movs	r2, #8
 80029f8:	4619      	mov	r1, r3
 80029fa:	4807      	ldr	r0, [pc, #28]	@ (8002a18 <MX_TIM2_Init+0xb0>)
 80029fc:	f005 f896 	bl	8007b2c <HAL_TIM_PWM_ConfigChannel>
 8002a00:	4603      	mov	r3, r0
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d001      	beq.n	8002a0a <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8002a06:	f000 facd 	bl	8002fa4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002a0a:	4803      	ldr	r0, [pc, #12]	@ (8002a18 <MX_TIM2_Init+0xb0>)
 8002a0c:	f000 fc5a 	bl	80032c4 <HAL_TIM_MspPostInit>

}
 8002a10:	bf00      	nop
 8002a12:	3728      	adds	r7, #40	@ 0x28
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	20001bc8 	.word	0x20001bc8

08002a1c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b08a      	sub	sp, #40	@ 0x28
 8002a20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a22:	f107 031c 	add.w	r3, r7, #28
 8002a26:	2200      	movs	r2, #0
 8002a28:	601a      	str	r2, [r3, #0]
 8002a2a:	605a      	str	r2, [r3, #4]
 8002a2c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a2e:	463b      	mov	r3, r7
 8002a30:	2200      	movs	r2, #0
 8002a32:	601a      	str	r2, [r3, #0]
 8002a34:	605a      	str	r2, [r3, #4]
 8002a36:	609a      	str	r2, [r3, #8]
 8002a38:	60da      	str	r2, [r3, #12]
 8002a3a:	611a      	str	r2, [r3, #16]
 8002a3c:	615a      	str	r2, [r3, #20]
 8002a3e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002a40:	4b22      	ldr	r3, [pc, #136]	@ (8002acc <MX_TIM3_Init+0xb0>)
 8002a42:	4a23      	ldr	r2, [pc, #140]	@ (8002ad0 <MX_TIM3_Init+0xb4>)
 8002a44:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 215;
 8002a46:	4b21      	ldr	r3, [pc, #132]	@ (8002acc <MX_TIM3_Init+0xb0>)
 8002a48:	22d7      	movs	r2, #215	@ 0xd7
 8002a4a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a4c:	4b1f      	ldr	r3, [pc, #124]	@ (8002acc <MX_TIM3_Init+0xb0>)
 8002a4e:	2200      	movs	r2, #0
 8002a50:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8002a52:	4b1e      	ldr	r3, [pc, #120]	@ (8002acc <MX_TIM3_Init+0xb0>)
 8002a54:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002a58:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a5a:	4b1c      	ldr	r3, [pc, #112]	@ (8002acc <MX_TIM3_Init+0xb0>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a60:	4b1a      	ldr	r3, [pc, #104]	@ (8002acc <MX_TIM3_Init+0xb0>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002a66:	4819      	ldr	r0, [pc, #100]	@ (8002acc <MX_TIM3_Init+0xb0>)
 8002a68:	f004 fc45 	bl	80072f6 <HAL_TIM_PWM_Init>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d001      	beq.n	8002a76 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8002a72:	f000 fa97 	bl	8002fa4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a76:	2300      	movs	r3, #0
 8002a78:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002a7e:	f107 031c 	add.w	r3, r7, #28
 8002a82:	4619      	mov	r1, r3
 8002a84:	4811      	ldr	r0, [pc, #68]	@ (8002acc <MX_TIM3_Init+0xb0>)
 8002a86:	f005 fcbd 	bl	8008404 <HAL_TIMEx_MasterConfigSynchronization>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8002a90:	f000 fa88 	bl	8002fa4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a94:	2360      	movs	r3, #96	@ 0x60
 8002a96:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 8002a98:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002a9c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002aa6:	463b      	mov	r3, r7
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	4619      	mov	r1, r3
 8002aac:	4807      	ldr	r0, [pc, #28]	@ (8002acc <MX_TIM3_Init+0xb0>)
 8002aae:	f005 f83d 	bl	8007b2c <HAL_TIM_PWM_ConfigChannel>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d001      	beq.n	8002abc <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 8002ab8:	f000 fa74 	bl	8002fa4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002abc:	4803      	ldr	r0, [pc, #12]	@ (8002acc <MX_TIM3_Init+0xb0>)
 8002abe:	f000 fc01 	bl	80032c4 <HAL_TIM_MspPostInit>

}
 8002ac2:	bf00      	nop
 8002ac4:	3728      	adds	r7, #40	@ 0x28
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	20001c14 	.word	0x20001c14
 8002ad0:	40000400 	.word	0x40000400

08002ad4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b08c      	sub	sp, #48	@ 0x30
 8002ad8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002ada:	f107 030c 	add.w	r3, r7, #12
 8002ade:	2224      	movs	r2, #36	@ 0x24
 8002ae0:	2100      	movs	r1, #0
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f00c f866 	bl	800ebb4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ae8:	463b      	mov	r3, r7
 8002aea:	2200      	movs	r2, #0
 8002aec:	601a      	str	r2, [r3, #0]
 8002aee:	605a      	str	r2, [r3, #4]
 8002af0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002af2:	4b21      	ldr	r3, [pc, #132]	@ (8002b78 <MX_TIM4_Init+0xa4>)
 8002af4:	4a21      	ldr	r2, [pc, #132]	@ (8002b7c <MX_TIM4_Init+0xa8>)
 8002af6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002af8:	4b1f      	ldr	r3, [pc, #124]	@ (8002b78 <MX_TIM4_Init+0xa4>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002afe:	4b1e      	ldr	r3, [pc, #120]	@ (8002b78 <MX_TIM4_Init+0xa4>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 400;
 8002b04:	4b1c      	ldr	r3, [pc, #112]	@ (8002b78 <MX_TIM4_Init+0xa4>)
 8002b06:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8002b0a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b0c:	4b1a      	ldr	r3, [pc, #104]	@ (8002b78 <MX_TIM4_Init+0xa4>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b12:	4b19      	ldr	r3, [pc, #100]	@ (8002b78 <MX_TIM4_Init+0xa4>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002b20:	2301      	movs	r3, #1
 8002b22:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002b24:	2300      	movs	r3, #0
 8002b26:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8002b28:	230f      	movs	r3, #15
 8002b2a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002b30:	2301      	movs	r3, #1
 8002b32:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002b34:	2300      	movs	r3, #0
 8002b36:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 8002b38:	230f      	movs	r3, #15
 8002b3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002b3c:	f107 030c 	add.w	r3, r7, #12
 8002b40:	4619      	mov	r1, r3
 8002b42:	480d      	ldr	r0, [pc, #52]	@ (8002b78 <MX_TIM4_Init+0xa4>)
 8002b44:	f004 fe44 	bl	80077d0 <HAL_TIM_Encoder_Init>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d001      	beq.n	8002b52 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8002b4e:	f000 fa29 	bl	8002fa4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b52:	2300      	movs	r3, #0
 8002b54:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b56:	2300      	movs	r3, #0
 8002b58:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002b5a:	463b      	mov	r3, r7
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	4806      	ldr	r0, [pc, #24]	@ (8002b78 <MX_TIM4_Init+0xa4>)
 8002b60:	f005 fc50 	bl	8008404 <HAL_TIMEx_MasterConfigSynchronization>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d001      	beq.n	8002b6e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8002b6a:	f000 fa1b 	bl	8002fa4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002b6e:	bf00      	nop
 8002b70:	3730      	adds	r7, #48	@ 0x30
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	20001c60 	.word	0x20001c60
 8002b7c:	40000800 	.word	0x40000800

08002b80 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b084      	sub	sp, #16
 8002b84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b86:	1d3b      	adds	r3, r7, #4
 8002b88:	2200      	movs	r2, #0
 8002b8a:	601a      	str	r2, [r3, #0]
 8002b8c:	605a      	str	r2, [r3, #4]
 8002b8e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002b90:	4b14      	ldr	r3, [pc, #80]	@ (8002be4 <MX_TIM7_Init+0x64>)
 8002b92:	4a15      	ldr	r2, [pc, #84]	@ (8002be8 <MX_TIM7_Init+0x68>)
 8002b94:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 215;
 8002b96:	4b13      	ldr	r3, [pc, #76]	@ (8002be4 <MX_TIM7_Init+0x64>)
 8002b98:	22d7      	movs	r2, #215	@ 0xd7
 8002b9a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b9c:	4b11      	ldr	r3, [pc, #68]	@ (8002be4 <MX_TIM7_Init+0x64>)
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8002ba2:	4b10      	ldr	r3, [pc, #64]	@ (8002be4 <MX_TIM7_Init+0x64>)
 8002ba4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002ba8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002baa:	4b0e      	ldr	r3, [pc, #56]	@ (8002be4 <MX_TIM7_Init+0x64>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002bb0:	480c      	ldr	r0, [pc, #48]	@ (8002be4 <MX_TIM7_Init+0x64>)
 8002bb2:	f004 fab1 	bl	8007118 <HAL_TIM_Base_Init>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d001      	beq.n	8002bc0 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8002bbc:	f000 f9f2 	bl	8002fa4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002bc8:	1d3b      	adds	r3, r7, #4
 8002bca:	4619      	mov	r1, r3
 8002bcc:	4805      	ldr	r0, [pc, #20]	@ (8002be4 <MX_TIM7_Init+0x64>)
 8002bce:	f005 fc19 	bl	8008404 <HAL_TIMEx_MasterConfigSynchronization>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d001      	beq.n	8002bdc <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002bd8:	f000 f9e4 	bl	8002fa4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002bdc:	bf00      	nop
 8002bde:	3710      	adds	r7, #16
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	20001cac 	.word	0x20001cac
 8002be8:	40001400 	.word	0x40001400

08002bec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002bf0:	4b14      	ldr	r3, [pc, #80]	@ (8002c44 <MX_USART2_UART_Init+0x58>)
 8002bf2:	4a15      	ldr	r2, [pc, #84]	@ (8002c48 <MX_USART2_UART_Init+0x5c>)
 8002bf4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002bf6:	4b13      	ldr	r3, [pc, #76]	@ (8002c44 <MX_USART2_UART_Init+0x58>)
 8002bf8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002bfc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002bfe:	4b11      	ldr	r3, [pc, #68]	@ (8002c44 <MX_USART2_UART_Init+0x58>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002c04:	4b0f      	ldr	r3, [pc, #60]	@ (8002c44 <MX_USART2_UART_Init+0x58>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002c0a:	4b0e      	ldr	r3, [pc, #56]	@ (8002c44 <MX_USART2_UART_Init+0x58>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002c10:	4b0c      	ldr	r3, [pc, #48]	@ (8002c44 <MX_USART2_UART_Init+0x58>)
 8002c12:	220c      	movs	r2, #12
 8002c14:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c16:	4b0b      	ldr	r3, [pc, #44]	@ (8002c44 <MX_USART2_UART_Init+0x58>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c1c:	4b09      	ldr	r3, [pc, #36]	@ (8002c44 <MX_USART2_UART_Init+0x58>)
 8002c1e:	2200      	movs	r2, #0
 8002c20:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c22:	4b08      	ldr	r3, [pc, #32]	@ (8002c44 <MX_USART2_UART_Init+0x58>)
 8002c24:	2200      	movs	r2, #0
 8002c26:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c28:	4b06      	ldr	r3, [pc, #24]	@ (8002c44 <MX_USART2_UART_Init+0x58>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002c2e:	4805      	ldr	r0, [pc, #20]	@ (8002c44 <MX_USART2_UART_Init+0x58>)
 8002c30:	f005 fc94 	bl	800855c <HAL_UART_Init>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d001      	beq.n	8002c3e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002c3a:	f000 f9b3 	bl	8002fa4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002c3e:	bf00      	nop
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	20001cf8 	.word	0x20001cf8
 8002c48:	40004400 	.word	0x40004400

08002c4c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002c50:	4b14      	ldr	r3, [pc, #80]	@ (8002ca4 <MX_USART3_UART_Init+0x58>)
 8002c52:	4a15      	ldr	r2, [pc, #84]	@ (8002ca8 <MX_USART3_UART_Init+0x5c>)
 8002c54:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002c56:	4b13      	ldr	r3, [pc, #76]	@ (8002ca4 <MX_USART3_UART_Init+0x58>)
 8002c58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002c5c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002c5e:	4b11      	ldr	r3, [pc, #68]	@ (8002ca4 <MX_USART3_UART_Init+0x58>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002c64:	4b0f      	ldr	r3, [pc, #60]	@ (8002ca4 <MX_USART3_UART_Init+0x58>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002c6a:	4b0e      	ldr	r3, [pc, #56]	@ (8002ca4 <MX_USART3_UART_Init+0x58>)
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002c70:	4b0c      	ldr	r3, [pc, #48]	@ (8002ca4 <MX_USART3_UART_Init+0x58>)
 8002c72:	220c      	movs	r2, #12
 8002c74:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c76:	4b0b      	ldr	r3, [pc, #44]	@ (8002ca4 <MX_USART3_UART_Init+0x58>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c7c:	4b09      	ldr	r3, [pc, #36]	@ (8002ca4 <MX_USART3_UART_Init+0x58>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c82:	4b08      	ldr	r3, [pc, #32]	@ (8002ca4 <MX_USART3_UART_Init+0x58>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c88:	4b06      	ldr	r3, [pc, #24]	@ (8002ca4 <MX_USART3_UART_Init+0x58>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002c8e:	4805      	ldr	r0, [pc, #20]	@ (8002ca4 <MX_USART3_UART_Init+0x58>)
 8002c90:	f005 fc64 	bl	800855c <HAL_UART_Init>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d001      	beq.n	8002c9e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002c9a:	f000 f983 	bl	8002fa4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002c9e:	bf00      	nop
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	20001d80 	.word	0x20001d80
 8002ca8:	40004800 	.word	0x40004800

08002cac <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002cb0:	4b14      	ldr	r3, [pc, #80]	@ (8002d04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002cb2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002cb6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8002cb8:	4b12      	ldr	r3, [pc, #72]	@ (8002d04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002cba:	2206      	movs	r2, #6
 8002cbc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002cbe:	4b11      	ldr	r3, [pc, #68]	@ (8002d04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002cc0:	2202      	movs	r2, #2
 8002cc2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002cc4:	4b0f      	ldr	r3, [pc, #60]	@ (8002d04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002cca:	4b0e      	ldr	r3, [pc, #56]	@ (8002d04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002ccc:	2202      	movs	r2, #2
 8002cce:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8002d04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002cd6:	4b0b      	ldr	r3, [pc, #44]	@ (8002d04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002cdc:	4b09      	ldr	r3, [pc, #36]	@ (8002d04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002ce2:	4b08      	ldr	r3, [pc, #32]	@ (8002d04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002ce8:	4b06      	ldr	r3, [pc, #24]	@ (8002d04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8002cee:	4805      	ldr	r0, [pc, #20]	@ (8002d04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002cf0:	f002 f9f3 	bl	80050da <HAL_PCD_Init>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d001      	beq.n	8002cfe <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8002cfa:	f000 f953 	bl	8002fa4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002cfe:	bf00      	nop
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	20001e68 	.word	0x20001e68

08002d08 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b082      	sub	sp, #8
 8002d0c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002d0e:	4b0c      	ldr	r3, [pc, #48]	@ (8002d40 <MX_DMA_Init+0x38>)
 8002d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d12:	4a0b      	ldr	r2, [pc, #44]	@ (8002d40 <MX_DMA_Init+0x38>)
 8002d14:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002d18:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d1a:	4b09      	ldr	r3, [pc, #36]	@ (8002d40 <MX_DMA_Init+0x38>)
 8002d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d1e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d22:	607b      	str	r3, [r7, #4]
 8002d24:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002d26:	2200      	movs	r2, #0
 8002d28:	2100      	movs	r1, #0
 8002d2a:	2010      	movs	r0, #16
 8002d2c:	f000 ff39 	bl	8003ba2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002d30:	2010      	movs	r0, #16
 8002d32:	f000 ff52 	bl	8003bda <HAL_NVIC_EnableIRQ>

}
 8002d36:	bf00      	nop
 8002d38:	3708      	adds	r7, #8
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	40023800 	.word	0x40023800

08002d44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b08e      	sub	sp, #56	@ 0x38
 8002d48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d4e:	2200      	movs	r2, #0
 8002d50:	601a      	str	r2, [r3, #0]
 8002d52:	605a      	str	r2, [r3, #4]
 8002d54:	609a      	str	r2, [r3, #8]
 8002d56:	60da      	str	r2, [r3, #12]
 8002d58:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d5a:	4b8a      	ldr	r3, [pc, #552]	@ (8002f84 <MX_GPIO_Init+0x240>)
 8002d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d5e:	4a89      	ldr	r2, [pc, #548]	@ (8002f84 <MX_GPIO_Init+0x240>)
 8002d60:	f043 0310 	orr.w	r3, r3, #16
 8002d64:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d66:	4b87      	ldr	r3, [pc, #540]	@ (8002f84 <MX_GPIO_Init+0x240>)
 8002d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d6a:	f003 0310 	and.w	r3, r3, #16
 8002d6e:	623b      	str	r3, [r7, #32]
 8002d70:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d72:	4b84      	ldr	r3, [pc, #528]	@ (8002f84 <MX_GPIO_Init+0x240>)
 8002d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d76:	4a83      	ldr	r2, [pc, #524]	@ (8002f84 <MX_GPIO_Init+0x240>)
 8002d78:	f043 0304 	orr.w	r3, r3, #4
 8002d7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d7e:	4b81      	ldr	r3, [pc, #516]	@ (8002f84 <MX_GPIO_Init+0x240>)
 8002d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d82:	f003 0304 	and.w	r3, r3, #4
 8002d86:	61fb      	str	r3, [r7, #28]
 8002d88:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002d8a:	4b7e      	ldr	r3, [pc, #504]	@ (8002f84 <MX_GPIO_Init+0x240>)
 8002d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d8e:	4a7d      	ldr	r2, [pc, #500]	@ (8002f84 <MX_GPIO_Init+0x240>)
 8002d90:	f043 0320 	orr.w	r3, r3, #32
 8002d94:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d96:	4b7b      	ldr	r3, [pc, #492]	@ (8002f84 <MX_GPIO_Init+0x240>)
 8002d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d9a:	f003 0320 	and.w	r3, r3, #32
 8002d9e:	61bb      	str	r3, [r7, #24]
 8002da0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002da2:	4b78      	ldr	r3, [pc, #480]	@ (8002f84 <MX_GPIO_Init+0x240>)
 8002da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002da6:	4a77      	ldr	r2, [pc, #476]	@ (8002f84 <MX_GPIO_Init+0x240>)
 8002da8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002dac:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dae:	4b75      	ldr	r3, [pc, #468]	@ (8002f84 <MX_GPIO_Init+0x240>)
 8002db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002db2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002db6:	617b      	str	r3, [r7, #20]
 8002db8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dba:	4b72      	ldr	r3, [pc, #456]	@ (8002f84 <MX_GPIO_Init+0x240>)
 8002dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dbe:	4a71      	ldr	r2, [pc, #452]	@ (8002f84 <MX_GPIO_Init+0x240>)
 8002dc0:	f043 0301 	orr.w	r3, r3, #1
 8002dc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dc6:	4b6f      	ldr	r3, [pc, #444]	@ (8002f84 <MX_GPIO_Init+0x240>)
 8002dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dca:	f003 0301 	and.w	r3, r3, #1
 8002dce:	613b      	str	r3, [r7, #16]
 8002dd0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dd2:	4b6c      	ldr	r3, [pc, #432]	@ (8002f84 <MX_GPIO_Init+0x240>)
 8002dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dd6:	4a6b      	ldr	r2, [pc, #428]	@ (8002f84 <MX_GPIO_Init+0x240>)
 8002dd8:	f043 0302 	orr.w	r3, r3, #2
 8002ddc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dde:	4b69      	ldr	r3, [pc, #420]	@ (8002f84 <MX_GPIO_Init+0x240>)
 8002de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002de2:	f003 0302 	and.w	r3, r3, #2
 8002de6:	60fb      	str	r3, [r7, #12]
 8002de8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002dea:	4b66      	ldr	r3, [pc, #408]	@ (8002f84 <MX_GPIO_Init+0x240>)
 8002dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dee:	4a65      	ldr	r2, [pc, #404]	@ (8002f84 <MX_GPIO_Init+0x240>)
 8002df0:	f043 0308 	orr.w	r3, r3, #8
 8002df4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002df6:	4b63      	ldr	r3, [pc, #396]	@ (8002f84 <MX_GPIO_Init+0x240>)
 8002df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dfa:	f003 0308 	and.w	r3, r3, #8
 8002dfe:	60bb      	str	r3, [r7, #8]
 8002e00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002e02:	4b60      	ldr	r3, [pc, #384]	@ (8002f84 <MX_GPIO_Init+0x240>)
 8002e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e06:	4a5f      	ldr	r2, [pc, #380]	@ (8002f84 <MX_GPIO_Init+0x240>)
 8002e08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e0e:	4b5d      	ldr	r3, [pc, #372]	@ (8002f84 <MX_GPIO_Init+0x240>)
 8002e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e16:	607b      	str	r3, [r7, #4]
 8002e18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9, GPIO_PIN_RESET);
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002e20:	4859      	ldr	r0, [pc, #356]	@ (8002f88 <MX_GPIO_Init+0x244>)
 8002e22:	f001 fcc3 	bl	80047ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|LD3_Pin, GPIO_PIN_RESET);
 8002e26:	2200      	movs	r2, #0
 8002e28:	f44f 4190 	mov.w	r1, #18432	@ 0x4800
 8002e2c:	4857      	ldr	r0, [pc, #348]	@ (8002f8c <MX_GPIO_Init+0x248>)
 8002e2e:	f001 fcbd 	bl	80047ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_cs_GPIO_Port, SPI_cs_Pin, GPIO_PIN_SET);
 8002e32:	2201      	movs	r2, #1
 8002e34:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002e38:	4855      	ldr	r0, [pc, #340]	@ (8002f90 <MX_GPIO_Init+0x24c>)
 8002e3a:	f001 fcb7 	bl	80047ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002e3e:	2200      	movs	r2, #0
 8002e40:	2140      	movs	r1, #64	@ 0x40
 8002e42:	4854      	ldr	r0, [pc, #336]	@ (8002f94 <MX_GPIO_Init+0x250>)
 8002e44:	f001 fcb2 	bl	80047ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : EndStop1_Pin */
  GPIO_InitStruct.Pin = EndStop1_Pin;
 8002e48:	2304      	movs	r3, #4
 8002e4a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e50:	2300      	movs	r3, #0
 8002e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(EndStop1_GPIO_Port, &GPIO_InitStruct);
 8002e54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e58:	4619      	mov	r1, r3
 8002e5a:	484f      	ldr	r0, [pc, #316]	@ (8002f98 <MX_GPIO_Init+0x254>)
 8002e5c:	f001 fae2 	bl	8004424 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002e60:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002e64:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002e66:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002e6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002e70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e74:	4619      	mov	r1, r3
 8002e76:	4849      	ldr	r0, [pc, #292]	@ (8002f9c <MX_GPIO_Init+0x258>)
 8002e78:	f001 fad4 	bl	8004424 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002e7c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e80:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e82:	2301      	movs	r3, #1
 8002e84:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e86:	2300      	movs	r3, #0
 8002e88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002e8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e92:	4619      	mov	r1, r3
 8002e94:	483c      	ldr	r0, [pc, #240]	@ (8002f88 <MX_GPIO_Init+0x244>)
 8002e96:	f001 fac5 	bl	8004424 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002e9a:	2308      	movs	r3, #8
 8002e9c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ea6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002eaa:	4619      	mov	r1, r3
 8002eac:	483c      	ldr	r0, [pc, #240]	@ (8002fa0 <MX_GPIO_Init+0x25c>)
 8002eae:	f001 fab9 	bl	8004424 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8002eb2:	2306      	movs	r3, #6
 8002eb4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ebe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ec2:	4619      	mov	r1, r3
 8002ec4:	4831      	ldr	r0, [pc, #196]	@ (8002f8c <MX_GPIO_Init+0x248>)
 8002ec6:	f001 faad 	bl	8004424 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002eca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002ece:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002ed8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002edc:	4619      	mov	r1, r3
 8002ede:	482a      	ldr	r0, [pc, #168]	@ (8002f88 <MX_GPIO_Init+0x244>)
 8002ee0:	f001 faa0 	bl	8004424 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 LD3_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_11|LD3_Pin;
 8002ee4:	f44f 4390 	mov.w	r3, #18432	@ 0x4800
 8002ee8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002eea:	2301      	movs	r3, #1
 8002eec:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ef6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002efa:	4619      	mov	r1, r3
 8002efc:	4823      	ldr	r0, [pc, #140]	@ (8002f8c <MX_GPIO_Init+0x248>)
 8002efe:	f001 fa91 	bl	8004424 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_cs_Pin */
  GPIO_InitStruct.Pin = SPI_cs_Pin;
 8002f02:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002f06:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f10:	2300      	movs	r3, #0
 8002f12:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(SPI_cs_GPIO_Port, &GPIO_InitStruct);
 8002f14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f18:	4619      	mov	r1, r3
 8002f1a:	481d      	ldr	r0, [pc, #116]	@ (8002f90 <MX_GPIO_Init+0x24c>)
 8002f1c:	f001 fa82 	bl	8004424 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8002f20:	2340      	movs	r3, #64	@ 0x40
 8002f22:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f24:	2301      	movs	r3, #1
 8002f26:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002f30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f34:	4619      	mov	r1, r3
 8002f36:	4817      	ldr	r0, [pc, #92]	@ (8002f94 <MX_GPIO_Init+0x250>)
 8002f38:	f001 fa74 	bl	8004424 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002f3c:	2380      	movs	r3, #128	@ 0x80
 8002f3e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f40:	2300      	movs	r3, #0
 8002f42:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f44:	2300      	movs	r3, #0
 8002f46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002f48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f4c:	4619      	mov	r1, r3
 8002f4e:	4811      	ldr	r0, [pc, #68]	@ (8002f94 <MX_GPIO_Init+0x250>)
 8002f50:	f001 fa68 	bl	8004424 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002f54:	2302      	movs	r3, #2
 8002f56:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002f60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f64:	4619      	mov	r1, r3
 8002f66:	480a      	ldr	r0, [pc, #40]	@ (8002f90 <MX_GPIO_Init+0x24c>)
 8002f68:	f001 fa5c 	bl	8004424 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	2100      	movs	r1, #0
 8002f70:	2028      	movs	r0, #40	@ 0x28
 8002f72:	f000 fe16 	bl	8003ba2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002f76:	2028      	movs	r0, #40	@ 0x28
 8002f78:	f000 fe2f 	bl	8003bda <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002f7c:	bf00      	nop
 8002f7e:	3738      	adds	r7, #56	@ 0x38
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	40023800 	.word	0x40023800
 8002f88:	40021400 	.word	0x40021400
 8002f8c:	40020400 	.word	0x40020400
 8002f90:	40020c00 	.word	0x40020c00
 8002f94:	40021800 	.word	0x40021800
 8002f98:	40021000 	.word	0x40021000
 8002f9c:	40020800 	.word	0x40020800
 8002fa0:	40020000 	.word	0x40020000

08002fa4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002fa8:	b672      	cpsid	i
}
 8002faa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002fac:	bf00      	nop
 8002fae:	e7fd      	b.n	8002fac <Error_Handler+0x8>

08002fb0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002fb6:	4b0f      	ldr	r3, [pc, #60]	@ (8002ff4 <HAL_MspInit+0x44>)
 8002fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fba:	4a0e      	ldr	r2, [pc, #56]	@ (8002ff4 <HAL_MspInit+0x44>)
 8002fbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fc2:	4b0c      	ldr	r3, [pc, #48]	@ (8002ff4 <HAL_MspInit+0x44>)
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fca:	607b      	str	r3, [r7, #4]
 8002fcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fce:	4b09      	ldr	r3, [pc, #36]	@ (8002ff4 <HAL_MspInit+0x44>)
 8002fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fd2:	4a08      	ldr	r2, [pc, #32]	@ (8002ff4 <HAL_MspInit+0x44>)
 8002fd4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002fd8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002fda:	4b06      	ldr	r3, [pc, #24]	@ (8002ff4 <HAL_MspInit+0x44>)
 8002fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002fe2:	603b      	str	r3, [r7, #0]
 8002fe4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002fe6:	bf00      	nop
 8002fe8:	370c      	adds	r7, #12
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr
 8002ff2:	bf00      	nop
 8002ff4:	40023800 	.word	0x40023800

08002ff8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b0aa      	sub	sp, #168	@ 0xa8
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003000:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003004:	2200      	movs	r2, #0
 8003006:	601a      	str	r2, [r3, #0]
 8003008:	605a      	str	r2, [r3, #4]
 800300a:	609a      	str	r2, [r3, #8]
 800300c:	60da      	str	r2, [r3, #12]
 800300e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003010:	f107 0310 	add.w	r3, r7, #16
 8003014:	2284      	movs	r2, #132	@ 0x84
 8003016:	2100      	movs	r1, #0
 8003018:	4618      	mov	r0, r3
 800301a:	f00b fdcb 	bl	800ebb4 <memset>
  if(hi2c->Instance==I2C1)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a22      	ldr	r2, [pc, #136]	@ (80030ac <HAL_I2C_MspInit+0xb4>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d13c      	bne.n	80030a2 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003028:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800302c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800302e:	2300      	movs	r3, #0
 8003030:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003032:	f107 0310 	add.w	r3, r7, #16
 8003036:	4618      	mov	r0, r3
 8003038:	f002 feb4 	bl	8005da4 <HAL_RCCEx_PeriphCLKConfig>
 800303c:	4603      	mov	r3, r0
 800303e:	2b00      	cmp	r3, #0
 8003040:	d001      	beq.n	8003046 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003042:	f7ff ffaf 	bl	8002fa4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003046:	4b1a      	ldr	r3, [pc, #104]	@ (80030b0 <HAL_I2C_MspInit+0xb8>)
 8003048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800304a:	4a19      	ldr	r2, [pc, #100]	@ (80030b0 <HAL_I2C_MspInit+0xb8>)
 800304c:	f043 0302 	orr.w	r3, r3, #2
 8003050:	6313      	str	r3, [r2, #48]	@ 0x30
 8003052:	4b17      	ldr	r3, [pc, #92]	@ (80030b0 <HAL_I2C_MspInit+0xb8>)
 8003054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003056:	f003 0302 	and.w	r3, r3, #2
 800305a:	60fb      	str	r3, [r7, #12]
 800305c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800305e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003062:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003066:	2312      	movs	r3, #18
 8003068:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800306c:	2300      	movs	r3, #0
 800306e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003072:	2303      	movs	r3, #3
 8003074:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003078:	2304      	movs	r3, #4
 800307a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800307e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003082:	4619      	mov	r1, r3
 8003084:	480b      	ldr	r0, [pc, #44]	@ (80030b4 <HAL_I2C_MspInit+0xbc>)
 8003086:	f001 f9cd 	bl	8004424 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800308a:	4b09      	ldr	r3, [pc, #36]	@ (80030b0 <HAL_I2C_MspInit+0xb8>)
 800308c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800308e:	4a08      	ldr	r2, [pc, #32]	@ (80030b0 <HAL_I2C_MspInit+0xb8>)
 8003090:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003094:	6413      	str	r3, [r2, #64]	@ 0x40
 8003096:	4b06      	ldr	r3, [pc, #24]	@ (80030b0 <HAL_I2C_MspInit+0xb8>)
 8003098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800309a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800309e:	60bb      	str	r3, [r7, #8]
 80030a0:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80030a2:	bf00      	nop
 80030a4:	37a8      	adds	r7, #168	@ 0xa8
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	40005400 	.word	0x40005400
 80030b0:	40023800 	.word	0x40023800
 80030b4:	40020400 	.word	0x40020400

080030b8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b08a      	sub	sp, #40	@ 0x28
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030c0:	f107 0314 	add.w	r3, r7, #20
 80030c4:	2200      	movs	r2, #0
 80030c6:	601a      	str	r2, [r3, #0]
 80030c8:	605a      	str	r2, [r3, #4]
 80030ca:	609a      	str	r2, [r3, #8]
 80030cc:	60da      	str	r2, [r3, #12]
 80030ce:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a25      	ldr	r2, [pc, #148]	@ (800316c <HAL_SPI_MspInit+0xb4>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d143      	bne.n	8003162 <HAL_SPI_MspInit+0xaa>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80030da:	4b25      	ldr	r3, [pc, #148]	@ (8003170 <HAL_SPI_MspInit+0xb8>)
 80030dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030de:	4a24      	ldr	r2, [pc, #144]	@ (8003170 <HAL_SPI_MspInit+0xb8>)
 80030e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80030e6:	4b22      	ldr	r3, [pc, #136]	@ (8003170 <HAL_SPI_MspInit+0xb8>)
 80030e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030ee:	613b      	str	r3, [r7, #16]
 80030f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80030f2:	4b1f      	ldr	r3, [pc, #124]	@ (8003170 <HAL_SPI_MspInit+0xb8>)
 80030f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030f6:	4a1e      	ldr	r2, [pc, #120]	@ (8003170 <HAL_SPI_MspInit+0xb8>)
 80030f8:	f043 0304 	orr.w	r3, r3, #4
 80030fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80030fe:	4b1c      	ldr	r3, [pc, #112]	@ (8003170 <HAL_SPI_MspInit+0xb8>)
 8003100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003102:	f003 0304 	and.w	r3, r3, #4
 8003106:	60fb      	str	r3, [r7, #12]
 8003108:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800310a:	4b19      	ldr	r3, [pc, #100]	@ (8003170 <HAL_SPI_MspInit+0xb8>)
 800310c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800310e:	4a18      	ldr	r2, [pc, #96]	@ (8003170 <HAL_SPI_MspInit+0xb8>)
 8003110:	f043 0308 	orr.w	r3, r3, #8
 8003114:	6313      	str	r3, [r2, #48]	@ 0x30
 8003116:	4b16      	ldr	r3, [pc, #88]	@ (8003170 <HAL_SPI_MspInit+0xb8>)
 8003118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800311a:	f003 0308 	and.w	r3, r3, #8
 800311e:	60bb      	str	r3, [r7, #8]
 8003120:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PD3     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003122:	230c      	movs	r3, #12
 8003124:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003126:	2302      	movs	r3, #2
 8003128:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800312a:	2300      	movs	r3, #0
 800312c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800312e:	2303      	movs	r3, #3
 8003130:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003132:	2305      	movs	r3, #5
 8003134:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003136:	f107 0314 	add.w	r3, r7, #20
 800313a:	4619      	mov	r1, r3
 800313c:	480d      	ldr	r0, [pc, #52]	@ (8003174 <HAL_SPI_MspInit+0xbc>)
 800313e:	f001 f971 	bl	8004424 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003142:	2308      	movs	r3, #8
 8003144:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003146:	2302      	movs	r3, #2
 8003148:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314a:	2300      	movs	r3, #0
 800314c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800314e:	2303      	movs	r3, #3
 8003150:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003152:	2305      	movs	r3, #5
 8003154:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003156:	f107 0314 	add.w	r3, r7, #20
 800315a:	4619      	mov	r1, r3
 800315c:	4806      	ldr	r0, [pc, #24]	@ (8003178 <HAL_SPI_MspInit+0xc0>)
 800315e:	f001 f961 	bl	8004424 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8003162:	bf00      	nop
 8003164:	3728      	adds	r7, #40	@ 0x28
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	40003800 	.word	0x40003800
 8003170:	40023800 	.word	0x40023800
 8003174:	40020800 	.word	0x40020800
 8003178:	40020c00 	.word	0x40020c00

0800317c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b084      	sub	sp, #16
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800318c:	d114      	bne.n	80031b8 <HAL_TIM_PWM_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800318e:	4b15      	ldr	r3, [pc, #84]	@ (80031e4 <HAL_TIM_PWM_MspInit+0x68>)
 8003190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003192:	4a14      	ldr	r2, [pc, #80]	@ (80031e4 <HAL_TIM_PWM_MspInit+0x68>)
 8003194:	f043 0301 	orr.w	r3, r3, #1
 8003198:	6413      	str	r3, [r2, #64]	@ 0x40
 800319a:	4b12      	ldr	r3, [pc, #72]	@ (80031e4 <HAL_TIM_PWM_MspInit+0x68>)
 800319c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800319e:	f003 0301 	and.w	r3, r3, #1
 80031a2:	60fb      	str	r3, [r7, #12]
 80031a4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80031a6:	2200      	movs	r2, #0
 80031a8:	2100      	movs	r1, #0
 80031aa:	201c      	movs	r0, #28
 80031ac:	f000 fcf9 	bl	8003ba2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80031b0:	201c      	movs	r0, #28
 80031b2:	f000 fd12 	bl	8003bda <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80031b6:	e010      	b.n	80031da <HAL_TIM_PWM_MspInit+0x5e>
  else if(htim_pwm->Instance==TIM3)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a0a      	ldr	r2, [pc, #40]	@ (80031e8 <HAL_TIM_PWM_MspInit+0x6c>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d10b      	bne.n	80031da <HAL_TIM_PWM_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80031c2:	4b08      	ldr	r3, [pc, #32]	@ (80031e4 <HAL_TIM_PWM_MspInit+0x68>)
 80031c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c6:	4a07      	ldr	r2, [pc, #28]	@ (80031e4 <HAL_TIM_PWM_MspInit+0x68>)
 80031c8:	f043 0302 	orr.w	r3, r3, #2
 80031cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80031ce:	4b05      	ldr	r3, [pc, #20]	@ (80031e4 <HAL_TIM_PWM_MspInit+0x68>)
 80031d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d2:	f003 0302 	and.w	r3, r3, #2
 80031d6:	60bb      	str	r3, [r7, #8]
 80031d8:	68bb      	ldr	r3, [r7, #8]
}
 80031da:	bf00      	nop
 80031dc:	3710      	adds	r7, #16
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	40023800 	.word	0x40023800
 80031e8:	40000400 	.word	0x40000400

080031ec <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b08a      	sub	sp, #40	@ 0x28
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031f4:	f107 0314 	add.w	r3, r7, #20
 80031f8:	2200      	movs	r2, #0
 80031fa:	601a      	str	r2, [r3, #0]
 80031fc:	605a      	str	r2, [r3, #4]
 80031fe:	609a      	str	r2, [r3, #8]
 8003200:	60da      	str	r2, [r3, #12]
 8003202:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a1b      	ldr	r2, [pc, #108]	@ (8003278 <HAL_TIM_Encoder_MspInit+0x8c>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d130      	bne.n	8003270 <HAL_TIM_Encoder_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800320e:	4b1b      	ldr	r3, [pc, #108]	@ (800327c <HAL_TIM_Encoder_MspInit+0x90>)
 8003210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003212:	4a1a      	ldr	r2, [pc, #104]	@ (800327c <HAL_TIM_Encoder_MspInit+0x90>)
 8003214:	f043 0304 	orr.w	r3, r3, #4
 8003218:	6413      	str	r3, [r2, #64]	@ 0x40
 800321a:	4b18      	ldr	r3, [pc, #96]	@ (800327c <HAL_TIM_Encoder_MspInit+0x90>)
 800321c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800321e:	f003 0304 	and.w	r3, r3, #4
 8003222:	613b      	str	r3, [r7, #16]
 8003224:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003226:	4b15      	ldr	r3, [pc, #84]	@ (800327c <HAL_TIM_Encoder_MspInit+0x90>)
 8003228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800322a:	4a14      	ldr	r2, [pc, #80]	@ (800327c <HAL_TIM_Encoder_MspInit+0x90>)
 800322c:	f043 0308 	orr.w	r3, r3, #8
 8003230:	6313      	str	r3, [r2, #48]	@ 0x30
 8003232:	4b12      	ldr	r3, [pc, #72]	@ (800327c <HAL_TIM_Encoder_MspInit+0x90>)
 8003234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003236:	f003 0308 	and.w	r3, r3, #8
 800323a:	60fb      	str	r3, [r7, #12]
 800323c:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = ENC_DT_Pin|ENC_CLK_Pin;
 800323e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8003242:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003244:	2302      	movs	r3, #2
 8003246:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003248:	2300      	movs	r3, #0
 800324a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800324c:	2300      	movs	r3, #0
 800324e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003250:	2302      	movs	r3, #2
 8003252:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003254:	f107 0314 	add.w	r3, r7, #20
 8003258:	4619      	mov	r1, r3
 800325a:	4809      	ldr	r0, [pc, #36]	@ (8003280 <HAL_TIM_Encoder_MspInit+0x94>)
 800325c:	f001 f8e2 	bl	8004424 <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003260:	2200      	movs	r2, #0
 8003262:	2100      	movs	r1, #0
 8003264:	201e      	movs	r0, #30
 8003266:	f000 fc9c 	bl	8003ba2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800326a:	201e      	movs	r0, #30
 800326c:	f000 fcb5 	bl	8003bda <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM4_MspInit 1 */

  }

}
 8003270:	bf00      	nop
 8003272:	3728      	adds	r7, #40	@ 0x28
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}
 8003278:	40000800 	.word	0x40000800
 800327c:	40023800 	.word	0x40023800
 8003280:	40020c00 	.word	0x40020c00

08003284 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003284:	b480      	push	{r7}
 8003286:	b085      	sub	sp, #20
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a0a      	ldr	r2, [pc, #40]	@ (80032bc <HAL_TIM_Base_MspInit+0x38>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d10b      	bne.n	80032ae <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003296:	4b0a      	ldr	r3, [pc, #40]	@ (80032c0 <HAL_TIM_Base_MspInit+0x3c>)
 8003298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800329a:	4a09      	ldr	r2, [pc, #36]	@ (80032c0 <HAL_TIM_Base_MspInit+0x3c>)
 800329c:	f043 0320 	orr.w	r3, r3, #32
 80032a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80032a2:	4b07      	ldr	r3, [pc, #28]	@ (80032c0 <HAL_TIM_Base_MspInit+0x3c>)
 80032a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a6:	f003 0320 	and.w	r3, r3, #32
 80032aa:	60fb      	str	r3, [r7, #12]
 80032ac:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM7_MspInit 1 */

  }

}
 80032ae:	bf00      	nop
 80032b0:	3714      	adds	r7, #20
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop
 80032bc:	40001400 	.word	0x40001400
 80032c0:	40023800 	.word	0x40023800

080032c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b08a      	sub	sp, #40	@ 0x28
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032cc:	f107 0314 	add.w	r3, r7, #20
 80032d0:	2200      	movs	r2, #0
 80032d2:	601a      	str	r2, [r3, #0]
 80032d4:	605a      	str	r2, [r3, #4]
 80032d6:	609a      	str	r2, [r3, #8]
 80032d8:	60da      	str	r2, [r3, #12]
 80032da:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032e4:	d11d      	bne.n	8003322 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032e6:	4b21      	ldr	r3, [pc, #132]	@ (800336c <HAL_TIM_MspPostInit+0xa8>)
 80032e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ea:	4a20      	ldr	r2, [pc, #128]	@ (800336c <HAL_TIM_MspPostInit+0xa8>)
 80032ec:	f043 0302 	orr.w	r3, r3, #2
 80032f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80032f2:	4b1e      	ldr	r3, [pc, #120]	@ (800336c <HAL_TIM_MspPostInit+0xa8>)
 80032f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032f6:	f003 0302 	and.w	r3, r3, #2
 80032fa:	613b      	str	r3, [r7, #16]
 80032fc:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80032fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003302:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003304:	2302      	movs	r3, #2
 8003306:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003308:	2300      	movs	r3, #0
 800330a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800330c:	2300      	movs	r3, #0
 800330e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003310:	2301      	movs	r3, #1
 8003312:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003314:	f107 0314 	add.w	r3, r7, #20
 8003318:	4619      	mov	r1, r3
 800331a:	4815      	ldr	r0, [pc, #84]	@ (8003370 <HAL_TIM_MspPostInit+0xac>)
 800331c:	f001 f882 	bl	8004424 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003320:	e020      	b.n	8003364 <HAL_TIM_MspPostInit+0xa0>
  else if(htim->Instance==TIM3)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a13      	ldr	r2, [pc, #76]	@ (8003374 <HAL_TIM_MspPostInit+0xb0>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d11b      	bne.n	8003364 <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800332c:	4b0f      	ldr	r3, [pc, #60]	@ (800336c <HAL_TIM_MspPostInit+0xa8>)
 800332e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003330:	4a0e      	ldr	r2, [pc, #56]	@ (800336c <HAL_TIM_MspPostInit+0xa8>)
 8003332:	f043 0301 	orr.w	r3, r3, #1
 8003336:	6313      	str	r3, [r2, #48]	@ 0x30
 8003338:	4b0c      	ldr	r3, [pc, #48]	@ (800336c <HAL_TIM_MspPostInit+0xa8>)
 800333a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800333c:	f003 0301 	and.w	r3, r3, #1
 8003340:	60fb      	str	r3, [r7, #12]
 8003342:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003344:	2340      	movs	r3, #64	@ 0x40
 8003346:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003348:	2302      	movs	r3, #2
 800334a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800334c:	2300      	movs	r3, #0
 800334e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003350:	2300      	movs	r3, #0
 8003352:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003354:	2302      	movs	r3, #2
 8003356:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003358:	f107 0314 	add.w	r3, r7, #20
 800335c:	4619      	mov	r1, r3
 800335e:	4806      	ldr	r0, [pc, #24]	@ (8003378 <HAL_TIM_MspPostInit+0xb4>)
 8003360:	f001 f860 	bl	8004424 <HAL_GPIO_Init>
}
 8003364:	bf00      	nop
 8003366:	3728      	adds	r7, #40	@ 0x28
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}
 800336c:	40023800 	.word	0x40023800
 8003370:	40020400 	.word	0x40020400
 8003374:	40000400 	.word	0x40000400
 8003378:	40020000 	.word	0x40020000

0800337c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b0ac      	sub	sp, #176	@ 0xb0
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003384:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003388:	2200      	movs	r2, #0
 800338a:	601a      	str	r2, [r3, #0]
 800338c:	605a      	str	r2, [r3, #4]
 800338e:	609a      	str	r2, [r3, #8]
 8003390:	60da      	str	r2, [r3, #12]
 8003392:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003394:	f107 0318 	add.w	r3, r7, #24
 8003398:	2284      	movs	r2, #132	@ 0x84
 800339a:	2100      	movs	r1, #0
 800339c:	4618      	mov	r0, r3
 800339e:	f00b fc09 	bl	800ebb4 <memset>
  if(huart->Instance==USART2)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a5d      	ldr	r2, [pc, #372]	@ (800351c <HAL_UART_MspInit+0x1a0>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d171      	bne.n	8003490 <HAL_UART_MspInit+0x114>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80033ac:	2380      	movs	r3, #128	@ 0x80
 80033ae:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80033b0:	2300      	movs	r3, #0
 80033b2:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80033b4:	f107 0318 	add.w	r3, r7, #24
 80033b8:	4618      	mov	r0, r3
 80033ba:	f002 fcf3 	bl	8005da4 <HAL_RCCEx_PeriphCLKConfig>
 80033be:	4603      	mov	r3, r0
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d001      	beq.n	80033c8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80033c4:	f7ff fdee 	bl	8002fa4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80033c8:	4b55      	ldr	r3, [pc, #340]	@ (8003520 <HAL_UART_MspInit+0x1a4>)
 80033ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033cc:	4a54      	ldr	r2, [pc, #336]	@ (8003520 <HAL_UART_MspInit+0x1a4>)
 80033ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033d2:	6413      	str	r3, [r2, #64]	@ 0x40
 80033d4:	4b52      	ldr	r3, [pc, #328]	@ (8003520 <HAL_UART_MspInit+0x1a4>)
 80033d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033dc:	617b      	str	r3, [r7, #20]
 80033de:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80033e0:	4b4f      	ldr	r3, [pc, #316]	@ (8003520 <HAL_UART_MspInit+0x1a4>)
 80033e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e4:	4a4e      	ldr	r2, [pc, #312]	@ (8003520 <HAL_UART_MspInit+0x1a4>)
 80033e6:	f043 0308 	orr.w	r3, r3, #8
 80033ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80033ec:	4b4c      	ldr	r3, [pc, #304]	@ (8003520 <HAL_UART_MspInit+0x1a4>)
 80033ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033f0:	f003 0308 	and.w	r3, r3, #8
 80033f4:	613b      	str	r3, [r7, #16]
 80033f6:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80033f8:	2360      	movs	r3, #96	@ 0x60
 80033fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033fe:	2302      	movs	r3, #2
 8003400:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003404:	2300      	movs	r3, #0
 8003406:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800340a:	2303      	movs	r3, #3
 800340c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003410:	2307      	movs	r3, #7
 8003412:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003416:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800341a:	4619      	mov	r1, r3
 800341c:	4841      	ldr	r0, [pc, #260]	@ (8003524 <HAL_UART_MspInit+0x1a8>)
 800341e:	f001 f801 	bl	8004424 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8003422:	4b41      	ldr	r3, [pc, #260]	@ (8003528 <HAL_UART_MspInit+0x1ac>)
 8003424:	4a41      	ldr	r2, [pc, #260]	@ (800352c <HAL_UART_MspInit+0x1b0>)
 8003426:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003428:	4b3f      	ldr	r3, [pc, #252]	@ (8003528 <HAL_UART_MspInit+0x1ac>)
 800342a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800342e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003430:	4b3d      	ldr	r3, [pc, #244]	@ (8003528 <HAL_UART_MspInit+0x1ac>)
 8003432:	2200      	movs	r2, #0
 8003434:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003436:	4b3c      	ldr	r3, [pc, #240]	@ (8003528 <HAL_UART_MspInit+0x1ac>)
 8003438:	2200      	movs	r2, #0
 800343a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800343c:	4b3a      	ldr	r3, [pc, #232]	@ (8003528 <HAL_UART_MspInit+0x1ac>)
 800343e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003442:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003444:	4b38      	ldr	r3, [pc, #224]	@ (8003528 <HAL_UART_MspInit+0x1ac>)
 8003446:	2200      	movs	r2, #0
 8003448:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800344a:	4b37      	ldr	r3, [pc, #220]	@ (8003528 <HAL_UART_MspInit+0x1ac>)
 800344c:	2200      	movs	r2, #0
 800344e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8003450:	4b35      	ldr	r3, [pc, #212]	@ (8003528 <HAL_UART_MspInit+0x1ac>)
 8003452:	2200      	movs	r2, #0
 8003454:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003456:	4b34      	ldr	r3, [pc, #208]	@ (8003528 <HAL_UART_MspInit+0x1ac>)
 8003458:	2200      	movs	r2, #0
 800345a:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800345c:	4b32      	ldr	r3, [pc, #200]	@ (8003528 <HAL_UART_MspInit+0x1ac>)
 800345e:	2200      	movs	r2, #0
 8003460:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003462:	4831      	ldr	r0, [pc, #196]	@ (8003528 <HAL_UART_MspInit+0x1ac>)
 8003464:	f000 fbd4 	bl	8003c10 <HAL_DMA_Init>
 8003468:	4603      	mov	r3, r0
 800346a:	2b00      	cmp	r3, #0
 800346c:	d001      	beq.n	8003472 <HAL_UART_MspInit+0xf6>
    {
      Error_Handler();
 800346e:	f7ff fd99 	bl	8002fa4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	4a2c      	ldr	r2, [pc, #176]	@ (8003528 <HAL_UART_MspInit+0x1ac>)
 8003476:	675a      	str	r2, [r3, #116]	@ 0x74
 8003478:	4a2b      	ldr	r2, [pc, #172]	@ (8003528 <HAL_UART_MspInit+0x1ac>)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800347e:	2200      	movs	r2, #0
 8003480:	2100      	movs	r1, #0
 8003482:	2026      	movs	r0, #38	@ 0x26
 8003484:	f000 fb8d 	bl	8003ba2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003488:	2026      	movs	r0, #38	@ 0x26
 800348a:	f000 fba6 	bl	8003bda <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800348e:	e041      	b.n	8003514 <HAL_UART_MspInit+0x198>
  else if(huart->Instance==USART3)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a26      	ldr	r2, [pc, #152]	@ (8003530 <HAL_UART_MspInit+0x1b4>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d13c      	bne.n	8003514 <HAL_UART_MspInit+0x198>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800349a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800349e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80034a0:	2300      	movs	r3, #0
 80034a2:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80034a4:	f107 0318 	add.w	r3, r7, #24
 80034a8:	4618      	mov	r0, r3
 80034aa:	f002 fc7b 	bl	8005da4 <HAL_RCCEx_PeriphCLKConfig>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d001      	beq.n	80034b8 <HAL_UART_MspInit+0x13c>
      Error_Handler();
 80034b4:	f7ff fd76 	bl	8002fa4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80034b8:	4b19      	ldr	r3, [pc, #100]	@ (8003520 <HAL_UART_MspInit+0x1a4>)
 80034ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034bc:	4a18      	ldr	r2, [pc, #96]	@ (8003520 <HAL_UART_MspInit+0x1a4>)
 80034be:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80034c4:	4b16      	ldr	r3, [pc, #88]	@ (8003520 <HAL_UART_MspInit+0x1a4>)
 80034c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034cc:	60fb      	str	r3, [r7, #12]
 80034ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80034d0:	4b13      	ldr	r3, [pc, #76]	@ (8003520 <HAL_UART_MspInit+0x1a4>)
 80034d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034d4:	4a12      	ldr	r2, [pc, #72]	@ (8003520 <HAL_UART_MspInit+0x1a4>)
 80034d6:	f043 0308 	orr.w	r3, r3, #8
 80034da:	6313      	str	r3, [r2, #48]	@ 0x30
 80034dc:	4b10      	ldr	r3, [pc, #64]	@ (8003520 <HAL_UART_MspInit+0x1a4>)
 80034de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034e0:	f003 0308 	and.w	r3, r3, #8
 80034e4:	60bb      	str	r3, [r7, #8]
 80034e6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80034e8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80034ec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034f0:	2302      	movs	r3, #2
 80034f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80034f6:	2301      	movs	r3, #1
 80034f8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034fc:	2303      	movs	r3, #3
 80034fe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003502:	2307      	movs	r3, #7
 8003504:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003508:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800350c:	4619      	mov	r1, r3
 800350e:	4805      	ldr	r0, [pc, #20]	@ (8003524 <HAL_UART_MspInit+0x1a8>)
 8003510:	f000 ff88 	bl	8004424 <HAL_GPIO_Init>
}
 8003514:	bf00      	nop
 8003516:	37b0      	adds	r7, #176	@ 0xb0
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}
 800351c:	40004400 	.word	0x40004400
 8003520:	40023800 	.word	0x40023800
 8003524:	40020c00 	.word	0x40020c00
 8003528:	20001e08 	.word	0x20001e08
 800352c:	40026088 	.word	0x40026088
 8003530:	40004800 	.word	0x40004800

08003534 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b0ac      	sub	sp, #176	@ 0xb0
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800353c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003540:	2200      	movs	r2, #0
 8003542:	601a      	str	r2, [r3, #0]
 8003544:	605a      	str	r2, [r3, #4]
 8003546:	609a      	str	r2, [r3, #8]
 8003548:	60da      	str	r2, [r3, #12]
 800354a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800354c:	f107 0318 	add.w	r3, r7, #24
 8003550:	2284      	movs	r2, #132	@ 0x84
 8003552:	2100      	movs	r1, #0
 8003554:	4618      	mov	r0, r3
 8003556:	f00b fb2d 	bl	800ebb4 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003562:	d159      	bne.n	8003618 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8003564:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003568:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800356a:	2300      	movs	r3, #0
 800356c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003570:	f107 0318 	add.w	r3, r7, #24
 8003574:	4618      	mov	r0, r3
 8003576:	f002 fc15 	bl	8005da4 <HAL_RCCEx_PeriphCLKConfig>
 800357a:	4603      	mov	r3, r0
 800357c:	2b00      	cmp	r3, #0
 800357e:	d001      	beq.n	8003584 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8003580:	f7ff fd10 	bl	8002fa4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003584:	4b26      	ldr	r3, [pc, #152]	@ (8003620 <HAL_PCD_MspInit+0xec>)
 8003586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003588:	4a25      	ldr	r2, [pc, #148]	@ (8003620 <HAL_PCD_MspInit+0xec>)
 800358a:	f043 0301 	orr.w	r3, r3, #1
 800358e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003590:	4b23      	ldr	r3, [pc, #140]	@ (8003620 <HAL_PCD_MspInit+0xec>)
 8003592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003594:	f003 0301 	and.w	r3, r3, #1
 8003598:	617b      	str	r3, [r7, #20]
 800359a:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800359c:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80035a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035a4:	2302      	movs	r3, #2
 80035a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035aa:	2300      	movs	r3, #0
 80035ac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035b0:	2303      	movs	r3, #3
 80035b2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80035b6:	230a      	movs	r3, #10
 80035b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035bc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80035c0:	4619      	mov	r1, r3
 80035c2:	4818      	ldr	r0, [pc, #96]	@ (8003624 <HAL_PCD_MspInit+0xf0>)
 80035c4:	f000 ff2e 	bl	8004424 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80035c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80035cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80035d0:	2300      	movs	r3, #0
 80035d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035d6:	2300      	movs	r3, #0
 80035d8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80035dc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80035e0:	4619      	mov	r1, r3
 80035e2:	4810      	ldr	r0, [pc, #64]	@ (8003624 <HAL_PCD_MspInit+0xf0>)
 80035e4:	f000 ff1e 	bl	8004424 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80035e8:	4b0d      	ldr	r3, [pc, #52]	@ (8003620 <HAL_PCD_MspInit+0xec>)
 80035ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035ec:	4a0c      	ldr	r2, [pc, #48]	@ (8003620 <HAL_PCD_MspInit+0xec>)
 80035ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035f2:	6353      	str	r3, [r2, #52]	@ 0x34
 80035f4:	4b0a      	ldr	r3, [pc, #40]	@ (8003620 <HAL_PCD_MspInit+0xec>)
 80035f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035fc:	613b      	str	r3, [r7, #16]
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	4b07      	ldr	r3, [pc, #28]	@ (8003620 <HAL_PCD_MspInit+0xec>)
 8003602:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003604:	4a06      	ldr	r2, [pc, #24]	@ (8003620 <HAL_PCD_MspInit+0xec>)
 8003606:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800360a:	6453      	str	r3, [r2, #68]	@ 0x44
 800360c:	4b04      	ldr	r3, [pc, #16]	@ (8003620 <HAL_PCD_MspInit+0xec>)
 800360e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003610:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003614:	60fb      	str	r3, [r7, #12]
 8003616:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8003618:	bf00      	nop
 800361a:	37b0      	adds	r7, #176	@ 0xb0
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}
 8003620:	40023800 	.word	0x40023800
 8003624:	40020000 	.word	0x40020000

08003628 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003628:	b480      	push	{r7}
 800362a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800362c:	bf00      	nop
 800362e:	e7fd      	b.n	800362c <NMI_Handler+0x4>

08003630 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003630:	b480      	push	{r7}
 8003632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003634:	bf00      	nop
 8003636:	e7fd      	b.n	8003634 <HardFault_Handler+0x4>

08003638 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003638:	b480      	push	{r7}
 800363a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800363c:	bf00      	nop
 800363e:	e7fd      	b.n	800363c <MemManage_Handler+0x4>

08003640 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003640:	b480      	push	{r7}
 8003642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003644:	bf00      	nop
 8003646:	e7fd      	b.n	8003644 <BusFault_Handler+0x4>

08003648 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003648:	b480      	push	{r7}
 800364a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800364c:	bf00      	nop
 800364e:	e7fd      	b.n	800364c <UsageFault_Handler+0x4>

08003650 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003650:	b480      	push	{r7}
 8003652:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003654:	bf00      	nop
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr

0800365e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800365e:	b480      	push	{r7}
 8003660:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003662:	bf00      	nop
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr

0800366c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800366c:	b480      	push	{r7}
 800366e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003670:	bf00      	nop
 8003672:	46bd      	mov	sp, r7
 8003674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003678:	4770      	bx	lr

0800367a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800367a:	b580      	push	{r7, lr}
 800367c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800367e:	f000 f971 	bl	8003964 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003682:	bf00      	nop
 8003684:	bd80      	pop	{r7, pc}
	...

08003688 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800368c:	4802      	ldr	r0, [pc, #8]	@ (8003698 <DMA1_Stream5_IRQHandler+0x10>)
 800368e:	f000 fc5f 	bl	8003f50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003692:	bf00      	nop
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	20001e08 	.word	0x20001e08

0800369c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80036a0:	4802      	ldr	r0, [pc, #8]	@ (80036ac <TIM2_IRQHandler+0x10>)
 80036a2:	f004 f93b 	bl	800791c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80036a6:	bf00      	nop
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	20001bc8 	.word	0x20001bc8

080036b0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80036b4:	4802      	ldr	r0, [pc, #8]	@ (80036c0 <TIM4_IRQHandler+0x10>)
 80036b6:	f004 f931 	bl	800791c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80036ba:	bf00      	nop
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop
 80036c0:	20001c60 	.word	0x20001c60

080036c4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80036c8:	4802      	ldr	r0, [pc, #8]	@ (80036d4 <USART2_IRQHandler+0x10>)
 80036ca:	f005 f863 	bl	8008794 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80036ce:	bf00      	nop
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	20001cf8 	.word	0x20001cf8

080036d8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 80036dc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80036e0:	f001 f87e 	bl	80047e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80036e4:	bf00      	nop
 80036e6:	bd80      	pop	{r7, pc}

080036e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80036e8:	b480      	push	{r7}
 80036ea:	af00      	add	r7, sp, #0
  return 1;
 80036ec:	2301      	movs	r3, #1
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr

080036f8 <_kill>:

int _kill(int pid, int sig)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003702:	f00b fab7 	bl	800ec74 <__errno>
 8003706:	4603      	mov	r3, r0
 8003708:	2216      	movs	r2, #22
 800370a:	601a      	str	r2, [r3, #0]
  return -1;
 800370c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003710:	4618      	mov	r0, r3
 8003712:	3708      	adds	r7, #8
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}

08003718 <_exit>:

void _exit (int status)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b082      	sub	sp, #8
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003720:	f04f 31ff 	mov.w	r1, #4294967295
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	f7ff ffe7 	bl	80036f8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800372a:	bf00      	nop
 800372c:	e7fd      	b.n	800372a <_exit+0x12>

0800372e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800372e:	b580      	push	{r7, lr}
 8003730:	b086      	sub	sp, #24
 8003732:	af00      	add	r7, sp, #0
 8003734:	60f8      	str	r0, [r7, #12]
 8003736:	60b9      	str	r1, [r7, #8]
 8003738:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800373a:	2300      	movs	r3, #0
 800373c:	617b      	str	r3, [r7, #20]
 800373e:	e00a      	b.n	8003756 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003740:	f3af 8000 	nop.w
 8003744:	4601      	mov	r1, r0
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	1c5a      	adds	r2, r3, #1
 800374a:	60ba      	str	r2, [r7, #8]
 800374c:	b2ca      	uxtb	r2, r1
 800374e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	3301      	adds	r3, #1
 8003754:	617b      	str	r3, [r7, #20]
 8003756:	697a      	ldr	r2, [r7, #20]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	429a      	cmp	r2, r3
 800375c:	dbf0      	blt.n	8003740 <_read+0x12>
  }

  return len;
 800375e:	687b      	ldr	r3, [r7, #4]
}
 8003760:	4618      	mov	r0, r3
 8003762:	3718      	adds	r7, #24
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}

08003768 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b086      	sub	sp, #24
 800376c:	af00      	add	r7, sp, #0
 800376e:	60f8      	str	r0, [r7, #12]
 8003770:	60b9      	str	r1, [r7, #8]
 8003772:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003774:	2300      	movs	r3, #0
 8003776:	617b      	str	r3, [r7, #20]
 8003778:	e009      	b.n	800378e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	1c5a      	adds	r2, r3, #1
 800377e:	60ba      	str	r2, [r7, #8]
 8003780:	781b      	ldrb	r3, [r3, #0]
 8003782:	4618      	mov	r0, r3
 8003784:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	3301      	adds	r3, #1
 800378c:	617b      	str	r3, [r7, #20]
 800378e:	697a      	ldr	r2, [r7, #20]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	429a      	cmp	r2, r3
 8003794:	dbf1      	blt.n	800377a <_write+0x12>
  }
  return len;
 8003796:	687b      	ldr	r3, [r7, #4]
}
 8003798:	4618      	mov	r0, r3
 800379a:	3718      	adds	r7, #24
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}

080037a0 <_close>:

int _close(int file)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b083      	sub	sp, #12
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80037a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	370c      	adds	r7, #12
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
 80037c0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80037c8:	605a      	str	r2, [r3, #4]
  return 0;
 80037ca:	2300      	movs	r3, #0
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	370c      	adds	r7, #12
 80037d0:	46bd      	mov	sp, r7
 80037d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d6:	4770      	bx	lr

080037d8 <_isatty>:

int _isatty(int file)
{
 80037d8:	b480      	push	{r7}
 80037da:	b083      	sub	sp, #12
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80037e0:	2301      	movs	r3, #1
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	370c      	adds	r7, #12
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr

080037ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80037ee:	b480      	push	{r7}
 80037f0:	b085      	sub	sp, #20
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	60f8      	str	r0, [r7, #12]
 80037f6:	60b9      	str	r1, [r7, #8]
 80037f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80037fa:	2300      	movs	r3, #0
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3714      	adds	r7, #20
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b086      	sub	sp, #24
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003810:	4a14      	ldr	r2, [pc, #80]	@ (8003864 <_sbrk+0x5c>)
 8003812:	4b15      	ldr	r3, [pc, #84]	@ (8003868 <_sbrk+0x60>)
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800381c:	4b13      	ldr	r3, [pc, #76]	@ (800386c <_sbrk+0x64>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d102      	bne.n	800382a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003824:	4b11      	ldr	r3, [pc, #68]	@ (800386c <_sbrk+0x64>)
 8003826:	4a12      	ldr	r2, [pc, #72]	@ (8003870 <_sbrk+0x68>)
 8003828:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800382a:	4b10      	ldr	r3, [pc, #64]	@ (800386c <_sbrk+0x64>)
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	4413      	add	r3, r2
 8003832:	693a      	ldr	r2, [r7, #16]
 8003834:	429a      	cmp	r2, r3
 8003836:	d207      	bcs.n	8003848 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003838:	f00b fa1c 	bl	800ec74 <__errno>
 800383c:	4603      	mov	r3, r0
 800383e:	220c      	movs	r2, #12
 8003840:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003842:	f04f 33ff 	mov.w	r3, #4294967295
 8003846:	e009      	b.n	800385c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003848:	4b08      	ldr	r3, [pc, #32]	@ (800386c <_sbrk+0x64>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800384e:	4b07      	ldr	r3, [pc, #28]	@ (800386c <_sbrk+0x64>)
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4413      	add	r3, r2
 8003856:	4a05      	ldr	r2, [pc, #20]	@ (800386c <_sbrk+0x64>)
 8003858:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800385a:	68fb      	ldr	r3, [r7, #12]
}
 800385c:	4618      	mov	r0, r3
 800385e:	3718      	adds	r7, #24
 8003860:	46bd      	mov	sp, r7
 8003862:	bd80      	pop	{r7, pc}
 8003864:	20050000 	.word	0x20050000
 8003868:	00000400 	.word	0x00000400
 800386c:	20002354 	.word	0x20002354
 8003870:	200026f0 	.word	0x200026f0

08003874 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003874:	b480      	push	{r7}
 8003876:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003878:	4b06      	ldr	r3, [pc, #24]	@ (8003894 <SystemInit+0x20>)
 800387a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800387e:	4a05      	ldr	r2, [pc, #20]	@ (8003894 <SystemInit+0x20>)
 8003880:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003884:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003888:	bf00      	nop
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr
 8003892:	bf00      	nop
 8003894:	e000ed00 	.word	0xe000ed00

08003898 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003898:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80038d0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 800389c:	f7ff ffea 	bl	8003874 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80038a0:	480c      	ldr	r0, [pc, #48]	@ (80038d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80038a2:	490d      	ldr	r1, [pc, #52]	@ (80038d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80038a4:	4a0d      	ldr	r2, [pc, #52]	@ (80038dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80038a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80038a8:	e002      	b.n	80038b0 <LoopCopyDataInit>

080038aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038ae:	3304      	adds	r3, #4

080038b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80038b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80038b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038b4:	d3f9      	bcc.n	80038aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038b6:	4a0a      	ldr	r2, [pc, #40]	@ (80038e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80038b8:	4c0a      	ldr	r4, [pc, #40]	@ (80038e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80038ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80038bc:	e001      	b.n	80038c2 <LoopFillZerobss>

080038be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80038be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038c0:	3204      	adds	r2, #4

080038c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038c4:	d3fb      	bcc.n	80038be <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80038c6:	f00b f9db 	bl	800ec80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80038ca:	f7fe fed5 	bl	8002678 <main>
  bx  lr    
 80038ce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80038d0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80038d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80038d8:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 80038dc:	08011cc8 	.word	0x08011cc8
  ldr r2, =_sbss
 80038e0:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 80038e4:	200026f0 	.word	0x200026f0

080038e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80038e8:	e7fe      	b.n	80038e8 <ADC_IRQHandler>

080038ea <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038ea:	b580      	push	{r7, lr}
 80038ec:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80038ee:	2003      	movs	r0, #3
 80038f0:	f000 f94c 	bl	8003b8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80038f4:	2000      	movs	r0, #0
 80038f6:	f000 f805 	bl	8003904 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80038fa:	f7ff fb59 	bl	8002fb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80038fe:	2300      	movs	r3, #0
}
 8003900:	4618      	mov	r0, r3
 8003902:	bd80      	pop	{r7, pc}

08003904 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b082      	sub	sp, #8
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800390c:	4b12      	ldr	r3, [pc, #72]	@ (8003958 <HAL_InitTick+0x54>)
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	4b12      	ldr	r3, [pc, #72]	@ (800395c <HAL_InitTick+0x58>)
 8003912:	781b      	ldrb	r3, [r3, #0]
 8003914:	4619      	mov	r1, r3
 8003916:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800391a:	fbb3 f3f1 	udiv	r3, r3, r1
 800391e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003922:	4618      	mov	r0, r3
 8003924:	f000 f967 	bl	8003bf6 <HAL_SYSTICK_Config>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d001      	beq.n	8003932 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	e00e      	b.n	8003950 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2b0f      	cmp	r3, #15
 8003936:	d80a      	bhi.n	800394e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003938:	2200      	movs	r2, #0
 800393a:	6879      	ldr	r1, [r7, #4]
 800393c:	f04f 30ff 	mov.w	r0, #4294967295
 8003940:	f000 f92f 	bl	8003ba2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003944:	4a06      	ldr	r2, [pc, #24]	@ (8003960 <HAL_InitTick+0x5c>)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800394a:	2300      	movs	r3, #0
 800394c:	e000      	b.n	8003950 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
}
 8003950:	4618      	mov	r0, r3
 8003952:	3708      	adds	r7, #8
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}
 8003958:	20000018 	.word	0x20000018
 800395c:	20000020 	.word	0x20000020
 8003960:	2000001c 	.word	0x2000001c

08003964 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003964:	b480      	push	{r7}
 8003966:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003968:	4b06      	ldr	r3, [pc, #24]	@ (8003984 <HAL_IncTick+0x20>)
 800396a:	781b      	ldrb	r3, [r3, #0]
 800396c:	461a      	mov	r2, r3
 800396e:	4b06      	ldr	r3, [pc, #24]	@ (8003988 <HAL_IncTick+0x24>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4413      	add	r3, r2
 8003974:	4a04      	ldr	r2, [pc, #16]	@ (8003988 <HAL_IncTick+0x24>)
 8003976:	6013      	str	r3, [r2, #0]
}
 8003978:	bf00      	nop
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr
 8003982:	bf00      	nop
 8003984:	20000020 	.word	0x20000020
 8003988:	20002358 	.word	0x20002358

0800398c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800398c:	b480      	push	{r7}
 800398e:	af00      	add	r7, sp, #0
  return uwTick;
 8003990:	4b03      	ldr	r3, [pc, #12]	@ (80039a0 <HAL_GetTick+0x14>)
 8003992:	681b      	ldr	r3, [r3, #0]
}
 8003994:	4618      	mov	r0, r3
 8003996:	46bd      	mov	sp, r7
 8003998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399c:	4770      	bx	lr
 800399e:	bf00      	nop
 80039a0:	20002358 	.word	0x20002358

080039a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b084      	sub	sp, #16
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80039ac:	f7ff ffee 	bl	800398c <HAL_GetTick>
 80039b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039bc:	d005      	beq.n	80039ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80039be:	4b0a      	ldr	r3, [pc, #40]	@ (80039e8 <HAL_Delay+0x44>)
 80039c0:	781b      	ldrb	r3, [r3, #0]
 80039c2:	461a      	mov	r2, r3
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	4413      	add	r3, r2
 80039c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80039ca:	bf00      	nop
 80039cc:	f7ff ffde 	bl	800398c <HAL_GetTick>
 80039d0:	4602      	mov	r2, r0
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	68fa      	ldr	r2, [r7, #12]
 80039d8:	429a      	cmp	r2, r3
 80039da:	d8f7      	bhi.n	80039cc <HAL_Delay+0x28>
  {
  }
}
 80039dc:	bf00      	nop
 80039de:	bf00      	nop
 80039e0:	3710      	adds	r7, #16
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}
 80039e6:	bf00      	nop
 80039e8:	20000020 	.word	0x20000020

080039ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b085      	sub	sp, #20
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	f003 0307 	and.w	r3, r3, #7
 80039fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039fc:	4b0b      	ldr	r3, [pc, #44]	@ (8003a2c <__NVIC_SetPriorityGrouping+0x40>)
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a02:	68ba      	ldr	r2, [r7, #8]
 8003a04:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003a08:	4013      	ands	r3, r2
 8003a0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003a14:	4b06      	ldr	r3, [pc, #24]	@ (8003a30 <__NVIC_SetPriorityGrouping+0x44>)
 8003a16:	4313      	orrs	r3, r2
 8003a18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a1a:	4a04      	ldr	r2, [pc, #16]	@ (8003a2c <__NVIC_SetPriorityGrouping+0x40>)
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	60d3      	str	r3, [r2, #12]
}
 8003a20:	bf00      	nop
 8003a22:	3714      	adds	r7, #20
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr
 8003a2c:	e000ed00 	.word	0xe000ed00
 8003a30:	05fa0000 	.word	0x05fa0000

08003a34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a34:	b480      	push	{r7}
 8003a36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a38:	4b04      	ldr	r3, [pc, #16]	@ (8003a4c <__NVIC_GetPriorityGrouping+0x18>)
 8003a3a:	68db      	ldr	r3, [r3, #12]
 8003a3c:	0a1b      	lsrs	r3, r3, #8
 8003a3e:	f003 0307 	and.w	r3, r3, #7
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr
 8003a4c:	e000ed00 	.word	0xe000ed00

08003a50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b083      	sub	sp, #12
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	4603      	mov	r3, r0
 8003a58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	db0b      	blt.n	8003a7a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a62:	79fb      	ldrb	r3, [r7, #7]
 8003a64:	f003 021f 	and.w	r2, r3, #31
 8003a68:	4907      	ldr	r1, [pc, #28]	@ (8003a88 <__NVIC_EnableIRQ+0x38>)
 8003a6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a6e:	095b      	lsrs	r3, r3, #5
 8003a70:	2001      	movs	r0, #1
 8003a72:	fa00 f202 	lsl.w	r2, r0, r2
 8003a76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003a7a:	bf00      	nop
 8003a7c:	370c      	adds	r7, #12
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a84:	4770      	bx	lr
 8003a86:	bf00      	nop
 8003a88:	e000e100 	.word	0xe000e100

08003a8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	4603      	mov	r3, r0
 8003a94:	6039      	str	r1, [r7, #0]
 8003a96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	db0a      	blt.n	8003ab6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	b2da      	uxtb	r2, r3
 8003aa4:	490c      	ldr	r1, [pc, #48]	@ (8003ad8 <__NVIC_SetPriority+0x4c>)
 8003aa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aaa:	0112      	lsls	r2, r2, #4
 8003aac:	b2d2      	uxtb	r2, r2
 8003aae:	440b      	add	r3, r1
 8003ab0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ab4:	e00a      	b.n	8003acc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	b2da      	uxtb	r2, r3
 8003aba:	4908      	ldr	r1, [pc, #32]	@ (8003adc <__NVIC_SetPriority+0x50>)
 8003abc:	79fb      	ldrb	r3, [r7, #7]
 8003abe:	f003 030f 	and.w	r3, r3, #15
 8003ac2:	3b04      	subs	r3, #4
 8003ac4:	0112      	lsls	r2, r2, #4
 8003ac6:	b2d2      	uxtb	r2, r2
 8003ac8:	440b      	add	r3, r1
 8003aca:	761a      	strb	r2, [r3, #24]
}
 8003acc:	bf00      	nop
 8003ace:	370c      	adds	r7, #12
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr
 8003ad8:	e000e100 	.word	0xe000e100
 8003adc:	e000ed00 	.word	0xe000ed00

08003ae0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b089      	sub	sp, #36	@ 0x24
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	60f8      	str	r0, [r7, #12]
 8003ae8:	60b9      	str	r1, [r7, #8]
 8003aea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f003 0307 	and.w	r3, r3, #7
 8003af2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	f1c3 0307 	rsb	r3, r3, #7
 8003afa:	2b04      	cmp	r3, #4
 8003afc:	bf28      	it	cs
 8003afe:	2304      	movcs	r3, #4
 8003b00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b02:	69fb      	ldr	r3, [r7, #28]
 8003b04:	3304      	adds	r3, #4
 8003b06:	2b06      	cmp	r3, #6
 8003b08:	d902      	bls.n	8003b10 <NVIC_EncodePriority+0x30>
 8003b0a:	69fb      	ldr	r3, [r7, #28]
 8003b0c:	3b03      	subs	r3, #3
 8003b0e:	e000      	b.n	8003b12 <NVIC_EncodePriority+0x32>
 8003b10:	2300      	movs	r3, #0
 8003b12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b14:	f04f 32ff 	mov.w	r2, #4294967295
 8003b18:	69bb      	ldr	r3, [r7, #24]
 8003b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1e:	43da      	mvns	r2, r3
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	401a      	ands	r2, r3
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b28:	f04f 31ff 	mov.w	r1, #4294967295
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	fa01 f303 	lsl.w	r3, r1, r3
 8003b32:	43d9      	mvns	r1, r3
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b38:	4313      	orrs	r3, r2
         );
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3724      	adds	r7, #36	@ 0x24
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr
	...

08003b48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b082      	sub	sp, #8
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	3b01      	subs	r3, #1
 8003b54:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003b58:	d301      	bcc.n	8003b5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e00f      	b.n	8003b7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b5e:	4a0a      	ldr	r2, [pc, #40]	@ (8003b88 <SysTick_Config+0x40>)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	3b01      	subs	r3, #1
 8003b64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b66:	210f      	movs	r1, #15
 8003b68:	f04f 30ff 	mov.w	r0, #4294967295
 8003b6c:	f7ff ff8e 	bl	8003a8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b70:	4b05      	ldr	r3, [pc, #20]	@ (8003b88 <SysTick_Config+0x40>)
 8003b72:	2200      	movs	r2, #0
 8003b74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b76:	4b04      	ldr	r3, [pc, #16]	@ (8003b88 <SysTick_Config+0x40>)
 8003b78:	2207      	movs	r2, #7
 8003b7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b7c:	2300      	movs	r3, #0
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3708      	adds	r7, #8
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}
 8003b86:	bf00      	nop
 8003b88:	e000e010 	.word	0xe000e010

08003b8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b082      	sub	sp, #8
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	f7ff ff29 	bl	80039ec <__NVIC_SetPriorityGrouping>
}
 8003b9a:	bf00      	nop
 8003b9c:	3708      	adds	r7, #8
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}

08003ba2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ba2:	b580      	push	{r7, lr}
 8003ba4:	b086      	sub	sp, #24
 8003ba6:	af00      	add	r7, sp, #0
 8003ba8:	4603      	mov	r3, r0
 8003baa:	60b9      	str	r1, [r7, #8]
 8003bac:	607a      	str	r2, [r7, #4]
 8003bae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003bb4:	f7ff ff3e 	bl	8003a34 <__NVIC_GetPriorityGrouping>
 8003bb8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003bba:	687a      	ldr	r2, [r7, #4]
 8003bbc:	68b9      	ldr	r1, [r7, #8]
 8003bbe:	6978      	ldr	r0, [r7, #20]
 8003bc0:	f7ff ff8e 	bl	8003ae0 <NVIC_EncodePriority>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bca:	4611      	mov	r1, r2
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f7ff ff5d 	bl	8003a8c <__NVIC_SetPriority>
}
 8003bd2:	bf00      	nop
 8003bd4:	3718      	adds	r7, #24
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}

08003bda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bda:	b580      	push	{r7, lr}
 8003bdc:	b082      	sub	sp, #8
 8003bde:	af00      	add	r7, sp, #0
 8003be0:	4603      	mov	r3, r0
 8003be2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003be4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003be8:	4618      	mov	r0, r3
 8003bea:	f7ff ff31 	bl	8003a50 <__NVIC_EnableIRQ>
}
 8003bee:	bf00      	nop
 8003bf0:	3708      	adds	r7, #8
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}

08003bf6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003bf6:	b580      	push	{r7, lr}
 8003bf8:	b082      	sub	sp, #8
 8003bfa:	af00      	add	r7, sp, #0
 8003bfc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f7ff ffa2 	bl	8003b48 <SysTick_Config>
 8003c04:	4603      	mov	r3, r0
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3708      	adds	r7, #8
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}
	...

08003c10 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b086      	sub	sp, #24
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003c1c:	f7ff feb6 	bl	800398c <HAL_GetTick>
 8003c20:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d101      	bne.n	8003c2c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e099      	b.n	8003d60 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2202      	movs	r2, #2
 8003c30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2200      	movs	r2, #0
 8003c38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f022 0201 	bic.w	r2, r2, #1
 8003c4a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c4c:	e00f      	b.n	8003c6e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c4e:	f7ff fe9d 	bl	800398c <HAL_GetTick>
 8003c52:	4602      	mov	r2, r0
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	1ad3      	subs	r3, r2, r3
 8003c58:	2b05      	cmp	r3, #5
 8003c5a:	d908      	bls.n	8003c6e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2220      	movs	r2, #32
 8003c60:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2203      	movs	r2, #3
 8003c66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e078      	b.n	8003d60 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f003 0301 	and.w	r3, r3, #1
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d1e8      	bne.n	8003c4e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003c84:	697a      	ldr	r2, [r7, #20]
 8003c86:	4b38      	ldr	r3, [pc, #224]	@ (8003d68 <HAL_DMA_Init+0x158>)
 8003c88:	4013      	ands	r3, r2
 8003c8a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	685a      	ldr	r2, [r3, #4]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	691b      	ldr	r3, [r3, #16]
 8003ca0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ca6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	699b      	ldr	r3, [r3, #24]
 8003cac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cb2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6a1b      	ldr	r3, [r3, #32]
 8003cb8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003cba:	697a      	ldr	r2, [r7, #20]
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cc4:	2b04      	cmp	r3, #4
 8003cc6:	d107      	bne.n	8003cd8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	697a      	ldr	r2, [r7, #20]
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	697a      	ldr	r2, [r7, #20]
 8003cde:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	695b      	ldr	r3, [r3, #20]
 8003ce6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	f023 0307 	bic.w	r3, r3, #7
 8003cee:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf4:	697a      	ldr	r2, [r7, #20]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cfe:	2b04      	cmp	r3, #4
 8003d00:	d117      	bne.n	8003d32 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d06:	697a      	ldr	r2, [r7, #20]
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d00e      	beq.n	8003d32 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	f000 fb09 	bl	800432c <DMA_CheckFifoParam>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d008      	beq.n	8003d32 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2240      	movs	r2, #64	@ 0x40
 8003d24:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e016      	b.n	8003d60 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	697a      	ldr	r2, [r7, #20]
 8003d38:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	f000 fac0 	bl	80042c0 <DMA_CalcBaseAndBitshift>
 8003d40:	4603      	mov	r3, r0
 8003d42:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d48:	223f      	movs	r2, #63	@ 0x3f
 8003d4a:	409a      	lsls	r2, r3
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2200      	movs	r2, #0
 8003d54:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2201      	movs	r2, #1
 8003d5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003d5e:	2300      	movs	r3, #0
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	3718      	adds	r7, #24
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}
 8003d68:	f010803f 	.word	0xf010803f

08003d6c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b086      	sub	sp, #24
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	60f8      	str	r0, [r7, #12]
 8003d74:	60b9      	str	r1, [r7, #8]
 8003d76:	607a      	str	r2, [r7, #4]
 8003d78:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d82:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d101      	bne.n	8003d92 <HAL_DMA_Start_IT+0x26>
 8003d8e:	2302      	movs	r3, #2
 8003d90:	e048      	b.n	8003e24 <HAL_DMA_Start_IT+0xb8>
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2201      	movs	r2, #1
 8003d96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	d137      	bne.n	8003e16 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	2202      	movs	r2, #2
 8003daa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2200      	movs	r2, #0
 8003db2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	687a      	ldr	r2, [r7, #4]
 8003db8:	68b9      	ldr	r1, [r7, #8]
 8003dba:	68f8      	ldr	r0, [r7, #12]
 8003dbc:	f000 fa52 	bl	8004264 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dc4:	223f      	movs	r2, #63	@ 0x3f
 8003dc6:	409a      	lsls	r2, r3
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f042 0216 	orr.w	r2, r2, #22
 8003dda:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	695a      	ldr	r2, [r3, #20]
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003dea:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d007      	beq.n	8003e04 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f042 0208 	orr.w	r2, r2, #8
 8003e02:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f042 0201 	orr.w	r2, r2, #1
 8003e12:	601a      	str	r2, [r3, #0]
 8003e14:	e005      	b.n	8003e22 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003e1e:	2302      	movs	r3, #2
 8003e20:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003e22:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	3718      	adds	r7, #24
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}

08003e2c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b084      	sub	sp, #16
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e38:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003e3a:	f7ff fda7 	bl	800398c <HAL_GetTick>
 8003e3e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	2b02      	cmp	r3, #2
 8003e4a:	d008      	beq.n	8003e5e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2280      	movs	r2, #128	@ 0x80
 8003e50:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2200      	movs	r2, #0
 8003e56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e052      	b.n	8003f04 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f022 0216 	bic.w	r2, r2, #22
 8003e6c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	695a      	ldr	r2, [r3, #20]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003e7c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d103      	bne.n	8003e8e <HAL_DMA_Abort+0x62>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d007      	beq.n	8003e9e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	681a      	ldr	r2, [r3, #0]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f022 0208 	bic.w	r2, r2, #8
 8003e9c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f022 0201 	bic.w	r2, r2, #1
 8003eac:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003eae:	e013      	b.n	8003ed8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003eb0:	f7ff fd6c 	bl	800398c <HAL_GetTick>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	2b05      	cmp	r3, #5
 8003ebc:	d90c      	bls.n	8003ed8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2220      	movs	r2, #32
 8003ec2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2203      	movs	r2, #3
 8003ec8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8003ed4:	2303      	movs	r3, #3
 8003ed6:	e015      	b.n	8003f04 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 0301 	and.w	r3, r3, #1
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d1e4      	bne.n	8003eb0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eea:	223f      	movs	r2, #63	@ 0x3f
 8003eec:	409a      	lsls	r2, r3
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2200      	movs	r2, #0
 8003efe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8003f02:	2300      	movs	r3, #0
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3710      	adds	r7, #16
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b083      	sub	sp, #12
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	2b02      	cmp	r3, #2
 8003f1e:	d004      	beq.n	8003f2a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2280      	movs	r2, #128	@ 0x80
 8003f24:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	e00c      	b.n	8003f44 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2205      	movs	r2, #5
 8003f2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f022 0201 	bic.w	r2, r2, #1
 8003f40:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003f42:	2300      	movs	r3, #0
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	370c      	adds	r7, #12
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4e:	4770      	bx	lr

08003f50 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b086      	sub	sp, #24
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003f5c:	4b8e      	ldr	r3, [pc, #568]	@ (8004198 <HAL_DMA_IRQHandler+0x248>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a8e      	ldr	r2, [pc, #568]	@ (800419c <HAL_DMA_IRQHandler+0x24c>)
 8003f62:	fba2 2303 	umull	r2, r3, r2, r3
 8003f66:	0a9b      	lsrs	r3, r3, #10
 8003f68:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f6e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f7a:	2208      	movs	r2, #8
 8003f7c:	409a      	lsls	r2, r3
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	4013      	ands	r3, r2
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d01a      	beq.n	8003fbc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f003 0304 	and.w	r3, r3, #4
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d013      	beq.n	8003fbc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f022 0204 	bic.w	r2, r2, #4
 8003fa2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fa8:	2208      	movs	r2, #8
 8003faa:	409a      	lsls	r2, r3
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fb4:	f043 0201 	orr.w	r2, r3, #1
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	409a      	lsls	r2, r3
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d012      	beq.n	8003ff2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	695b      	ldr	r3, [r3, #20]
 8003fd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d00b      	beq.n	8003ff2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fde:	2201      	movs	r2, #1
 8003fe0:	409a      	lsls	r2, r3
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fea:	f043 0202 	orr.w	r2, r3, #2
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ff6:	2204      	movs	r2, #4
 8003ff8:	409a      	lsls	r2, r3
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d012      	beq.n	8004028 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f003 0302 	and.w	r3, r3, #2
 800400c:	2b00      	cmp	r3, #0
 800400e:	d00b      	beq.n	8004028 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004014:	2204      	movs	r2, #4
 8004016:	409a      	lsls	r2, r3
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004020:	f043 0204 	orr.w	r2, r3, #4
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800402c:	2210      	movs	r2, #16
 800402e:	409a      	lsls	r2, r3
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	4013      	ands	r3, r2
 8004034:	2b00      	cmp	r3, #0
 8004036:	d043      	beq.n	80040c0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 0308 	and.w	r3, r3, #8
 8004042:	2b00      	cmp	r3, #0
 8004044:	d03c      	beq.n	80040c0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800404a:	2210      	movs	r2, #16
 800404c:	409a      	lsls	r2, r3
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800405c:	2b00      	cmp	r3, #0
 800405e:	d018      	beq.n	8004092 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800406a:	2b00      	cmp	r3, #0
 800406c:	d108      	bne.n	8004080 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004072:	2b00      	cmp	r3, #0
 8004074:	d024      	beq.n	80040c0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	4798      	blx	r3
 800407e:	e01f      	b.n	80040c0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004084:	2b00      	cmp	r3, #0
 8004086:	d01b      	beq.n	80040c0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	4798      	blx	r3
 8004090:	e016      	b.n	80040c0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800409c:	2b00      	cmp	r3, #0
 800409e:	d107      	bne.n	80040b0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f022 0208 	bic.w	r2, r2, #8
 80040ae:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d003      	beq.n	80040c0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040bc:	6878      	ldr	r0, [r7, #4]
 80040be:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040c4:	2220      	movs	r2, #32
 80040c6:	409a      	lsls	r2, r3
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	4013      	ands	r3, r2
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	f000 808f 	beq.w	80041f0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f003 0310 	and.w	r3, r3, #16
 80040dc:	2b00      	cmp	r3, #0
 80040de:	f000 8087 	beq.w	80041f0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040e6:	2220      	movs	r2, #32
 80040e8:	409a      	lsls	r2, r3
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	2b05      	cmp	r3, #5
 80040f8:	d136      	bne.n	8004168 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f022 0216 	bic.w	r2, r2, #22
 8004108:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	695a      	ldr	r2, [r3, #20]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004118:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800411e:	2b00      	cmp	r3, #0
 8004120:	d103      	bne.n	800412a <HAL_DMA_IRQHandler+0x1da>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004126:	2b00      	cmp	r3, #0
 8004128:	d007      	beq.n	800413a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f022 0208 	bic.w	r2, r2, #8
 8004138:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800413e:	223f      	movs	r2, #63	@ 0x3f
 8004140:	409a      	lsls	r2, r3
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2201      	movs	r2, #1
 800414a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2200      	movs	r2, #0
 8004152:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800415a:	2b00      	cmp	r3, #0
 800415c:	d07e      	beq.n	800425c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	4798      	blx	r3
        }
        return;
 8004166:	e079      	b.n	800425c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004172:	2b00      	cmp	r3, #0
 8004174:	d01d      	beq.n	80041b2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004180:	2b00      	cmp	r3, #0
 8004182:	d10d      	bne.n	80041a0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004188:	2b00      	cmp	r3, #0
 800418a:	d031      	beq.n	80041f0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	4798      	blx	r3
 8004194:	e02c      	b.n	80041f0 <HAL_DMA_IRQHandler+0x2a0>
 8004196:	bf00      	nop
 8004198:	20000018 	.word	0x20000018
 800419c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d023      	beq.n	80041f0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	4798      	blx	r3
 80041b0:	e01e      	b.n	80041f0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d10f      	bne.n	80041e0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	681a      	ldr	r2, [r3, #0]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f022 0210 	bic.w	r2, r2, #16
 80041ce:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2201      	movs	r2, #1
 80041d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2200      	movs	r2, #0
 80041dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d003      	beq.n	80041f0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041ec:	6878      	ldr	r0, [r7, #4]
 80041ee:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d032      	beq.n	800425e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041fc:	f003 0301 	and.w	r3, r3, #1
 8004200:	2b00      	cmp	r3, #0
 8004202:	d022      	beq.n	800424a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2205      	movs	r2, #5
 8004208:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f022 0201 	bic.w	r2, r2, #1
 800421a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	3301      	adds	r3, #1
 8004220:	60bb      	str	r3, [r7, #8]
 8004222:	697a      	ldr	r2, [r7, #20]
 8004224:	429a      	cmp	r2, r3
 8004226:	d307      	bcc.n	8004238 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f003 0301 	and.w	r3, r3, #1
 8004232:	2b00      	cmp	r3, #0
 8004234:	d1f2      	bne.n	800421c <HAL_DMA_IRQHandler+0x2cc>
 8004236:	e000      	b.n	800423a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004238:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2201      	movs	r2, #1
 800423e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800424e:	2b00      	cmp	r3, #0
 8004250:	d005      	beq.n	800425e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	4798      	blx	r3
 800425a:	e000      	b.n	800425e <HAL_DMA_IRQHandler+0x30e>
        return;
 800425c:	bf00      	nop
    }
  }
}
 800425e:	3718      	adds	r7, #24
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}

08004264 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004264:	b480      	push	{r7}
 8004266:	b085      	sub	sp, #20
 8004268:	af00      	add	r7, sp, #0
 800426a:	60f8      	str	r0, [r7, #12]
 800426c:	60b9      	str	r1, [r7, #8]
 800426e:	607a      	str	r2, [r7, #4]
 8004270:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004280:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	683a      	ldr	r2, [r7, #0]
 8004288:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	2b40      	cmp	r3, #64	@ 0x40
 8004290:	d108      	bne.n	80042a4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	687a      	ldr	r2, [r7, #4]
 8004298:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	68ba      	ldr	r2, [r7, #8]
 80042a0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80042a2:	e007      	b.n	80042b4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	68ba      	ldr	r2, [r7, #8]
 80042aa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	687a      	ldr	r2, [r7, #4]
 80042b2:	60da      	str	r2, [r3, #12]
}
 80042b4:	bf00      	nop
 80042b6:	3714      	adds	r7, #20
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr

080042c0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b085      	sub	sp, #20
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	3b10      	subs	r3, #16
 80042d0:	4a13      	ldr	r2, [pc, #76]	@ (8004320 <DMA_CalcBaseAndBitshift+0x60>)
 80042d2:	fba2 2303 	umull	r2, r3, r2, r3
 80042d6:	091b      	lsrs	r3, r3, #4
 80042d8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80042da:	4a12      	ldr	r2, [pc, #72]	@ (8004324 <DMA_CalcBaseAndBitshift+0x64>)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	4413      	add	r3, r2
 80042e0:	781b      	ldrb	r3, [r3, #0]
 80042e2:	461a      	mov	r2, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2b03      	cmp	r3, #3
 80042ec:	d908      	bls.n	8004300 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	461a      	mov	r2, r3
 80042f4:	4b0c      	ldr	r3, [pc, #48]	@ (8004328 <DMA_CalcBaseAndBitshift+0x68>)
 80042f6:	4013      	ands	r3, r2
 80042f8:	1d1a      	adds	r2, r3, #4
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	659a      	str	r2, [r3, #88]	@ 0x58
 80042fe:	e006      	b.n	800430e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	461a      	mov	r2, r3
 8004306:	4b08      	ldr	r3, [pc, #32]	@ (8004328 <DMA_CalcBaseAndBitshift+0x68>)
 8004308:	4013      	ands	r3, r2
 800430a:	687a      	ldr	r2, [r7, #4]
 800430c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004312:	4618      	mov	r0, r3
 8004314:	3714      	adds	r7, #20
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr
 800431e:	bf00      	nop
 8004320:	aaaaaaab 	.word	0xaaaaaaab
 8004324:	080114b8 	.word	0x080114b8
 8004328:	fffffc00 	.word	0xfffffc00

0800432c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800432c:	b480      	push	{r7}
 800432e:	b085      	sub	sp, #20
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004334:	2300      	movs	r3, #0
 8004336:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800433c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	699b      	ldr	r3, [r3, #24]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d11f      	bne.n	8004386 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	2b03      	cmp	r3, #3
 800434a:	d856      	bhi.n	80043fa <DMA_CheckFifoParam+0xce>
 800434c:	a201      	add	r2, pc, #4	@ (adr r2, 8004354 <DMA_CheckFifoParam+0x28>)
 800434e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004352:	bf00      	nop
 8004354:	08004365 	.word	0x08004365
 8004358:	08004377 	.word	0x08004377
 800435c:	08004365 	.word	0x08004365
 8004360:	080043fb 	.word	0x080043fb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004368:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800436c:	2b00      	cmp	r3, #0
 800436e:	d046      	beq.n	80043fe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004374:	e043      	b.n	80043fe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800437a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800437e:	d140      	bne.n	8004402 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004384:	e03d      	b.n	8004402 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	699b      	ldr	r3, [r3, #24]
 800438a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800438e:	d121      	bne.n	80043d4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	2b03      	cmp	r3, #3
 8004394:	d837      	bhi.n	8004406 <DMA_CheckFifoParam+0xda>
 8004396:	a201      	add	r2, pc, #4	@ (adr r2, 800439c <DMA_CheckFifoParam+0x70>)
 8004398:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800439c:	080043ad 	.word	0x080043ad
 80043a0:	080043b3 	.word	0x080043b3
 80043a4:	080043ad 	.word	0x080043ad
 80043a8:	080043c5 	.word	0x080043c5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	73fb      	strb	r3, [r7, #15]
      break;
 80043b0:	e030      	b.n	8004414 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043b6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d025      	beq.n	800440a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043c2:	e022      	b.n	800440a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043c8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80043cc:	d11f      	bne.n	800440e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80043d2:	e01c      	b.n	800440e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	2b02      	cmp	r3, #2
 80043d8:	d903      	bls.n	80043e2 <DMA_CheckFifoParam+0xb6>
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	2b03      	cmp	r3, #3
 80043de:	d003      	beq.n	80043e8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80043e0:	e018      	b.n	8004414 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	73fb      	strb	r3, [r7, #15]
      break;
 80043e6:	e015      	b.n	8004414 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d00e      	beq.n	8004412 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80043f4:	2301      	movs	r3, #1
 80043f6:	73fb      	strb	r3, [r7, #15]
      break;
 80043f8:	e00b      	b.n	8004412 <DMA_CheckFifoParam+0xe6>
      break;
 80043fa:	bf00      	nop
 80043fc:	e00a      	b.n	8004414 <DMA_CheckFifoParam+0xe8>
      break;
 80043fe:	bf00      	nop
 8004400:	e008      	b.n	8004414 <DMA_CheckFifoParam+0xe8>
      break;
 8004402:	bf00      	nop
 8004404:	e006      	b.n	8004414 <DMA_CheckFifoParam+0xe8>
      break;
 8004406:	bf00      	nop
 8004408:	e004      	b.n	8004414 <DMA_CheckFifoParam+0xe8>
      break;
 800440a:	bf00      	nop
 800440c:	e002      	b.n	8004414 <DMA_CheckFifoParam+0xe8>
      break;   
 800440e:	bf00      	nop
 8004410:	e000      	b.n	8004414 <DMA_CheckFifoParam+0xe8>
      break;
 8004412:	bf00      	nop
    }
  } 
  
  return status; 
 8004414:	7bfb      	ldrb	r3, [r7, #15]
}
 8004416:	4618      	mov	r0, r3
 8004418:	3714      	adds	r7, #20
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr
 8004422:	bf00      	nop

08004424 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004424:	b480      	push	{r7}
 8004426:	b089      	sub	sp, #36	@ 0x24
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
 800442c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800442e:	2300      	movs	r3, #0
 8004430:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004432:	2300      	movs	r3, #0
 8004434:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004436:	2300      	movs	r3, #0
 8004438:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800443a:	2300      	movs	r3, #0
 800443c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800443e:	2300      	movs	r3, #0
 8004440:	61fb      	str	r3, [r7, #28]
 8004442:	e175      	b.n	8004730 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004444:	2201      	movs	r2, #1
 8004446:	69fb      	ldr	r3, [r7, #28]
 8004448:	fa02 f303 	lsl.w	r3, r2, r3
 800444c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	697a      	ldr	r2, [r7, #20]
 8004454:	4013      	ands	r3, r2
 8004456:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8004458:	693a      	ldr	r2, [r7, #16]
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	429a      	cmp	r2, r3
 800445e:	f040 8164 	bne.w	800472a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	f003 0303 	and.w	r3, r3, #3
 800446a:	2b01      	cmp	r3, #1
 800446c:	d005      	beq.n	800447a <HAL_GPIO_Init+0x56>
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	f003 0303 	and.w	r3, r3, #3
 8004476:	2b02      	cmp	r3, #2
 8004478:	d130      	bne.n	80044dc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004480:	69fb      	ldr	r3, [r7, #28]
 8004482:	005b      	lsls	r3, r3, #1
 8004484:	2203      	movs	r2, #3
 8004486:	fa02 f303 	lsl.w	r3, r2, r3
 800448a:	43db      	mvns	r3, r3
 800448c:	69ba      	ldr	r2, [r7, #24]
 800448e:	4013      	ands	r3, r2
 8004490:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	68da      	ldr	r2, [r3, #12]
 8004496:	69fb      	ldr	r3, [r7, #28]
 8004498:	005b      	lsls	r3, r3, #1
 800449a:	fa02 f303 	lsl.w	r3, r2, r3
 800449e:	69ba      	ldr	r2, [r7, #24]
 80044a0:	4313      	orrs	r3, r2
 80044a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	69ba      	ldr	r2, [r7, #24]
 80044a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80044b0:	2201      	movs	r2, #1
 80044b2:	69fb      	ldr	r3, [r7, #28]
 80044b4:	fa02 f303 	lsl.w	r3, r2, r3
 80044b8:	43db      	mvns	r3, r3
 80044ba:	69ba      	ldr	r2, [r7, #24]
 80044bc:	4013      	ands	r3, r2
 80044be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	091b      	lsrs	r3, r3, #4
 80044c6:	f003 0201 	and.w	r2, r3, #1
 80044ca:	69fb      	ldr	r3, [r7, #28]
 80044cc:	fa02 f303 	lsl.w	r3, r2, r3
 80044d0:	69ba      	ldr	r2, [r7, #24]
 80044d2:	4313      	orrs	r3, r2
 80044d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	69ba      	ldr	r2, [r7, #24]
 80044da:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	f003 0303 	and.w	r3, r3, #3
 80044e4:	2b03      	cmp	r3, #3
 80044e6:	d017      	beq.n	8004518 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	68db      	ldr	r3, [r3, #12]
 80044ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80044ee:	69fb      	ldr	r3, [r7, #28]
 80044f0:	005b      	lsls	r3, r3, #1
 80044f2:	2203      	movs	r2, #3
 80044f4:	fa02 f303 	lsl.w	r3, r2, r3
 80044f8:	43db      	mvns	r3, r3
 80044fa:	69ba      	ldr	r2, [r7, #24]
 80044fc:	4013      	ands	r3, r2
 80044fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	689a      	ldr	r2, [r3, #8]
 8004504:	69fb      	ldr	r3, [r7, #28]
 8004506:	005b      	lsls	r3, r3, #1
 8004508:	fa02 f303 	lsl.w	r3, r2, r3
 800450c:	69ba      	ldr	r2, [r7, #24]
 800450e:	4313      	orrs	r3, r2
 8004510:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	69ba      	ldr	r2, [r7, #24]
 8004516:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	f003 0303 	and.w	r3, r3, #3
 8004520:	2b02      	cmp	r3, #2
 8004522:	d123      	bne.n	800456c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004524:	69fb      	ldr	r3, [r7, #28]
 8004526:	08da      	lsrs	r2, r3, #3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	3208      	adds	r2, #8
 800452c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004530:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004532:	69fb      	ldr	r3, [r7, #28]
 8004534:	f003 0307 	and.w	r3, r3, #7
 8004538:	009b      	lsls	r3, r3, #2
 800453a:	220f      	movs	r2, #15
 800453c:	fa02 f303 	lsl.w	r3, r2, r3
 8004540:	43db      	mvns	r3, r3
 8004542:	69ba      	ldr	r2, [r7, #24]
 8004544:	4013      	ands	r3, r2
 8004546:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	691a      	ldr	r2, [r3, #16]
 800454c:	69fb      	ldr	r3, [r7, #28]
 800454e:	f003 0307 	and.w	r3, r3, #7
 8004552:	009b      	lsls	r3, r3, #2
 8004554:	fa02 f303 	lsl.w	r3, r2, r3
 8004558:	69ba      	ldr	r2, [r7, #24]
 800455a:	4313      	orrs	r3, r2
 800455c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800455e:	69fb      	ldr	r3, [r7, #28]
 8004560:	08da      	lsrs	r2, r3, #3
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	3208      	adds	r2, #8
 8004566:	69b9      	ldr	r1, [r7, #24]
 8004568:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004572:	69fb      	ldr	r3, [r7, #28]
 8004574:	005b      	lsls	r3, r3, #1
 8004576:	2203      	movs	r2, #3
 8004578:	fa02 f303 	lsl.w	r3, r2, r3
 800457c:	43db      	mvns	r3, r3
 800457e:	69ba      	ldr	r2, [r7, #24]
 8004580:	4013      	ands	r3, r2
 8004582:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	f003 0203 	and.w	r2, r3, #3
 800458c:	69fb      	ldr	r3, [r7, #28]
 800458e:	005b      	lsls	r3, r3, #1
 8004590:	fa02 f303 	lsl.w	r3, r2, r3
 8004594:	69ba      	ldr	r2, [r7, #24]
 8004596:	4313      	orrs	r3, r2
 8004598:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	69ba      	ldr	r2, [r7, #24]
 800459e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	f000 80be 	beq.w	800472a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045ae:	4b66      	ldr	r3, [pc, #408]	@ (8004748 <HAL_GPIO_Init+0x324>)
 80045b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045b2:	4a65      	ldr	r2, [pc, #404]	@ (8004748 <HAL_GPIO_Init+0x324>)
 80045b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80045b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80045ba:	4b63      	ldr	r3, [pc, #396]	@ (8004748 <HAL_GPIO_Init+0x324>)
 80045bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045c2:	60fb      	str	r3, [r7, #12]
 80045c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80045c6:	4a61      	ldr	r2, [pc, #388]	@ (800474c <HAL_GPIO_Init+0x328>)
 80045c8:	69fb      	ldr	r3, [r7, #28]
 80045ca:	089b      	lsrs	r3, r3, #2
 80045cc:	3302      	adds	r3, #2
 80045ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80045d4:	69fb      	ldr	r3, [r7, #28]
 80045d6:	f003 0303 	and.w	r3, r3, #3
 80045da:	009b      	lsls	r3, r3, #2
 80045dc:	220f      	movs	r2, #15
 80045de:	fa02 f303 	lsl.w	r3, r2, r3
 80045e2:	43db      	mvns	r3, r3
 80045e4:	69ba      	ldr	r2, [r7, #24]
 80045e6:	4013      	ands	r3, r2
 80045e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a58      	ldr	r2, [pc, #352]	@ (8004750 <HAL_GPIO_Init+0x32c>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d037      	beq.n	8004662 <HAL_GPIO_Init+0x23e>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4a57      	ldr	r2, [pc, #348]	@ (8004754 <HAL_GPIO_Init+0x330>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d031      	beq.n	800465e <HAL_GPIO_Init+0x23a>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a56      	ldr	r2, [pc, #344]	@ (8004758 <HAL_GPIO_Init+0x334>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d02b      	beq.n	800465a <HAL_GPIO_Init+0x236>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	4a55      	ldr	r2, [pc, #340]	@ (800475c <HAL_GPIO_Init+0x338>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d025      	beq.n	8004656 <HAL_GPIO_Init+0x232>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4a54      	ldr	r2, [pc, #336]	@ (8004760 <HAL_GPIO_Init+0x33c>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d01f      	beq.n	8004652 <HAL_GPIO_Init+0x22e>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a53      	ldr	r2, [pc, #332]	@ (8004764 <HAL_GPIO_Init+0x340>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d019      	beq.n	800464e <HAL_GPIO_Init+0x22a>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	4a52      	ldr	r2, [pc, #328]	@ (8004768 <HAL_GPIO_Init+0x344>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d013      	beq.n	800464a <HAL_GPIO_Init+0x226>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	4a51      	ldr	r2, [pc, #324]	@ (800476c <HAL_GPIO_Init+0x348>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d00d      	beq.n	8004646 <HAL_GPIO_Init+0x222>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	4a50      	ldr	r2, [pc, #320]	@ (8004770 <HAL_GPIO_Init+0x34c>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d007      	beq.n	8004642 <HAL_GPIO_Init+0x21e>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	4a4f      	ldr	r2, [pc, #316]	@ (8004774 <HAL_GPIO_Init+0x350>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d101      	bne.n	800463e <HAL_GPIO_Init+0x21a>
 800463a:	2309      	movs	r3, #9
 800463c:	e012      	b.n	8004664 <HAL_GPIO_Init+0x240>
 800463e:	230a      	movs	r3, #10
 8004640:	e010      	b.n	8004664 <HAL_GPIO_Init+0x240>
 8004642:	2308      	movs	r3, #8
 8004644:	e00e      	b.n	8004664 <HAL_GPIO_Init+0x240>
 8004646:	2307      	movs	r3, #7
 8004648:	e00c      	b.n	8004664 <HAL_GPIO_Init+0x240>
 800464a:	2306      	movs	r3, #6
 800464c:	e00a      	b.n	8004664 <HAL_GPIO_Init+0x240>
 800464e:	2305      	movs	r3, #5
 8004650:	e008      	b.n	8004664 <HAL_GPIO_Init+0x240>
 8004652:	2304      	movs	r3, #4
 8004654:	e006      	b.n	8004664 <HAL_GPIO_Init+0x240>
 8004656:	2303      	movs	r3, #3
 8004658:	e004      	b.n	8004664 <HAL_GPIO_Init+0x240>
 800465a:	2302      	movs	r3, #2
 800465c:	e002      	b.n	8004664 <HAL_GPIO_Init+0x240>
 800465e:	2301      	movs	r3, #1
 8004660:	e000      	b.n	8004664 <HAL_GPIO_Init+0x240>
 8004662:	2300      	movs	r3, #0
 8004664:	69fa      	ldr	r2, [r7, #28]
 8004666:	f002 0203 	and.w	r2, r2, #3
 800466a:	0092      	lsls	r2, r2, #2
 800466c:	4093      	lsls	r3, r2
 800466e:	69ba      	ldr	r2, [r7, #24]
 8004670:	4313      	orrs	r3, r2
 8004672:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004674:	4935      	ldr	r1, [pc, #212]	@ (800474c <HAL_GPIO_Init+0x328>)
 8004676:	69fb      	ldr	r3, [r7, #28]
 8004678:	089b      	lsrs	r3, r3, #2
 800467a:	3302      	adds	r3, #2
 800467c:	69ba      	ldr	r2, [r7, #24]
 800467e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004682:	4b3d      	ldr	r3, [pc, #244]	@ (8004778 <HAL_GPIO_Init+0x354>)
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	43db      	mvns	r3, r3
 800468c:	69ba      	ldr	r2, [r7, #24]
 800468e:	4013      	ands	r3, r2
 8004690:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d003      	beq.n	80046a6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800469e:	69ba      	ldr	r2, [r7, #24]
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	4313      	orrs	r3, r2
 80046a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80046a6:	4a34      	ldr	r2, [pc, #208]	@ (8004778 <HAL_GPIO_Init+0x354>)
 80046a8:	69bb      	ldr	r3, [r7, #24]
 80046aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80046ac:	4b32      	ldr	r3, [pc, #200]	@ (8004778 <HAL_GPIO_Init+0x354>)
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	43db      	mvns	r3, r3
 80046b6:	69ba      	ldr	r2, [r7, #24]
 80046b8:	4013      	ands	r3, r2
 80046ba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d003      	beq.n	80046d0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80046c8:	69ba      	ldr	r2, [r7, #24]
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	4313      	orrs	r3, r2
 80046ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80046d0:	4a29      	ldr	r2, [pc, #164]	@ (8004778 <HAL_GPIO_Init+0x354>)
 80046d2:	69bb      	ldr	r3, [r7, #24]
 80046d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80046d6:	4b28      	ldr	r3, [pc, #160]	@ (8004778 <HAL_GPIO_Init+0x354>)
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	43db      	mvns	r3, r3
 80046e0:	69ba      	ldr	r2, [r7, #24]
 80046e2:	4013      	ands	r3, r2
 80046e4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d003      	beq.n	80046fa <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80046f2:	69ba      	ldr	r2, [r7, #24]
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80046fa:	4a1f      	ldr	r2, [pc, #124]	@ (8004778 <HAL_GPIO_Init+0x354>)
 80046fc:	69bb      	ldr	r3, [r7, #24]
 80046fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004700:	4b1d      	ldr	r3, [pc, #116]	@ (8004778 <HAL_GPIO_Init+0x354>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	43db      	mvns	r3, r3
 800470a:	69ba      	ldr	r2, [r7, #24]
 800470c:	4013      	ands	r3, r2
 800470e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004718:	2b00      	cmp	r3, #0
 800471a:	d003      	beq.n	8004724 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800471c:	69ba      	ldr	r2, [r7, #24]
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	4313      	orrs	r3, r2
 8004722:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004724:	4a14      	ldr	r2, [pc, #80]	@ (8004778 <HAL_GPIO_Init+0x354>)
 8004726:	69bb      	ldr	r3, [r7, #24]
 8004728:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	3301      	adds	r3, #1
 800472e:	61fb      	str	r3, [r7, #28]
 8004730:	69fb      	ldr	r3, [r7, #28]
 8004732:	2b0f      	cmp	r3, #15
 8004734:	f67f ae86 	bls.w	8004444 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004738:	bf00      	nop
 800473a:	bf00      	nop
 800473c:	3724      	adds	r7, #36	@ 0x24
 800473e:	46bd      	mov	sp, r7
 8004740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004744:	4770      	bx	lr
 8004746:	bf00      	nop
 8004748:	40023800 	.word	0x40023800
 800474c:	40013800 	.word	0x40013800
 8004750:	40020000 	.word	0x40020000
 8004754:	40020400 	.word	0x40020400
 8004758:	40020800 	.word	0x40020800
 800475c:	40020c00 	.word	0x40020c00
 8004760:	40021000 	.word	0x40021000
 8004764:	40021400 	.word	0x40021400
 8004768:	40021800 	.word	0x40021800
 800476c:	40021c00 	.word	0x40021c00
 8004770:	40022000 	.word	0x40022000
 8004774:	40022400 	.word	0x40022400
 8004778:	40013c00 	.word	0x40013c00

0800477c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800477c:	b480      	push	{r7}
 800477e:	b085      	sub	sp, #20
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
 8004784:	460b      	mov	r3, r1
 8004786:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	691a      	ldr	r2, [r3, #16]
 800478c:	887b      	ldrh	r3, [r7, #2]
 800478e:	4013      	ands	r3, r2
 8004790:	2b00      	cmp	r3, #0
 8004792:	d002      	beq.n	800479a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004794:	2301      	movs	r3, #1
 8004796:	73fb      	strb	r3, [r7, #15]
 8004798:	e001      	b.n	800479e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800479a:	2300      	movs	r3, #0
 800479c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800479e:	7bfb      	ldrb	r3, [r7, #15]
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	3714      	adds	r7, #20
 80047a4:	46bd      	mov	sp, r7
 80047a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047aa:	4770      	bx	lr

080047ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b083      	sub	sp, #12
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
 80047b4:	460b      	mov	r3, r1
 80047b6:	807b      	strh	r3, [r7, #2]
 80047b8:	4613      	mov	r3, r2
 80047ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80047bc:	787b      	ldrb	r3, [r7, #1]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d003      	beq.n	80047ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80047c2:	887a      	ldrh	r2, [r7, #2]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80047c8:	e003      	b.n	80047d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80047ca:	887b      	ldrh	r3, [r7, #2]
 80047cc:	041a      	lsls	r2, r3, #16
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	619a      	str	r2, [r3, #24]
}
 80047d2:	bf00      	nop
 80047d4:	370c      	adds	r7, #12
 80047d6:	46bd      	mov	sp, r7
 80047d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047dc:	4770      	bx	lr
	...

080047e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b082      	sub	sp, #8
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	4603      	mov	r3, r0
 80047e8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80047ea:	4b08      	ldr	r3, [pc, #32]	@ (800480c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80047ec:	695a      	ldr	r2, [r3, #20]
 80047ee:	88fb      	ldrh	r3, [r7, #6]
 80047f0:	4013      	ands	r3, r2
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d006      	beq.n	8004804 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80047f6:	4a05      	ldr	r2, [pc, #20]	@ (800480c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80047f8:	88fb      	ldrh	r3, [r7, #6]
 80047fa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80047fc:	88fb      	ldrh	r3, [r7, #6]
 80047fe:	4618      	mov	r0, r3
 8004800:	f7fd ff26 	bl	8002650 <HAL_GPIO_EXTI_Callback>
  }
}
 8004804:	bf00      	nop
 8004806:	3708      	adds	r7, #8
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}
 800480c:	40013c00 	.word	0x40013c00

08004810 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b082      	sub	sp, #8
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d101      	bne.n	8004822 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	e08b      	b.n	800493a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004828:	b2db      	uxtb	r3, r3
 800482a:	2b00      	cmp	r3, #0
 800482c:	d106      	bne.n	800483c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2200      	movs	r2, #0
 8004832:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f7fe fbde 	bl	8002ff8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2224      	movs	r2, #36	@ 0x24
 8004840:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f022 0201 	bic.w	r2, r2, #1
 8004852:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	685a      	ldr	r2, [r3, #4]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004860:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	689a      	ldr	r2, [r3, #8]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004870:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	68db      	ldr	r3, [r3, #12]
 8004876:	2b01      	cmp	r3, #1
 8004878:	d107      	bne.n	800488a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	689a      	ldr	r2, [r3, #8]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004886:	609a      	str	r2, [r3, #8]
 8004888:	e006      	b.n	8004898 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	689a      	ldr	r2, [r3, #8]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004896:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	68db      	ldr	r3, [r3, #12]
 800489c:	2b02      	cmp	r3, #2
 800489e:	d108      	bne.n	80048b2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	685a      	ldr	r2, [r3, #4]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80048ae:	605a      	str	r2, [r3, #4]
 80048b0:	e007      	b.n	80048c2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	685a      	ldr	r2, [r3, #4]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80048c0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	6859      	ldr	r1, [r3, #4]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	4b1d      	ldr	r3, [pc, #116]	@ (8004944 <HAL_I2C_Init+0x134>)
 80048ce:	430b      	orrs	r3, r1
 80048d0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	68da      	ldr	r2, [r3, #12]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80048e0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	691a      	ldr	r2, [r3, #16]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	695b      	ldr	r3, [r3, #20]
 80048ea:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	699b      	ldr	r3, [r3, #24]
 80048f2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	430a      	orrs	r2, r1
 80048fa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	69d9      	ldr	r1, [r3, #28]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6a1a      	ldr	r2, [r3, #32]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	430a      	orrs	r2, r1
 800490a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f042 0201 	orr.w	r2, r2, #1
 800491a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2200      	movs	r2, #0
 8004920:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2220      	movs	r2, #32
 8004926:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2200      	movs	r2, #0
 800492e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2200      	movs	r2, #0
 8004934:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004938:	2300      	movs	r3, #0
}
 800493a:	4618      	mov	r0, r3
 800493c:	3708      	adds	r7, #8
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
 8004942:	bf00      	nop
 8004944:	02008000 	.word	0x02008000

08004948 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b088      	sub	sp, #32
 800494c:	af02      	add	r7, sp, #8
 800494e:	60f8      	str	r0, [r7, #12]
 8004950:	607a      	str	r2, [r7, #4]
 8004952:	461a      	mov	r2, r3
 8004954:	460b      	mov	r3, r1
 8004956:	817b      	strh	r3, [r7, #10]
 8004958:	4613      	mov	r3, r2
 800495a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004962:	b2db      	uxtb	r3, r3
 8004964:	2b20      	cmp	r3, #32
 8004966:	f040 80fd 	bne.w	8004b64 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004970:	2b01      	cmp	r3, #1
 8004972:	d101      	bne.n	8004978 <HAL_I2C_Master_Transmit+0x30>
 8004974:	2302      	movs	r3, #2
 8004976:	e0f6      	b.n	8004b66 <HAL_I2C_Master_Transmit+0x21e>
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2201      	movs	r2, #1
 800497c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004980:	f7ff f804 	bl	800398c <HAL_GetTick>
 8004984:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	9300      	str	r3, [sp, #0]
 800498a:	2319      	movs	r3, #25
 800498c:	2201      	movs	r2, #1
 800498e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004992:	68f8      	ldr	r0, [r7, #12]
 8004994:	f000 f914 	bl	8004bc0 <I2C_WaitOnFlagUntilTimeout>
 8004998:	4603      	mov	r3, r0
 800499a:	2b00      	cmp	r3, #0
 800499c:	d001      	beq.n	80049a2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	e0e1      	b.n	8004b66 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2221      	movs	r2, #33	@ 0x21
 80049a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2210      	movs	r2, #16
 80049ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2200      	movs	r2, #0
 80049b6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	893a      	ldrh	r2, [r7, #8]
 80049c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	2200      	movs	r2, #0
 80049c8:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049ce:	b29b      	uxth	r3, r3
 80049d0:	2bff      	cmp	r3, #255	@ 0xff
 80049d2:	d906      	bls.n	80049e2 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	22ff      	movs	r2, #255	@ 0xff
 80049d8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80049da:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80049de:	617b      	str	r3, [r7, #20]
 80049e0:	e007      	b.n	80049f2 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049e6:	b29a      	uxth	r2, r3
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80049ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80049f0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d024      	beq.n	8004a44 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049fe:	781a      	ldrb	r2, [r3, #0]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a0a:	1c5a      	adds	r2, r3, #1
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a14:	b29b      	uxth	r3, r3
 8004a16:	3b01      	subs	r3, #1
 8004a18:	b29a      	uxth	r2, r3
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a22:	3b01      	subs	r3, #1
 8004a24:	b29a      	uxth	r2, r3
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	3301      	adds	r3, #1
 8004a32:	b2da      	uxtb	r2, r3
 8004a34:	8979      	ldrh	r1, [r7, #10]
 8004a36:	4b4e      	ldr	r3, [pc, #312]	@ (8004b70 <HAL_I2C_Master_Transmit+0x228>)
 8004a38:	9300      	str	r3, [sp, #0]
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	68f8      	ldr	r0, [r7, #12]
 8004a3e:	f000 fa83 	bl	8004f48 <I2C_TransferConfig>
 8004a42:	e066      	b.n	8004b12 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a48:	b2da      	uxtb	r2, r3
 8004a4a:	8979      	ldrh	r1, [r7, #10]
 8004a4c:	4b48      	ldr	r3, [pc, #288]	@ (8004b70 <HAL_I2C_Master_Transmit+0x228>)
 8004a4e:	9300      	str	r3, [sp, #0]
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	68f8      	ldr	r0, [r7, #12]
 8004a54:	f000 fa78 	bl	8004f48 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004a58:	e05b      	b.n	8004b12 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a5a:	693a      	ldr	r2, [r7, #16]
 8004a5c:	6a39      	ldr	r1, [r7, #32]
 8004a5e:	68f8      	ldr	r0, [r7, #12]
 8004a60:	f000 f907 	bl	8004c72 <I2C_WaitOnTXISFlagUntilTimeout>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d001      	beq.n	8004a6e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e07b      	b.n	8004b66 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a72:	781a      	ldrb	r2, [r3, #0]
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a7e:	1c5a      	adds	r2, r3, #1
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a88:	b29b      	uxth	r3, r3
 8004a8a:	3b01      	subs	r3, #1
 8004a8c:	b29a      	uxth	r2, r3
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a96:	3b01      	subs	r3, #1
 8004a98:	b29a      	uxth	r2, r3
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004aa2:	b29b      	uxth	r3, r3
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d034      	beq.n	8004b12 <HAL_I2C_Master_Transmit+0x1ca>
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d130      	bne.n	8004b12 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	9300      	str	r3, [sp, #0]
 8004ab4:	6a3b      	ldr	r3, [r7, #32]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	2180      	movs	r1, #128	@ 0x80
 8004aba:	68f8      	ldr	r0, [r7, #12]
 8004abc:	f000 f880 	bl	8004bc0 <I2C_WaitOnFlagUntilTimeout>
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d001      	beq.n	8004aca <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e04d      	b.n	8004b66 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	2bff      	cmp	r3, #255	@ 0xff
 8004ad2:	d90e      	bls.n	8004af2 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	22ff      	movs	r2, #255	@ 0xff
 8004ad8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ade:	b2da      	uxtb	r2, r3
 8004ae0:	8979      	ldrh	r1, [r7, #10]
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	9300      	str	r3, [sp, #0]
 8004ae6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004aea:	68f8      	ldr	r0, [r7, #12]
 8004aec:	f000 fa2c 	bl	8004f48 <I2C_TransferConfig>
 8004af0:	e00f      	b.n	8004b12 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004af6:	b29a      	uxth	r2, r3
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b00:	b2da      	uxtb	r2, r3
 8004b02:	8979      	ldrh	r1, [r7, #10]
 8004b04:	2300      	movs	r3, #0
 8004b06:	9300      	str	r3, [sp, #0]
 8004b08:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004b0c:	68f8      	ldr	r0, [r7, #12]
 8004b0e:	f000 fa1b 	bl	8004f48 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b16:	b29b      	uxth	r3, r3
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d19e      	bne.n	8004a5a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b1c:	693a      	ldr	r2, [r7, #16]
 8004b1e:	6a39      	ldr	r1, [r7, #32]
 8004b20:	68f8      	ldr	r0, [r7, #12]
 8004b22:	f000 f8ed 	bl	8004d00 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004b26:	4603      	mov	r3, r0
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d001      	beq.n	8004b30 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	e01a      	b.n	8004b66 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	2220      	movs	r2, #32
 8004b36:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	6859      	ldr	r1, [r3, #4]
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	4b0c      	ldr	r3, [pc, #48]	@ (8004b74 <HAL_I2C_Master_Transmit+0x22c>)
 8004b44:	400b      	ands	r3, r1
 8004b46:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2220      	movs	r2, #32
 8004b4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2200      	movs	r2, #0
 8004b54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004b60:	2300      	movs	r3, #0
 8004b62:	e000      	b.n	8004b66 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8004b64:	2302      	movs	r3, #2
  }
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3718      	adds	r7, #24
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}
 8004b6e:	bf00      	nop
 8004b70:	80002000 	.word	0x80002000
 8004b74:	fe00e800 	.word	0xfe00e800

08004b78 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b083      	sub	sp, #12
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	699b      	ldr	r3, [r3, #24]
 8004b86:	f003 0302 	and.w	r3, r3, #2
 8004b8a:	2b02      	cmp	r3, #2
 8004b8c:	d103      	bne.n	8004b96 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	2200      	movs	r2, #0
 8004b94:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	699b      	ldr	r3, [r3, #24]
 8004b9c:	f003 0301 	and.w	r3, r3, #1
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d007      	beq.n	8004bb4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	699a      	ldr	r2, [r3, #24]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f042 0201 	orr.w	r2, r2, #1
 8004bb2:	619a      	str	r2, [r3, #24]
  }
}
 8004bb4:	bf00      	nop
 8004bb6:	370c      	adds	r7, #12
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbe:	4770      	bx	lr

08004bc0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b084      	sub	sp, #16
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	60f8      	str	r0, [r7, #12]
 8004bc8:	60b9      	str	r1, [r7, #8]
 8004bca:	603b      	str	r3, [r7, #0]
 8004bcc:	4613      	mov	r3, r2
 8004bce:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004bd0:	e03b      	b.n	8004c4a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bd2:	69ba      	ldr	r2, [r7, #24]
 8004bd4:	6839      	ldr	r1, [r7, #0]
 8004bd6:	68f8      	ldr	r0, [r7, #12]
 8004bd8:	f000 f8d6 	bl	8004d88 <I2C_IsErrorOccurred>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d001      	beq.n	8004be6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e041      	b.n	8004c6a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bec:	d02d      	beq.n	8004c4a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bee:	f7fe fecd 	bl	800398c <HAL_GetTick>
 8004bf2:	4602      	mov	r2, r0
 8004bf4:	69bb      	ldr	r3, [r7, #24]
 8004bf6:	1ad3      	subs	r3, r2, r3
 8004bf8:	683a      	ldr	r2, [r7, #0]
 8004bfa:	429a      	cmp	r2, r3
 8004bfc:	d302      	bcc.n	8004c04 <I2C_WaitOnFlagUntilTimeout+0x44>
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d122      	bne.n	8004c4a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	699a      	ldr	r2, [r3, #24]
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	68ba      	ldr	r2, [r7, #8]
 8004c10:	429a      	cmp	r2, r3
 8004c12:	bf0c      	ite	eq
 8004c14:	2301      	moveq	r3, #1
 8004c16:	2300      	movne	r3, #0
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	461a      	mov	r2, r3
 8004c1c:	79fb      	ldrb	r3, [r7, #7]
 8004c1e:	429a      	cmp	r2, r3
 8004c20:	d113      	bne.n	8004c4a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c26:	f043 0220 	orr.w	r2, r3, #32
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2220      	movs	r2, #32
 8004c32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2200      	movs	r2, #0
 8004c42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	e00f      	b.n	8004c6a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	699a      	ldr	r2, [r3, #24]
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	4013      	ands	r3, r2
 8004c54:	68ba      	ldr	r2, [r7, #8]
 8004c56:	429a      	cmp	r2, r3
 8004c58:	bf0c      	ite	eq
 8004c5a:	2301      	moveq	r3, #1
 8004c5c:	2300      	movne	r3, #0
 8004c5e:	b2db      	uxtb	r3, r3
 8004c60:	461a      	mov	r2, r3
 8004c62:	79fb      	ldrb	r3, [r7, #7]
 8004c64:	429a      	cmp	r2, r3
 8004c66:	d0b4      	beq.n	8004bd2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c68:	2300      	movs	r3, #0
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3710      	adds	r7, #16
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}

08004c72 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004c72:	b580      	push	{r7, lr}
 8004c74:	b084      	sub	sp, #16
 8004c76:	af00      	add	r7, sp, #0
 8004c78:	60f8      	str	r0, [r7, #12]
 8004c7a:	60b9      	str	r1, [r7, #8]
 8004c7c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004c7e:	e033      	b.n	8004ce8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c80:	687a      	ldr	r2, [r7, #4]
 8004c82:	68b9      	ldr	r1, [r7, #8]
 8004c84:	68f8      	ldr	r0, [r7, #12]
 8004c86:	f000 f87f 	bl	8004d88 <I2C_IsErrorOccurred>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d001      	beq.n	8004c94 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004c90:	2301      	movs	r3, #1
 8004c92:	e031      	b.n	8004cf8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c9a:	d025      	beq.n	8004ce8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c9c:	f7fe fe76 	bl	800398c <HAL_GetTick>
 8004ca0:	4602      	mov	r2, r0
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	1ad3      	subs	r3, r2, r3
 8004ca6:	68ba      	ldr	r2, [r7, #8]
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	d302      	bcc.n	8004cb2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d11a      	bne.n	8004ce8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	699b      	ldr	r3, [r3, #24]
 8004cb8:	f003 0302 	and.w	r3, r3, #2
 8004cbc:	2b02      	cmp	r3, #2
 8004cbe:	d013      	beq.n	8004ce8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cc4:	f043 0220 	orr.w	r2, r3, #32
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2220      	movs	r2, #32
 8004cd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	e007      	b.n	8004cf8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	699b      	ldr	r3, [r3, #24]
 8004cee:	f003 0302 	and.w	r3, r3, #2
 8004cf2:	2b02      	cmp	r3, #2
 8004cf4:	d1c4      	bne.n	8004c80 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004cf6:	2300      	movs	r3, #0
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3710      	adds	r7, #16
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}

08004d00 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b084      	sub	sp, #16
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	60f8      	str	r0, [r7, #12]
 8004d08:	60b9      	str	r1, [r7, #8]
 8004d0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d0c:	e02f      	b.n	8004d6e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d0e:	687a      	ldr	r2, [r7, #4]
 8004d10:	68b9      	ldr	r1, [r7, #8]
 8004d12:	68f8      	ldr	r0, [r7, #12]
 8004d14:	f000 f838 	bl	8004d88 <I2C_IsErrorOccurred>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d001      	beq.n	8004d22 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e02d      	b.n	8004d7e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d22:	f7fe fe33 	bl	800398c <HAL_GetTick>
 8004d26:	4602      	mov	r2, r0
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	1ad3      	subs	r3, r2, r3
 8004d2c:	68ba      	ldr	r2, [r7, #8]
 8004d2e:	429a      	cmp	r2, r3
 8004d30:	d302      	bcc.n	8004d38 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d11a      	bne.n	8004d6e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	699b      	ldr	r3, [r3, #24]
 8004d3e:	f003 0320 	and.w	r3, r3, #32
 8004d42:	2b20      	cmp	r3, #32
 8004d44:	d013      	beq.n	8004d6e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d4a:	f043 0220 	orr.w	r2, r3, #32
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2220      	movs	r2, #32
 8004d56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2200      	movs	r2, #0
 8004d66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e007      	b.n	8004d7e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	699b      	ldr	r3, [r3, #24]
 8004d74:	f003 0320 	and.w	r3, r3, #32
 8004d78:	2b20      	cmp	r3, #32
 8004d7a:	d1c8      	bne.n	8004d0e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004d7c:	2300      	movs	r3, #0
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	3710      	adds	r7, #16
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}
	...

08004d88 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b08a      	sub	sp, #40	@ 0x28
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	60f8      	str	r0, [r7, #12]
 8004d90:	60b9      	str	r1, [r7, #8]
 8004d92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d94:	2300      	movs	r3, #0
 8004d96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	699b      	ldr	r3, [r3, #24]
 8004da0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004da2:	2300      	movs	r3, #0
 8004da4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004daa:	69bb      	ldr	r3, [r7, #24]
 8004dac:	f003 0310 	and.w	r3, r3, #16
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d068      	beq.n	8004e86 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	2210      	movs	r2, #16
 8004dba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004dbc:	e049      	b.n	8004e52 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dc4:	d045      	beq.n	8004e52 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004dc6:	f7fe fde1 	bl	800398c <HAL_GetTick>
 8004dca:	4602      	mov	r2, r0
 8004dcc:	69fb      	ldr	r3, [r7, #28]
 8004dce:	1ad3      	subs	r3, r2, r3
 8004dd0:	68ba      	ldr	r2, [r7, #8]
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	d302      	bcc.n	8004ddc <I2C_IsErrorOccurred+0x54>
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d13a      	bne.n	8004e52 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004de6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004dee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	699b      	ldr	r3, [r3, #24]
 8004df6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004dfa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004dfe:	d121      	bne.n	8004e44 <I2C_IsErrorOccurred+0xbc>
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e06:	d01d      	beq.n	8004e44 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004e08:	7cfb      	ldrb	r3, [r7, #19]
 8004e0a:	2b20      	cmp	r3, #32
 8004e0c:	d01a      	beq.n	8004e44 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	685a      	ldr	r2, [r3, #4]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004e1c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004e1e:	f7fe fdb5 	bl	800398c <HAL_GetTick>
 8004e22:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e24:	e00e      	b.n	8004e44 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004e26:	f7fe fdb1 	bl	800398c <HAL_GetTick>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	69fb      	ldr	r3, [r7, #28]
 8004e2e:	1ad3      	subs	r3, r2, r3
 8004e30:	2b19      	cmp	r3, #25
 8004e32:	d907      	bls.n	8004e44 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004e34:	6a3b      	ldr	r3, [r7, #32]
 8004e36:	f043 0320 	orr.w	r3, r3, #32
 8004e3a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004e42:	e006      	b.n	8004e52 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	699b      	ldr	r3, [r3, #24]
 8004e4a:	f003 0320 	and.w	r3, r3, #32
 8004e4e:	2b20      	cmp	r3, #32
 8004e50:	d1e9      	bne.n	8004e26 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	699b      	ldr	r3, [r3, #24]
 8004e58:	f003 0320 	and.w	r3, r3, #32
 8004e5c:	2b20      	cmp	r3, #32
 8004e5e:	d003      	beq.n	8004e68 <I2C_IsErrorOccurred+0xe0>
 8004e60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d0aa      	beq.n	8004dbe <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004e68:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d103      	bne.n	8004e78 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	2220      	movs	r2, #32
 8004e76:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004e78:	6a3b      	ldr	r3, [r7, #32]
 8004e7a:	f043 0304 	orr.w	r3, r3, #4
 8004e7e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	699b      	ldr	r3, [r3, #24]
 8004e8c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004e8e:	69bb      	ldr	r3, [r7, #24]
 8004e90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d00b      	beq.n	8004eb0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004e98:	6a3b      	ldr	r3, [r7, #32]
 8004e9a:	f043 0301 	orr.w	r3, r3, #1
 8004e9e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004ea8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004eb0:	69bb      	ldr	r3, [r7, #24]
 8004eb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d00b      	beq.n	8004ed2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004eba:	6a3b      	ldr	r3, [r7, #32]
 8004ebc:	f043 0308 	orr.w	r3, r3, #8
 8004ec0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004eca:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004ed2:	69bb      	ldr	r3, [r7, #24]
 8004ed4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d00b      	beq.n	8004ef4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004edc:	6a3b      	ldr	r3, [r7, #32]
 8004ede:	f043 0302 	orr.w	r3, r3, #2
 8004ee2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004eec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004ef4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d01c      	beq.n	8004f36 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004efc:	68f8      	ldr	r0, [r7, #12]
 8004efe:	f7ff fe3b 	bl	8004b78 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	6859      	ldr	r1, [r3, #4]
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	4b0d      	ldr	r3, [pc, #52]	@ (8004f44 <I2C_IsErrorOccurred+0x1bc>)
 8004f0e:	400b      	ands	r3, r1
 8004f10:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f16:	6a3b      	ldr	r3, [r7, #32]
 8004f18:	431a      	orrs	r2, r3
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2220      	movs	r2, #32
 8004f22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2200      	movs	r2, #0
 8004f32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004f36:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	3728      	adds	r7, #40	@ 0x28
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bd80      	pop	{r7, pc}
 8004f42:	bf00      	nop
 8004f44:	fe00e800 	.word	0xfe00e800

08004f48 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b087      	sub	sp, #28
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	60f8      	str	r0, [r7, #12]
 8004f50:	607b      	str	r3, [r7, #4]
 8004f52:	460b      	mov	r3, r1
 8004f54:	817b      	strh	r3, [r7, #10]
 8004f56:	4613      	mov	r3, r2
 8004f58:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f5a:	897b      	ldrh	r3, [r7, #10]
 8004f5c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004f60:	7a7b      	ldrb	r3, [r7, #9]
 8004f62:	041b      	lsls	r3, r3, #16
 8004f64:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f68:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f6e:	6a3b      	ldr	r3, [r7, #32]
 8004f70:	4313      	orrs	r3, r2
 8004f72:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004f76:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	685a      	ldr	r2, [r3, #4]
 8004f7e:	6a3b      	ldr	r3, [r7, #32]
 8004f80:	0d5b      	lsrs	r3, r3, #21
 8004f82:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004f86:	4b08      	ldr	r3, [pc, #32]	@ (8004fa8 <I2C_TransferConfig+0x60>)
 8004f88:	430b      	orrs	r3, r1
 8004f8a:	43db      	mvns	r3, r3
 8004f8c:	ea02 0103 	and.w	r1, r2, r3
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	697a      	ldr	r2, [r7, #20]
 8004f96:	430a      	orrs	r2, r1
 8004f98:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004f9a:	bf00      	nop
 8004f9c:	371c      	adds	r7, #28
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr
 8004fa6:	bf00      	nop
 8004fa8:	03ff63ff 	.word	0x03ff63ff

08004fac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	2b20      	cmp	r3, #32
 8004fc0:	d138      	bne.n	8005034 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	d101      	bne.n	8004fd0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004fcc:	2302      	movs	r3, #2
 8004fce:	e032      	b.n	8005036 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2224      	movs	r2, #36	@ 0x24
 8004fdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f022 0201 	bic.w	r2, r2, #1
 8004fee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004ffe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	6819      	ldr	r1, [r3, #0]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	683a      	ldr	r2, [r7, #0]
 800500c:	430a      	orrs	r2, r1
 800500e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f042 0201 	orr.w	r2, r2, #1
 800501e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2220      	movs	r2, #32
 8005024:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2200      	movs	r2, #0
 800502c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005030:	2300      	movs	r3, #0
 8005032:	e000      	b.n	8005036 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005034:	2302      	movs	r3, #2
  }
}
 8005036:	4618      	mov	r0, r3
 8005038:	370c      	adds	r7, #12
 800503a:	46bd      	mov	sp, r7
 800503c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005040:	4770      	bx	lr

08005042 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005042:	b480      	push	{r7}
 8005044:	b085      	sub	sp, #20
 8005046:	af00      	add	r7, sp, #0
 8005048:	6078      	str	r0, [r7, #4]
 800504a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005052:	b2db      	uxtb	r3, r3
 8005054:	2b20      	cmp	r3, #32
 8005056:	d139      	bne.n	80050cc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800505e:	2b01      	cmp	r3, #1
 8005060:	d101      	bne.n	8005066 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005062:	2302      	movs	r3, #2
 8005064:	e033      	b.n	80050ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2201      	movs	r2, #1
 800506a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2224      	movs	r2, #36	@ 0x24
 8005072:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f022 0201 	bic.w	r2, r2, #1
 8005084:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005094:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	021b      	lsls	r3, r3, #8
 800509a:	68fa      	ldr	r2, [r7, #12]
 800509c:	4313      	orrs	r3, r2
 800509e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	68fa      	ldr	r2, [r7, #12]
 80050a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f042 0201 	orr.w	r2, r2, #1
 80050b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2220      	movs	r2, #32
 80050bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2200      	movs	r2, #0
 80050c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80050c8:	2300      	movs	r3, #0
 80050ca:	e000      	b.n	80050ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80050cc:	2302      	movs	r3, #2
  }
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	3714      	adds	r7, #20
 80050d2:	46bd      	mov	sp, r7
 80050d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d8:	4770      	bx	lr

080050da <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80050da:	b580      	push	{r7, lr}
 80050dc:	b086      	sub	sp, #24
 80050de:	af02      	add	r7, sp, #8
 80050e0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d101      	bne.n	80050ec <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e108      	b.n	80052fe <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80050f8:	b2db      	uxtb	r3, r3
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d106      	bne.n	800510c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2200      	movs	r2, #0
 8005102:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005106:	6878      	ldr	r0, [r7, #4]
 8005108:	f7fe fa14 	bl	8003534 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2203      	movs	r2, #3
 8005110:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800511a:	d102      	bne.n	8005122 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2200      	movs	r2, #0
 8005120:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4618      	mov	r0, r3
 8005128:	f004 fcb0 	bl	8009a8c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6818      	ldr	r0, [r3, #0]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	7c1a      	ldrb	r2, [r3, #16]
 8005134:	f88d 2000 	strb.w	r2, [sp]
 8005138:	3304      	adds	r3, #4
 800513a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800513c:	f004 fc4c 	bl	80099d8 <USB_CoreInit>
 8005140:	4603      	mov	r3, r0
 8005142:	2b00      	cmp	r3, #0
 8005144:	d005      	beq.n	8005152 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2202      	movs	r2, #2
 800514a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e0d5      	b.n	80052fe <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	2100      	movs	r1, #0
 8005158:	4618      	mov	r0, r3
 800515a:	f004 fca8 	bl	8009aae <USB_SetCurrentMode>
 800515e:	4603      	mov	r3, r0
 8005160:	2b00      	cmp	r3, #0
 8005162:	d005      	beq.n	8005170 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2202      	movs	r2, #2
 8005168:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	e0c6      	b.n	80052fe <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005170:	2300      	movs	r3, #0
 8005172:	73fb      	strb	r3, [r7, #15]
 8005174:	e04a      	b.n	800520c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005176:	7bfa      	ldrb	r2, [r7, #15]
 8005178:	6879      	ldr	r1, [r7, #4]
 800517a:	4613      	mov	r3, r2
 800517c:	00db      	lsls	r3, r3, #3
 800517e:	4413      	add	r3, r2
 8005180:	009b      	lsls	r3, r3, #2
 8005182:	440b      	add	r3, r1
 8005184:	3315      	adds	r3, #21
 8005186:	2201      	movs	r2, #1
 8005188:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800518a:	7bfa      	ldrb	r2, [r7, #15]
 800518c:	6879      	ldr	r1, [r7, #4]
 800518e:	4613      	mov	r3, r2
 8005190:	00db      	lsls	r3, r3, #3
 8005192:	4413      	add	r3, r2
 8005194:	009b      	lsls	r3, r3, #2
 8005196:	440b      	add	r3, r1
 8005198:	3314      	adds	r3, #20
 800519a:	7bfa      	ldrb	r2, [r7, #15]
 800519c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800519e:	7bfa      	ldrb	r2, [r7, #15]
 80051a0:	7bfb      	ldrb	r3, [r7, #15]
 80051a2:	b298      	uxth	r0, r3
 80051a4:	6879      	ldr	r1, [r7, #4]
 80051a6:	4613      	mov	r3, r2
 80051a8:	00db      	lsls	r3, r3, #3
 80051aa:	4413      	add	r3, r2
 80051ac:	009b      	lsls	r3, r3, #2
 80051ae:	440b      	add	r3, r1
 80051b0:	332e      	adds	r3, #46	@ 0x2e
 80051b2:	4602      	mov	r2, r0
 80051b4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80051b6:	7bfa      	ldrb	r2, [r7, #15]
 80051b8:	6879      	ldr	r1, [r7, #4]
 80051ba:	4613      	mov	r3, r2
 80051bc:	00db      	lsls	r3, r3, #3
 80051be:	4413      	add	r3, r2
 80051c0:	009b      	lsls	r3, r3, #2
 80051c2:	440b      	add	r3, r1
 80051c4:	3318      	adds	r3, #24
 80051c6:	2200      	movs	r2, #0
 80051c8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80051ca:	7bfa      	ldrb	r2, [r7, #15]
 80051cc:	6879      	ldr	r1, [r7, #4]
 80051ce:	4613      	mov	r3, r2
 80051d0:	00db      	lsls	r3, r3, #3
 80051d2:	4413      	add	r3, r2
 80051d4:	009b      	lsls	r3, r3, #2
 80051d6:	440b      	add	r3, r1
 80051d8:	331c      	adds	r3, #28
 80051da:	2200      	movs	r2, #0
 80051dc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80051de:	7bfa      	ldrb	r2, [r7, #15]
 80051e0:	6879      	ldr	r1, [r7, #4]
 80051e2:	4613      	mov	r3, r2
 80051e4:	00db      	lsls	r3, r3, #3
 80051e6:	4413      	add	r3, r2
 80051e8:	009b      	lsls	r3, r3, #2
 80051ea:	440b      	add	r3, r1
 80051ec:	3320      	adds	r3, #32
 80051ee:	2200      	movs	r2, #0
 80051f0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80051f2:	7bfa      	ldrb	r2, [r7, #15]
 80051f4:	6879      	ldr	r1, [r7, #4]
 80051f6:	4613      	mov	r3, r2
 80051f8:	00db      	lsls	r3, r3, #3
 80051fa:	4413      	add	r3, r2
 80051fc:	009b      	lsls	r3, r3, #2
 80051fe:	440b      	add	r3, r1
 8005200:	3324      	adds	r3, #36	@ 0x24
 8005202:	2200      	movs	r2, #0
 8005204:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005206:	7bfb      	ldrb	r3, [r7, #15]
 8005208:	3301      	adds	r3, #1
 800520a:	73fb      	strb	r3, [r7, #15]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	791b      	ldrb	r3, [r3, #4]
 8005210:	7bfa      	ldrb	r2, [r7, #15]
 8005212:	429a      	cmp	r2, r3
 8005214:	d3af      	bcc.n	8005176 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005216:	2300      	movs	r3, #0
 8005218:	73fb      	strb	r3, [r7, #15]
 800521a:	e044      	b.n	80052a6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800521c:	7bfa      	ldrb	r2, [r7, #15]
 800521e:	6879      	ldr	r1, [r7, #4]
 8005220:	4613      	mov	r3, r2
 8005222:	00db      	lsls	r3, r3, #3
 8005224:	4413      	add	r3, r2
 8005226:	009b      	lsls	r3, r3, #2
 8005228:	440b      	add	r3, r1
 800522a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800522e:	2200      	movs	r2, #0
 8005230:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005232:	7bfa      	ldrb	r2, [r7, #15]
 8005234:	6879      	ldr	r1, [r7, #4]
 8005236:	4613      	mov	r3, r2
 8005238:	00db      	lsls	r3, r3, #3
 800523a:	4413      	add	r3, r2
 800523c:	009b      	lsls	r3, r3, #2
 800523e:	440b      	add	r3, r1
 8005240:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005244:	7bfa      	ldrb	r2, [r7, #15]
 8005246:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005248:	7bfa      	ldrb	r2, [r7, #15]
 800524a:	6879      	ldr	r1, [r7, #4]
 800524c:	4613      	mov	r3, r2
 800524e:	00db      	lsls	r3, r3, #3
 8005250:	4413      	add	r3, r2
 8005252:	009b      	lsls	r3, r3, #2
 8005254:	440b      	add	r3, r1
 8005256:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800525a:	2200      	movs	r2, #0
 800525c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800525e:	7bfa      	ldrb	r2, [r7, #15]
 8005260:	6879      	ldr	r1, [r7, #4]
 8005262:	4613      	mov	r3, r2
 8005264:	00db      	lsls	r3, r3, #3
 8005266:	4413      	add	r3, r2
 8005268:	009b      	lsls	r3, r3, #2
 800526a:	440b      	add	r3, r1
 800526c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005270:	2200      	movs	r2, #0
 8005272:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005274:	7bfa      	ldrb	r2, [r7, #15]
 8005276:	6879      	ldr	r1, [r7, #4]
 8005278:	4613      	mov	r3, r2
 800527a:	00db      	lsls	r3, r3, #3
 800527c:	4413      	add	r3, r2
 800527e:	009b      	lsls	r3, r3, #2
 8005280:	440b      	add	r3, r1
 8005282:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005286:	2200      	movs	r2, #0
 8005288:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800528a:	7bfa      	ldrb	r2, [r7, #15]
 800528c:	6879      	ldr	r1, [r7, #4]
 800528e:	4613      	mov	r3, r2
 8005290:	00db      	lsls	r3, r3, #3
 8005292:	4413      	add	r3, r2
 8005294:	009b      	lsls	r3, r3, #2
 8005296:	440b      	add	r3, r1
 8005298:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800529c:	2200      	movs	r2, #0
 800529e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80052a0:	7bfb      	ldrb	r3, [r7, #15]
 80052a2:	3301      	adds	r3, #1
 80052a4:	73fb      	strb	r3, [r7, #15]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	791b      	ldrb	r3, [r3, #4]
 80052aa:	7bfa      	ldrb	r2, [r7, #15]
 80052ac:	429a      	cmp	r2, r3
 80052ae:	d3b5      	bcc.n	800521c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6818      	ldr	r0, [r3, #0]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	7c1a      	ldrb	r2, [r3, #16]
 80052b8:	f88d 2000 	strb.w	r2, [sp]
 80052bc:	3304      	adds	r3, #4
 80052be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80052c0:	f004 fc42 	bl	8009b48 <USB_DevInit>
 80052c4:	4603      	mov	r3, r0
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d005      	beq.n	80052d6 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2202      	movs	r2, #2
 80052ce:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e013      	b.n	80052fe <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2200      	movs	r2, #0
 80052da:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2201      	movs	r2, #1
 80052e0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	7b1b      	ldrb	r3, [r3, #12]
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	d102      	bne.n	80052f2 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80052ec:	6878      	ldr	r0, [r7, #4]
 80052ee:	f000 f80b 	bl	8005308 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4618      	mov	r0, r3
 80052f8:	f004 fdfd 	bl	8009ef6 <USB_DevDisconnect>

  return HAL_OK;
 80052fc:	2300      	movs	r3, #0
}
 80052fe:	4618      	mov	r0, r3
 8005300:	3710      	adds	r7, #16
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}
	...

08005308 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005308:	b480      	push	{r7}
 800530a:	b085      	sub	sp, #20
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2201      	movs	r2, #1
 800531a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	699b      	ldr	r3, [r3, #24]
 800532a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005336:	4b05      	ldr	r3, [pc, #20]	@ (800534c <HAL_PCDEx_ActivateLPM+0x44>)
 8005338:	4313      	orrs	r3, r2
 800533a:	68fa      	ldr	r2, [r7, #12]
 800533c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800533e:	2300      	movs	r3, #0
}
 8005340:	4618      	mov	r0, r3
 8005342:	3714      	adds	r7, #20
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr
 800534c:	10000003 	.word	0x10000003

08005350 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005350:	b480      	push	{r7}
 8005352:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005354:	4b05      	ldr	r3, [pc, #20]	@ (800536c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a04      	ldr	r2, [pc, #16]	@ (800536c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800535a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800535e:	6013      	str	r3, [r2, #0]
}
 8005360:	bf00      	nop
 8005362:	46bd      	mov	sp, r7
 8005364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005368:	4770      	bx	lr
 800536a:	bf00      	nop
 800536c:	40007000 	.word	0x40007000

08005370 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b082      	sub	sp, #8
 8005374:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8005376:	2300      	movs	r3, #0
 8005378:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800537a:	4b23      	ldr	r3, [pc, #140]	@ (8005408 <HAL_PWREx_EnableOverDrive+0x98>)
 800537c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800537e:	4a22      	ldr	r2, [pc, #136]	@ (8005408 <HAL_PWREx_EnableOverDrive+0x98>)
 8005380:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005384:	6413      	str	r3, [r2, #64]	@ 0x40
 8005386:	4b20      	ldr	r3, [pc, #128]	@ (8005408 <HAL_PWREx_EnableOverDrive+0x98>)
 8005388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800538a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800538e:	603b      	str	r3, [r7, #0]
 8005390:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005392:	4b1e      	ldr	r3, [pc, #120]	@ (800540c <HAL_PWREx_EnableOverDrive+0x9c>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a1d      	ldr	r2, [pc, #116]	@ (800540c <HAL_PWREx_EnableOverDrive+0x9c>)
 8005398:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800539c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800539e:	f7fe faf5 	bl	800398c <HAL_GetTick>
 80053a2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80053a4:	e009      	b.n	80053ba <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80053a6:	f7fe faf1 	bl	800398c <HAL_GetTick>
 80053aa:	4602      	mov	r2, r0
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	1ad3      	subs	r3, r2, r3
 80053b0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80053b4:	d901      	bls.n	80053ba <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80053b6:	2303      	movs	r3, #3
 80053b8:	e022      	b.n	8005400 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80053ba:	4b14      	ldr	r3, [pc, #80]	@ (800540c <HAL_PWREx_EnableOverDrive+0x9c>)
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80053c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053c6:	d1ee      	bne.n	80053a6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80053c8:	4b10      	ldr	r3, [pc, #64]	@ (800540c <HAL_PWREx_EnableOverDrive+0x9c>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a0f      	ldr	r2, [pc, #60]	@ (800540c <HAL_PWREx_EnableOverDrive+0x9c>)
 80053ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80053d2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80053d4:	f7fe fada 	bl	800398c <HAL_GetTick>
 80053d8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80053da:	e009      	b.n	80053f0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80053dc:	f7fe fad6 	bl	800398c <HAL_GetTick>
 80053e0:	4602      	mov	r2, r0
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80053ea:	d901      	bls.n	80053f0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80053ec:	2303      	movs	r3, #3
 80053ee:	e007      	b.n	8005400 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80053f0:	4b06      	ldr	r3, [pc, #24]	@ (800540c <HAL_PWREx_EnableOverDrive+0x9c>)
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80053fc:	d1ee      	bne.n	80053dc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80053fe:	2300      	movs	r3, #0
}
 8005400:	4618      	mov	r0, r3
 8005402:	3708      	adds	r7, #8
 8005404:	46bd      	mov	sp, r7
 8005406:	bd80      	pop	{r7, pc}
 8005408:	40023800 	.word	0x40023800
 800540c:	40007000 	.word	0x40007000

08005410 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b086      	sub	sp, #24
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005418:	2300      	movs	r3, #0
 800541a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d101      	bne.n	8005426 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e291      	b.n	800594a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f003 0301 	and.w	r3, r3, #1
 800542e:	2b00      	cmp	r3, #0
 8005430:	f000 8087 	beq.w	8005542 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005434:	4b96      	ldr	r3, [pc, #600]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005436:	689b      	ldr	r3, [r3, #8]
 8005438:	f003 030c 	and.w	r3, r3, #12
 800543c:	2b04      	cmp	r3, #4
 800543e:	d00c      	beq.n	800545a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005440:	4b93      	ldr	r3, [pc, #588]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005442:	689b      	ldr	r3, [r3, #8]
 8005444:	f003 030c 	and.w	r3, r3, #12
 8005448:	2b08      	cmp	r3, #8
 800544a:	d112      	bne.n	8005472 <HAL_RCC_OscConfig+0x62>
 800544c:	4b90      	ldr	r3, [pc, #576]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005454:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005458:	d10b      	bne.n	8005472 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800545a:	4b8d      	ldr	r3, [pc, #564]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005462:	2b00      	cmp	r3, #0
 8005464:	d06c      	beq.n	8005540 <HAL_RCC_OscConfig+0x130>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d168      	bne.n	8005540 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800546e:	2301      	movs	r3, #1
 8005470:	e26b      	b.n	800594a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800547a:	d106      	bne.n	800548a <HAL_RCC_OscConfig+0x7a>
 800547c:	4b84      	ldr	r3, [pc, #528]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a83      	ldr	r2, [pc, #524]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005482:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005486:	6013      	str	r3, [r2, #0]
 8005488:	e02e      	b.n	80054e8 <HAL_RCC_OscConfig+0xd8>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d10c      	bne.n	80054ac <HAL_RCC_OscConfig+0x9c>
 8005492:	4b7f      	ldr	r3, [pc, #508]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a7e      	ldr	r2, [pc, #504]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005498:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800549c:	6013      	str	r3, [r2, #0]
 800549e:	4b7c      	ldr	r3, [pc, #496]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a7b      	ldr	r2, [pc, #492]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80054a4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80054a8:	6013      	str	r3, [r2, #0]
 80054aa:	e01d      	b.n	80054e8 <HAL_RCC_OscConfig+0xd8>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80054b4:	d10c      	bne.n	80054d0 <HAL_RCC_OscConfig+0xc0>
 80054b6:	4b76      	ldr	r3, [pc, #472]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a75      	ldr	r2, [pc, #468]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80054bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80054c0:	6013      	str	r3, [r2, #0]
 80054c2:	4b73      	ldr	r3, [pc, #460]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a72      	ldr	r2, [pc, #456]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80054c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054cc:	6013      	str	r3, [r2, #0]
 80054ce:	e00b      	b.n	80054e8 <HAL_RCC_OscConfig+0xd8>
 80054d0:	4b6f      	ldr	r3, [pc, #444]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a6e      	ldr	r2, [pc, #440]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80054d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054da:	6013      	str	r3, [r2, #0]
 80054dc:	4b6c      	ldr	r3, [pc, #432]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a6b      	ldr	r2, [pc, #428]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80054e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80054e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d013      	beq.n	8005518 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054f0:	f7fe fa4c 	bl	800398c <HAL_GetTick>
 80054f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054f6:	e008      	b.n	800550a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054f8:	f7fe fa48 	bl	800398c <HAL_GetTick>
 80054fc:	4602      	mov	r2, r0
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	1ad3      	subs	r3, r2, r3
 8005502:	2b64      	cmp	r3, #100	@ 0x64
 8005504:	d901      	bls.n	800550a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005506:	2303      	movs	r3, #3
 8005508:	e21f      	b.n	800594a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800550a:	4b61      	ldr	r3, [pc, #388]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005512:	2b00      	cmp	r3, #0
 8005514:	d0f0      	beq.n	80054f8 <HAL_RCC_OscConfig+0xe8>
 8005516:	e014      	b.n	8005542 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005518:	f7fe fa38 	bl	800398c <HAL_GetTick>
 800551c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800551e:	e008      	b.n	8005532 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005520:	f7fe fa34 	bl	800398c <HAL_GetTick>
 8005524:	4602      	mov	r2, r0
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	1ad3      	subs	r3, r2, r3
 800552a:	2b64      	cmp	r3, #100	@ 0x64
 800552c:	d901      	bls.n	8005532 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800552e:	2303      	movs	r3, #3
 8005530:	e20b      	b.n	800594a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005532:	4b57      	ldr	r3, [pc, #348]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800553a:	2b00      	cmp	r3, #0
 800553c:	d1f0      	bne.n	8005520 <HAL_RCC_OscConfig+0x110>
 800553e:	e000      	b.n	8005542 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005540:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f003 0302 	and.w	r3, r3, #2
 800554a:	2b00      	cmp	r3, #0
 800554c:	d069      	beq.n	8005622 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800554e:	4b50      	ldr	r3, [pc, #320]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	f003 030c 	and.w	r3, r3, #12
 8005556:	2b00      	cmp	r3, #0
 8005558:	d00b      	beq.n	8005572 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800555a:	4b4d      	ldr	r3, [pc, #308]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 800555c:	689b      	ldr	r3, [r3, #8]
 800555e:	f003 030c 	and.w	r3, r3, #12
 8005562:	2b08      	cmp	r3, #8
 8005564:	d11c      	bne.n	80055a0 <HAL_RCC_OscConfig+0x190>
 8005566:	4b4a      	ldr	r3, [pc, #296]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800556e:	2b00      	cmp	r3, #0
 8005570:	d116      	bne.n	80055a0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005572:	4b47      	ldr	r3, [pc, #284]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f003 0302 	and.w	r3, r3, #2
 800557a:	2b00      	cmp	r3, #0
 800557c:	d005      	beq.n	800558a <HAL_RCC_OscConfig+0x17a>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	68db      	ldr	r3, [r3, #12]
 8005582:	2b01      	cmp	r3, #1
 8005584:	d001      	beq.n	800558a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	e1df      	b.n	800594a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800558a:	4b41      	ldr	r3, [pc, #260]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	691b      	ldr	r3, [r3, #16]
 8005596:	00db      	lsls	r3, r3, #3
 8005598:	493d      	ldr	r1, [pc, #244]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 800559a:	4313      	orrs	r3, r2
 800559c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800559e:	e040      	b.n	8005622 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	68db      	ldr	r3, [r3, #12]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d023      	beq.n	80055f0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80055a8:	4b39      	ldr	r3, [pc, #228]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a38      	ldr	r2, [pc, #224]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80055ae:	f043 0301 	orr.w	r3, r3, #1
 80055b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055b4:	f7fe f9ea 	bl	800398c <HAL_GetTick>
 80055b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055ba:	e008      	b.n	80055ce <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055bc:	f7fe f9e6 	bl	800398c <HAL_GetTick>
 80055c0:	4602      	mov	r2, r0
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	1ad3      	subs	r3, r2, r3
 80055c6:	2b02      	cmp	r3, #2
 80055c8:	d901      	bls.n	80055ce <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80055ca:	2303      	movs	r3, #3
 80055cc:	e1bd      	b.n	800594a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055ce:	4b30      	ldr	r3, [pc, #192]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f003 0302 	and.w	r3, r3, #2
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d0f0      	beq.n	80055bc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055da:	4b2d      	ldr	r3, [pc, #180]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	691b      	ldr	r3, [r3, #16]
 80055e6:	00db      	lsls	r3, r3, #3
 80055e8:	4929      	ldr	r1, [pc, #164]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80055ea:	4313      	orrs	r3, r2
 80055ec:	600b      	str	r3, [r1, #0]
 80055ee:	e018      	b.n	8005622 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055f0:	4b27      	ldr	r3, [pc, #156]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a26      	ldr	r2, [pc, #152]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 80055f6:	f023 0301 	bic.w	r3, r3, #1
 80055fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055fc:	f7fe f9c6 	bl	800398c <HAL_GetTick>
 8005600:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005602:	e008      	b.n	8005616 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005604:	f7fe f9c2 	bl	800398c <HAL_GetTick>
 8005608:	4602      	mov	r2, r0
 800560a:	693b      	ldr	r3, [r7, #16]
 800560c:	1ad3      	subs	r3, r2, r3
 800560e:	2b02      	cmp	r3, #2
 8005610:	d901      	bls.n	8005616 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005612:	2303      	movs	r3, #3
 8005614:	e199      	b.n	800594a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005616:	4b1e      	ldr	r3, [pc, #120]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f003 0302 	and.w	r3, r3, #2
 800561e:	2b00      	cmp	r3, #0
 8005620:	d1f0      	bne.n	8005604 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f003 0308 	and.w	r3, r3, #8
 800562a:	2b00      	cmp	r3, #0
 800562c:	d038      	beq.n	80056a0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	695b      	ldr	r3, [r3, #20]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d019      	beq.n	800566a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005636:	4b16      	ldr	r3, [pc, #88]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005638:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800563a:	4a15      	ldr	r2, [pc, #84]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 800563c:	f043 0301 	orr.w	r3, r3, #1
 8005640:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005642:	f7fe f9a3 	bl	800398c <HAL_GetTick>
 8005646:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005648:	e008      	b.n	800565c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800564a:	f7fe f99f 	bl	800398c <HAL_GetTick>
 800564e:	4602      	mov	r2, r0
 8005650:	693b      	ldr	r3, [r7, #16]
 8005652:	1ad3      	subs	r3, r2, r3
 8005654:	2b02      	cmp	r3, #2
 8005656:	d901      	bls.n	800565c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005658:	2303      	movs	r3, #3
 800565a:	e176      	b.n	800594a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800565c:	4b0c      	ldr	r3, [pc, #48]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 800565e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005660:	f003 0302 	and.w	r3, r3, #2
 8005664:	2b00      	cmp	r3, #0
 8005666:	d0f0      	beq.n	800564a <HAL_RCC_OscConfig+0x23a>
 8005668:	e01a      	b.n	80056a0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800566a:	4b09      	ldr	r3, [pc, #36]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 800566c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800566e:	4a08      	ldr	r2, [pc, #32]	@ (8005690 <HAL_RCC_OscConfig+0x280>)
 8005670:	f023 0301 	bic.w	r3, r3, #1
 8005674:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005676:	f7fe f989 	bl	800398c <HAL_GetTick>
 800567a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800567c:	e00a      	b.n	8005694 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800567e:	f7fe f985 	bl	800398c <HAL_GetTick>
 8005682:	4602      	mov	r2, r0
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	1ad3      	subs	r3, r2, r3
 8005688:	2b02      	cmp	r3, #2
 800568a:	d903      	bls.n	8005694 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800568c:	2303      	movs	r3, #3
 800568e:	e15c      	b.n	800594a <HAL_RCC_OscConfig+0x53a>
 8005690:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005694:	4b91      	ldr	r3, [pc, #580]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 8005696:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005698:	f003 0302 	and.w	r3, r3, #2
 800569c:	2b00      	cmp	r3, #0
 800569e:	d1ee      	bne.n	800567e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f003 0304 	and.w	r3, r3, #4
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	f000 80a4 	beq.w	80057f6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80056ae:	4b8b      	ldr	r3, [pc, #556]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 80056b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d10d      	bne.n	80056d6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80056ba:	4b88      	ldr	r3, [pc, #544]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 80056bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056be:	4a87      	ldr	r2, [pc, #540]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 80056c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80056c6:	4b85      	ldr	r3, [pc, #532]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 80056c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056ce:	60bb      	str	r3, [r7, #8]
 80056d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056d2:	2301      	movs	r3, #1
 80056d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80056d6:	4b82      	ldr	r3, [pc, #520]	@ (80058e0 <HAL_RCC_OscConfig+0x4d0>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d118      	bne.n	8005714 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80056e2:	4b7f      	ldr	r3, [pc, #508]	@ (80058e0 <HAL_RCC_OscConfig+0x4d0>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a7e      	ldr	r2, [pc, #504]	@ (80058e0 <HAL_RCC_OscConfig+0x4d0>)
 80056e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056ee:	f7fe f94d 	bl	800398c <HAL_GetTick>
 80056f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80056f4:	e008      	b.n	8005708 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056f6:	f7fe f949 	bl	800398c <HAL_GetTick>
 80056fa:	4602      	mov	r2, r0
 80056fc:	693b      	ldr	r3, [r7, #16]
 80056fe:	1ad3      	subs	r3, r2, r3
 8005700:	2b64      	cmp	r3, #100	@ 0x64
 8005702:	d901      	bls.n	8005708 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005704:	2303      	movs	r3, #3
 8005706:	e120      	b.n	800594a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005708:	4b75      	ldr	r3, [pc, #468]	@ (80058e0 <HAL_RCC_OscConfig+0x4d0>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005710:	2b00      	cmp	r3, #0
 8005712:	d0f0      	beq.n	80056f6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	2b01      	cmp	r3, #1
 800571a:	d106      	bne.n	800572a <HAL_RCC_OscConfig+0x31a>
 800571c:	4b6f      	ldr	r3, [pc, #444]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 800571e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005720:	4a6e      	ldr	r2, [pc, #440]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 8005722:	f043 0301 	orr.w	r3, r3, #1
 8005726:	6713      	str	r3, [r2, #112]	@ 0x70
 8005728:	e02d      	b.n	8005786 <HAL_RCC_OscConfig+0x376>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d10c      	bne.n	800574c <HAL_RCC_OscConfig+0x33c>
 8005732:	4b6a      	ldr	r3, [pc, #424]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 8005734:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005736:	4a69      	ldr	r2, [pc, #420]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 8005738:	f023 0301 	bic.w	r3, r3, #1
 800573c:	6713      	str	r3, [r2, #112]	@ 0x70
 800573e:	4b67      	ldr	r3, [pc, #412]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 8005740:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005742:	4a66      	ldr	r2, [pc, #408]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 8005744:	f023 0304 	bic.w	r3, r3, #4
 8005748:	6713      	str	r3, [r2, #112]	@ 0x70
 800574a:	e01c      	b.n	8005786 <HAL_RCC_OscConfig+0x376>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	689b      	ldr	r3, [r3, #8]
 8005750:	2b05      	cmp	r3, #5
 8005752:	d10c      	bne.n	800576e <HAL_RCC_OscConfig+0x35e>
 8005754:	4b61      	ldr	r3, [pc, #388]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 8005756:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005758:	4a60      	ldr	r2, [pc, #384]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 800575a:	f043 0304 	orr.w	r3, r3, #4
 800575e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005760:	4b5e      	ldr	r3, [pc, #376]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 8005762:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005764:	4a5d      	ldr	r2, [pc, #372]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 8005766:	f043 0301 	orr.w	r3, r3, #1
 800576a:	6713      	str	r3, [r2, #112]	@ 0x70
 800576c:	e00b      	b.n	8005786 <HAL_RCC_OscConfig+0x376>
 800576e:	4b5b      	ldr	r3, [pc, #364]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 8005770:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005772:	4a5a      	ldr	r2, [pc, #360]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 8005774:	f023 0301 	bic.w	r3, r3, #1
 8005778:	6713      	str	r3, [r2, #112]	@ 0x70
 800577a:	4b58      	ldr	r3, [pc, #352]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 800577c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800577e:	4a57      	ldr	r2, [pc, #348]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 8005780:	f023 0304 	bic.w	r3, r3, #4
 8005784:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d015      	beq.n	80057ba <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800578e:	f7fe f8fd 	bl	800398c <HAL_GetTick>
 8005792:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005794:	e00a      	b.n	80057ac <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005796:	f7fe f8f9 	bl	800398c <HAL_GetTick>
 800579a:	4602      	mov	r2, r0
 800579c:	693b      	ldr	r3, [r7, #16]
 800579e:	1ad3      	subs	r3, r2, r3
 80057a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d901      	bls.n	80057ac <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80057a8:	2303      	movs	r3, #3
 80057aa:	e0ce      	b.n	800594a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057ac:	4b4b      	ldr	r3, [pc, #300]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 80057ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057b0:	f003 0302 	and.w	r3, r3, #2
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d0ee      	beq.n	8005796 <HAL_RCC_OscConfig+0x386>
 80057b8:	e014      	b.n	80057e4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057ba:	f7fe f8e7 	bl	800398c <HAL_GetTick>
 80057be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057c0:	e00a      	b.n	80057d8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057c2:	f7fe f8e3 	bl	800398c <HAL_GetTick>
 80057c6:	4602      	mov	r2, r0
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	1ad3      	subs	r3, r2, r3
 80057cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d901      	bls.n	80057d8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80057d4:	2303      	movs	r3, #3
 80057d6:	e0b8      	b.n	800594a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057d8:	4b40      	ldr	r3, [pc, #256]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 80057da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057dc:	f003 0302 	and.w	r3, r3, #2
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d1ee      	bne.n	80057c2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80057e4:	7dfb      	ldrb	r3, [r7, #23]
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d105      	bne.n	80057f6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057ea:	4b3c      	ldr	r3, [pc, #240]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 80057ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ee:	4a3b      	ldr	r2, [pc, #236]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 80057f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80057f4:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	699b      	ldr	r3, [r3, #24]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	f000 80a4 	beq.w	8005948 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005800:	4b36      	ldr	r3, [pc, #216]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	f003 030c 	and.w	r3, r3, #12
 8005808:	2b08      	cmp	r3, #8
 800580a:	d06b      	beq.n	80058e4 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	699b      	ldr	r3, [r3, #24]
 8005810:	2b02      	cmp	r3, #2
 8005812:	d149      	bne.n	80058a8 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005814:	4b31      	ldr	r3, [pc, #196]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a30      	ldr	r2, [pc, #192]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 800581a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800581e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005820:	f7fe f8b4 	bl	800398c <HAL_GetTick>
 8005824:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005826:	e008      	b.n	800583a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005828:	f7fe f8b0 	bl	800398c <HAL_GetTick>
 800582c:	4602      	mov	r2, r0
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	1ad3      	subs	r3, r2, r3
 8005832:	2b02      	cmp	r3, #2
 8005834:	d901      	bls.n	800583a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005836:	2303      	movs	r3, #3
 8005838:	e087      	b.n	800594a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800583a:	4b28      	ldr	r3, [pc, #160]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005842:	2b00      	cmp	r3, #0
 8005844:	d1f0      	bne.n	8005828 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	69da      	ldr	r2, [r3, #28]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a1b      	ldr	r3, [r3, #32]
 800584e:	431a      	orrs	r2, r3
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005854:	019b      	lsls	r3, r3, #6
 8005856:	431a      	orrs	r2, r3
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800585c:	085b      	lsrs	r3, r3, #1
 800585e:	3b01      	subs	r3, #1
 8005860:	041b      	lsls	r3, r3, #16
 8005862:	431a      	orrs	r2, r3
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005868:	061b      	lsls	r3, r3, #24
 800586a:	4313      	orrs	r3, r2
 800586c:	4a1b      	ldr	r2, [pc, #108]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 800586e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005872:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005874:	4b19      	ldr	r3, [pc, #100]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a18      	ldr	r2, [pc, #96]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 800587a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800587e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005880:	f7fe f884 	bl	800398c <HAL_GetTick>
 8005884:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005886:	e008      	b.n	800589a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005888:	f7fe f880 	bl	800398c <HAL_GetTick>
 800588c:	4602      	mov	r2, r0
 800588e:	693b      	ldr	r3, [r7, #16]
 8005890:	1ad3      	subs	r3, r2, r3
 8005892:	2b02      	cmp	r3, #2
 8005894:	d901      	bls.n	800589a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8005896:	2303      	movs	r3, #3
 8005898:	e057      	b.n	800594a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800589a:	4b10      	ldr	r3, [pc, #64]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d0f0      	beq.n	8005888 <HAL_RCC_OscConfig+0x478>
 80058a6:	e04f      	b.n	8005948 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058a8:	4b0c      	ldr	r3, [pc, #48]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a0b      	ldr	r2, [pc, #44]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 80058ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80058b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058b4:	f7fe f86a 	bl	800398c <HAL_GetTick>
 80058b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058ba:	e008      	b.n	80058ce <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058bc:	f7fe f866 	bl	800398c <HAL_GetTick>
 80058c0:	4602      	mov	r2, r0
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	2b02      	cmp	r3, #2
 80058c8:	d901      	bls.n	80058ce <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80058ca:	2303      	movs	r3, #3
 80058cc:	e03d      	b.n	800594a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058ce:	4b03      	ldr	r3, [pc, #12]	@ (80058dc <HAL_RCC_OscConfig+0x4cc>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d1f0      	bne.n	80058bc <HAL_RCC_OscConfig+0x4ac>
 80058da:	e035      	b.n	8005948 <HAL_RCC_OscConfig+0x538>
 80058dc:	40023800 	.word	0x40023800
 80058e0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80058e4:	4b1b      	ldr	r3, [pc, #108]	@ (8005954 <HAL_RCC_OscConfig+0x544>)
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	699b      	ldr	r3, [r3, #24]
 80058ee:	2b01      	cmp	r3, #1
 80058f0:	d028      	beq.n	8005944 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80058fc:	429a      	cmp	r2, r3
 80058fe:	d121      	bne.n	8005944 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800590a:	429a      	cmp	r2, r3
 800590c:	d11a      	bne.n	8005944 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800590e:	68fa      	ldr	r2, [r7, #12]
 8005910:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005914:	4013      	ands	r3, r2
 8005916:	687a      	ldr	r2, [r7, #4]
 8005918:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800591a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800591c:	4293      	cmp	r3, r2
 800591e:	d111      	bne.n	8005944 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800592a:	085b      	lsrs	r3, r3, #1
 800592c:	3b01      	subs	r3, #1
 800592e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005930:	429a      	cmp	r2, r3
 8005932:	d107      	bne.n	8005944 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800593e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005940:	429a      	cmp	r2, r3
 8005942:	d001      	beq.n	8005948 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8005944:	2301      	movs	r3, #1
 8005946:	e000      	b.n	800594a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8005948:	2300      	movs	r3, #0
}
 800594a:	4618      	mov	r0, r3
 800594c:	3718      	adds	r7, #24
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}
 8005952:	bf00      	nop
 8005954:	40023800 	.word	0x40023800

08005958 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b084      	sub	sp, #16
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
 8005960:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005962:	2300      	movs	r3, #0
 8005964:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d101      	bne.n	8005970 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800596c:	2301      	movs	r3, #1
 800596e:	e0d0      	b.n	8005b12 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005970:	4b6a      	ldr	r3, [pc, #424]	@ (8005b1c <HAL_RCC_ClockConfig+0x1c4>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f003 030f 	and.w	r3, r3, #15
 8005978:	683a      	ldr	r2, [r7, #0]
 800597a:	429a      	cmp	r2, r3
 800597c:	d910      	bls.n	80059a0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800597e:	4b67      	ldr	r3, [pc, #412]	@ (8005b1c <HAL_RCC_ClockConfig+0x1c4>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f023 020f 	bic.w	r2, r3, #15
 8005986:	4965      	ldr	r1, [pc, #404]	@ (8005b1c <HAL_RCC_ClockConfig+0x1c4>)
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	4313      	orrs	r3, r2
 800598c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800598e:	4b63      	ldr	r3, [pc, #396]	@ (8005b1c <HAL_RCC_ClockConfig+0x1c4>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f003 030f 	and.w	r3, r3, #15
 8005996:	683a      	ldr	r2, [r7, #0]
 8005998:	429a      	cmp	r2, r3
 800599a:	d001      	beq.n	80059a0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	e0b8      	b.n	8005b12 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f003 0302 	and.w	r3, r3, #2
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d020      	beq.n	80059ee <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f003 0304 	and.w	r3, r3, #4
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d005      	beq.n	80059c4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80059b8:	4b59      	ldr	r3, [pc, #356]	@ (8005b20 <HAL_RCC_ClockConfig+0x1c8>)
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	4a58      	ldr	r2, [pc, #352]	@ (8005b20 <HAL_RCC_ClockConfig+0x1c8>)
 80059be:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80059c2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f003 0308 	and.w	r3, r3, #8
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d005      	beq.n	80059dc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80059d0:	4b53      	ldr	r3, [pc, #332]	@ (8005b20 <HAL_RCC_ClockConfig+0x1c8>)
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	4a52      	ldr	r2, [pc, #328]	@ (8005b20 <HAL_RCC_ClockConfig+0x1c8>)
 80059d6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80059da:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80059dc:	4b50      	ldr	r3, [pc, #320]	@ (8005b20 <HAL_RCC_ClockConfig+0x1c8>)
 80059de:	689b      	ldr	r3, [r3, #8]
 80059e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	689b      	ldr	r3, [r3, #8]
 80059e8:	494d      	ldr	r1, [pc, #308]	@ (8005b20 <HAL_RCC_ClockConfig+0x1c8>)
 80059ea:	4313      	orrs	r3, r2
 80059ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f003 0301 	and.w	r3, r3, #1
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d040      	beq.n	8005a7c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	2b01      	cmp	r3, #1
 8005a00:	d107      	bne.n	8005a12 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a02:	4b47      	ldr	r3, [pc, #284]	@ (8005b20 <HAL_RCC_ClockConfig+0x1c8>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d115      	bne.n	8005a3a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e07f      	b.n	8005b12 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	2b02      	cmp	r3, #2
 8005a18:	d107      	bne.n	8005a2a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a1a:	4b41      	ldr	r3, [pc, #260]	@ (8005b20 <HAL_RCC_ClockConfig+0x1c8>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d109      	bne.n	8005a3a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005a26:	2301      	movs	r3, #1
 8005a28:	e073      	b.n	8005b12 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a2a:	4b3d      	ldr	r3, [pc, #244]	@ (8005b20 <HAL_RCC_ClockConfig+0x1c8>)
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f003 0302 	and.w	r3, r3, #2
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d101      	bne.n	8005a3a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	e06b      	b.n	8005b12 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005a3a:	4b39      	ldr	r3, [pc, #228]	@ (8005b20 <HAL_RCC_ClockConfig+0x1c8>)
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	f023 0203 	bic.w	r2, r3, #3
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	685b      	ldr	r3, [r3, #4]
 8005a46:	4936      	ldr	r1, [pc, #216]	@ (8005b20 <HAL_RCC_ClockConfig+0x1c8>)
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a4c:	f7fd ff9e 	bl	800398c <HAL_GetTick>
 8005a50:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a52:	e00a      	b.n	8005a6a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a54:	f7fd ff9a 	bl	800398c <HAL_GetTick>
 8005a58:	4602      	mov	r2, r0
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	1ad3      	subs	r3, r2, r3
 8005a5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d901      	bls.n	8005a6a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005a66:	2303      	movs	r3, #3
 8005a68:	e053      	b.n	8005b12 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a6a:	4b2d      	ldr	r3, [pc, #180]	@ (8005b20 <HAL_RCC_ClockConfig+0x1c8>)
 8005a6c:	689b      	ldr	r3, [r3, #8]
 8005a6e:	f003 020c 	and.w	r2, r3, #12
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	009b      	lsls	r3, r3, #2
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	d1eb      	bne.n	8005a54 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005a7c:	4b27      	ldr	r3, [pc, #156]	@ (8005b1c <HAL_RCC_ClockConfig+0x1c4>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f003 030f 	and.w	r3, r3, #15
 8005a84:	683a      	ldr	r2, [r7, #0]
 8005a86:	429a      	cmp	r2, r3
 8005a88:	d210      	bcs.n	8005aac <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a8a:	4b24      	ldr	r3, [pc, #144]	@ (8005b1c <HAL_RCC_ClockConfig+0x1c4>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f023 020f 	bic.w	r2, r3, #15
 8005a92:	4922      	ldr	r1, [pc, #136]	@ (8005b1c <HAL_RCC_ClockConfig+0x1c4>)
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	4313      	orrs	r3, r2
 8005a98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a9a:	4b20      	ldr	r3, [pc, #128]	@ (8005b1c <HAL_RCC_ClockConfig+0x1c4>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f003 030f 	and.w	r3, r3, #15
 8005aa2:	683a      	ldr	r2, [r7, #0]
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d001      	beq.n	8005aac <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	e032      	b.n	8005b12 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f003 0304 	and.w	r3, r3, #4
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d008      	beq.n	8005aca <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ab8:	4b19      	ldr	r3, [pc, #100]	@ (8005b20 <HAL_RCC_ClockConfig+0x1c8>)
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	68db      	ldr	r3, [r3, #12]
 8005ac4:	4916      	ldr	r1, [pc, #88]	@ (8005b20 <HAL_RCC_ClockConfig+0x1c8>)
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f003 0308 	and.w	r3, r3, #8
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d009      	beq.n	8005aea <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005ad6:	4b12      	ldr	r3, [pc, #72]	@ (8005b20 <HAL_RCC_ClockConfig+0x1c8>)
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	691b      	ldr	r3, [r3, #16]
 8005ae2:	00db      	lsls	r3, r3, #3
 8005ae4:	490e      	ldr	r1, [pc, #56]	@ (8005b20 <HAL_RCC_ClockConfig+0x1c8>)
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005aea:	f000 f821 	bl	8005b30 <HAL_RCC_GetSysClockFreq>
 8005aee:	4602      	mov	r2, r0
 8005af0:	4b0b      	ldr	r3, [pc, #44]	@ (8005b20 <HAL_RCC_ClockConfig+0x1c8>)
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	091b      	lsrs	r3, r3, #4
 8005af6:	f003 030f 	and.w	r3, r3, #15
 8005afa:	490a      	ldr	r1, [pc, #40]	@ (8005b24 <HAL_RCC_ClockConfig+0x1cc>)
 8005afc:	5ccb      	ldrb	r3, [r1, r3]
 8005afe:	fa22 f303 	lsr.w	r3, r2, r3
 8005b02:	4a09      	ldr	r2, [pc, #36]	@ (8005b28 <HAL_RCC_ClockConfig+0x1d0>)
 8005b04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005b06:	4b09      	ldr	r3, [pc, #36]	@ (8005b2c <HAL_RCC_ClockConfig+0x1d4>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	f7fd fefa 	bl	8003904 <HAL_InitTick>

  return HAL_OK;
 8005b10:	2300      	movs	r3, #0
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3710      	adds	r7, #16
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}
 8005b1a:	bf00      	nop
 8005b1c:	40023c00 	.word	0x40023c00
 8005b20:	40023800 	.word	0x40023800
 8005b24:	080114a0 	.word	0x080114a0
 8005b28:	20000018 	.word	0x20000018
 8005b2c:	2000001c 	.word	0x2000001c

08005b30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b34:	b094      	sub	sp, #80	@ 0x50
 8005b36:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b40:	2300      	movs	r3, #0
 8005b42:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8005b44:	2300      	movs	r3, #0
 8005b46:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005b48:	4b79      	ldr	r3, [pc, #484]	@ (8005d30 <HAL_RCC_GetSysClockFreq+0x200>)
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	f003 030c 	and.w	r3, r3, #12
 8005b50:	2b08      	cmp	r3, #8
 8005b52:	d00d      	beq.n	8005b70 <HAL_RCC_GetSysClockFreq+0x40>
 8005b54:	2b08      	cmp	r3, #8
 8005b56:	f200 80e1 	bhi.w	8005d1c <HAL_RCC_GetSysClockFreq+0x1ec>
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d002      	beq.n	8005b64 <HAL_RCC_GetSysClockFreq+0x34>
 8005b5e:	2b04      	cmp	r3, #4
 8005b60:	d003      	beq.n	8005b6a <HAL_RCC_GetSysClockFreq+0x3a>
 8005b62:	e0db      	b.n	8005d1c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005b64:	4b73      	ldr	r3, [pc, #460]	@ (8005d34 <HAL_RCC_GetSysClockFreq+0x204>)
 8005b66:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005b68:	e0db      	b.n	8005d22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005b6a:	4b73      	ldr	r3, [pc, #460]	@ (8005d38 <HAL_RCC_GetSysClockFreq+0x208>)
 8005b6c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005b6e:	e0d8      	b.n	8005d22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005b70:	4b6f      	ldr	r3, [pc, #444]	@ (8005d30 <HAL_RCC_GetSysClockFreq+0x200>)
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005b78:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005b7a:	4b6d      	ldr	r3, [pc, #436]	@ (8005d30 <HAL_RCC_GetSysClockFreq+0x200>)
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d063      	beq.n	8005c4e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b86:	4b6a      	ldr	r3, [pc, #424]	@ (8005d30 <HAL_RCC_GetSysClockFreq+0x200>)
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	099b      	lsrs	r3, r3, #6
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005b90:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005b92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b98:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b9e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005ba2:	4622      	mov	r2, r4
 8005ba4:	462b      	mov	r3, r5
 8005ba6:	f04f 0000 	mov.w	r0, #0
 8005baa:	f04f 0100 	mov.w	r1, #0
 8005bae:	0159      	lsls	r1, r3, #5
 8005bb0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005bb4:	0150      	lsls	r0, r2, #5
 8005bb6:	4602      	mov	r2, r0
 8005bb8:	460b      	mov	r3, r1
 8005bba:	4621      	mov	r1, r4
 8005bbc:	1a51      	subs	r1, r2, r1
 8005bbe:	6139      	str	r1, [r7, #16]
 8005bc0:	4629      	mov	r1, r5
 8005bc2:	eb63 0301 	sbc.w	r3, r3, r1
 8005bc6:	617b      	str	r3, [r7, #20]
 8005bc8:	f04f 0200 	mov.w	r2, #0
 8005bcc:	f04f 0300 	mov.w	r3, #0
 8005bd0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005bd4:	4659      	mov	r1, fp
 8005bd6:	018b      	lsls	r3, r1, #6
 8005bd8:	4651      	mov	r1, sl
 8005bda:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005bde:	4651      	mov	r1, sl
 8005be0:	018a      	lsls	r2, r1, #6
 8005be2:	4651      	mov	r1, sl
 8005be4:	ebb2 0801 	subs.w	r8, r2, r1
 8005be8:	4659      	mov	r1, fp
 8005bea:	eb63 0901 	sbc.w	r9, r3, r1
 8005bee:	f04f 0200 	mov.w	r2, #0
 8005bf2:	f04f 0300 	mov.w	r3, #0
 8005bf6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005bfa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005bfe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005c02:	4690      	mov	r8, r2
 8005c04:	4699      	mov	r9, r3
 8005c06:	4623      	mov	r3, r4
 8005c08:	eb18 0303 	adds.w	r3, r8, r3
 8005c0c:	60bb      	str	r3, [r7, #8]
 8005c0e:	462b      	mov	r3, r5
 8005c10:	eb49 0303 	adc.w	r3, r9, r3
 8005c14:	60fb      	str	r3, [r7, #12]
 8005c16:	f04f 0200 	mov.w	r2, #0
 8005c1a:	f04f 0300 	mov.w	r3, #0
 8005c1e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005c22:	4629      	mov	r1, r5
 8005c24:	024b      	lsls	r3, r1, #9
 8005c26:	4621      	mov	r1, r4
 8005c28:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005c2c:	4621      	mov	r1, r4
 8005c2e:	024a      	lsls	r2, r1, #9
 8005c30:	4610      	mov	r0, r2
 8005c32:	4619      	mov	r1, r3
 8005c34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c36:	2200      	movs	r2, #0
 8005c38:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005c3c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005c40:	f7fb f81a 	bl	8000c78 <__aeabi_uldivmod>
 8005c44:	4602      	mov	r2, r0
 8005c46:	460b      	mov	r3, r1
 8005c48:	4613      	mov	r3, r2
 8005c4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c4c:	e058      	b.n	8005d00 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c4e:	4b38      	ldr	r3, [pc, #224]	@ (8005d30 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	099b      	lsrs	r3, r3, #6
 8005c54:	2200      	movs	r2, #0
 8005c56:	4618      	mov	r0, r3
 8005c58:	4611      	mov	r1, r2
 8005c5a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005c5e:	623b      	str	r3, [r7, #32]
 8005c60:	2300      	movs	r3, #0
 8005c62:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c64:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005c68:	4642      	mov	r2, r8
 8005c6a:	464b      	mov	r3, r9
 8005c6c:	f04f 0000 	mov.w	r0, #0
 8005c70:	f04f 0100 	mov.w	r1, #0
 8005c74:	0159      	lsls	r1, r3, #5
 8005c76:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005c7a:	0150      	lsls	r0, r2, #5
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	460b      	mov	r3, r1
 8005c80:	4641      	mov	r1, r8
 8005c82:	ebb2 0a01 	subs.w	sl, r2, r1
 8005c86:	4649      	mov	r1, r9
 8005c88:	eb63 0b01 	sbc.w	fp, r3, r1
 8005c8c:	f04f 0200 	mov.w	r2, #0
 8005c90:	f04f 0300 	mov.w	r3, #0
 8005c94:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005c98:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005c9c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005ca0:	ebb2 040a 	subs.w	r4, r2, sl
 8005ca4:	eb63 050b 	sbc.w	r5, r3, fp
 8005ca8:	f04f 0200 	mov.w	r2, #0
 8005cac:	f04f 0300 	mov.w	r3, #0
 8005cb0:	00eb      	lsls	r3, r5, #3
 8005cb2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005cb6:	00e2      	lsls	r2, r4, #3
 8005cb8:	4614      	mov	r4, r2
 8005cba:	461d      	mov	r5, r3
 8005cbc:	4643      	mov	r3, r8
 8005cbe:	18e3      	adds	r3, r4, r3
 8005cc0:	603b      	str	r3, [r7, #0]
 8005cc2:	464b      	mov	r3, r9
 8005cc4:	eb45 0303 	adc.w	r3, r5, r3
 8005cc8:	607b      	str	r3, [r7, #4]
 8005cca:	f04f 0200 	mov.w	r2, #0
 8005cce:	f04f 0300 	mov.w	r3, #0
 8005cd2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005cd6:	4629      	mov	r1, r5
 8005cd8:	028b      	lsls	r3, r1, #10
 8005cda:	4621      	mov	r1, r4
 8005cdc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005ce0:	4621      	mov	r1, r4
 8005ce2:	028a      	lsls	r2, r1, #10
 8005ce4:	4610      	mov	r0, r2
 8005ce6:	4619      	mov	r1, r3
 8005ce8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cea:	2200      	movs	r2, #0
 8005cec:	61bb      	str	r3, [r7, #24]
 8005cee:	61fa      	str	r2, [r7, #28]
 8005cf0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005cf4:	f7fa ffc0 	bl	8000c78 <__aeabi_uldivmod>
 8005cf8:	4602      	mov	r2, r0
 8005cfa:	460b      	mov	r3, r1
 8005cfc:	4613      	mov	r3, r2
 8005cfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005d00:	4b0b      	ldr	r3, [pc, #44]	@ (8005d30 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	0c1b      	lsrs	r3, r3, #16
 8005d06:	f003 0303 	and.w	r3, r3, #3
 8005d0a:	3301      	adds	r3, #1
 8005d0c:	005b      	lsls	r3, r3, #1
 8005d0e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005d10:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005d12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d14:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d18:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005d1a:	e002      	b.n	8005d22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005d1c:	4b05      	ldr	r3, [pc, #20]	@ (8005d34 <HAL_RCC_GetSysClockFreq+0x204>)
 8005d1e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005d20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005d22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005d24:	4618      	mov	r0, r3
 8005d26:	3750      	adds	r7, #80	@ 0x50
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d2e:	bf00      	nop
 8005d30:	40023800 	.word	0x40023800
 8005d34:	00f42400 	.word	0x00f42400
 8005d38:	007a1200 	.word	0x007a1200

08005d3c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d40:	4b03      	ldr	r3, [pc, #12]	@ (8005d50 <HAL_RCC_GetHCLKFreq+0x14>)
 8005d42:	681b      	ldr	r3, [r3, #0]
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	46bd      	mov	sp, r7
 8005d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4c:	4770      	bx	lr
 8005d4e:	bf00      	nop
 8005d50:	20000018 	.word	0x20000018

08005d54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005d58:	f7ff fff0 	bl	8005d3c <HAL_RCC_GetHCLKFreq>
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	4b05      	ldr	r3, [pc, #20]	@ (8005d74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	0a9b      	lsrs	r3, r3, #10
 8005d64:	f003 0307 	and.w	r3, r3, #7
 8005d68:	4903      	ldr	r1, [pc, #12]	@ (8005d78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005d6a:	5ccb      	ldrb	r3, [r1, r3]
 8005d6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	bd80      	pop	{r7, pc}
 8005d74:	40023800 	.word	0x40023800
 8005d78:	080114b0 	.word	0x080114b0

08005d7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005d80:	f7ff ffdc 	bl	8005d3c <HAL_RCC_GetHCLKFreq>
 8005d84:	4602      	mov	r2, r0
 8005d86:	4b05      	ldr	r3, [pc, #20]	@ (8005d9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	0b5b      	lsrs	r3, r3, #13
 8005d8c:	f003 0307 	and.w	r3, r3, #7
 8005d90:	4903      	ldr	r1, [pc, #12]	@ (8005da0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005d92:	5ccb      	ldrb	r3, [r1, r3]
 8005d94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d98:	4618      	mov	r0, r3
 8005d9a:	bd80      	pop	{r7, pc}
 8005d9c:	40023800 	.word	0x40023800
 8005da0:	080114b0 	.word	0x080114b0

08005da4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b088      	sub	sp, #32
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005dac:	2300      	movs	r3, #0
 8005dae:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005db0:	2300      	movs	r3, #0
 8005db2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005db4:	2300      	movs	r3, #0
 8005db6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005db8:	2300      	movs	r3, #0
 8005dba:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f003 0301 	and.w	r3, r3, #1
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d012      	beq.n	8005df2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005dcc:	4b69      	ldr	r3, [pc, #420]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005dce:	689b      	ldr	r3, [r3, #8]
 8005dd0:	4a68      	ldr	r2, [pc, #416]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005dd2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005dd6:	6093      	str	r3, [r2, #8]
 8005dd8:	4b66      	ldr	r3, [pc, #408]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005dda:	689a      	ldr	r2, [r3, #8]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005de0:	4964      	ldr	r1, [pc, #400]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005de2:	4313      	orrs	r3, r2
 8005de4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d101      	bne.n	8005df2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8005dee:	2301      	movs	r3, #1
 8005df0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d017      	beq.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005dfe:	4b5d      	ldr	r3, [pc, #372]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e04:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e0c:	4959      	ldr	r1, [pc, #356]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e18:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e1c:	d101      	bne.n	8005e22 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8005e1e:	2301      	movs	r3, #1
 8005e20:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d101      	bne.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d017      	beq.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005e3a:	4b4e      	ldr	r3, [pc, #312]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e40:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e48:	494a      	ldr	r1, [pc, #296]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e54:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005e58:	d101      	bne.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d101      	bne.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005e66:	2301      	movs	r3, #1
 8005e68:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d001      	beq.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005e76:	2301      	movs	r3, #1
 8005e78:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f003 0320 	and.w	r3, r3, #32
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	f000 808b 	beq.w	8005f9e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005e88:	4b3a      	ldr	r3, [pc, #232]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e8c:	4a39      	ldr	r2, [pc, #228]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e92:	6413      	str	r3, [r2, #64]	@ 0x40
 8005e94:	4b37      	ldr	r3, [pc, #220]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e9c:	60bb      	str	r3, [r7, #8]
 8005e9e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005ea0:	4b35      	ldr	r3, [pc, #212]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	4a34      	ldr	r2, [pc, #208]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005ea6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005eaa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005eac:	f7fd fd6e 	bl	800398c <HAL_GetTick>
 8005eb0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005eb2:	e008      	b.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005eb4:	f7fd fd6a 	bl	800398c <HAL_GetTick>
 8005eb8:	4602      	mov	r2, r0
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	1ad3      	subs	r3, r2, r3
 8005ebe:	2b64      	cmp	r3, #100	@ 0x64
 8005ec0:	d901      	bls.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005ec2:	2303      	movs	r3, #3
 8005ec4:	e357      	b.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005ec6:	4b2c      	ldr	r3, [pc, #176]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d0f0      	beq.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005ed2:	4b28      	ldr	r3, [pc, #160]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ed4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ed6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005eda:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005edc:	693b      	ldr	r3, [r7, #16]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d035      	beq.n	8005f4e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ee6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005eea:	693a      	ldr	r2, [r7, #16]
 8005eec:	429a      	cmp	r2, r3
 8005eee:	d02e      	beq.n	8005f4e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005ef0:	4b20      	ldr	r3, [pc, #128]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ef2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ef4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ef8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005efa:	4b1e      	ldr	r3, [pc, #120]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005efc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005efe:	4a1d      	ldr	r2, [pc, #116]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f04:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005f06:	4b1b      	ldr	r3, [pc, #108]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f0a:	4a1a      	ldr	r2, [pc, #104]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f10:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005f12:	4a18      	ldr	r2, [pc, #96]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f14:	693b      	ldr	r3, [r7, #16]
 8005f16:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005f18:	4b16      	ldr	r3, [pc, #88]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f1c:	f003 0301 	and.w	r3, r3, #1
 8005f20:	2b01      	cmp	r3, #1
 8005f22:	d114      	bne.n	8005f4e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f24:	f7fd fd32 	bl	800398c <HAL_GetTick>
 8005f28:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f2a:	e00a      	b.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f2c:	f7fd fd2e 	bl	800398c <HAL_GetTick>
 8005f30:	4602      	mov	r2, r0
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	1ad3      	subs	r3, r2, r3
 8005f36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d901      	bls.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005f3e:	2303      	movs	r3, #3
 8005f40:	e319      	b.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f42:	4b0c      	ldr	r3, [pc, #48]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f46:	f003 0302 	and.w	r3, r3, #2
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d0ee      	beq.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f56:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f5a:	d111      	bne.n	8005f80 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005f5c:	4b05      	ldr	r3, [pc, #20]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005f68:	4b04      	ldr	r3, [pc, #16]	@ (8005f7c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005f6a:	400b      	ands	r3, r1
 8005f6c:	4901      	ldr	r1, [pc, #4]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	608b      	str	r3, [r1, #8]
 8005f72:	e00b      	b.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005f74:	40023800 	.word	0x40023800
 8005f78:	40007000 	.word	0x40007000
 8005f7c:	0ffffcff 	.word	0x0ffffcff
 8005f80:	4baa      	ldr	r3, [pc, #680]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005f82:	689b      	ldr	r3, [r3, #8]
 8005f84:	4aa9      	ldr	r2, [pc, #676]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005f86:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005f8a:	6093      	str	r3, [r2, #8]
 8005f8c:	4ba7      	ldr	r3, [pc, #668]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005f8e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f98:	49a4      	ldr	r1, [pc, #656]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f003 0310 	and.w	r3, r3, #16
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d010      	beq.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005faa:	4ba0      	ldr	r3, [pc, #640]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005fac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005fb0:	4a9e      	ldr	r2, [pc, #632]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005fb2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005fb6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005fba:	4b9c      	ldr	r3, [pc, #624]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005fbc:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fc4:	4999      	ldr	r1, [pc, #612]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005fc6:	4313      	orrs	r3, r2
 8005fc8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d00a      	beq.n	8005fee <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005fd8:	4b94      	ldr	r3, [pc, #592]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fde:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005fe6:	4991      	ldr	r1, [pc, #580]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d00a      	beq.n	8006010 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005ffa:	4b8c      	ldr	r3, [pc, #560]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ffc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006000:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006008:	4988      	ldr	r1, [pc, #544]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800600a:	4313      	orrs	r3, r2
 800600c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006018:	2b00      	cmp	r3, #0
 800601a:	d00a      	beq.n	8006032 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800601c:	4b83      	ldr	r3, [pc, #524]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800601e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006022:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800602a:	4980      	ldr	r1, [pc, #512]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800602c:	4313      	orrs	r3, r2
 800602e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800603a:	2b00      	cmp	r3, #0
 800603c:	d00a      	beq.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800603e:	4b7b      	ldr	r3, [pc, #492]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006040:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006044:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800604c:	4977      	ldr	r1, [pc, #476]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800604e:	4313      	orrs	r3, r2
 8006050:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800605c:	2b00      	cmp	r3, #0
 800605e:	d00a      	beq.n	8006076 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006060:	4b72      	ldr	r3, [pc, #456]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006062:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006066:	f023 0203 	bic.w	r2, r3, #3
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800606e:	496f      	ldr	r1, [pc, #444]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006070:	4313      	orrs	r3, r2
 8006072:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800607e:	2b00      	cmp	r3, #0
 8006080:	d00a      	beq.n	8006098 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006082:	4b6a      	ldr	r3, [pc, #424]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006084:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006088:	f023 020c 	bic.w	r2, r3, #12
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006090:	4966      	ldr	r1, [pc, #408]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006092:	4313      	orrs	r3, r2
 8006094:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d00a      	beq.n	80060ba <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80060a4:	4b61      	ldr	r3, [pc, #388]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80060a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060aa:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060b2:	495e      	ldr	r1, [pc, #376]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80060b4:	4313      	orrs	r3, r2
 80060b6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d00a      	beq.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80060c6:	4b59      	ldr	r3, [pc, #356]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80060c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060cc:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060d4:	4955      	ldr	r1, [pc, #340]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80060d6:	4313      	orrs	r3, r2
 80060d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d00a      	beq.n	80060fe <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80060e8:	4b50      	ldr	r3, [pc, #320]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80060ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060ee:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060f6:	494d      	ldr	r1, [pc, #308]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80060f8:	4313      	orrs	r3, r2
 80060fa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006106:	2b00      	cmp	r3, #0
 8006108:	d00a      	beq.n	8006120 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800610a:	4b48      	ldr	r3, [pc, #288]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800610c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006110:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006118:	4944      	ldr	r1, [pc, #272]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800611a:	4313      	orrs	r3, r2
 800611c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006128:	2b00      	cmp	r3, #0
 800612a:	d00a      	beq.n	8006142 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800612c:	4b3f      	ldr	r3, [pc, #252]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800612e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006132:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800613a:	493c      	ldr	r1, [pc, #240]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800613c:	4313      	orrs	r3, r2
 800613e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800614a:	2b00      	cmp	r3, #0
 800614c:	d00a      	beq.n	8006164 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800614e:	4b37      	ldr	r3, [pc, #220]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006150:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006154:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800615c:	4933      	ldr	r1, [pc, #204]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800615e:	4313      	orrs	r3, r2
 8006160:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800616c:	2b00      	cmp	r3, #0
 800616e:	d00a      	beq.n	8006186 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006170:	4b2e      	ldr	r3, [pc, #184]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006172:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006176:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800617e:	492b      	ldr	r1, [pc, #172]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006180:	4313      	orrs	r3, r2
 8006182:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800618e:	2b00      	cmp	r3, #0
 8006190:	d011      	beq.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006192:	4b26      	ldr	r3, [pc, #152]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006194:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006198:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80061a0:	4922      	ldr	r1, [pc, #136]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80061a2:	4313      	orrs	r3, r2
 80061a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80061ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80061b0:	d101      	bne.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80061b2:	2301      	movs	r3, #1
 80061b4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f003 0308 	and.w	r3, r3, #8
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d001      	beq.n	80061c6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80061c2:	2301      	movs	r3, #1
 80061c4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d00a      	beq.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80061d2:	4b16      	ldr	r3, [pc, #88]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80061d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061d8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061e0:	4912      	ldr	r1, [pc, #72]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80061e2:	4313      	orrs	r3, r2
 80061e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d00b      	beq.n	800620c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80061f4:	4b0d      	ldr	r3, [pc, #52]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80061f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061fa:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006204:	4909      	ldr	r1, [pc, #36]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006206:	4313      	orrs	r3, r2
 8006208:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800620c:	69fb      	ldr	r3, [r7, #28]
 800620e:	2b01      	cmp	r3, #1
 8006210:	d006      	beq.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800621a:	2b00      	cmp	r3, #0
 800621c:	f000 80d9 	beq.w	80063d2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006220:	4b02      	ldr	r3, [pc, #8]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4a01      	ldr	r2, [pc, #4]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006226:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800622a:	e001      	b.n	8006230 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800622c:	40023800 	.word	0x40023800
 8006230:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006232:	f7fd fbab 	bl	800398c <HAL_GetTick>
 8006236:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006238:	e008      	b.n	800624c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800623a:	f7fd fba7 	bl	800398c <HAL_GetTick>
 800623e:	4602      	mov	r2, r0
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	1ad3      	subs	r3, r2, r3
 8006244:	2b64      	cmp	r3, #100	@ 0x64
 8006246:	d901      	bls.n	800624c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006248:	2303      	movs	r3, #3
 800624a:	e194      	b.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800624c:	4b6c      	ldr	r3, [pc, #432]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006254:	2b00      	cmp	r3, #0
 8006256:	d1f0      	bne.n	800623a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f003 0301 	and.w	r3, r3, #1
 8006260:	2b00      	cmp	r3, #0
 8006262:	d021      	beq.n	80062a8 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006268:	2b00      	cmp	r3, #0
 800626a:	d11d      	bne.n	80062a8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800626c:	4b64      	ldr	r3, [pc, #400]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800626e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006272:	0c1b      	lsrs	r3, r3, #16
 8006274:	f003 0303 	and.w	r3, r3, #3
 8006278:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800627a:	4b61      	ldr	r3, [pc, #388]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800627c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006280:	0e1b      	lsrs	r3, r3, #24
 8006282:	f003 030f 	and.w	r3, r3, #15
 8006286:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	019a      	lsls	r2, r3, #6
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	041b      	lsls	r3, r3, #16
 8006292:	431a      	orrs	r2, r3
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	061b      	lsls	r3, r3, #24
 8006298:	431a      	orrs	r2, r3
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	689b      	ldr	r3, [r3, #8]
 800629e:	071b      	lsls	r3, r3, #28
 80062a0:	4957      	ldr	r1, [pc, #348]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80062a2:	4313      	orrs	r3, r2
 80062a4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d004      	beq.n	80062be <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80062bc:	d00a      	beq.n	80062d4 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d02e      	beq.n	8006328 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80062d2:	d129      	bne.n	8006328 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80062d4:	4b4a      	ldr	r3, [pc, #296]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80062d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80062da:	0c1b      	lsrs	r3, r3, #16
 80062dc:	f003 0303 	and.w	r3, r3, #3
 80062e0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80062e2:	4b47      	ldr	r3, [pc, #284]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80062e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80062e8:	0f1b      	lsrs	r3, r3, #28
 80062ea:	f003 0307 	and.w	r3, r3, #7
 80062ee:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	685b      	ldr	r3, [r3, #4]
 80062f4:	019a      	lsls	r2, r3, #6
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	041b      	lsls	r3, r3, #16
 80062fa:	431a      	orrs	r2, r3
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	68db      	ldr	r3, [r3, #12]
 8006300:	061b      	lsls	r3, r3, #24
 8006302:	431a      	orrs	r2, r3
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	071b      	lsls	r3, r3, #28
 8006308:	493d      	ldr	r1, [pc, #244]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800630a:	4313      	orrs	r3, r2
 800630c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006310:	4b3b      	ldr	r3, [pc, #236]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006312:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006316:	f023 021f 	bic.w	r2, r3, #31
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800631e:	3b01      	subs	r3, #1
 8006320:	4937      	ldr	r1, [pc, #220]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006322:	4313      	orrs	r3, r2
 8006324:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006330:	2b00      	cmp	r3, #0
 8006332:	d01d      	beq.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006334:	4b32      	ldr	r3, [pc, #200]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006336:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800633a:	0e1b      	lsrs	r3, r3, #24
 800633c:	f003 030f 	and.w	r3, r3, #15
 8006340:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006342:	4b2f      	ldr	r3, [pc, #188]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006344:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006348:	0f1b      	lsrs	r3, r3, #28
 800634a:	f003 0307 	and.w	r3, r3, #7
 800634e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	685b      	ldr	r3, [r3, #4]
 8006354:	019a      	lsls	r2, r3, #6
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	691b      	ldr	r3, [r3, #16]
 800635a:	041b      	lsls	r3, r3, #16
 800635c:	431a      	orrs	r2, r3
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	061b      	lsls	r3, r3, #24
 8006362:	431a      	orrs	r2, r3
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	071b      	lsls	r3, r3, #28
 8006368:	4925      	ldr	r1, [pc, #148]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800636a:	4313      	orrs	r3, r2
 800636c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006378:	2b00      	cmp	r3, #0
 800637a:	d011      	beq.n	80063a0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	019a      	lsls	r2, r3, #6
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	691b      	ldr	r3, [r3, #16]
 8006386:	041b      	lsls	r3, r3, #16
 8006388:	431a      	orrs	r2, r3
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	68db      	ldr	r3, [r3, #12]
 800638e:	061b      	lsls	r3, r3, #24
 8006390:	431a      	orrs	r2, r3
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	689b      	ldr	r3, [r3, #8]
 8006396:	071b      	lsls	r3, r3, #28
 8006398:	4919      	ldr	r1, [pc, #100]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800639a:	4313      	orrs	r3, r2
 800639c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80063a0:	4b17      	ldr	r3, [pc, #92]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a16      	ldr	r2, [pc, #88]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80063a6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80063aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80063ac:	f7fd faee 	bl	800398c <HAL_GetTick>
 80063b0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80063b2:	e008      	b.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80063b4:	f7fd faea 	bl	800398c <HAL_GetTick>
 80063b8:	4602      	mov	r2, r0
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	1ad3      	subs	r3, r2, r3
 80063be:	2b64      	cmp	r3, #100	@ 0x64
 80063c0:	d901      	bls.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80063c2:	2303      	movs	r3, #3
 80063c4:	e0d7      	b.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80063c6:	4b0e      	ldr	r3, [pc, #56]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d0f0      	beq.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80063d2:	69bb      	ldr	r3, [r7, #24]
 80063d4:	2b01      	cmp	r3, #1
 80063d6:	f040 80cd 	bne.w	8006574 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80063da:	4b09      	ldr	r3, [pc, #36]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4a08      	ldr	r2, [pc, #32]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80063e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80063e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80063e6:	f7fd fad1 	bl	800398c <HAL_GetTick>
 80063ea:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80063ec:	e00a      	b.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80063ee:	f7fd facd 	bl	800398c <HAL_GetTick>
 80063f2:	4602      	mov	r2, r0
 80063f4:	697b      	ldr	r3, [r7, #20]
 80063f6:	1ad3      	subs	r3, r2, r3
 80063f8:	2b64      	cmp	r3, #100	@ 0x64
 80063fa:	d903      	bls.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80063fc:	2303      	movs	r3, #3
 80063fe:	e0ba      	b.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8006400:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006404:	4b5e      	ldr	r3, [pc, #376]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800640c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006410:	d0ed      	beq.n	80063ee <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800641a:	2b00      	cmp	r3, #0
 800641c:	d003      	beq.n	8006426 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006422:	2b00      	cmp	r3, #0
 8006424:	d009      	beq.n	800643a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800642e:	2b00      	cmp	r3, #0
 8006430:	d02e      	beq.n	8006490 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006436:	2b00      	cmp	r3, #0
 8006438:	d12a      	bne.n	8006490 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800643a:	4b51      	ldr	r3, [pc, #324]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800643c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006440:	0c1b      	lsrs	r3, r3, #16
 8006442:	f003 0303 	and.w	r3, r3, #3
 8006446:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006448:	4b4d      	ldr	r3, [pc, #308]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800644a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800644e:	0f1b      	lsrs	r3, r3, #28
 8006450:	f003 0307 	and.w	r3, r3, #7
 8006454:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	695b      	ldr	r3, [r3, #20]
 800645a:	019a      	lsls	r2, r3, #6
 800645c:	693b      	ldr	r3, [r7, #16]
 800645e:	041b      	lsls	r3, r3, #16
 8006460:	431a      	orrs	r2, r3
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	699b      	ldr	r3, [r3, #24]
 8006466:	061b      	lsls	r3, r3, #24
 8006468:	431a      	orrs	r2, r3
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	071b      	lsls	r3, r3, #28
 800646e:	4944      	ldr	r1, [pc, #272]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006470:	4313      	orrs	r3, r2
 8006472:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006476:	4b42      	ldr	r3, [pc, #264]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006478:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800647c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006484:	3b01      	subs	r3, #1
 8006486:	021b      	lsls	r3, r3, #8
 8006488:	493d      	ldr	r1, [pc, #244]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800648a:	4313      	orrs	r3, r2
 800648c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006498:	2b00      	cmp	r3, #0
 800649a:	d022      	beq.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80064a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80064a4:	d11d      	bne.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80064a6:	4b36      	ldr	r3, [pc, #216]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80064a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064ac:	0e1b      	lsrs	r3, r3, #24
 80064ae:	f003 030f 	and.w	r3, r3, #15
 80064b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80064b4:	4b32      	ldr	r3, [pc, #200]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80064b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064ba:	0f1b      	lsrs	r3, r3, #28
 80064bc:	f003 0307 	and.w	r3, r3, #7
 80064c0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	695b      	ldr	r3, [r3, #20]
 80064c6:	019a      	lsls	r2, r3, #6
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6a1b      	ldr	r3, [r3, #32]
 80064cc:	041b      	lsls	r3, r3, #16
 80064ce:	431a      	orrs	r2, r3
 80064d0:	693b      	ldr	r3, [r7, #16]
 80064d2:	061b      	lsls	r3, r3, #24
 80064d4:	431a      	orrs	r2, r3
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	071b      	lsls	r3, r3, #28
 80064da:	4929      	ldr	r1, [pc, #164]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80064dc:	4313      	orrs	r3, r2
 80064de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f003 0308 	and.w	r3, r3, #8
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d028      	beq.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80064ee:	4b24      	ldr	r3, [pc, #144]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80064f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064f4:	0e1b      	lsrs	r3, r3, #24
 80064f6:	f003 030f 	and.w	r3, r3, #15
 80064fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80064fc:	4b20      	ldr	r3, [pc, #128]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80064fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006502:	0c1b      	lsrs	r3, r3, #16
 8006504:	f003 0303 	and.w	r3, r3, #3
 8006508:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	695b      	ldr	r3, [r3, #20]
 800650e:	019a      	lsls	r2, r3, #6
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	041b      	lsls	r3, r3, #16
 8006514:	431a      	orrs	r2, r3
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	061b      	lsls	r3, r3, #24
 800651a:	431a      	orrs	r2, r3
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	69db      	ldr	r3, [r3, #28]
 8006520:	071b      	lsls	r3, r3, #28
 8006522:	4917      	ldr	r1, [pc, #92]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006524:	4313      	orrs	r3, r2
 8006526:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800652a:	4b15      	ldr	r3, [pc, #84]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800652c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006530:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006538:	4911      	ldr	r1, [pc, #68]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800653a:	4313      	orrs	r3, r2
 800653c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006540:	4b0f      	ldr	r3, [pc, #60]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a0e      	ldr	r2, [pc, #56]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006546:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800654a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800654c:	f7fd fa1e 	bl	800398c <HAL_GetTick>
 8006550:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006552:	e008      	b.n	8006566 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006554:	f7fd fa1a 	bl	800398c <HAL_GetTick>
 8006558:	4602      	mov	r2, r0
 800655a:	697b      	ldr	r3, [r7, #20]
 800655c:	1ad3      	subs	r3, r2, r3
 800655e:	2b64      	cmp	r3, #100	@ 0x64
 8006560:	d901      	bls.n	8006566 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006562:	2303      	movs	r3, #3
 8006564:	e007      	b.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006566:	4b06      	ldr	r3, [pc, #24]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800656e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006572:	d1ef      	bne.n	8006554 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8006574:	2300      	movs	r3, #0
}
 8006576:	4618      	mov	r0, r3
 8006578:	3720      	adds	r7, #32
 800657a:	46bd      	mov	sp, r7
 800657c:	bd80      	pop	{r7, pc}
 800657e:	bf00      	nop
 8006580:	40023800 	.word	0x40023800

08006584 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b084      	sub	sp, #16
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d101      	bne.n	8006596 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006592:	2301      	movs	r3, #1
 8006594:	e09d      	b.n	80066d2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800659a:	2b00      	cmp	r3, #0
 800659c:	d108      	bne.n	80065b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065a6:	d009      	beq.n	80065bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2200      	movs	r2, #0
 80065ac:	61da      	str	r2, [r3, #28]
 80065ae:	e005      	b.n	80065bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2200      	movs	r2, #0
 80065b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2200      	movs	r2, #0
 80065ba:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2200      	movs	r2, #0
 80065c0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80065c8:	b2db      	uxtb	r3, r3
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d106      	bne.n	80065dc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2200      	movs	r2, #0
 80065d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	f7fc fd6e 	bl	80030b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2202      	movs	r2, #2
 80065e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	681a      	ldr	r2, [r3, #0]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80065f2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	68db      	ldr	r3, [r3, #12]
 80065f8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80065fc:	d902      	bls.n	8006604 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80065fe:	2300      	movs	r3, #0
 8006600:	60fb      	str	r3, [r7, #12]
 8006602:	e002      	b.n	800660a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006604:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006608:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	68db      	ldr	r3, [r3, #12]
 800660e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006612:	d007      	beq.n	8006624 <HAL_SPI_Init+0xa0>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	68db      	ldr	r3, [r3, #12]
 8006618:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800661c:	d002      	beq.n	8006624 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2200      	movs	r2, #0
 8006622:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006634:	431a      	orrs	r2, r3
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	691b      	ldr	r3, [r3, #16]
 800663a:	f003 0302 	and.w	r3, r3, #2
 800663e:	431a      	orrs	r2, r3
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	695b      	ldr	r3, [r3, #20]
 8006644:	f003 0301 	and.w	r3, r3, #1
 8006648:	431a      	orrs	r2, r3
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	699b      	ldr	r3, [r3, #24]
 800664e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006652:	431a      	orrs	r2, r3
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	69db      	ldr	r3, [r3, #28]
 8006658:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800665c:	431a      	orrs	r2, r3
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6a1b      	ldr	r3, [r3, #32]
 8006662:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006666:	ea42 0103 	orr.w	r1, r2, r3
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800666e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	430a      	orrs	r2, r1
 8006678:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	699b      	ldr	r3, [r3, #24]
 800667e:	0c1b      	lsrs	r3, r3, #16
 8006680:	f003 0204 	and.w	r2, r3, #4
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006688:	f003 0310 	and.w	r3, r3, #16
 800668c:	431a      	orrs	r2, r3
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006692:	f003 0308 	and.w	r3, r3, #8
 8006696:	431a      	orrs	r2, r3
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	68db      	ldr	r3, [r3, #12]
 800669c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80066a0:	ea42 0103 	orr.w	r1, r2, r3
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	430a      	orrs	r2, r1
 80066b0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	69da      	ldr	r2, [r3, #28]
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80066c0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2200      	movs	r2, #0
 80066c6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2201      	movs	r2, #1
 80066cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80066d0:	2300      	movs	r3, #0
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	3710      	adds	r7, #16
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd80      	pop	{r7, pc}

080066da <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066da:	b580      	push	{r7, lr}
 80066dc:	b088      	sub	sp, #32
 80066de:	af00      	add	r7, sp, #0
 80066e0:	60f8      	str	r0, [r7, #12]
 80066e2:	60b9      	str	r1, [r7, #8]
 80066e4:	603b      	str	r3, [r7, #0]
 80066e6:	4613      	mov	r3, r2
 80066e8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80066ea:	2300      	movs	r3, #0
 80066ec:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80066f4:	2b01      	cmp	r3, #1
 80066f6:	d101      	bne.n	80066fc <HAL_SPI_Transmit+0x22>
 80066f8:	2302      	movs	r3, #2
 80066fa:	e15f      	b.n	80069bc <HAL_SPI_Transmit+0x2e2>
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	2201      	movs	r2, #1
 8006700:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006704:	f7fd f942 	bl	800398c <HAL_GetTick>
 8006708:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800670a:	88fb      	ldrh	r3, [r7, #6]
 800670c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006714:	b2db      	uxtb	r3, r3
 8006716:	2b01      	cmp	r3, #1
 8006718:	d002      	beq.n	8006720 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800671a:	2302      	movs	r3, #2
 800671c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800671e:	e148      	b.n	80069b2 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d002      	beq.n	800672c <HAL_SPI_Transmit+0x52>
 8006726:	88fb      	ldrh	r3, [r7, #6]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d102      	bne.n	8006732 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800672c:	2301      	movs	r3, #1
 800672e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006730:	e13f      	b.n	80069b2 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	2203      	movs	r2, #3
 8006736:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2200      	movs	r2, #0
 800673e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	68ba      	ldr	r2, [r7, #8]
 8006744:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	88fa      	ldrh	r2, [r7, #6]
 800674a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	88fa      	ldrh	r2, [r7, #6]
 8006750:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2200      	movs	r2, #0
 8006756:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2200      	movs	r2, #0
 800675c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	2200      	movs	r2, #0
 8006764:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	2200      	movs	r2, #0
 800676c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2200      	movs	r2, #0
 8006772:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800677c:	d10f      	bne.n	800679e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	681a      	ldr	r2, [r3, #0]
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800678c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	681a      	ldr	r2, [r3, #0]
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800679c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067a8:	2b40      	cmp	r3, #64	@ 0x40
 80067aa:	d007      	beq.n	80067bc <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	681a      	ldr	r2, [r3, #0]
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80067ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	68db      	ldr	r3, [r3, #12]
 80067c0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80067c4:	d94f      	bls.n	8006866 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d002      	beq.n	80067d4 <HAL_SPI_Transmit+0xfa>
 80067ce:	8afb      	ldrh	r3, [r7, #22]
 80067d0:	2b01      	cmp	r3, #1
 80067d2:	d142      	bne.n	800685a <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067d8:	881a      	ldrh	r2, [r3, #0]
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067e4:	1c9a      	adds	r2, r3, #2
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067ee:	b29b      	uxth	r3, r3
 80067f0:	3b01      	subs	r3, #1
 80067f2:	b29a      	uxth	r2, r3
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80067f8:	e02f      	b.n	800685a <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	689b      	ldr	r3, [r3, #8]
 8006800:	f003 0302 	and.w	r3, r3, #2
 8006804:	2b02      	cmp	r3, #2
 8006806:	d112      	bne.n	800682e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800680c:	881a      	ldrh	r2, [r3, #0]
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006818:	1c9a      	adds	r2, r3, #2
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006822:	b29b      	uxth	r3, r3
 8006824:	3b01      	subs	r3, #1
 8006826:	b29a      	uxth	r2, r3
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800682c:	e015      	b.n	800685a <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800682e:	f7fd f8ad 	bl	800398c <HAL_GetTick>
 8006832:	4602      	mov	r2, r0
 8006834:	69bb      	ldr	r3, [r7, #24]
 8006836:	1ad3      	subs	r3, r2, r3
 8006838:	683a      	ldr	r2, [r7, #0]
 800683a:	429a      	cmp	r2, r3
 800683c:	d803      	bhi.n	8006846 <HAL_SPI_Transmit+0x16c>
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006844:	d102      	bne.n	800684c <HAL_SPI_Transmit+0x172>
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d106      	bne.n	800685a <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 800684c:	2303      	movs	r3, #3
 800684e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	2201      	movs	r2, #1
 8006854:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8006858:	e0ab      	b.n	80069b2 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800685e:	b29b      	uxth	r3, r3
 8006860:	2b00      	cmp	r3, #0
 8006862:	d1ca      	bne.n	80067fa <HAL_SPI_Transmit+0x120>
 8006864:	e080      	b.n	8006968 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d002      	beq.n	8006874 <HAL_SPI_Transmit+0x19a>
 800686e:	8afb      	ldrh	r3, [r7, #22]
 8006870:	2b01      	cmp	r3, #1
 8006872:	d174      	bne.n	800695e <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006878:	b29b      	uxth	r3, r3
 800687a:	2b01      	cmp	r3, #1
 800687c:	d912      	bls.n	80068a4 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006882:	881a      	ldrh	r2, [r3, #0]
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800688e:	1c9a      	adds	r2, r3, #2
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006898:	b29b      	uxth	r3, r3
 800689a:	3b02      	subs	r3, #2
 800689c:	b29a      	uxth	r2, r3
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80068a2:	e05c      	b.n	800695e <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	330c      	adds	r3, #12
 80068ae:	7812      	ldrb	r2, [r2, #0]
 80068b0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068b6:	1c5a      	adds	r2, r3, #1
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068c0:	b29b      	uxth	r3, r3
 80068c2:	3b01      	subs	r3, #1
 80068c4:	b29a      	uxth	r2, r3
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80068ca:	e048      	b.n	800695e <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	689b      	ldr	r3, [r3, #8]
 80068d2:	f003 0302 	and.w	r3, r3, #2
 80068d6:	2b02      	cmp	r3, #2
 80068d8:	d12b      	bne.n	8006932 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068de:	b29b      	uxth	r3, r3
 80068e0:	2b01      	cmp	r3, #1
 80068e2:	d912      	bls.n	800690a <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068e8:	881a      	ldrh	r2, [r3, #0]
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068f4:	1c9a      	adds	r2, r3, #2
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068fe:	b29b      	uxth	r3, r3
 8006900:	3b02      	subs	r3, #2
 8006902:	b29a      	uxth	r2, r3
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006908:	e029      	b.n	800695e <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	330c      	adds	r3, #12
 8006914:	7812      	ldrb	r2, [r2, #0]
 8006916:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800691c:	1c5a      	adds	r2, r3, #1
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006926:	b29b      	uxth	r3, r3
 8006928:	3b01      	subs	r3, #1
 800692a:	b29a      	uxth	r2, r3
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006930:	e015      	b.n	800695e <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006932:	f7fd f82b 	bl	800398c <HAL_GetTick>
 8006936:	4602      	mov	r2, r0
 8006938:	69bb      	ldr	r3, [r7, #24]
 800693a:	1ad3      	subs	r3, r2, r3
 800693c:	683a      	ldr	r2, [r7, #0]
 800693e:	429a      	cmp	r2, r3
 8006940:	d803      	bhi.n	800694a <HAL_SPI_Transmit+0x270>
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006948:	d102      	bne.n	8006950 <HAL_SPI_Transmit+0x276>
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d106      	bne.n	800695e <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8006950:	2303      	movs	r3, #3
 8006952:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	2201      	movs	r2, #1
 8006958:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800695c:	e029      	b.n	80069b2 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006962:	b29b      	uxth	r3, r3
 8006964:	2b00      	cmp	r3, #0
 8006966:	d1b1      	bne.n	80068cc <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006968:	69ba      	ldr	r2, [r7, #24]
 800696a:	6839      	ldr	r1, [r7, #0]
 800696c:	68f8      	ldr	r0, [r7, #12]
 800696e:	f000 fb69 	bl	8007044 <SPI_EndRxTxTransaction>
 8006972:	4603      	mov	r3, r0
 8006974:	2b00      	cmp	r3, #0
 8006976:	d002      	beq.n	800697e <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	2220      	movs	r2, #32
 800697c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	689b      	ldr	r3, [r3, #8]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d10a      	bne.n	800699c <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006986:	2300      	movs	r3, #0
 8006988:	613b      	str	r3, [r7, #16]
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	68db      	ldr	r3, [r3, #12]
 8006990:	613b      	str	r3, [r7, #16]
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	689b      	ldr	r3, [r3, #8]
 8006998:	613b      	str	r3, [r7, #16]
 800699a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d002      	beq.n	80069aa <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 80069a4:	2301      	movs	r3, #1
 80069a6:	77fb      	strb	r3, [r7, #31]
 80069a8:	e003      	b.n	80069b2 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2201      	movs	r2, #1
 80069ae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	2200      	movs	r2, #0
 80069b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80069ba:	7ffb      	ldrb	r3, [r7, #31]
}
 80069bc:	4618      	mov	r0, r3
 80069be:	3720      	adds	r7, #32
 80069c0:	46bd      	mov	sp, r7
 80069c2:	bd80      	pop	{r7, pc}

080069c4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b08a      	sub	sp, #40	@ 0x28
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	60f8      	str	r0, [r7, #12]
 80069cc:	60b9      	str	r1, [r7, #8]
 80069ce:	607a      	str	r2, [r7, #4]
 80069d0:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80069d2:	2301      	movs	r3, #1
 80069d4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80069d6:	2300      	movs	r3, #0
 80069d8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d101      	bne.n	80069ea <HAL_SPI_TransmitReceive+0x26>
 80069e6:	2302      	movs	r3, #2
 80069e8:	e20a      	b.n	8006e00 <HAL_SPI_TransmitReceive+0x43c>
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	2201      	movs	r2, #1
 80069ee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80069f2:	f7fc ffcb 	bl	800398c <HAL_GetTick>
 80069f6:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80069fe:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006a06:	887b      	ldrh	r3, [r7, #2]
 8006a08:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8006a0a:	887b      	ldrh	r3, [r7, #2]
 8006a0c:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006a0e:	7efb      	ldrb	r3, [r7, #27]
 8006a10:	2b01      	cmp	r3, #1
 8006a12:	d00e      	beq.n	8006a32 <HAL_SPI_TransmitReceive+0x6e>
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a1a:	d106      	bne.n	8006a2a <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	689b      	ldr	r3, [r3, #8]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d102      	bne.n	8006a2a <HAL_SPI_TransmitReceive+0x66>
 8006a24:	7efb      	ldrb	r3, [r7, #27]
 8006a26:	2b04      	cmp	r3, #4
 8006a28:	d003      	beq.n	8006a32 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8006a2a:	2302      	movs	r3, #2
 8006a2c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8006a30:	e1e0      	b.n	8006df4 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d005      	beq.n	8006a44 <HAL_SPI_TransmitReceive+0x80>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d002      	beq.n	8006a44 <HAL_SPI_TransmitReceive+0x80>
 8006a3e:	887b      	ldrh	r3, [r7, #2]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d103      	bne.n	8006a4c <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8006a44:	2301      	movs	r3, #1
 8006a46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8006a4a:	e1d3      	b.n	8006df4 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006a52:	b2db      	uxtb	r3, r3
 8006a54:	2b04      	cmp	r3, #4
 8006a56:	d003      	beq.n	8006a60 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	2205      	movs	r2, #5
 8006a5c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	2200      	movs	r2, #0
 8006a64:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	687a      	ldr	r2, [r7, #4]
 8006a6a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	887a      	ldrh	r2, [r7, #2]
 8006a70:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	887a      	ldrh	r2, [r7, #2]
 8006a78:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	68ba      	ldr	r2, [r7, #8]
 8006a80:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	887a      	ldrh	r2, [r7, #2]
 8006a86:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	887a      	ldrh	r2, [r7, #2]
 8006a8c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	2200      	movs	r2, #0
 8006a92:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	2200      	movs	r2, #0
 8006a98:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	68db      	ldr	r3, [r3, #12]
 8006a9e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006aa2:	d802      	bhi.n	8006aaa <HAL_SPI_TransmitReceive+0xe6>
 8006aa4:	8a3b      	ldrh	r3, [r7, #16]
 8006aa6:	2b01      	cmp	r3, #1
 8006aa8:	d908      	bls.n	8006abc <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	685a      	ldr	r2, [r3, #4]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006ab8:	605a      	str	r2, [r3, #4]
 8006aba:	e007      	b.n	8006acc <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	685a      	ldr	r2, [r3, #4]
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006aca:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ad6:	2b40      	cmp	r3, #64	@ 0x40
 8006ad8:	d007      	beq.n	8006aea <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	681a      	ldr	r2, [r3, #0]
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006ae8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	68db      	ldr	r3, [r3, #12]
 8006aee:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006af2:	f240 8081 	bls.w	8006bf8 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d002      	beq.n	8006b04 <HAL_SPI_TransmitReceive+0x140>
 8006afe:	8a7b      	ldrh	r3, [r7, #18]
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d16d      	bne.n	8006be0 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b08:	881a      	ldrh	r2, [r3, #0]
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b14:	1c9a      	adds	r2, r3, #2
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b1e:	b29b      	uxth	r3, r3
 8006b20:	3b01      	subs	r3, #1
 8006b22:	b29a      	uxth	r2, r3
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b28:	e05a      	b.n	8006be0 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	689b      	ldr	r3, [r3, #8]
 8006b30:	f003 0302 	and.w	r3, r3, #2
 8006b34:	2b02      	cmp	r3, #2
 8006b36:	d11b      	bne.n	8006b70 <HAL_SPI_TransmitReceive+0x1ac>
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d016      	beq.n	8006b70 <HAL_SPI_TransmitReceive+0x1ac>
 8006b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b44:	2b01      	cmp	r3, #1
 8006b46:	d113      	bne.n	8006b70 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b4c:	881a      	ldrh	r2, [r3, #0]
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b58:	1c9a      	adds	r2, r3, #2
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b62:	b29b      	uxth	r3, r3
 8006b64:	3b01      	subs	r3, #1
 8006b66:	b29a      	uxth	r2, r3
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	689b      	ldr	r3, [r3, #8]
 8006b76:	f003 0301 	and.w	r3, r3, #1
 8006b7a:	2b01      	cmp	r3, #1
 8006b7c:	d11c      	bne.n	8006bb8 <HAL_SPI_TransmitReceive+0x1f4>
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b84:	b29b      	uxth	r3, r3
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d016      	beq.n	8006bb8 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	68da      	ldr	r2, [r3, #12]
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b94:	b292      	uxth	r2, r2
 8006b96:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b9c:	1c9a      	adds	r2, r3, #2
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006ba8:	b29b      	uxth	r3, r3
 8006baa:	3b01      	subs	r3, #1
 8006bac:	b29a      	uxth	r2, r3
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006bb8:	f7fc fee8 	bl	800398c <HAL_GetTick>
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	69fb      	ldr	r3, [r7, #28]
 8006bc0:	1ad3      	subs	r3, r2, r3
 8006bc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bc4:	429a      	cmp	r2, r3
 8006bc6:	d80b      	bhi.n	8006be0 <HAL_SPI_TransmitReceive+0x21c>
 8006bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bce:	d007      	beq.n	8006be0 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8006bd0:	2303      	movs	r3, #3
 8006bd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	2201      	movs	r2, #1
 8006bda:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8006bde:	e109      	b.n	8006df4 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006be4:	b29b      	uxth	r3, r3
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d19f      	bne.n	8006b2a <HAL_SPI_TransmitReceive+0x166>
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006bf0:	b29b      	uxth	r3, r3
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d199      	bne.n	8006b2a <HAL_SPI_TransmitReceive+0x166>
 8006bf6:	e0e3      	b.n	8006dc0 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	685b      	ldr	r3, [r3, #4]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d003      	beq.n	8006c08 <HAL_SPI_TransmitReceive+0x244>
 8006c00:	8a7b      	ldrh	r3, [r7, #18]
 8006c02:	2b01      	cmp	r3, #1
 8006c04:	f040 80cf 	bne.w	8006da6 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c0c:	b29b      	uxth	r3, r3
 8006c0e:	2b01      	cmp	r3, #1
 8006c10:	d912      	bls.n	8006c38 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c16:	881a      	ldrh	r2, [r3, #0]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c22:	1c9a      	adds	r2, r3, #2
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c2c:	b29b      	uxth	r3, r3
 8006c2e:	3b02      	subs	r3, #2
 8006c30:	b29a      	uxth	r2, r3
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006c36:	e0b6      	b.n	8006da6 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	330c      	adds	r3, #12
 8006c42:	7812      	ldrb	r2, [r2, #0]
 8006c44:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c4a:	1c5a      	adds	r2, r3, #1
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c54:	b29b      	uxth	r3, r3
 8006c56:	3b01      	subs	r3, #1
 8006c58:	b29a      	uxth	r2, r3
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c5e:	e0a2      	b.n	8006da6 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	689b      	ldr	r3, [r3, #8]
 8006c66:	f003 0302 	and.w	r3, r3, #2
 8006c6a:	2b02      	cmp	r3, #2
 8006c6c:	d134      	bne.n	8006cd8 <HAL_SPI_TransmitReceive+0x314>
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c72:	b29b      	uxth	r3, r3
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d02f      	beq.n	8006cd8 <HAL_SPI_TransmitReceive+0x314>
 8006c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c7a:	2b01      	cmp	r3, #1
 8006c7c:	d12c      	bne.n	8006cd8 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c82:	b29b      	uxth	r3, r3
 8006c84:	2b01      	cmp	r3, #1
 8006c86:	d912      	bls.n	8006cae <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c8c:	881a      	ldrh	r2, [r3, #0]
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c98:	1c9a      	adds	r2, r3, #2
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ca2:	b29b      	uxth	r3, r3
 8006ca4:	3b02      	subs	r3, #2
 8006ca6:	b29a      	uxth	r2, r3
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006cac:	e012      	b.n	8006cd4 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	330c      	adds	r3, #12
 8006cb8:	7812      	ldrb	r2, [r2, #0]
 8006cba:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cc0:	1c5a      	adds	r2, r3, #1
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cca:	b29b      	uxth	r3, r3
 8006ccc:	3b01      	subs	r3, #1
 8006cce:	b29a      	uxth	r2, r3
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	689b      	ldr	r3, [r3, #8]
 8006cde:	f003 0301 	and.w	r3, r3, #1
 8006ce2:	2b01      	cmp	r3, #1
 8006ce4:	d148      	bne.n	8006d78 <HAL_SPI_TransmitReceive+0x3b4>
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006cec:	b29b      	uxth	r3, r3
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d042      	beq.n	8006d78 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006cf8:	b29b      	uxth	r3, r3
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d923      	bls.n	8006d46 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	68da      	ldr	r2, [r3, #12]
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d08:	b292      	uxth	r2, r2
 8006d0a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d10:	1c9a      	adds	r2, r3, #2
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d1c:	b29b      	uxth	r3, r3
 8006d1e:	3b02      	subs	r3, #2
 8006d20:	b29a      	uxth	r2, r3
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d2e:	b29b      	uxth	r3, r3
 8006d30:	2b01      	cmp	r3, #1
 8006d32:	d81f      	bhi.n	8006d74 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	685a      	ldr	r2, [r3, #4]
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006d42:	605a      	str	r2, [r3, #4]
 8006d44:	e016      	b.n	8006d74 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f103 020c 	add.w	r2, r3, #12
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d52:	7812      	ldrb	r2, [r2, #0]
 8006d54:	b2d2      	uxtb	r2, r2
 8006d56:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d5c:	1c5a      	adds	r2, r3, #1
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d68:	b29b      	uxth	r3, r3
 8006d6a:	3b01      	subs	r3, #1
 8006d6c:	b29a      	uxth	r2, r3
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006d74:	2301      	movs	r3, #1
 8006d76:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006d78:	f7fc fe08 	bl	800398c <HAL_GetTick>
 8006d7c:	4602      	mov	r2, r0
 8006d7e:	69fb      	ldr	r3, [r7, #28]
 8006d80:	1ad3      	subs	r3, r2, r3
 8006d82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d84:	429a      	cmp	r2, r3
 8006d86:	d803      	bhi.n	8006d90 <HAL_SPI_TransmitReceive+0x3cc>
 8006d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d8e:	d102      	bne.n	8006d96 <HAL_SPI_TransmitReceive+0x3d2>
 8006d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d107      	bne.n	8006da6 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8006d96:	2303      	movs	r3, #3
 8006d98:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	2201      	movs	r2, #1
 8006da0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8006da4:	e026      	b.n	8006df4 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006daa:	b29b      	uxth	r3, r3
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	f47f af57 	bne.w	8006c60 <HAL_SPI_TransmitReceive+0x29c>
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006db8:	b29b      	uxth	r3, r3
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	f47f af50 	bne.w	8006c60 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006dc0:	69fa      	ldr	r2, [r7, #28]
 8006dc2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006dc4:	68f8      	ldr	r0, [r7, #12]
 8006dc6:	f000 f93d 	bl	8007044 <SPI_EndRxTxTransaction>
 8006dca:	4603      	mov	r3, r0
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d005      	beq.n	8006ddc <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8006dd0:	2301      	movs	r3, #1
 8006dd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	2220      	movs	r2, #32
 8006dda:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d003      	beq.n	8006dec <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8006de4:	2301      	movs	r3, #1
 8006de6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006dea:	e003      	b.n	8006df4 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	2201      	movs	r2, #1
 8006df0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	2200      	movs	r2, #0
 8006df8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8006dfc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	3728      	adds	r7, #40	@ 0x28
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bd80      	pop	{r7, pc}

08006e08 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b088      	sub	sp, #32
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	60f8      	str	r0, [r7, #12]
 8006e10:	60b9      	str	r1, [r7, #8]
 8006e12:	603b      	str	r3, [r7, #0]
 8006e14:	4613      	mov	r3, r2
 8006e16:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006e18:	f7fc fdb8 	bl	800398c <HAL_GetTick>
 8006e1c:	4602      	mov	r2, r0
 8006e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e20:	1a9b      	subs	r3, r3, r2
 8006e22:	683a      	ldr	r2, [r7, #0]
 8006e24:	4413      	add	r3, r2
 8006e26:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006e28:	f7fc fdb0 	bl	800398c <HAL_GetTick>
 8006e2c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006e2e:	4b39      	ldr	r3, [pc, #228]	@ (8006f14 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	015b      	lsls	r3, r3, #5
 8006e34:	0d1b      	lsrs	r3, r3, #20
 8006e36:	69fa      	ldr	r2, [r7, #28]
 8006e38:	fb02 f303 	mul.w	r3, r2, r3
 8006e3c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006e3e:	e054      	b.n	8006eea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e46:	d050      	beq.n	8006eea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006e48:	f7fc fda0 	bl	800398c <HAL_GetTick>
 8006e4c:	4602      	mov	r2, r0
 8006e4e:	69bb      	ldr	r3, [r7, #24]
 8006e50:	1ad3      	subs	r3, r2, r3
 8006e52:	69fa      	ldr	r2, [r7, #28]
 8006e54:	429a      	cmp	r2, r3
 8006e56:	d902      	bls.n	8006e5e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006e58:	69fb      	ldr	r3, [r7, #28]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d13d      	bne.n	8006eda <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	685a      	ldr	r2, [r3, #4]
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006e6c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	685b      	ldr	r3, [r3, #4]
 8006e72:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006e76:	d111      	bne.n	8006e9c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e80:	d004      	beq.n	8006e8c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	689b      	ldr	r3, [r3, #8]
 8006e86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e8a:	d107      	bne.n	8006e9c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	681a      	ldr	r2, [r3, #0]
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e9a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ea0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ea4:	d10f      	bne.n	8006ec6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	681a      	ldr	r2, [r3, #0]
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006eb4:	601a      	str	r2, [r3, #0]
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	681a      	ldr	r2, [r3, #0]
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006ec4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	2201      	movs	r2, #1
 8006eca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006ed6:	2303      	movs	r3, #3
 8006ed8:	e017      	b.n	8006f0a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d101      	bne.n	8006ee4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	3b01      	subs	r3, #1
 8006ee8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	689a      	ldr	r2, [r3, #8]
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	4013      	ands	r3, r2
 8006ef4:	68ba      	ldr	r2, [r7, #8]
 8006ef6:	429a      	cmp	r2, r3
 8006ef8:	bf0c      	ite	eq
 8006efa:	2301      	moveq	r3, #1
 8006efc:	2300      	movne	r3, #0
 8006efe:	b2db      	uxtb	r3, r3
 8006f00:	461a      	mov	r2, r3
 8006f02:	79fb      	ldrb	r3, [r7, #7]
 8006f04:	429a      	cmp	r2, r3
 8006f06:	d19b      	bne.n	8006e40 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006f08:	2300      	movs	r3, #0
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	3720      	adds	r7, #32
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}
 8006f12:	bf00      	nop
 8006f14:	20000018 	.word	0x20000018

08006f18 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b08a      	sub	sp, #40	@ 0x28
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	60f8      	str	r0, [r7, #12]
 8006f20:	60b9      	str	r1, [r7, #8]
 8006f22:	607a      	str	r2, [r7, #4]
 8006f24:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006f26:	2300      	movs	r3, #0
 8006f28:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006f2a:	f7fc fd2f 	bl	800398c <HAL_GetTick>
 8006f2e:	4602      	mov	r2, r0
 8006f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f32:	1a9b      	subs	r3, r3, r2
 8006f34:	683a      	ldr	r2, [r7, #0]
 8006f36:	4413      	add	r3, r2
 8006f38:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006f3a:	f7fc fd27 	bl	800398c <HAL_GetTick>
 8006f3e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	330c      	adds	r3, #12
 8006f46:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006f48:	4b3d      	ldr	r3, [pc, #244]	@ (8007040 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006f4a:	681a      	ldr	r2, [r3, #0]
 8006f4c:	4613      	mov	r3, r2
 8006f4e:	009b      	lsls	r3, r3, #2
 8006f50:	4413      	add	r3, r2
 8006f52:	00da      	lsls	r2, r3, #3
 8006f54:	1ad3      	subs	r3, r2, r3
 8006f56:	0d1b      	lsrs	r3, r3, #20
 8006f58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f5a:	fb02 f303 	mul.w	r3, r2, r3
 8006f5e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006f60:	e060      	b.n	8007024 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006f68:	d107      	bne.n	8006f7a <SPI_WaitFifoStateUntilTimeout+0x62>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d104      	bne.n	8006f7a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006f70:	69fb      	ldr	r3, [r7, #28]
 8006f72:	781b      	ldrb	r3, [r3, #0]
 8006f74:	b2db      	uxtb	r3, r3
 8006f76:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006f78:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f80:	d050      	beq.n	8007024 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006f82:	f7fc fd03 	bl	800398c <HAL_GetTick>
 8006f86:	4602      	mov	r2, r0
 8006f88:	6a3b      	ldr	r3, [r7, #32]
 8006f8a:	1ad3      	subs	r3, r2, r3
 8006f8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f8e:	429a      	cmp	r2, r3
 8006f90:	d902      	bls.n	8006f98 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d13d      	bne.n	8007014 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	685a      	ldr	r2, [r3, #4]
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006fa6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006fb0:	d111      	bne.n	8006fd6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	689b      	ldr	r3, [r3, #8]
 8006fb6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fba:	d004      	beq.n	8006fc6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	689b      	ldr	r3, [r3, #8]
 8006fc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006fc4:	d107      	bne.n	8006fd6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	681a      	ldr	r2, [r3, #0]
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006fd4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006fde:	d10f      	bne.n	8007000 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	681a      	ldr	r2, [r3, #0]
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006fee:	601a      	str	r2, [r3, #0]
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	681a      	ldr	r2, [r3, #0]
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006ffe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2201      	movs	r2, #1
 8007004:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	2200      	movs	r2, #0
 800700c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007010:	2303      	movs	r3, #3
 8007012:	e010      	b.n	8007036 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007014:	69bb      	ldr	r3, [r7, #24]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d101      	bne.n	800701e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800701a:	2300      	movs	r3, #0
 800701c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800701e:	69bb      	ldr	r3, [r7, #24]
 8007020:	3b01      	subs	r3, #1
 8007022:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	689a      	ldr	r2, [r3, #8]
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	4013      	ands	r3, r2
 800702e:	687a      	ldr	r2, [r7, #4]
 8007030:	429a      	cmp	r2, r3
 8007032:	d196      	bne.n	8006f62 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007034:	2300      	movs	r3, #0
}
 8007036:	4618      	mov	r0, r3
 8007038:	3728      	adds	r7, #40	@ 0x28
 800703a:	46bd      	mov	sp, r7
 800703c:	bd80      	pop	{r7, pc}
 800703e:	bf00      	nop
 8007040:	20000018 	.word	0x20000018

08007044 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b088      	sub	sp, #32
 8007048:	af02      	add	r7, sp, #8
 800704a:	60f8      	str	r0, [r7, #12]
 800704c:	60b9      	str	r1, [r7, #8]
 800704e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	9300      	str	r3, [sp, #0]
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	2200      	movs	r2, #0
 8007058:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800705c:	68f8      	ldr	r0, [r7, #12]
 800705e:	f7ff ff5b 	bl	8006f18 <SPI_WaitFifoStateUntilTimeout>
 8007062:	4603      	mov	r3, r0
 8007064:	2b00      	cmp	r3, #0
 8007066:	d007      	beq.n	8007078 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800706c:	f043 0220 	orr.w	r2, r3, #32
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007074:	2303      	movs	r3, #3
 8007076:	e046      	b.n	8007106 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007078:	4b25      	ldr	r3, [pc, #148]	@ (8007110 <SPI_EndRxTxTransaction+0xcc>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	4a25      	ldr	r2, [pc, #148]	@ (8007114 <SPI_EndRxTxTransaction+0xd0>)
 800707e:	fba2 2303 	umull	r2, r3, r2, r3
 8007082:	0d5b      	lsrs	r3, r3, #21
 8007084:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007088:	fb02 f303 	mul.w	r3, r2, r3
 800708c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	685b      	ldr	r3, [r3, #4]
 8007092:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007096:	d112      	bne.n	80070be <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	9300      	str	r3, [sp, #0]
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	2200      	movs	r2, #0
 80070a0:	2180      	movs	r1, #128	@ 0x80
 80070a2:	68f8      	ldr	r0, [r7, #12]
 80070a4:	f7ff feb0 	bl	8006e08 <SPI_WaitFlagStateUntilTimeout>
 80070a8:	4603      	mov	r3, r0
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d016      	beq.n	80070dc <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070b2:	f043 0220 	orr.w	r2, r3, #32
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80070ba:	2303      	movs	r3, #3
 80070bc:	e023      	b.n	8007106 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d00a      	beq.n	80070da <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 80070c4:	697b      	ldr	r3, [r7, #20]
 80070c6:	3b01      	subs	r3, #1
 80070c8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	689b      	ldr	r3, [r3, #8]
 80070d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070d4:	2b80      	cmp	r3, #128	@ 0x80
 80070d6:	d0f2      	beq.n	80070be <SPI_EndRxTxTransaction+0x7a>
 80070d8:	e000      	b.n	80070dc <SPI_EndRxTxTransaction+0x98>
        break;
 80070da:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	9300      	str	r3, [sp, #0]
 80070e0:	68bb      	ldr	r3, [r7, #8]
 80070e2:	2200      	movs	r2, #0
 80070e4:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80070e8:	68f8      	ldr	r0, [r7, #12]
 80070ea:	f7ff ff15 	bl	8006f18 <SPI_WaitFifoStateUntilTimeout>
 80070ee:	4603      	mov	r3, r0
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d007      	beq.n	8007104 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070f8:	f043 0220 	orr.w	r2, r3, #32
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007100:	2303      	movs	r3, #3
 8007102:	e000      	b.n	8007106 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8007104:	2300      	movs	r3, #0
}
 8007106:	4618      	mov	r0, r3
 8007108:	3718      	adds	r7, #24
 800710a:	46bd      	mov	sp, r7
 800710c:	bd80      	pop	{r7, pc}
 800710e:	bf00      	nop
 8007110:	20000018 	.word	0x20000018
 8007114:	165e9f81 	.word	0x165e9f81

08007118 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b082      	sub	sp, #8
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d101      	bne.n	800712a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007126:	2301      	movs	r3, #1
 8007128:	e049      	b.n	80071be <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007130:	b2db      	uxtb	r3, r3
 8007132:	2b00      	cmp	r3, #0
 8007134:	d106      	bne.n	8007144 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2200      	movs	r2, #0
 800713a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800713e:	6878      	ldr	r0, [r7, #4]
 8007140:	f7fc f8a0 	bl	8003284 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2202      	movs	r2, #2
 8007148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681a      	ldr	r2, [r3, #0]
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	3304      	adds	r3, #4
 8007154:	4619      	mov	r1, r3
 8007156:	4610      	mov	r0, r2
 8007158:	f000 fe24 	bl	8007da4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2201      	movs	r2, #1
 8007160:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2201      	movs	r2, #1
 8007168:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2201      	movs	r2, #1
 8007170:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2201      	movs	r2, #1
 8007178:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2201      	movs	r2, #1
 8007180:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2201      	movs	r2, #1
 8007188:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2201      	movs	r2, #1
 8007190:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2201      	movs	r2, #1
 8007198:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2201      	movs	r2, #1
 80071a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2201      	movs	r2, #1
 80071a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2201      	movs	r2, #1
 80071b0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2201      	movs	r2, #1
 80071b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80071bc:	2300      	movs	r3, #0
}
 80071be:	4618      	mov	r0, r3
 80071c0:	3708      	adds	r7, #8
 80071c2:	46bd      	mov	sp, r7
 80071c4:	bd80      	pop	{r7, pc}
	...

080071c8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80071c8:	b480      	push	{r7}
 80071ca:	b085      	sub	sp, #20
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071d6:	b2db      	uxtb	r3, r3
 80071d8:	2b01      	cmp	r3, #1
 80071da:	d001      	beq.n	80071e0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80071dc:	2301      	movs	r3, #1
 80071de:	e04c      	b.n	800727a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2202      	movs	r2, #2
 80071e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	4a26      	ldr	r2, [pc, #152]	@ (8007288 <HAL_TIM_Base_Start+0xc0>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d022      	beq.n	8007238 <HAL_TIM_Base_Start+0x70>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071fa:	d01d      	beq.n	8007238 <HAL_TIM_Base_Start+0x70>
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4a22      	ldr	r2, [pc, #136]	@ (800728c <HAL_TIM_Base_Start+0xc4>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d018      	beq.n	8007238 <HAL_TIM_Base_Start+0x70>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	4a21      	ldr	r2, [pc, #132]	@ (8007290 <HAL_TIM_Base_Start+0xc8>)
 800720c:	4293      	cmp	r3, r2
 800720e:	d013      	beq.n	8007238 <HAL_TIM_Base_Start+0x70>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	4a1f      	ldr	r2, [pc, #124]	@ (8007294 <HAL_TIM_Base_Start+0xcc>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d00e      	beq.n	8007238 <HAL_TIM_Base_Start+0x70>
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	4a1e      	ldr	r2, [pc, #120]	@ (8007298 <HAL_TIM_Base_Start+0xd0>)
 8007220:	4293      	cmp	r3, r2
 8007222:	d009      	beq.n	8007238 <HAL_TIM_Base_Start+0x70>
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	4a1c      	ldr	r2, [pc, #112]	@ (800729c <HAL_TIM_Base_Start+0xd4>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d004      	beq.n	8007238 <HAL_TIM_Base_Start+0x70>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4a1b      	ldr	r2, [pc, #108]	@ (80072a0 <HAL_TIM_Base_Start+0xd8>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d115      	bne.n	8007264 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	689a      	ldr	r2, [r3, #8]
 800723e:	4b19      	ldr	r3, [pc, #100]	@ (80072a4 <HAL_TIM_Base_Start+0xdc>)
 8007240:	4013      	ands	r3, r2
 8007242:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	2b06      	cmp	r3, #6
 8007248:	d015      	beq.n	8007276 <HAL_TIM_Base_Start+0xae>
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007250:	d011      	beq.n	8007276 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	681a      	ldr	r2, [r3, #0]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f042 0201 	orr.w	r2, r2, #1
 8007260:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007262:	e008      	b.n	8007276 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	681a      	ldr	r2, [r3, #0]
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f042 0201 	orr.w	r2, r2, #1
 8007272:	601a      	str	r2, [r3, #0]
 8007274:	e000      	b.n	8007278 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007276:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007278:	2300      	movs	r3, #0
}
 800727a:	4618      	mov	r0, r3
 800727c:	3714      	adds	r7, #20
 800727e:	46bd      	mov	sp, r7
 8007280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007284:	4770      	bx	lr
 8007286:	bf00      	nop
 8007288:	40010000 	.word	0x40010000
 800728c:	40000400 	.word	0x40000400
 8007290:	40000800 	.word	0x40000800
 8007294:	40000c00 	.word	0x40000c00
 8007298:	40010400 	.word	0x40010400
 800729c:	40014000 	.word	0x40014000
 80072a0:	40001800 	.word	0x40001800
 80072a4:	00010007 	.word	0x00010007

080072a8 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80072a8:	b480      	push	{r7}
 80072aa:	b083      	sub	sp, #12
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	6a1a      	ldr	r2, [r3, #32]
 80072b6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80072ba:	4013      	ands	r3, r2
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d10f      	bne.n	80072e0 <HAL_TIM_Base_Stop+0x38>
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	6a1a      	ldr	r2, [r3, #32]
 80072c6:	f240 4344 	movw	r3, #1092	@ 0x444
 80072ca:	4013      	ands	r3, r2
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d107      	bne.n	80072e0 <HAL_TIM_Base_Stop+0x38>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	681a      	ldr	r2, [r3, #0]
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f022 0201 	bic.w	r2, r2, #1
 80072de:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2201      	movs	r2, #1
 80072e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80072e8:	2300      	movs	r3, #0
}
 80072ea:	4618      	mov	r0, r3
 80072ec:	370c      	adds	r7, #12
 80072ee:	46bd      	mov	sp, r7
 80072f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f4:	4770      	bx	lr

080072f6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80072f6:	b580      	push	{r7, lr}
 80072f8:	b082      	sub	sp, #8
 80072fa:	af00      	add	r7, sp, #0
 80072fc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d101      	bne.n	8007308 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007304:	2301      	movs	r3, #1
 8007306:	e049      	b.n	800739c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800730e:	b2db      	uxtb	r3, r3
 8007310:	2b00      	cmp	r3, #0
 8007312:	d106      	bne.n	8007322 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2200      	movs	r2, #0
 8007318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800731c:	6878      	ldr	r0, [r7, #4]
 800731e:	f7fb ff2d 	bl	800317c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2202      	movs	r2, #2
 8007326:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681a      	ldr	r2, [r3, #0]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	3304      	adds	r3, #4
 8007332:	4619      	mov	r1, r3
 8007334:	4610      	mov	r0, r2
 8007336:	f000 fd35 	bl	8007da4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2201      	movs	r2, #1
 800733e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2201      	movs	r2, #1
 8007346:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2201      	movs	r2, #1
 800734e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2201      	movs	r2, #1
 8007356:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2201      	movs	r2, #1
 800735e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2201      	movs	r2, #1
 8007366:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2201      	movs	r2, #1
 800736e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2201      	movs	r2, #1
 8007376:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2201      	movs	r2, #1
 800737e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2201      	movs	r2, #1
 8007386:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2201      	movs	r2, #1
 800738e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2201      	movs	r2, #1
 8007396:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800739a:	2300      	movs	r3, #0
}
 800739c:	4618      	mov	r0, r3
 800739e:	3708      	adds	r7, #8
 80073a0:	46bd      	mov	sp, r7
 80073a2:	bd80      	pop	{r7, pc}

080073a4 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b084      	sub	sp, #16
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
 80073ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80073ae:	2300      	movs	r3, #0
 80073b0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d109      	bne.n	80073cc <HAL_TIM_PWM_Start_IT+0x28>
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80073be:	b2db      	uxtb	r3, r3
 80073c0:	2b01      	cmp	r3, #1
 80073c2:	bf14      	ite	ne
 80073c4:	2301      	movne	r3, #1
 80073c6:	2300      	moveq	r3, #0
 80073c8:	b2db      	uxtb	r3, r3
 80073ca:	e03c      	b.n	8007446 <HAL_TIM_PWM_Start_IT+0xa2>
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	2b04      	cmp	r3, #4
 80073d0:	d109      	bne.n	80073e6 <HAL_TIM_PWM_Start_IT+0x42>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80073d8:	b2db      	uxtb	r3, r3
 80073da:	2b01      	cmp	r3, #1
 80073dc:	bf14      	ite	ne
 80073de:	2301      	movne	r3, #1
 80073e0:	2300      	moveq	r3, #0
 80073e2:	b2db      	uxtb	r3, r3
 80073e4:	e02f      	b.n	8007446 <HAL_TIM_PWM_Start_IT+0xa2>
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	2b08      	cmp	r3, #8
 80073ea:	d109      	bne.n	8007400 <HAL_TIM_PWM_Start_IT+0x5c>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80073f2:	b2db      	uxtb	r3, r3
 80073f4:	2b01      	cmp	r3, #1
 80073f6:	bf14      	ite	ne
 80073f8:	2301      	movne	r3, #1
 80073fa:	2300      	moveq	r3, #0
 80073fc:	b2db      	uxtb	r3, r3
 80073fe:	e022      	b.n	8007446 <HAL_TIM_PWM_Start_IT+0xa2>
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	2b0c      	cmp	r3, #12
 8007404:	d109      	bne.n	800741a <HAL_TIM_PWM_Start_IT+0x76>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800740c:	b2db      	uxtb	r3, r3
 800740e:	2b01      	cmp	r3, #1
 8007410:	bf14      	ite	ne
 8007412:	2301      	movne	r3, #1
 8007414:	2300      	moveq	r3, #0
 8007416:	b2db      	uxtb	r3, r3
 8007418:	e015      	b.n	8007446 <HAL_TIM_PWM_Start_IT+0xa2>
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	2b10      	cmp	r3, #16
 800741e:	d109      	bne.n	8007434 <HAL_TIM_PWM_Start_IT+0x90>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007426:	b2db      	uxtb	r3, r3
 8007428:	2b01      	cmp	r3, #1
 800742a:	bf14      	ite	ne
 800742c:	2301      	movne	r3, #1
 800742e:	2300      	moveq	r3, #0
 8007430:	b2db      	uxtb	r3, r3
 8007432:	e008      	b.n	8007446 <HAL_TIM_PWM_Start_IT+0xa2>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800743a:	b2db      	uxtb	r3, r3
 800743c:	2b01      	cmp	r3, #1
 800743e:	bf14      	ite	ne
 8007440:	2301      	movne	r3, #1
 8007442:	2300      	moveq	r3, #0
 8007444:	b2db      	uxtb	r3, r3
 8007446:	2b00      	cmp	r3, #0
 8007448:	d001      	beq.n	800744e <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 800744a:	2301      	movs	r3, #1
 800744c:	e0dd      	b.n	800760a <HAL_TIM_PWM_Start_IT+0x266>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d104      	bne.n	800745e <HAL_TIM_PWM_Start_IT+0xba>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2202      	movs	r2, #2
 8007458:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800745c:	e023      	b.n	80074a6 <HAL_TIM_PWM_Start_IT+0x102>
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	2b04      	cmp	r3, #4
 8007462:	d104      	bne.n	800746e <HAL_TIM_PWM_Start_IT+0xca>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2202      	movs	r2, #2
 8007468:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800746c:	e01b      	b.n	80074a6 <HAL_TIM_PWM_Start_IT+0x102>
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	2b08      	cmp	r3, #8
 8007472:	d104      	bne.n	800747e <HAL_TIM_PWM_Start_IT+0xda>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2202      	movs	r2, #2
 8007478:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800747c:	e013      	b.n	80074a6 <HAL_TIM_PWM_Start_IT+0x102>
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	2b0c      	cmp	r3, #12
 8007482:	d104      	bne.n	800748e <HAL_TIM_PWM_Start_IT+0xea>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2202      	movs	r2, #2
 8007488:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800748c:	e00b      	b.n	80074a6 <HAL_TIM_PWM_Start_IT+0x102>
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	2b10      	cmp	r3, #16
 8007492:	d104      	bne.n	800749e <HAL_TIM_PWM_Start_IT+0xfa>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2202      	movs	r2, #2
 8007498:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800749c:	e003      	b.n	80074a6 <HAL_TIM_PWM_Start_IT+0x102>
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2202      	movs	r2, #2
 80074a2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	2b0c      	cmp	r3, #12
 80074aa:	d841      	bhi.n	8007530 <HAL_TIM_PWM_Start_IT+0x18c>
 80074ac:	a201      	add	r2, pc, #4	@ (adr r2, 80074b4 <HAL_TIM_PWM_Start_IT+0x110>)
 80074ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074b2:	bf00      	nop
 80074b4:	080074e9 	.word	0x080074e9
 80074b8:	08007531 	.word	0x08007531
 80074bc:	08007531 	.word	0x08007531
 80074c0:	08007531 	.word	0x08007531
 80074c4:	080074fb 	.word	0x080074fb
 80074c8:	08007531 	.word	0x08007531
 80074cc:	08007531 	.word	0x08007531
 80074d0:	08007531 	.word	0x08007531
 80074d4:	0800750d 	.word	0x0800750d
 80074d8:	08007531 	.word	0x08007531
 80074dc:	08007531 	.word	0x08007531
 80074e0:	08007531 	.word	0x08007531
 80074e4:	0800751f 	.word	0x0800751f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	68da      	ldr	r2, [r3, #12]
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f042 0202 	orr.w	r2, r2, #2
 80074f6:	60da      	str	r2, [r3, #12]
      break;
 80074f8:	e01d      	b.n	8007536 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	68da      	ldr	r2, [r3, #12]
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f042 0204 	orr.w	r2, r2, #4
 8007508:	60da      	str	r2, [r3, #12]
      break;
 800750a:	e014      	b.n	8007536 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	68da      	ldr	r2, [r3, #12]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f042 0208 	orr.w	r2, r2, #8
 800751a:	60da      	str	r2, [r3, #12]
      break;
 800751c:	e00b      	b.n	8007536 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	68da      	ldr	r2, [r3, #12]
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f042 0210 	orr.w	r2, r2, #16
 800752c:	60da      	str	r2, [r3, #12]
      break;
 800752e:	e002      	b.n	8007536 <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007530:	2301      	movs	r3, #1
 8007532:	73fb      	strb	r3, [r7, #15]
      break;
 8007534:	bf00      	nop
  }

  if (status == HAL_OK)
 8007536:	7bfb      	ldrb	r3, [r7, #15]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d165      	bne.n	8007608 <HAL_TIM_PWM_Start_IT+0x264>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	2201      	movs	r2, #1
 8007542:	6839      	ldr	r1, [r7, #0]
 8007544:	4618      	mov	r0, r3
 8007546:	f000 ff37 	bl	80083b8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4a31      	ldr	r2, [pc, #196]	@ (8007614 <HAL_TIM_PWM_Start_IT+0x270>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d004      	beq.n	800755e <HAL_TIM_PWM_Start_IT+0x1ba>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a2f      	ldr	r2, [pc, #188]	@ (8007618 <HAL_TIM_PWM_Start_IT+0x274>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d101      	bne.n	8007562 <HAL_TIM_PWM_Start_IT+0x1be>
 800755e:	2301      	movs	r3, #1
 8007560:	e000      	b.n	8007564 <HAL_TIM_PWM_Start_IT+0x1c0>
 8007562:	2300      	movs	r3, #0
 8007564:	2b00      	cmp	r3, #0
 8007566:	d007      	beq.n	8007578 <HAL_TIM_PWM_Start_IT+0x1d4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007576:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	4a25      	ldr	r2, [pc, #148]	@ (8007614 <HAL_TIM_PWM_Start_IT+0x270>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d022      	beq.n	80075c8 <HAL_TIM_PWM_Start_IT+0x224>
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800758a:	d01d      	beq.n	80075c8 <HAL_TIM_PWM_Start_IT+0x224>
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	4a22      	ldr	r2, [pc, #136]	@ (800761c <HAL_TIM_PWM_Start_IT+0x278>)
 8007592:	4293      	cmp	r3, r2
 8007594:	d018      	beq.n	80075c8 <HAL_TIM_PWM_Start_IT+0x224>
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	4a21      	ldr	r2, [pc, #132]	@ (8007620 <HAL_TIM_PWM_Start_IT+0x27c>)
 800759c:	4293      	cmp	r3, r2
 800759e:	d013      	beq.n	80075c8 <HAL_TIM_PWM_Start_IT+0x224>
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a1f      	ldr	r2, [pc, #124]	@ (8007624 <HAL_TIM_PWM_Start_IT+0x280>)
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d00e      	beq.n	80075c8 <HAL_TIM_PWM_Start_IT+0x224>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	4a1a      	ldr	r2, [pc, #104]	@ (8007618 <HAL_TIM_PWM_Start_IT+0x274>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d009      	beq.n	80075c8 <HAL_TIM_PWM_Start_IT+0x224>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	4a1b      	ldr	r2, [pc, #108]	@ (8007628 <HAL_TIM_PWM_Start_IT+0x284>)
 80075ba:	4293      	cmp	r3, r2
 80075bc:	d004      	beq.n	80075c8 <HAL_TIM_PWM_Start_IT+0x224>
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	4a1a      	ldr	r2, [pc, #104]	@ (800762c <HAL_TIM_PWM_Start_IT+0x288>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d115      	bne.n	80075f4 <HAL_TIM_PWM_Start_IT+0x250>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	689a      	ldr	r2, [r3, #8]
 80075ce:	4b18      	ldr	r3, [pc, #96]	@ (8007630 <HAL_TIM_PWM_Start_IT+0x28c>)
 80075d0:	4013      	ands	r3, r2
 80075d2:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	2b06      	cmp	r3, #6
 80075d8:	d015      	beq.n	8007606 <HAL_TIM_PWM_Start_IT+0x262>
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075e0:	d011      	beq.n	8007606 <HAL_TIM_PWM_Start_IT+0x262>
      {
        __HAL_TIM_ENABLE(htim);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	681a      	ldr	r2, [r3, #0]
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f042 0201 	orr.w	r2, r2, #1
 80075f0:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075f2:	e008      	b.n	8007606 <HAL_TIM_PWM_Start_IT+0x262>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	681a      	ldr	r2, [r3, #0]
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f042 0201 	orr.w	r2, r2, #1
 8007602:	601a      	str	r2, [r3, #0]
 8007604:	e000      	b.n	8007608 <HAL_TIM_PWM_Start_IT+0x264>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007606:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8007608:	7bfb      	ldrb	r3, [r7, #15]
}
 800760a:	4618      	mov	r0, r3
 800760c:	3710      	adds	r7, #16
 800760e:	46bd      	mov	sp, r7
 8007610:	bd80      	pop	{r7, pc}
 8007612:	bf00      	nop
 8007614:	40010000 	.word	0x40010000
 8007618:	40010400 	.word	0x40010400
 800761c:	40000400 	.word	0x40000400
 8007620:	40000800 	.word	0x40000800
 8007624:	40000c00 	.word	0x40000c00
 8007628:	40014000 	.word	0x40014000
 800762c:	40001800 	.word	0x40001800
 8007630:	00010007 	.word	0x00010007

08007634 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b084      	sub	sp, #16
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
 800763c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800763e:	2300      	movs	r3, #0
 8007640:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	2b0c      	cmp	r3, #12
 8007646:	d841      	bhi.n	80076cc <HAL_TIM_PWM_Stop_IT+0x98>
 8007648:	a201      	add	r2, pc, #4	@ (adr r2, 8007650 <HAL_TIM_PWM_Stop_IT+0x1c>)
 800764a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800764e:	bf00      	nop
 8007650:	08007685 	.word	0x08007685
 8007654:	080076cd 	.word	0x080076cd
 8007658:	080076cd 	.word	0x080076cd
 800765c:	080076cd 	.word	0x080076cd
 8007660:	08007697 	.word	0x08007697
 8007664:	080076cd 	.word	0x080076cd
 8007668:	080076cd 	.word	0x080076cd
 800766c:	080076cd 	.word	0x080076cd
 8007670:	080076a9 	.word	0x080076a9
 8007674:	080076cd 	.word	0x080076cd
 8007678:	080076cd 	.word	0x080076cd
 800767c:	080076cd 	.word	0x080076cd
 8007680:	080076bb 	.word	0x080076bb
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	68da      	ldr	r2, [r3, #12]
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f022 0202 	bic.w	r2, r2, #2
 8007692:	60da      	str	r2, [r3, #12]
      break;
 8007694:	e01d      	b.n	80076d2 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	68da      	ldr	r2, [r3, #12]
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f022 0204 	bic.w	r2, r2, #4
 80076a4:	60da      	str	r2, [r3, #12]
      break;
 80076a6:	e014      	b.n	80076d2 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	68da      	ldr	r2, [r3, #12]
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f022 0208 	bic.w	r2, r2, #8
 80076b6:	60da      	str	r2, [r3, #12]
      break;
 80076b8:	e00b      	b.n	80076d2 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	68da      	ldr	r2, [r3, #12]
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f022 0210 	bic.w	r2, r2, #16
 80076c8:	60da      	str	r2, [r3, #12]
      break;
 80076ca:	e002      	b.n	80076d2 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 80076cc:	2301      	movs	r3, #1
 80076ce:	73fb      	strb	r3, [r7, #15]
      break;
 80076d0:	bf00      	nop
  }

  if (status == HAL_OK)
 80076d2:	7bfb      	ldrb	r3, [r7, #15]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d171      	bne.n	80077bc <HAL_TIM_PWM_Stop_IT+0x188>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	2200      	movs	r2, #0
 80076de:	6839      	ldr	r1, [r7, #0]
 80076e0:	4618      	mov	r0, r3
 80076e2:	f000 fe69 	bl	80083b8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	4a37      	ldr	r2, [pc, #220]	@ (80077c8 <HAL_TIM_PWM_Stop_IT+0x194>)
 80076ec:	4293      	cmp	r3, r2
 80076ee:	d004      	beq.n	80076fa <HAL_TIM_PWM_Stop_IT+0xc6>
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	4a35      	ldr	r2, [pc, #212]	@ (80077cc <HAL_TIM_PWM_Stop_IT+0x198>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d101      	bne.n	80076fe <HAL_TIM_PWM_Stop_IT+0xca>
 80076fa:	2301      	movs	r3, #1
 80076fc:	e000      	b.n	8007700 <HAL_TIM_PWM_Stop_IT+0xcc>
 80076fe:	2300      	movs	r3, #0
 8007700:	2b00      	cmp	r3, #0
 8007702:	d017      	beq.n	8007734 <HAL_TIM_PWM_Stop_IT+0x100>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	6a1a      	ldr	r2, [r3, #32]
 800770a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800770e:	4013      	ands	r3, r2
 8007710:	2b00      	cmp	r3, #0
 8007712:	d10f      	bne.n	8007734 <HAL_TIM_PWM_Stop_IT+0x100>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	6a1a      	ldr	r2, [r3, #32]
 800771a:	f240 4344 	movw	r3, #1092	@ 0x444
 800771e:	4013      	ands	r3, r2
 8007720:	2b00      	cmp	r3, #0
 8007722:	d107      	bne.n	8007734 <HAL_TIM_PWM_Stop_IT+0x100>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007732:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	6a1a      	ldr	r2, [r3, #32]
 800773a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800773e:	4013      	ands	r3, r2
 8007740:	2b00      	cmp	r3, #0
 8007742:	d10f      	bne.n	8007764 <HAL_TIM_PWM_Stop_IT+0x130>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	6a1a      	ldr	r2, [r3, #32]
 800774a:	f240 4344 	movw	r3, #1092	@ 0x444
 800774e:	4013      	ands	r3, r2
 8007750:	2b00      	cmp	r3, #0
 8007752:	d107      	bne.n	8007764 <HAL_TIM_PWM_Stop_IT+0x130>
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	681a      	ldr	r2, [r3, #0]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f022 0201 	bic.w	r2, r2, #1
 8007762:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d104      	bne.n	8007774 <HAL_TIM_PWM_Stop_IT+0x140>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2201      	movs	r2, #1
 800776e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007772:	e023      	b.n	80077bc <HAL_TIM_PWM_Stop_IT+0x188>
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	2b04      	cmp	r3, #4
 8007778:	d104      	bne.n	8007784 <HAL_TIM_PWM_Stop_IT+0x150>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2201      	movs	r2, #1
 800777e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007782:	e01b      	b.n	80077bc <HAL_TIM_PWM_Stop_IT+0x188>
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	2b08      	cmp	r3, #8
 8007788:	d104      	bne.n	8007794 <HAL_TIM_PWM_Stop_IT+0x160>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2201      	movs	r2, #1
 800778e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007792:	e013      	b.n	80077bc <HAL_TIM_PWM_Stop_IT+0x188>
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	2b0c      	cmp	r3, #12
 8007798:	d104      	bne.n	80077a4 <HAL_TIM_PWM_Stop_IT+0x170>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2201      	movs	r2, #1
 800779e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80077a2:	e00b      	b.n	80077bc <HAL_TIM_PWM_Stop_IT+0x188>
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	2b10      	cmp	r3, #16
 80077a8:	d104      	bne.n	80077b4 <HAL_TIM_PWM_Stop_IT+0x180>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2201      	movs	r2, #1
 80077ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80077b2:	e003      	b.n	80077bc <HAL_TIM_PWM_Stop_IT+0x188>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2201      	movs	r2, #1
 80077b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 80077bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80077be:	4618      	mov	r0, r3
 80077c0:	3710      	adds	r7, #16
 80077c2:	46bd      	mov	sp, r7
 80077c4:	bd80      	pop	{r7, pc}
 80077c6:	bf00      	nop
 80077c8:	40010000 	.word	0x40010000
 80077cc:	40010400 	.word	0x40010400

080077d0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b086      	sub	sp, #24
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
 80077d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d101      	bne.n	80077e4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80077e0:	2301      	movs	r3, #1
 80077e2:	e08f      	b.n	8007904 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80077ea:	b2db      	uxtb	r3, r3
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d106      	bne.n	80077fe <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2200      	movs	r2, #0
 80077f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80077f8:	6878      	ldr	r0, [r7, #4]
 80077fa:	f7fb fcf7 	bl	80031ec <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	2202      	movs	r2, #2
 8007802:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	6899      	ldr	r1, [r3, #8]
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681a      	ldr	r2, [r3, #0]
 8007810:	4b3e      	ldr	r3, [pc, #248]	@ (800790c <HAL_TIM_Encoder_Init+0x13c>)
 8007812:	400b      	ands	r3, r1
 8007814:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681a      	ldr	r2, [r3, #0]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	3304      	adds	r3, #4
 800781e:	4619      	mov	r1, r3
 8007820:	4610      	mov	r0, r2
 8007822:	f000 fabf 	bl	8007da4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	699b      	ldr	r3, [r3, #24]
 8007834:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	6a1b      	ldr	r3, [r3, #32]
 800783c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	697a      	ldr	r2, [r7, #20]
 8007844:	4313      	orrs	r3, r2
 8007846:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007848:	693a      	ldr	r2, [r7, #16]
 800784a:	4b31      	ldr	r3, [pc, #196]	@ (8007910 <HAL_TIM_Encoder_Init+0x140>)
 800784c:	4013      	ands	r3, r2
 800784e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	689a      	ldr	r2, [r3, #8]
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	699b      	ldr	r3, [r3, #24]
 8007858:	021b      	lsls	r3, r3, #8
 800785a:	4313      	orrs	r3, r2
 800785c:	693a      	ldr	r2, [r7, #16]
 800785e:	4313      	orrs	r3, r2
 8007860:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007862:	693a      	ldr	r2, [r7, #16]
 8007864:	4b2b      	ldr	r3, [pc, #172]	@ (8007914 <HAL_TIM_Encoder_Init+0x144>)
 8007866:	4013      	ands	r3, r2
 8007868:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800786a:	693a      	ldr	r2, [r7, #16]
 800786c:	4b2a      	ldr	r3, [pc, #168]	@ (8007918 <HAL_TIM_Encoder_Init+0x148>)
 800786e:	4013      	ands	r3, r2
 8007870:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	68da      	ldr	r2, [r3, #12]
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	69db      	ldr	r3, [r3, #28]
 800787a:	021b      	lsls	r3, r3, #8
 800787c:	4313      	orrs	r3, r2
 800787e:	693a      	ldr	r2, [r7, #16]
 8007880:	4313      	orrs	r3, r2
 8007882:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	691b      	ldr	r3, [r3, #16]
 8007888:	011a      	lsls	r2, r3, #4
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	6a1b      	ldr	r3, [r3, #32]
 800788e:	031b      	lsls	r3, r3, #12
 8007890:	4313      	orrs	r3, r2
 8007892:	693a      	ldr	r2, [r7, #16]
 8007894:	4313      	orrs	r3, r2
 8007896:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800789e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80078a6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	685a      	ldr	r2, [r3, #4]
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	695b      	ldr	r3, [r3, #20]
 80078b0:	011b      	lsls	r3, r3, #4
 80078b2:	4313      	orrs	r3, r2
 80078b4:	68fa      	ldr	r2, [r7, #12]
 80078b6:	4313      	orrs	r3, r2
 80078b8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	697a      	ldr	r2, [r7, #20]
 80078c0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	693a      	ldr	r2, [r7, #16]
 80078c8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	68fa      	ldr	r2, [r7, #12]
 80078d0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2201      	movs	r2, #1
 80078d6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2201      	movs	r2, #1
 80078de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2201      	movs	r2, #1
 80078e6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2201      	movs	r2, #1
 80078ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2201      	movs	r2, #1
 80078f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2201      	movs	r2, #1
 80078fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007902:	2300      	movs	r3, #0
}
 8007904:	4618      	mov	r0, r3
 8007906:	3718      	adds	r7, #24
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}
 800790c:	fffebff8 	.word	0xfffebff8
 8007910:	fffffcfc 	.word	0xfffffcfc
 8007914:	fffff3f3 	.word	0xfffff3f3
 8007918:	ffff0f0f 	.word	0xffff0f0f

0800791c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b084      	sub	sp, #16
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	68db      	ldr	r3, [r3, #12]
 800792a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	691b      	ldr	r3, [r3, #16]
 8007932:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	f003 0302 	and.w	r3, r3, #2
 800793a:	2b00      	cmp	r3, #0
 800793c:	d020      	beq.n	8007980 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	f003 0302 	and.w	r3, r3, #2
 8007944:	2b00      	cmp	r3, #0
 8007946:	d01b      	beq.n	8007980 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f06f 0202 	mvn.w	r2, #2
 8007950:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2201      	movs	r2, #1
 8007956:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	699b      	ldr	r3, [r3, #24]
 800795e:	f003 0303 	and.w	r3, r3, #3
 8007962:	2b00      	cmp	r3, #0
 8007964:	d003      	beq.n	800796e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f000 fa08 	bl	8007d7c <HAL_TIM_IC_CaptureCallback>
 800796c:	e005      	b.n	800797a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800796e:	6878      	ldr	r0, [r7, #4]
 8007970:	f000 f9fa 	bl	8007d68 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007974:	6878      	ldr	r0, [r7, #4]
 8007976:	f7f9 fcc3 	bl	8001300 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2200      	movs	r2, #0
 800797e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	f003 0304 	and.w	r3, r3, #4
 8007986:	2b00      	cmp	r3, #0
 8007988:	d020      	beq.n	80079cc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	f003 0304 	and.w	r3, r3, #4
 8007990:	2b00      	cmp	r3, #0
 8007992:	d01b      	beq.n	80079cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f06f 0204 	mvn.w	r2, #4
 800799c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2202      	movs	r2, #2
 80079a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	699b      	ldr	r3, [r3, #24]
 80079aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d003      	beq.n	80079ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80079b2:	6878      	ldr	r0, [r7, #4]
 80079b4:	f000 f9e2 	bl	8007d7c <HAL_TIM_IC_CaptureCallback>
 80079b8:	e005      	b.n	80079c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	f000 f9d4 	bl	8007d68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f7f9 fc9d 	bl	8001300 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2200      	movs	r2, #0
 80079ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	f003 0308 	and.w	r3, r3, #8
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d020      	beq.n	8007a18 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	f003 0308 	and.w	r3, r3, #8
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d01b      	beq.n	8007a18 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f06f 0208 	mvn.w	r2, #8
 80079e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2204      	movs	r2, #4
 80079ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	69db      	ldr	r3, [r3, #28]
 80079f6:	f003 0303 	and.w	r3, r3, #3
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d003      	beq.n	8007a06 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f000 f9bc 	bl	8007d7c <HAL_TIM_IC_CaptureCallback>
 8007a04:	e005      	b.n	8007a12 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a06:	6878      	ldr	r0, [r7, #4]
 8007a08:	f000 f9ae 	bl	8007d68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a0c:	6878      	ldr	r0, [r7, #4]
 8007a0e:	f7f9 fc77 	bl	8001300 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2200      	movs	r2, #0
 8007a16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	f003 0310 	and.w	r3, r3, #16
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d020      	beq.n	8007a64 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	f003 0310 	and.w	r3, r3, #16
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d01b      	beq.n	8007a64 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f06f 0210 	mvn.w	r2, #16
 8007a34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2208      	movs	r2, #8
 8007a3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	69db      	ldr	r3, [r3, #28]
 8007a42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d003      	beq.n	8007a52 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a4a:	6878      	ldr	r0, [r7, #4]
 8007a4c:	f000 f996 	bl	8007d7c <HAL_TIM_IC_CaptureCallback>
 8007a50:	e005      	b.n	8007a5e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f000 f988 	bl	8007d68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a58:	6878      	ldr	r0, [r7, #4]
 8007a5a:	f7f9 fc51 	bl	8001300 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2200      	movs	r2, #0
 8007a62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	f003 0301 	and.w	r3, r3, #1
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d00c      	beq.n	8007a88 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	f003 0301 	and.w	r3, r3, #1
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d007      	beq.n	8007a88 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f06f 0201 	mvn.w	r2, #1
 8007a80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007a82:	6878      	ldr	r0, [r7, #4]
 8007a84:	f000 f966 	bl	8007d54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d104      	bne.n	8007a9c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d00c      	beq.n	8007ab6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d007      	beq.n	8007ab6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007aae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007ab0:	6878      	ldr	r0, [r7, #4]
 8007ab2:	f000 fd3f 	bl	8008534 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007ab6:	68bb      	ldr	r3, [r7, #8]
 8007ab8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d00c      	beq.n	8007ada <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d007      	beq.n	8007ada <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007ad2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007ad4:	6878      	ldr	r0, [r7, #4]
 8007ad6:	f000 fd37 	bl	8008548 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d00c      	beq.n	8007afe <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d007      	beq.n	8007afe <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007af6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007af8:	6878      	ldr	r0, [r7, #4]
 8007afa:	f000 f949 	bl	8007d90 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007afe:	68bb      	ldr	r3, [r7, #8]
 8007b00:	f003 0320 	and.w	r3, r3, #32
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d00c      	beq.n	8007b22 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	f003 0320 	and.w	r3, r3, #32
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d007      	beq.n	8007b22 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f06f 0220 	mvn.w	r2, #32
 8007b1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007b1c:	6878      	ldr	r0, [r7, #4]
 8007b1e:	f000 fcff 	bl	8008520 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007b22:	bf00      	nop
 8007b24:	3710      	adds	r7, #16
 8007b26:	46bd      	mov	sp, r7
 8007b28:	bd80      	pop	{r7, pc}
	...

08007b2c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b086      	sub	sp, #24
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	60f8      	str	r0, [r7, #12]
 8007b34:	60b9      	str	r1, [r7, #8]
 8007b36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007b38:	2300      	movs	r3, #0
 8007b3a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b42:	2b01      	cmp	r3, #1
 8007b44:	d101      	bne.n	8007b4a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007b46:	2302      	movs	r3, #2
 8007b48:	e0ff      	b.n	8007d4a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	2201      	movs	r2, #1
 8007b4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2b14      	cmp	r3, #20
 8007b56:	f200 80f0 	bhi.w	8007d3a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007b5a:	a201      	add	r2, pc, #4	@ (adr r2, 8007b60 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b60:	08007bb5 	.word	0x08007bb5
 8007b64:	08007d3b 	.word	0x08007d3b
 8007b68:	08007d3b 	.word	0x08007d3b
 8007b6c:	08007d3b 	.word	0x08007d3b
 8007b70:	08007bf5 	.word	0x08007bf5
 8007b74:	08007d3b 	.word	0x08007d3b
 8007b78:	08007d3b 	.word	0x08007d3b
 8007b7c:	08007d3b 	.word	0x08007d3b
 8007b80:	08007c37 	.word	0x08007c37
 8007b84:	08007d3b 	.word	0x08007d3b
 8007b88:	08007d3b 	.word	0x08007d3b
 8007b8c:	08007d3b 	.word	0x08007d3b
 8007b90:	08007c77 	.word	0x08007c77
 8007b94:	08007d3b 	.word	0x08007d3b
 8007b98:	08007d3b 	.word	0x08007d3b
 8007b9c:	08007d3b 	.word	0x08007d3b
 8007ba0:	08007cb9 	.word	0x08007cb9
 8007ba4:	08007d3b 	.word	0x08007d3b
 8007ba8:	08007d3b 	.word	0x08007d3b
 8007bac:	08007d3b 	.word	0x08007d3b
 8007bb0:	08007cf9 	.word	0x08007cf9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	68b9      	ldr	r1, [r7, #8]
 8007bba:	4618      	mov	r0, r3
 8007bbc:	f000 f99e 	bl	8007efc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	699a      	ldr	r2, [r3, #24]
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f042 0208 	orr.w	r2, r2, #8
 8007bce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	699a      	ldr	r2, [r3, #24]
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f022 0204 	bic.w	r2, r2, #4
 8007bde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	6999      	ldr	r1, [r3, #24]
 8007be6:	68bb      	ldr	r3, [r7, #8]
 8007be8:	691a      	ldr	r2, [r3, #16]
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	430a      	orrs	r2, r1
 8007bf0:	619a      	str	r2, [r3, #24]
      break;
 8007bf2:	e0a5      	b.n	8007d40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	68b9      	ldr	r1, [r7, #8]
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	f000 f9f0 	bl	8007fe0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	699a      	ldr	r2, [r3, #24]
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007c0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	699a      	ldr	r2, [r3, #24]
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007c1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	6999      	ldr	r1, [r3, #24]
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	691b      	ldr	r3, [r3, #16]
 8007c2a:	021a      	lsls	r2, r3, #8
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	430a      	orrs	r2, r1
 8007c32:	619a      	str	r2, [r3, #24]
      break;
 8007c34:	e084      	b.n	8007d40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	68b9      	ldr	r1, [r7, #8]
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	f000 fa47 	bl	80080d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	69da      	ldr	r2, [r3, #28]
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f042 0208 	orr.w	r2, r2, #8
 8007c50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	69da      	ldr	r2, [r3, #28]
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f022 0204 	bic.w	r2, r2, #4
 8007c60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	69d9      	ldr	r1, [r3, #28]
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	691a      	ldr	r2, [r3, #16]
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	430a      	orrs	r2, r1
 8007c72:	61da      	str	r2, [r3, #28]
      break;
 8007c74:	e064      	b.n	8007d40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	68b9      	ldr	r1, [r7, #8]
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	f000 fa9d 	bl	80081bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	69da      	ldr	r2, [r3, #28]
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007c90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	69da      	ldr	r2, [r3, #28]
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ca0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	69d9      	ldr	r1, [r3, #28]
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	691b      	ldr	r3, [r3, #16]
 8007cac:	021a      	lsls	r2, r3, #8
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	430a      	orrs	r2, r1
 8007cb4:	61da      	str	r2, [r3, #28]
      break;
 8007cb6:	e043      	b.n	8007d40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	68b9      	ldr	r1, [r7, #8]
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	f000 fad4 	bl	800826c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f042 0208 	orr.w	r2, r2, #8
 8007cd2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f022 0204 	bic.w	r2, r2, #4
 8007ce2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	691a      	ldr	r2, [r3, #16]
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	430a      	orrs	r2, r1
 8007cf4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007cf6:	e023      	b.n	8007d40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	68b9      	ldr	r1, [r7, #8]
 8007cfe:	4618      	mov	r0, r3
 8007d00:	f000 fb06 	bl	8008310 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007d12:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007d22:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	691b      	ldr	r3, [r3, #16]
 8007d2e:	021a      	lsls	r2, r3, #8
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	430a      	orrs	r2, r1
 8007d36:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007d38:	e002      	b.n	8007d40 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007d3a:	2301      	movs	r3, #1
 8007d3c:	75fb      	strb	r3, [r7, #23]
      break;
 8007d3e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	2200      	movs	r2, #0
 8007d44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007d48:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	3718      	adds	r7, #24
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd80      	pop	{r7, pc}
 8007d52:	bf00      	nop

08007d54 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007d54:	b480      	push	{r7}
 8007d56:	b083      	sub	sp, #12
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007d5c:	bf00      	nop
 8007d5e:	370c      	adds	r7, #12
 8007d60:	46bd      	mov	sp, r7
 8007d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d66:	4770      	bx	lr

08007d68 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007d68:	b480      	push	{r7}
 8007d6a:	b083      	sub	sp, #12
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007d70:	bf00      	nop
 8007d72:	370c      	adds	r7, #12
 8007d74:	46bd      	mov	sp, r7
 8007d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7a:	4770      	bx	lr

08007d7c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007d7c:	b480      	push	{r7}
 8007d7e:	b083      	sub	sp, #12
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007d84:	bf00      	nop
 8007d86:	370c      	adds	r7, #12
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8e:	4770      	bx	lr

08007d90 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007d90:	b480      	push	{r7}
 8007d92:	b083      	sub	sp, #12
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007d98:	bf00      	nop
 8007d9a:	370c      	adds	r7, #12
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da2:	4770      	bx	lr

08007da4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007da4:	b480      	push	{r7}
 8007da6:	b085      	sub	sp, #20
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
 8007dac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	4a46      	ldr	r2, [pc, #280]	@ (8007ed0 <TIM_Base_SetConfig+0x12c>)
 8007db8:	4293      	cmp	r3, r2
 8007dba:	d013      	beq.n	8007de4 <TIM_Base_SetConfig+0x40>
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007dc2:	d00f      	beq.n	8007de4 <TIM_Base_SetConfig+0x40>
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	4a43      	ldr	r2, [pc, #268]	@ (8007ed4 <TIM_Base_SetConfig+0x130>)
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	d00b      	beq.n	8007de4 <TIM_Base_SetConfig+0x40>
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	4a42      	ldr	r2, [pc, #264]	@ (8007ed8 <TIM_Base_SetConfig+0x134>)
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d007      	beq.n	8007de4 <TIM_Base_SetConfig+0x40>
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	4a41      	ldr	r2, [pc, #260]	@ (8007edc <TIM_Base_SetConfig+0x138>)
 8007dd8:	4293      	cmp	r3, r2
 8007dda:	d003      	beq.n	8007de4 <TIM_Base_SetConfig+0x40>
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	4a40      	ldr	r2, [pc, #256]	@ (8007ee0 <TIM_Base_SetConfig+0x13c>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d108      	bne.n	8007df6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007dea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	685b      	ldr	r3, [r3, #4]
 8007df0:	68fa      	ldr	r2, [r7, #12]
 8007df2:	4313      	orrs	r3, r2
 8007df4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	4a35      	ldr	r2, [pc, #212]	@ (8007ed0 <TIM_Base_SetConfig+0x12c>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d02b      	beq.n	8007e56 <TIM_Base_SetConfig+0xb2>
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e04:	d027      	beq.n	8007e56 <TIM_Base_SetConfig+0xb2>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	4a32      	ldr	r2, [pc, #200]	@ (8007ed4 <TIM_Base_SetConfig+0x130>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d023      	beq.n	8007e56 <TIM_Base_SetConfig+0xb2>
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	4a31      	ldr	r2, [pc, #196]	@ (8007ed8 <TIM_Base_SetConfig+0x134>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d01f      	beq.n	8007e56 <TIM_Base_SetConfig+0xb2>
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	4a30      	ldr	r2, [pc, #192]	@ (8007edc <TIM_Base_SetConfig+0x138>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d01b      	beq.n	8007e56 <TIM_Base_SetConfig+0xb2>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	4a2f      	ldr	r2, [pc, #188]	@ (8007ee0 <TIM_Base_SetConfig+0x13c>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d017      	beq.n	8007e56 <TIM_Base_SetConfig+0xb2>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	4a2e      	ldr	r2, [pc, #184]	@ (8007ee4 <TIM_Base_SetConfig+0x140>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d013      	beq.n	8007e56 <TIM_Base_SetConfig+0xb2>
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	4a2d      	ldr	r2, [pc, #180]	@ (8007ee8 <TIM_Base_SetConfig+0x144>)
 8007e32:	4293      	cmp	r3, r2
 8007e34:	d00f      	beq.n	8007e56 <TIM_Base_SetConfig+0xb2>
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	4a2c      	ldr	r2, [pc, #176]	@ (8007eec <TIM_Base_SetConfig+0x148>)
 8007e3a:	4293      	cmp	r3, r2
 8007e3c:	d00b      	beq.n	8007e56 <TIM_Base_SetConfig+0xb2>
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	4a2b      	ldr	r2, [pc, #172]	@ (8007ef0 <TIM_Base_SetConfig+0x14c>)
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d007      	beq.n	8007e56 <TIM_Base_SetConfig+0xb2>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	4a2a      	ldr	r2, [pc, #168]	@ (8007ef4 <TIM_Base_SetConfig+0x150>)
 8007e4a:	4293      	cmp	r3, r2
 8007e4c:	d003      	beq.n	8007e56 <TIM_Base_SetConfig+0xb2>
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	4a29      	ldr	r2, [pc, #164]	@ (8007ef8 <TIM_Base_SetConfig+0x154>)
 8007e52:	4293      	cmp	r3, r2
 8007e54:	d108      	bne.n	8007e68 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	68db      	ldr	r3, [r3, #12]
 8007e62:	68fa      	ldr	r2, [r7, #12]
 8007e64:	4313      	orrs	r3, r2
 8007e66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	695b      	ldr	r3, [r3, #20]
 8007e72:	4313      	orrs	r3, r2
 8007e74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	68fa      	ldr	r2, [r7, #12]
 8007e7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	689a      	ldr	r2, [r3, #8]
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	681a      	ldr	r2, [r3, #0]
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	4a10      	ldr	r2, [pc, #64]	@ (8007ed0 <TIM_Base_SetConfig+0x12c>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d003      	beq.n	8007e9c <TIM_Base_SetConfig+0xf8>
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	4a12      	ldr	r2, [pc, #72]	@ (8007ee0 <TIM_Base_SetConfig+0x13c>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	d103      	bne.n	8007ea4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	691a      	ldr	r2, [r3, #16]
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	691b      	ldr	r3, [r3, #16]
 8007eae:	f003 0301 	and.w	r3, r3, #1
 8007eb2:	2b01      	cmp	r3, #1
 8007eb4:	d105      	bne.n	8007ec2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	691b      	ldr	r3, [r3, #16]
 8007eba:	f023 0201 	bic.w	r2, r3, #1
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	611a      	str	r2, [r3, #16]
  }
}
 8007ec2:	bf00      	nop
 8007ec4:	3714      	adds	r7, #20
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ecc:	4770      	bx	lr
 8007ece:	bf00      	nop
 8007ed0:	40010000 	.word	0x40010000
 8007ed4:	40000400 	.word	0x40000400
 8007ed8:	40000800 	.word	0x40000800
 8007edc:	40000c00 	.word	0x40000c00
 8007ee0:	40010400 	.word	0x40010400
 8007ee4:	40014000 	.word	0x40014000
 8007ee8:	40014400 	.word	0x40014400
 8007eec:	40014800 	.word	0x40014800
 8007ef0:	40001800 	.word	0x40001800
 8007ef4:	40001c00 	.word	0x40001c00
 8007ef8:	40002000 	.word	0x40002000

08007efc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b087      	sub	sp, #28
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
 8007f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	6a1b      	ldr	r3, [r3, #32]
 8007f0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	6a1b      	ldr	r3, [r3, #32]
 8007f10:	f023 0201 	bic.w	r2, r3, #1
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	685b      	ldr	r3, [r3, #4]
 8007f1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	699b      	ldr	r3, [r3, #24]
 8007f22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007f24:	68fa      	ldr	r2, [r7, #12]
 8007f26:	4b2b      	ldr	r3, [pc, #172]	@ (8007fd4 <TIM_OC1_SetConfig+0xd8>)
 8007f28:	4013      	ands	r3, r2
 8007f2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	f023 0303 	bic.w	r3, r3, #3
 8007f32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	68fa      	ldr	r2, [r7, #12]
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007f3e:	697b      	ldr	r3, [r7, #20]
 8007f40:	f023 0302 	bic.w	r3, r3, #2
 8007f44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	689b      	ldr	r3, [r3, #8]
 8007f4a:	697a      	ldr	r2, [r7, #20]
 8007f4c:	4313      	orrs	r3, r2
 8007f4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	4a21      	ldr	r2, [pc, #132]	@ (8007fd8 <TIM_OC1_SetConfig+0xdc>)
 8007f54:	4293      	cmp	r3, r2
 8007f56:	d003      	beq.n	8007f60 <TIM_OC1_SetConfig+0x64>
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	4a20      	ldr	r2, [pc, #128]	@ (8007fdc <TIM_OC1_SetConfig+0xe0>)
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d10c      	bne.n	8007f7a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007f60:	697b      	ldr	r3, [r7, #20]
 8007f62:	f023 0308 	bic.w	r3, r3, #8
 8007f66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	68db      	ldr	r3, [r3, #12]
 8007f6c:	697a      	ldr	r2, [r7, #20]
 8007f6e:	4313      	orrs	r3, r2
 8007f70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007f72:	697b      	ldr	r3, [r7, #20]
 8007f74:	f023 0304 	bic.w	r3, r3, #4
 8007f78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	4a16      	ldr	r2, [pc, #88]	@ (8007fd8 <TIM_OC1_SetConfig+0xdc>)
 8007f7e:	4293      	cmp	r3, r2
 8007f80:	d003      	beq.n	8007f8a <TIM_OC1_SetConfig+0x8e>
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	4a15      	ldr	r2, [pc, #84]	@ (8007fdc <TIM_OC1_SetConfig+0xe0>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d111      	bne.n	8007fae <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007f8a:	693b      	ldr	r3, [r7, #16]
 8007f8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007f90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007f92:	693b      	ldr	r3, [r7, #16]
 8007f94:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007f98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	695b      	ldr	r3, [r3, #20]
 8007f9e:	693a      	ldr	r2, [r7, #16]
 8007fa0:	4313      	orrs	r3, r2
 8007fa2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	699b      	ldr	r3, [r3, #24]
 8007fa8:	693a      	ldr	r2, [r7, #16]
 8007faa:	4313      	orrs	r3, r2
 8007fac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	693a      	ldr	r2, [r7, #16]
 8007fb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	68fa      	ldr	r2, [r7, #12]
 8007fb8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	685a      	ldr	r2, [r3, #4]
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	697a      	ldr	r2, [r7, #20]
 8007fc6:	621a      	str	r2, [r3, #32]
}
 8007fc8:	bf00      	nop
 8007fca:	371c      	adds	r7, #28
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd2:	4770      	bx	lr
 8007fd4:	fffeff8f 	.word	0xfffeff8f
 8007fd8:	40010000 	.word	0x40010000
 8007fdc:	40010400 	.word	0x40010400

08007fe0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b087      	sub	sp, #28
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
 8007fe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	6a1b      	ldr	r3, [r3, #32]
 8007fee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6a1b      	ldr	r3, [r3, #32]
 8007ff4:	f023 0210 	bic.w	r2, r3, #16
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	685b      	ldr	r3, [r3, #4]
 8008000:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	699b      	ldr	r3, [r3, #24]
 8008006:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008008:	68fa      	ldr	r2, [r7, #12]
 800800a:	4b2e      	ldr	r3, [pc, #184]	@ (80080c4 <TIM_OC2_SetConfig+0xe4>)
 800800c:	4013      	ands	r3, r2
 800800e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008016:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	021b      	lsls	r3, r3, #8
 800801e:	68fa      	ldr	r2, [r7, #12]
 8008020:	4313      	orrs	r3, r2
 8008022:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008024:	697b      	ldr	r3, [r7, #20]
 8008026:	f023 0320 	bic.w	r3, r3, #32
 800802a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	689b      	ldr	r3, [r3, #8]
 8008030:	011b      	lsls	r3, r3, #4
 8008032:	697a      	ldr	r2, [r7, #20]
 8008034:	4313      	orrs	r3, r2
 8008036:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	4a23      	ldr	r2, [pc, #140]	@ (80080c8 <TIM_OC2_SetConfig+0xe8>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d003      	beq.n	8008048 <TIM_OC2_SetConfig+0x68>
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	4a22      	ldr	r2, [pc, #136]	@ (80080cc <TIM_OC2_SetConfig+0xec>)
 8008044:	4293      	cmp	r3, r2
 8008046:	d10d      	bne.n	8008064 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008048:	697b      	ldr	r3, [r7, #20]
 800804a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800804e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008050:	683b      	ldr	r3, [r7, #0]
 8008052:	68db      	ldr	r3, [r3, #12]
 8008054:	011b      	lsls	r3, r3, #4
 8008056:	697a      	ldr	r2, [r7, #20]
 8008058:	4313      	orrs	r3, r2
 800805a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800805c:	697b      	ldr	r3, [r7, #20]
 800805e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008062:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	4a18      	ldr	r2, [pc, #96]	@ (80080c8 <TIM_OC2_SetConfig+0xe8>)
 8008068:	4293      	cmp	r3, r2
 800806a:	d003      	beq.n	8008074 <TIM_OC2_SetConfig+0x94>
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	4a17      	ldr	r2, [pc, #92]	@ (80080cc <TIM_OC2_SetConfig+0xec>)
 8008070:	4293      	cmp	r3, r2
 8008072:	d113      	bne.n	800809c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008074:	693b      	ldr	r3, [r7, #16]
 8008076:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800807a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800807c:	693b      	ldr	r3, [r7, #16]
 800807e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008082:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	695b      	ldr	r3, [r3, #20]
 8008088:	009b      	lsls	r3, r3, #2
 800808a:	693a      	ldr	r2, [r7, #16]
 800808c:	4313      	orrs	r3, r2
 800808e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	699b      	ldr	r3, [r3, #24]
 8008094:	009b      	lsls	r3, r3, #2
 8008096:	693a      	ldr	r2, [r7, #16]
 8008098:	4313      	orrs	r3, r2
 800809a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	693a      	ldr	r2, [r7, #16]
 80080a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	68fa      	ldr	r2, [r7, #12]
 80080a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	685a      	ldr	r2, [r3, #4]
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	697a      	ldr	r2, [r7, #20]
 80080b4:	621a      	str	r2, [r3, #32]
}
 80080b6:	bf00      	nop
 80080b8:	371c      	adds	r7, #28
 80080ba:	46bd      	mov	sp, r7
 80080bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c0:	4770      	bx	lr
 80080c2:	bf00      	nop
 80080c4:	feff8fff 	.word	0xfeff8fff
 80080c8:	40010000 	.word	0x40010000
 80080cc:	40010400 	.word	0x40010400

080080d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80080d0:	b480      	push	{r7}
 80080d2:	b087      	sub	sp, #28
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
 80080d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6a1b      	ldr	r3, [r3, #32]
 80080de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	6a1b      	ldr	r3, [r3, #32]
 80080e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	685b      	ldr	r3, [r3, #4]
 80080f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	69db      	ldr	r3, [r3, #28]
 80080f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80080f8:	68fa      	ldr	r2, [r7, #12]
 80080fa:	4b2d      	ldr	r3, [pc, #180]	@ (80081b0 <TIM_OC3_SetConfig+0xe0>)
 80080fc:	4013      	ands	r3, r2
 80080fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	f023 0303 	bic.w	r3, r3, #3
 8008106:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	68fa      	ldr	r2, [r7, #12]
 800810e:	4313      	orrs	r3, r2
 8008110:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008112:	697b      	ldr	r3, [r7, #20]
 8008114:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008118:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	689b      	ldr	r3, [r3, #8]
 800811e:	021b      	lsls	r3, r3, #8
 8008120:	697a      	ldr	r2, [r7, #20]
 8008122:	4313      	orrs	r3, r2
 8008124:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	4a22      	ldr	r2, [pc, #136]	@ (80081b4 <TIM_OC3_SetConfig+0xe4>)
 800812a:	4293      	cmp	r3, r2
 800812c:	d003      	beq.n	8008136 <TIM_OC3_SetConfig+0x66>
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	4a21      	ldr	r2, [pc, #132]	@ (80081b8 <TIM_OC3_SetConfig+0xe8>)
 8008132:	4293      	cmp	r3, r2
 8008134:	d10d      	bne.n	8008152 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008136:	697b      	ldr	r3, [r7, #20]
 8008138:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800813c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	68db      	ldr	r3, [r3, #12]
 8008142:	021b      	lsls	r3, r3, #8
 8008144:	697a      	ldr	r2, [r7, #20]
 8008146:	4313      	orrs	r3, r2
 8008148:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800814a:	697b      	ldr	r3, [r7, #20]
 800814c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008150:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	4a17      	ldr	r2, [pc, #92]	@ (80081b4 <TIM_OC3_SetConfig+0xe4>)
 8008156:	4293      	cmp	r3, r2
 8008158:	d003      	beq.n	8008162 <TIM_OC3_SetConfig+0x92>
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	4a16      	ldr	r2, [pc, #88]	@ (80081b8 <TIM_OC3_SetConfig+0xe8>)
 800815e:	4293      	cmp	r3, r2
 8008160:	d113      	bne.n	800818a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008162:	693b      	ldr	r3, [r7, #16]
 8008164:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008168:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800816a:	693b      	ldr	r3, [r7, #16]
 800816c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008170:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008172:	683b      	ldr	r3, [r7, #0]
 8008174:	695b      	ldr	r3, [r3, #20]
 8008176:	011b      	lsls	r3, r3, #4
 8008178:	693a      	ldr	r2, [r7, #16]
 800817a:	4313      	orrs	r3, r2
 800817c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	699b      	ldr	r3, [r3, #24]
 8008182:	011b      	lsls	r3, r3, #4
 8008184:	693a      	ldr	r2, [r7, #16]
 8008186:	4313      	orrs	r3, r2
 8008188:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	693a      	ldr	r2, [r7, #16]
 800818e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	68fa      	ldr	r2, [r7, #12]
 8008194:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008196:	683b      	ldr	r3, [r7, #0]
 8008198:	685a      	ldr	r2, [r3, #4]
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	697a      	ldr	r2, [r7, #20]
 80081a2:	621a      	str	r2, [r3, #32]
}
 80081a4:	bf00      	nop
 80081a6:	371c      	adds	r7, #28
 80081a8:	46bd      	mov	sp, r7
 80081aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ae:	4770      	bx	lr
 80081b0:	fffeff8f 	.word	0xfffeff8f
 80081b4:	40010000 	.word	0x40010000
 80081b8:	40010400 	.word	0x40010400

080081bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80081bc:	b480      	push	{r7}
 80081be:	b087      	sub	sp, #28
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
 80081c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	6a1b      	ldr	r3, [r3, #32]
 80081ca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	6a1b      	ldr	r3, [r3, #32]
 80081d0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	685b      	ldr	r3, [r3, #4]
 80081dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	69db      	ldr	r3, [r3, #28]
 80081e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80081e4:	68fa      	ldr	r2, [r7, #12]
 80081e6:	4b1e      	ldr	r3, [pc, #120]	@ (8008260 <TIM_OC4_SetConfig+0xa4>)
 80081e8:	4013      	ands	r3, r2
 80081ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80081f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80081f4:	683b      	ldr	r3, [r7, #0]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	021b      	lsls	r3, r3, #8
 80081fa:	68fa      	ldr	r2, [r7, #12]
 80081fc:	4313      	orrs	r3, r2
 80081fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008200:	693b      	ldr	r3, [r7, #16]
 8008202:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008206:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	689b      	ldr	r3, [r3, #8]
 800820c:	031b      	lsls	r3, r3, #12
 800820e:	693a      	ldr	r2, [r7, #16]
 8008210:	4313      	orrs	r3, r2
 8008212:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	4a13      	ldr	r2, [pc, #76]	@ (8008264 <TIM_OC4_SetConfig+0xa8>)
 8008218:	4293      	cmp	r3, r2
 800821a:	d003      	beq.n	8008224 <TIM_OC4_SetConfig+0x68>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	4a12      	ldr	r2, [pc, #72]	@ (8008268 <TIM_OC4_SetConfig+0xac>)
 8008220:	4293      	cmp	r3, r2
 8008222:	d109      	bne.n	8008238 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008224:	697b      	ldr	r3, [r7, #20]
 8008226:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800822a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	695b      	ldr	r3, [r3, #20]
 8008230:	019b      	lsls	r3, r3, #6
 8008232:	697a      	ldr	r2, [r7, #20]
 8008234:	4313      	orrs	r3, r2
 8008236:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	697a      	ldr	r2, [r7, #20]
 800823c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	68fa      	ldr	r2, [r7, #12]
 8008242:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	685a      	ldr	r2, [r3, #4]
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	693a      	ldr	r2, [r7, #16]
 8008250:	621a      	str	r2, [r3, #32]
}
 8008252:	bf00      	nop
 8008254:	371c      	adds	r7, #28
 8008256:	46bd      	mov	sp, r7
 8008258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825c:	4770      	bx	lr
 800825e:	bf00      	nop
 8008260:	feff8fff 	.word	0xfeff8fff
 8008264:	40010000 	.word	0x40010000
 8008268:	40010400 	.word	0x40010400

0800826c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800826c:	b480      	push	{r7}
 800826e:	b087      	sub	sp, #28
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
 8008274:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6a1b      	ldr	r3, [r3, #32]
 800827a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	6a1b      	ldr	r3, [r3, #32]
 8008280:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	685b      	ldr	r3, [r3, #4]
 800828c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008294:	68fa      	ldr	r2, [r7, #12]
 8008296:	4b1b      	ldr	r3, [pc, #108]	@ (8008304 <TIM_OC5_SetConfig+0x98>)
 8008298:	4013      	ands	r3, r2
 800829a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	68fa      	ldr	r2, [r7, #12]
 80082a2:	4313      	orrs	r3, r2
 80082a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80082a6:	693b      	ldr	r3, [r7, #16]
 80082a8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80082ac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	689b      	ldr	r3, [r3, #8]
 80082b2:	041b      	lsls	r3, r3, #16
 80082b4:	693a      	ldr	r2, [r7, #16]
 80082b6:	4313      	orrs	r3, r2
 80082b8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	4a12      	ldr	r2, [pc, #72]	@ (8008308 <TIM_OC5_SetConfig+0x9c>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d003      	beq.n	80082ca <TIM_OC5_SetConfig+0x5e>
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	4a11      	ldr	r2, [pc, #68]	@ (800830c <TIM_OC5_SetConfig+0xa0>)
 80082c6:	4293      	cmp	r3, r2
 80082c8:	d109      	bne.n	80082de <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80082ca:	697b      	ldr	r3, [r7, #20]
 80082cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80082d0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	695b      	ldr	r3, [r3, #20]
 80082d6:	021b      	lsls	r3, r3, #8
 80082d8:	697a      	ldr	r2, [r7, #20]
 80082da:	4313      	orrs	r3, r2
 80082dc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	697a      	ldr	r2, [r7, #20]
 80082e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	68fa      	ldr	r2, [r7, #12]
 80082e8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	685a      	ldr	r2, [r3, #4]
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	693a      	ldr	r2, [r7, #16]
 80082f6:	621a      	str	r2, [r3, #32]
}
 80082f8:	bf00      	nop
 80082fa:	371c      	adds	r7, #28
 80082fc:	46bd      	mov	sp, r7
 80082fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008302:	4770      	bx	lr
 8008304:	fffeff8f 	.word	0xfffeff8f
 8008308:	40010000 	.word	0x40010000
 800830c:	40010400 	.word	0x40010400

08008310 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008310:	b480      	push	{r7}
 8008312:	b087      	sub	sp, #28
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
 8008318:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6a1b      	ldr	r3, [r3, #32]
 800831e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	6a1b      	ldr	r3, [r3, #32]
 8008324:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	685b      	ldr	r3, [r3, #4]
 8008330:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008338:	68fa      	ldr	r2, [r7, #12]
 800833a:	4b1c      	ldr	r3, [pc, #112]	@ (80083ac <TIM_OC6_SetConfig+0x9c>)
 800833c:	4013      	ands	r3, r2
 800833e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	021b      	lsls	r3, r3, #8
 8008346:	68fa      	ldr	r2, [r7, #12]
 8008348:	4313      	orrs	r3, r2
 800834a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008352:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	689b      	ldr	r3, [r3, #8]
 8008358:	051b      	lsls	r3, r3, #20
 800835a:	693a      	ldr	r2, [r7, #16]
 800835c:	4313      	orrs	r3, r2
 800835e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	4a13      	ldr	r2, [pc, #76]	@ (80083b0 <TIM_OC6_SetConfig+0xa0>)
 8008364:	4293      	cmp	r3, r2
 8008366:	d003      	beq.n	8008370 <TIM_OC6_SetConfig+0x60>
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	4a12      	ldr	r2, [pc, #72]	@ (80083b4 <TIM_OC6_SetConfig+0xa4>)
 800836c:	4293      	cmp	r3, r2
 800836e:	d109      	bne.n	8008384 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008370:	697b      	ldr	r3, [r7, #20]
 8008372:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008376:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	695b      	ldr	r3, [r3, #20]
 800837c:	029b      	lsls	r3, r3, #10
 800837e:	697a      	ldr	r2, [r7, #20]
 8008380:	4313      	orrs	r3, r2
 8008382:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	697a      	ldr	r2, [r7, #20]
 8008388:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	68fa      	ldr	r2, [r7, #12]
 800838e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	685a      	ldr	r2, [r3, #4]
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	693a      	ldr	r2, [r7, #16]
 800839c:	621a      	str	r2, [r3, #32]
}
 800839e:	bf00      	nop
 80083a0:	371c      	adds	r7, #28
 80083a2:	46bd      	mov	sp, r7
 80083a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a8:	4770      	bx	lr
 80083aa:	bf00      	nop
 80083ac:	feff8fff 	.word	0xfeff8fff
 80083b0:	40010000 	.word	0x40010000
 80083b4:	40010400 	.word	0x40010400

080083b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80083b8:	b480      	push	{r7}
 80083ba:	b087      	sub	sp, #28
 80083bc:	af00      	add	r7, sp, #0
 80083be:	60f8      	str	r0, [r7, #12]
 80083c0:	60b9      	str	r1, [r7, #8]
 80083c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80083c4:	68bb      	ldr	r3, [r7, #8]
 80083c6:	f003 031f 	and.w	r3, r3, #31
 80083ca:	2201      	movs	r2, #1
 80083cc:	fa02 f303 	lsl.w	r3, r2, r3
 80083d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	6a1a      	ldr	r2, [r3, #32]
 80083d6:	697b      	ldr	r3, [r7, #20]
 80083d8:	43db      	mvns	r3, r3
 80083da:	401a      	ands	r2, r3
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	6a1a      	ldr	r2, [r3, #32]
 80083e4:	68bb      	ldr	r3, [r7, #8]
 80083e6:	f003 031f 	and.w	r3, r3, #31
 80083ea:	6879      	ldr	r1, [r7, #4]
 80083ec:	fa01 f303 	lsl.w	r3, r1, r3
 80083f0:	431a      	orrs	r2, r3
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	621a      	str	r2, [r3, #32]
}
 80083f6:	bf00      	nop
 80083f8:	371c      	adds	r7, #28
 80083fa:	46bd      	mov	sp, r7
 80083fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008400:	4770      	bx	lr
	...

08008404 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008404:	b480      	push	{r7}
 8008406:	b085      	sub	sp, #20
 8008408:	af00      	add	r7, sp, #0
 800840a:	6078      	str	r0, [r7, #4]
 800840c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008414:	2b01      	cmp	r3, #1
 8008416:	d101      	bne.n	800841c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008418:	2302      	movs	r3, #2
 800841a:	e06d      	b.n	80084f8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2201      	movs	r2, #1
 8008420:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2202      	movs	r2, #2
 8008428:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	685b      	ldr	r3, [r3, #4]
 8008432:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	689b      	ldr	r3, [r3, #8]
 800843a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	4a30      	ldr	r2, [pc, #192]	@ (8008504 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008442:	4293      	cmp	r3, r2
 8008444:	d004      	beq.n	8008450 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	4a2f      	ldr	r2, [pc, #188]	@ (8008508 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800844c:	4293      	cmp	r3, r2
 800844e:	d108      	bne.n	8008462 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008456:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	685b      	ldr	r3, [r3, #4]
 800845c:	68fa      	ldr	r2, [r7, #12]
 800845e:	4313      	orrs	r3, r2
 8008460:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008468:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	68fa      	ldr	r2, [r7, #12]
 8008470:	4313      	orrs	r3, r2
 8008472:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	68fa      	ldr	r2, [r7, #12]
 800847a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	4a20      	ldr	r2, [pc, #128]	@ (8008504 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008482:	4293      	cmp	r3, r2
 8008484:	d022      	beq.n	80084cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800848e:	d01d      	beq.n	80084cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	4a1d      	ldr	r2, [pc, #116]	@ (800850c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d018      	beq.n	80084cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	4a1c      	ldr	r2, [pc, #112]	@ (8008510 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80084a0:	4293      	cmp	r3, r2
 80084a2:	d013      	beq.n	80084cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4a1a      	ldr	r2, [pc, #104]	@ (8008514 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d00e      	beq.n	80084cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	4a15      	ldr	r2, [pc, #84]	@ (8008508 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80084b4:	4293      	cmp	r3, r2
 80084b6:	d009      	beq.n	80084cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	4a16      	ldr	r2, [pc, #88]	@ (8008518 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80084be:	4293      	cmp	r3, r2
 80084c0:	d004      	beq.n	80084cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	4a15      	ldr	r2, [pc, #84]	@ (800851c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80084c8:	4293      	cmp	r3, r2
 80084ca:	d10c      	bne.n	80084e6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80084cc:	68bb      	ldr	r3, [r7, #8]
 80084ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80084d2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	689b      	ldr	r3, [r3, #8]
 80084d8:	68ba      	ldr	r2, [r7, #8]
 80084da:	4313      	orrs	r3, r2
 80084dc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	68ba      	ldr	r2, [r7, #8]
 80084e4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2201      	movs	r2, #1
 80084ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2200      	movs	r2, #0
 80084f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80084f6:	2300      	movs	r3, #0
}
 80084f8:	4618      	mov	r0, r3
 80084fa:	3714      	adds	r7, #20
 80084fc:	46bd      	mov	sp, r7
 80084fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008502:	4770      	bx	lr
 8008504:	40010000 	.word	0x40010000
 8008508:	40010400 	.word	0x40010400
 800850c:	40000400 	.word	0x40000400
 8008510:	40000800 	.word	0x40000800
 8008514:	40000c00 	.word	0x40000c00
 8008518:	40014000 	.word	0x40014000
 800851c:	40001800 	.word	0x40001800

08008520 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008520:	b480      	push	{r7}
 8008522:	b083      	sub	sp, #12
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008528:	bf00      	nop
 800852a:	370c      	adds	r7, #12
 800852c:	46bd      	mov	sp, r7
 800852e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008532:	4770      	bx	lr

08008534 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008534:	b480      	push	{r7}
 8008536:	b083      	sub	sp, #12
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800853c:	bf00      	nop
 800853e:	370c      	adds	r7, #12
 8008540:	46bd      	mov	sp, r7
 8008542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008546:	4770      	bx	lr

08008548 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008548:	b480      	push	{r7}
 800854a:	b083      	sub	sp, #12
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008550:	bf00      	nop
 8008552:	370c      	adds	r7, #12
 8008554:	46bd      	mov	sp, r7
 8008556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855a:	4770      	bx	lr

0800855c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b082      	sub	sp, #8
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d101      	bne.n	800856e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800856a:	2301      	movs	r3, #1
 800856c:	e040      	b.n	80085f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008572:	2b00      	cmp	r3, #0
 8008574:	d106      	bne.n	8008584 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	2200      	movs	r2, #0
 800857a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f7fa fefc 	bl	800337c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2224      	movs	r2, #36	@ 0x24
 8008588:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	681a      	ldr	r2, [r3, #0]
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	f022 0201 	bic.w	r2, r2, #1
 8008598:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d002      	beq.n	80085a8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80085a2:	6878      	ldr	r0, [r7, #4]
 80085a4:	f000 fe56 	bl	8009254 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80085a8:	6878      	ldr	r0, [r7, #4]
 80085aa:	f000 fbef 	bl	8008d8c <UART_SetConfig>
 80085ae:	4603      	mov	r3, r0
 80085b0:	2b01      	cmp	r3, #1
 80085b2:	d101      	bne.n	80085b8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80085b4:	2301      	movs	r3, #1
 80085b6:	e01b      	b.n	80085f0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	685a      	ldr	r2, [r3, #4]
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80085c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	689a      	ldr	r2, [r3, #8]
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80085d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	681a      	ldr	r2, [r3, #0]
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f042 0201 	orr.w	r2, r2, #1
 80085e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80085e8:	6878      	ldr	r0, [r7, #4]
 80085ea:	f000 fed5 	bl	8009398 <UART_CheckIdleState>
 80085ee:	4603      	mov	r3, r0
}
 80085f0:	4618      	mov	r0, r3
 80085f2:	3708      	adds	r7, #8
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}

080085f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b08a      	sub	sp, #40	@ 0x28
 80085fc:	af02      	add	r7, sp, #8
 80085fe:	60f8      	str	r0, [r7, #12]
 8008600:	60b9      	str	r1, [r7, #8]
 8008602:	603b      	str	r3, [r7, #0]
 8008604:	4613      	mov	r3, r2
 8008606:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800860c:	2b20      	cmp	r3, #32
 800860e:	d177      	bne.n	8008700 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d002      	beq.n	800861c <HAL_UART_Transmit+0x24>
 8008616:	88fb      	ldrh	r3, [r7, #6]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d101      	bne.n	8008620 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800861c:	2301      	movs	r3, #1
 800861e:	e070      	b.n	8008702 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	2200      	movs	r2, #0
 8008624:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	2221      	movs	r2, #33	@ 0x21
 800862c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800862e:	f7fb f9ad 	bl	800398c <HAL_GetTick>
 8008632:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	88fa      	ldrh	r2, [r7, #6]
 8008638:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	88fa      	ldrh	r2, [r7, #6]
 8008640:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	689b      	ldr	r3, [r3, #8]
 8008648:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800864c:	d108      	bne.n	8008660 <HAL_UART_Transmit+0x68>
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	691b      	ldr	r3, [r3, #16]
 8008652:	2b00      	cmp	r3, #0
 8008654:	d104      	bne.n	8008660 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8008656:	2300      	movs	r3, #0
 8008658:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	61bb      	str	r3, [r7, #24]
 800865e:	e003      	b.n	8008668 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8008660:	68bb      	ldr	r3, [r7, #8]
 8008662:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008664:	2300      	movs	r3, #0
 8008666:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008668:	e02f      	b.n	80086ca <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800866a:	683b      	ldr	r3, [r7, #0]
 800866c:	9300      	str	r3, [sp, #0]
 800866e:	697b      	ldr	r3, [r7, #20]
 8008670:	2200      	movs	r2, #0
 8008672:	2180      	movs	r1, #128	@ 0x80
 8008674:	68f8      	ldr	r0, [r7, #12]
 8008676:	f000 fee6 	bl	8009446 <UART_WaitOnFlagUntilTimeout>
 800867a:	4603      	mov	r3, r0
 800867c:	2b00      	cmp	r3, #0
 800867e:	d004      	beq.n	800868a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	2220      	movs	r2, #32
 8008684:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8008686:	2303      	movs	r3, #3
 8008688:	e03b      	b.n	8008702 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800868a:	69fb      	ldr	r3, [r7, #28]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d10b      	bne.n	80086a8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008690:	69bb      	ldr	r3, [r7, #24]
 8008692:	881b      	ldrh	r3, [r3, #0]
 8008694:	461a      	mov	r2, r3
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800869e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80086a0:	69bb      	ldr	r3, [r7, #24]
 80086a2:	3302      	adds	r3, #2
 80086a4:	61bb      	str	r3, [r7, #24]
 80086a6:	e007      	b.n	80086b8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80086a8:	69fb      	ldr	r3, [r7, #28]
 80086aa:	781a      	ldrb	r2, [r3, #0]
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80086b2:	69fb      	ldr	r3, [r7, #28]
 80086b4:	3301      	adds	r3, #1
 80086b6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80086be:	b29b      	uxth	r3, r3
 80086c0:	3b01      	subs	r3, #1
 80086c2:	b29a      	uxth	r2, r3
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80086d0:	b29b      	uxth	r3, r3
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d1c9      	bne.n	800866a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80086d6:	683b      	ldr	r3, [r7, #0]
 80086d8:	9300      	str	r3, [sp, #0]
 80086da:	697b      	ldr	r3, [r7, #20]
 80086dc:	2200      	movs	r2, #0
 80086de:	2140      	movs	r1, #64	@ 0x40
 80086e0:	68f8      	ldr	r0, [r7, #12]
 80086e2:	f000 feb0 	bl	8009446 <UART_WaitOnFlagUntilTimeout>
 80086e6:	4603      	mov	r3, r0
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d004      	beq.n	80086f6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	2220      	movs	r2, #32
 80086f0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80086f2:	2303      	movs	r3, #3
 80086f4:	e005      	b.n	8008702 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	2220      	movs	r2, #32
 80086fa:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80086fc:	2300      	movs	r3, #0
 80086fe:	e000      	b.n	8008702 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8008700:	2302      	movs	r3, #2
  }
}
 8008702:	4618      	mov	r0, r3
 8008704:	3720      	adds	r7, #32
 8008706:	46bd      	mov	sp, r7
 8008708:	bd80      	pop	{r7, pc}

0800870a <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800870a:	b580      	push	{r7, lr}
 800870c:	b08a      	sub	sp, #40	@ 0x28
 800870e:	af00      	add	r7, sp, #0
 8008710:	60f8      	str	r0, [r7, #12]
 8008712:	60b9      	str	r1, [r7, #8]
 8008714:	4613      	mov	r3, r2
 8008716:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800871e:	2b20      	cmp	r3, #32
 8008720:	d132      	bne.n	8008788 <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d002      	beq.n	800872e <HAL_UART_Receive_DMA+0x24>
 8008728:	88fb      	ldrh	r3, [r7, #6]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d101      	bne.n	8008732 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800872e:	2301      	movs	r3, #1
 8008730:	e02b      	b.n	800878a <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	2200      	movs	r2, #0
 8008736:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	685b      	ldr	r3, [r3, #4]
 800873e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008742:	2b00      	cmp	r3, #0
 8008744:	d018      	beq.n	8008778 <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800874c:	697b      	ldr	r3, [r7, #20]
 800874e:	e853 3f00 	ldrex	r3, [r3]
 8008752:	613b      	str	r3, [r7, #16]
   return(result);
 8008754:	693b      	ldr	r3, [r7, #16]
 8008756:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800875a:	627b      	str	r3, [r7, #36]	@ 0x24
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	461a      	mov	r2, r3
 8008762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008764:	623b      	str	r3, [r7, #32]
 8008766:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008768:	69f9      	ldr	r1, [r7, #28]
 800876a:	6a3a      	ldr	r2, [r7, #32]
 800876c:	e841 2300 	strex	r3, r2, [r1]
 8008770:	61bb      	str	r3, [r7, #24]
   return(result);
 8008772:	69bb      	ldr	r3, [r7, #24]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d1e6      	bne.n	8008746 <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008778:	88fb      	ldrh	r3, [r7, #6]
 800877a:	461a      	mov	r2, r3
 800877c:	68b9      	ldr	r1, [r7, #8]
 800877e:	68f8      	ldr	r0, [r7, #12]
 8008780:	f000 fece 	bl	8009520 <UART_Start_Receive_DMA>
 8008784:	4603      	mov	r3, r0
 8008786:	e000      	b.n	800878a <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 8008788:	2302      	movs	r3, #2
  }
}
 800878a:	4618      	mov	r0, r3
 800878c:	3728      	adds	r7, #40	@ 0x28
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}
	...

08008794 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008794:	b580      	push	{r7, lr}
 8008796:	b0ba      	sub	sp, #232	@ 0xe8
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	69db      	ldr	r3, [r3, #28]
 80087a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	689b      	ldr	r3, [r3, #8]
 80087b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80087ba:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80087be:	f640 030f 	movw	r3, #2063	@ 0x80f
 80087c2:	4013      	ands	r3, r2
 80087c4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80087c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d115      	bne.n	80087fc <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80087d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087d4:	f003 0320 	and.w	r3, r3, #32
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d00f      	beq.n	80087fc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80087dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087e0:	f003 0320 	and.w	r3, r3, #32
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d009      	beq.n	80087fc <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	f000 8297 	beq.w	8008d20 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80087f6:	6878      	ldr	r0, [r7, #4]
 80087f8:	4798      	blx	r3
      }
      return;
 80087fa:	e291      	b.n	8008d20 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80087fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008800:	2b00      	cmp	r3, #0
 8008802:	f000 8117 	beq.w	8008a34 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008806:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800880a:	f003 0301 	and.w	r3, r3, #1
 800880e:	2b00      	cmp	r3, #0
 8008810:	d106      	bne.n	8008820 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008812:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008816:	4b85      	ldr	r3, [pc, #532]	@ (8008a2c <HAL_UART_IRQHandler+0x298>)
 8008818:	4013      	ands	r3, r2
 800881a:	2b00      	cmp	r3, #0
 800881c:	f000 810a 	beq.w	8008a34 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008820:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008824:	f003 0301 	and.w	r3, r3, #1
 8008828:	2b00      	cmp	r3, #0
 800882a:	d011      	beq.n	8008850 <HAL_UART_IRQHandler+0xbc>
 800882c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008830:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008834:	2b00      	cmp	r3, #0
 8008836:	d00b      	beq.n	8008850 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	2201      	movs	r2, #1
 800883e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008846:	f043 0201 	orr.w	r2, r3, #1
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008850:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008854:	f003 0302 	and.w	r3, r3, #2
 8008858:	2b00      	cmp	r3, #0
 800885a:	d011      	beq.n	8008880 <HAL_UART_IRQHandler+0xec>
 800885c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008860:	f003 0301 	and.w	r3, r3, #1
 8008864:	2b00      	cmp	r3, #0
 8008866:	d00b      	beq.n	8008880 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	2202      	movs	r2, #2
 800886e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008876:	f043 0204 	orr.w	r2, r3, #4
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008880:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008884:	f003 0304 	and.w	r3, r3, #4
 8008888:	2b00      	cmp	r3, #0
 800888a:	d011      	beq.n	80088b0 <HAL_UART_IRQHandler+0x11c>
 800888c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008890:	f003 0301 	and.w	r3, r3, #1
 8008894:	2b00      	cmp	r3, #0
 8008896:	d00b      	beq.n	80088b0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	2204      	movs	r2, #4
 800889e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80088a6:	f043 0202 	orr.w	r2, r3, #2
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80088b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088b4:	f003 0308 	and.w	r3, r3, #8
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d017      	beq.n	80088ec <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80088bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088c0:	f003 0320 	and.w	r3, r3, #32
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d105      	bne.n	80088d4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80088c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80088cc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d00b      	beq.n	80088ec <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	2208      	movs	r2, #8
 80088da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80088e2:	f043 0208 	orr.w	r2, r3, #8
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80088ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d012      	beq.n	800891e <HAL_UART_IRQHandler+0x18a>
 80088f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088fc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008900:	2b00      	cmp	r3, #0
 8008902:	d00c      	beq.n	800891e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800890c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008914:	f043 0220 	orr.w	r2, r3, #32
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008924:	2b00      	cmp	r3, #0
 8008926:	f000 81fd 	beq.w	8008d24 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800892a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800892e:	f003 0320 	and.w	r3, r3, #32
 8008932:	2b00      	cmp	r3, #0
 8008934:	d00d      	beq.n	8008952 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008936:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800893a:	f003 0320 	and.w	r3, r3, #32
 800893e:	2b00      	cmp	r3, #0
 8008940:	d007      	beq.n	8008952 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008946:	2b00      	cmp	r3, #0
 8008948:	d003      	beq.n	8008952 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800894e:	6878      	ldr	r0, [r7, #4]
 8008950:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008958:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	689b      	ldr	r3, [r3, #8]
 8008962:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008966:	2b40      	cmp	r3, #64	@ 0x40
 8008968:	d005      	beq.n	8008976 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800896a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800896e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008972:	2b00      	cmp	r3, #0
 8008974:	d04f      	beq.n	8008a16 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008976:	6878      	ldr	r0, [r7, #4]
 8008978:	f000 fe98 	bl	80096ac <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	689b      	ldr	r3, [r3, #8]
 8008982:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008986:	2b40      	cmp	r3, #64	@ 0x40
 8008988:	d141      	bne.n	8008a0e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	3308      	adds	r3, #8
 8008990:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008994:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008998:	e853 3f00 	ldrex	r3, [r3]
 800899c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80089a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80089a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80089a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	3308      	adds	r3, #8
 80089b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80089b6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80089ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80089c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80089c6:	e841 2300 	strex	r3, r2, [r1]
 80089ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80089ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d1d9      	bne.n	800898a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d013      	beq.n	8008a06 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80089e2:	4a13      	ldr	r2, [pc, #76]	@ (8008a30 <HAL_UART_IRQHandler+0x29c>)
 80089e4:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80089ea:	4618      	mov	r0, r3
 80089ec:	f7fb fa8e 	bl	8003f0c <HAL_DMA_Abort_IT>
 80089f0:	4603      	mov	r3, r0
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d017      	beq.n	8008a26 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80089fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80089fc:	687a      	ldr	r2, [r7, #4]
 80089fe:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008a00:	4610      	mov	r0, r2
 8008a02:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a04:	e00f      	b.n	8008a26 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	f000 f9aa 	bl	8008d60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a0c:	e00b      	b.n	8008a26 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008a0e:	6878      	ldr	r0, [r7, #4]
 8008a10:	f000 f9a6 	bl	8008d60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a14:	e007      	b.n	8008a26 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008a16:	6878      	ldr	r0, [r7, #4]
 8008a18:	f000 f9a2 	bl	8008d60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2200      	movs	r2, #0
 8008a20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8008a24:	e17e      	b.n	8008d24 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a26:	bf00      	nop
    return;
 8008a28:	e17c      	b.n	8008d24 <HAL_UART_IRQHandler+0x590>
 8008a2a:	bf00      	nop
 8008a2c:	04000120 	.word	0x04000120
 8008a30:	08009959 	.word	0x08009959

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a38:	2b01      	cmp	r3, #1
 8008a3a:	f040 814c 	bne.w	8008cd6 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008a3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a42:	f003 0310 	and.w	r3, r3, #16
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	f000 8145 	beq.w	8008cd6 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008a4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a50:	f003 0310 	and.w	r3, r3, #16
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	f000 813e 	beq.w	8008cd6 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	2210      	movs	r2, #16
 8008a60:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	689b      	ldr	r3, [r3, #8]
 8008a68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a6c:	2b40      	cmp	r3, #64	@ 0x40
 8008a6e:	f040 80b6 	bne.w	8008bde <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	685b      	ldr	r3, [r3, #4]
 8008a7a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008a7e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	f000 8150 	beq.w	8008d28 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008a8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008a92:	429a      	cmp	r2, r3
 8008a94:	f080 8148 	bcs.w	8008d28 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008a9e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008aa6:	69db      	ldr	r3, [r3, #28]
 8008aa8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008aac:	f000 8086 	beq.w	8008bbc <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ab8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008abc:	e853 3f00 	ldrex	r3, [r3]
 8008ac0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008ac4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008ac8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008acc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	461a      	mov	r2, r3
 8008ad6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008ada:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008ade:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ae2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008ae6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008aea:	e841 2300 	strex	r3, r2, [r1]
 8008aee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008af2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d1da      	bne.n	8008ab0 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	3308      	adds	r3, #8
 8008b00:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008b04:	e853 3f00 	ldrex	r3, [r3]
 8008b08:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008b0a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008b0c:	f023 0301 	bic.w	r3, r3, #1
 8008b10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	3308      	adds	r3, #8
 8008b1a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008b1e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008b22:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b24:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008b26:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008b2a:	e841 2300 	strex	r3, r2, [r1]
 8008b2e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008b30:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d1e1      	bne.n	8008afa <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	3308      	adds	r3, #8
 8008b3c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b3e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008b40:	e853 3f00 	ldrex	r3, [r3]
 8008b44:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008b46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008b48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	3308      	adds	r3, #8
 8008b56:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008b5a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008b5c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b5e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008b60:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008b62:	e841 2300 	strex	r3, r2, [r1]
 8008b66:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008b68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d1e3      	bne.n	8008b36 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2220      	movs	r2, #32
 8008b72:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b84:	e853 3f00 	ldrex	r3, [r3]
 8008b88:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008b8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b8c:	f023 0310 	bic.w	r3, r3, #16
 8008b90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	461a      	mov	r2, r3
 8008b9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008b9e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008ba0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ba2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008ba4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008ba6:	e841 2300 	strex	r3, r2, [r1]
 8008baa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008bac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d1e4      	bne.n	8008b7c <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	f7fb f938 	bl	8003e2c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	2202      	movs	r2, #2
 8008bc0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008bce:	b29b      	uxth	r3, r3
 8008bd0:	1ad3      	subs	r3, r2, r3
 8008bd2:	b29b      	uxth	r3, r3
 8008bd4:	4619      	mov	r1, r3
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	f000 f8cc 	bl	8008d74 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008bdc:	e0a4      	b.n	8008d28 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008bea:	b29b      	uxth	r3, r3
 8008bec:	1ad3      	subs	r3, r2, r3
 8008bee:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008bf8:	b29b      	uxth	r3, r3
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	f000 8096 	beq.w	8008d2c <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 8008c00:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	f000 8091 	beq.w	8008d2c <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c12:	e853 3f00 	ldrex	r3, [r3]
 8008c16:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008c18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c1a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008c1e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	461a      	mov	r2, r3
 8008c28:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008c2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c2e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c30:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008c32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c34:	e841 2300 	strex	r3, r2, [r1]
 8008c38:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008c3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d1e4      	bne.n	8008c0a <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	3308      	adds	r3, #8
 8008c46:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c4a:	e853 3f00 	ldrex	r3, [r3]
 8008c4e:	623b      	str	r3, [r7, #32]
   return(result);
 8008c50:	6a3b      	ldr	r3, [r7, #32]
 8008c52:	f023 0301 	bic.w	r3, r3, #1
 8008c56:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	3308      	adds	r3, #8
 8008c60:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008c64:	633a      	str	r2, [r7, #48]	@ 0x30
 8008c66:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c68:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008c6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c6c:	e841 2300 	strex	r3, r2, [r1]
 8008c70:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d1e3      	bne.n	8008c40 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2220      	movs	r2, #32
 8008c7c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2200      	movs	r2, #0
 8008c84:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	2200      	movs	r2, #0
 8008c8a:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c92:	693b      	ldr	r3, [r7, #16]
 8008c94:	e853 3f00 	ldrex	r3, [r3]
 8008c98:	60fb      	str	r3, [r7, #12]
   return(result);
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	f023 0310 	bic.w	r3, r3, #16
 8008ca0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	461a      	mov	r2, r3
 8008caa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008cae:	61fb      	str	r3, [r7, #28]
 8008cb0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cb2:	69b9      	ldr	r1, [r7, #24]
 8008cb4:	69fa      	ldr	r2, [r7, #28]
 8008cb6:	e841 2300 	strex	r3, r2, [r1]
 8008cba:	617b      	str	r3, [r7, #20]
   return(result);
 8008cbc:	697b      	ldr	r3, [r7, #20]
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d1e4      	bne.n	8008c8c <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2202      	movs	r2, #2
 8008cc6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008cc8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008ccc:	4619      	mov	r1, r3
 8008cce:	6878      	ldr	r0, [r7, #4]
 8008cd0:	f000 f850 	bl	8008d74 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008cd4:	e02a      	b.n	8008d2c <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008cd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d00e      	beq.n	8008d00 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008ce2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ce6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d008      	beq.n	8008d00 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d01c      	beq.n	8008d30 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008cfa:	6878      	ldr	r0, [r7, #4]
 8008cfc:	4798      	blx	r3
    }
    return;
 8008cfe:	e017      	b.n	8008d30 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008d00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d012      	beq.n	8008d32 <HAL_UART_IRQHandler+0x59e>
 8008d0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d00c      	beq.n	8008d32 <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8008d18:	6878      	ldr	r0, [r7, #4]
 8008d1a:	f000 fe33 	bl	8009984 <UART_EndTransmit_IT>
    return;
 8008d1e:	e008      	b.n	8008d32 <HAL_UART_IRQHandler+0x59e>
      return;
 8008d20:	bf00      	nop
 8008d22:	e006      	b.n	8008d32 <HAL_UART_IRQHandler+0x59e>
    return;
 8008d24:	bf00      	nop
 8008d26:	e004      	b.n	8008d32 <HAL_UART_IRQHandler+0x59e>
      return;
 8008d28:	bf00      	nop
 8008d2a:	e002      	b.n	8008d32 <HAL_UART_IRQHandler+0x59e>
      return;
 8008d2c:	bf00      	nop
 8008d2e:	e000      	b.n	8008d32 <HAL_UART_IRQHandler+0x59e>
    return;
 8008d30:	bf00      	nop
  }

}
 8008d32:	37e8      	adds	r7, #232	@ 0xe8
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bd80      	pop	{r7, pc}

08008d38 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008d38:	b480      	push	{r7}
 8008d3a:	b083      	sub	sp, #12
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008d40:	bf00      	nop
 8008d42:	370c      	adds	r7, #12
 8008d44:	46bd      	mov	sp, r7
 8008d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4a:	4770      	bx	lr

08008d4c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008d4c:	b480      	push	{r7}
 8008d4e:	b083      	sub	sp, #12
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008d54:	bf00      	nop
 8008d56:	370c      	adds	r7, #12
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5e:	4770      	bx	lr

08008d60 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008d60:	b480      	push	{r7}
 8008d62:	b083      	sub	sp, #12
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008d68:	bf00      	nop
 8008d6a:	370c      	adds	r7, #12
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d72:	4770      	bx	lr

08008d74 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008d74:	b480      	push	{r7}
 8008d76:	b083      	sub	sp, #12
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
 8008d7c:	460b      	mov	r3, r1
 8008d7e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008d80:	bf00      	nop
 8008d82:	370c      	adds	r7, #12
 8008d84:	46bd      	mov	sp, r7
 8008d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8a:	4770      	bx	lr

08008d8c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b088      	sub	sp, #32
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008d94:	2300      	movs	r3, #0
 8008d96:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	689a      	ldr	r2, [r3, #8]
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	691b      	ldr	r3, [r3, #16]
 8008da0:	431a      	orrs	r2, r3
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	695b      	ldr	r3, [r3, #20]
 8008da6:	431a      	orrs	r2, r3
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	69db      	ldr	r3, [r3, #28]
 8008dac:	4313      	orrs	r3, r2
 8008dae:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	681a      	ldr	r2, [r3, #0]
 8008db6:	4ba6      	ldr	r3, [pc, #664]	@ (8009050 <UART_SetConfig+0x2c4>)
 8008db8:	4013      	ands	r3, r2
 8008dba:	687a      	ldr	r2, [r7, #4]
 8008dbc:	6812      	ldr	r2, [r2, #0]
 8008dbe:	6979      	ldr	r1, [r7, #20]
 8008dc0:	430b      	orrs	r3, r1
 8008dc2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	685b      	ldr	r3, [r3, #4]
 8008dca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	68da      	ldr	r2, [r3, #12]
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	430a      	orrs	r2, r1
 8008dd8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	699b      	ldr	r3, [r3, #24]
 8008dde:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	6a1b      	ldr	r3, [r3, #32]
 8008de4:	697a      	ldr	r2, [r7, #20]
 8008de6:	4313      	orrs	r3, r2
 8008de8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	689b      	ldr	r3, [r3, #8]
 8008df0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	697a      	ldr	r2, [r7, #20]
 8008dfa:	430a      	orrs	r2, r1
 8008dfc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	4a94      	ldr	r2, [pc, #592]	@ (8009054 <UART_SetConfig+0x2c8>)
 8008e04:	4293      	cmp	r3, r2
 8008e06:	d120      	bne.n	8008e4a <UART_SetConfig+0xbe>
 8008e08:	4b93      	ldr	r3, [pc, #588]	@ (8009058 <UART_SetConfig+0x2cc>)
 8008e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e0e:	f003 0303 	and.w	r3, r3, #3
 8008e12:	2b03      	cmp	r3, #3
 8008e14:	d816      	bhi.n	8008e44 <UART_SetConfig+0xb8>
 8008e16:	a201      	add	r2, pc, #4	@ (adr r2, 8008e1c <UART_SetConfig+0x90>)
 8008e18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e1c:	08008e2d 	.word	0x08008e2d
 8008e20:	08008e39 	.word	0x08008e39
 8008e24:	08008e33 	.word	0x08008e33
 8008e28:	08008e3f 	.word	0x08008e3f
 8008e2c:	2301      	movs	r3, #1
 8008e2e:	77fb      	strb	r3, [r7, #31]
 8008e30:	e150      	b.n	80090d4 <UART_SetConfig+0x348>
 8008e32:	2302      	movs	r3, #2
 8008e34:	77fb      	strb	r3, [r7, #31]
 8008e36:	e14d      	b.n	80090d4 <UART_SetConfig+0x348>
 8008e38:	2304      	movs	r3, #4
 8008e3a:	77fb      	strb	r3, [r7, #31]
 8008e3c:	e14a      	b.n	80090d4 <UART_SetConfig+0x348>
 8008e3e:	2308      	movs	r3, #8
 8008e40:	77fb      	strb	r3, [r7, #31]
 8008e42:	e147      	b.n	80090d4 <UART_SetConfig+0x348>
 8008e44:	2310      	movs	r3, #16
 8008e46:	77fb      	strb	r3, [r7, #31]
 8008e48:	e144      	b.n	80090d4 <UART_SetConfig+0x348>
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	4a83      	ldr	r2, [pc, #524]	@ (800905c <UART_SetConfig+0x2d0>)
 8008e50:	4293      	cmp	r3, r2
 8008e52:	d132      	bne.n	8008eba <UART_SetConfig+0x12e>
 8008e54:	4b80      	ldr	r3, [pc, #512]	@ (8009058 <UART_SetConfig+0x2cc>)
 8008e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e5a:	f003 030c 	and.w	r3, r3, #12
 8008e5e:	2b0c      	cmp	r3, #12
 8008e60:	d828      	bhi.n	8008eb4 <UART_SetConfig+0x128>
 8008e62:	a201      	add	r2, pc, #4	@ (adr r2, 8008e68 <UART_SetConfig+0xdc>)
 8008e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e68:	08008e9d 	.word	0x08008e9d
 8008e6c:	08008eb5 	.word	0x08008eb5
 8008e70:	08008eb5 	.word	0x08008eb5
 8008e74:	08008eb5 	.word	0x08008eb5
 8008e78:	08008ea9 	.word	0x08008ea9
 8008e7c:	08008eb5 	.word	0x08008eb5
 8008e80:	08008eb5 	.word	0x08008eb5
 8008e84:	08008eb5 	.word	0x08008eb5
 8008e88:	08008ea3 	.word	0x08008ea3
 8008e8c:	08008eb5 	.word	0x08008eb5
 8008e90:	08008eb5 	.word	0x08008eb5
 8008e94:	08008eb5 	.word	0x08008eb5
 8008e98:	08008eaf 	.word	0x08008eaf
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	77fb      	strb	r3, [r7, #31]
 8008ea0:	e118      	b.n	80090d4 <UART_SetConfig+0x348>
 8008ea2:	2302      	movs	r3, #2
 8008ea4:	77fb      	strb	r3, [r7, #31]
 8008ea6:	e115      	b.n	80090d4 <UART_SetConfig+0x348>
 8008ea8:	2304      	movs	r3, #4
 8008eaa:	77fb      	strb	r3, [r7, #31]
 8008eac:	e112      	b.n	80090d4 <UART_SetConfig+0x348>
 8008eae:	2308      	movs	r3, #8
 8008eb0:	77fb      	strb	r3, [r7, #31]
 8008eb2:	e10f      	b.n	80090d4 <UART_SetConfig+0x348>
 8008eb4:	2310      	movs	r3, #16
 8008eb6:	77fb      	strb	r3, [r7, #31]
 8008eb8:	e10c      	b.n	80090d4 <UART_SetConfig+0x348>
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	4a68      	ldr	r2, [pc, #416]	@ (8009060 <UART_SetConfig+0x2d4>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d120      	bne.n	8008f06 <UART_SetConfig+0x17a>
 8008ec4:	4b64      	ldr	r3, [pc, #400]	@ (8009058 <UART_SetConfig+0x2cc>)
 8008ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008eca:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008ece:	2b30      	cmp	r3, #48	@ 0x30
 8008ed0:	d013      	beq.n	8008efa <UART_SetConfig+0x16e>
 8008ed2:	2b30      	cmp	r3, #48	@ 0x30
 8008ed4:	d814      	bhi.n	8008f00 <UART_SetConfig+0x174>
 8008ed6:	2b20      	cmp	r3, #32
 8008ed8:	d009      	beq.n	8008eee <UART_SetConfig+0x162>
 8008eda:	2b20      	cmp	r3, #32
 8008edc:	d810      	bhi.n	8008f00 <UART_SetConfig+0x174>
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d002      	beq.n	8008ee8 <UART_SetConfig+0x15c>
 8008ee2:	2b10      	cmp	r3, #16
 8008ee4:	d006      	beq.n	8008ef4 <UART_SetConfig+0x168>
 8008ee6:	e00b      	b.n	8008f00 <UART_SetConfig+0x174>
 8008ee8:	2300      	movs	r3, #0
 8008eea:	77fb      	strb	r3, [r7, #31]
 8008eec:	e0f2      	b.n	80090d4 <UART_SetConfig+0x348>
 8008eee:	2302      	movs	r3, #2
 8008ef0:	77fb      	strb	r3, [r7, #31]
 8008ef2:	e0ef      	b.n	80090d4 <UART_SetConfig+0x348>
 8008ef4:	2304      	movs	r3, #4
 8008ef6:	77fb      	strb	r3, [r7, #31]
 8008ef8:	e0ec      	b.n	80090d4 <UART_SetConfig+0x348>
 8008efa:	2308      	movs	r3, #8
 8008efc:	77fb      	strb	r3, [r7, #31]
 8008efe:	e0e9      	b.n	80090d4 <UART_SetConfig+0x348>
 8008f00:	2310      	movs	r3, #16
 8008f02:	77fb      	strb	r3, [r7, #31]
 8008f04:	e0e6      	b.n	80090d4 <UART_SetConfig+0x348>
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	4a56      	ldr	r2, [pc, #344]	@ (8009064 <UART_SetConfig+0x2d8>)
 8008f0c:	4293      	cmp	r3, r2
 8008f0e:	d120      	bne.n	8008f52 <UART_SetConfig+0x1c6>
 8008f10:	4b51      	ldr	r3, [pc, #324]	@ (8009058 <UART_SetConfig+0x2cc>)
 8008f12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f16:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008f1a:	2bc0      	cmp	r3, #192	@ 0xc0
 8008f1c:	d013      	beq.n	8008f46 <UART_SetConfig+0x1ba>
 8008f1e:	2bc0      	cmp	r3, #192	@ 0xc0
 8008f20:	d814      	bhi.n	8008f4c <UART_SetConfig+0x1c0>
 8008f22:	2b80      	cmp	r3, #128	@ 0x80
 8008f24:	d009      	beq.n	8008f3a <UART_SetConfig+0x1ae>
 8008f26:	2b80      	cmp	r3, #128	@ 0x80
 8008f28:	d810      	bhi.n	8008f4c <UART_SetConfig+0x1c0>
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d002      	beq.n	8008f34 <UART_SetConfig+0x1a8>
 8008f2e:	2b40      	cmp	r3, #64	@ 0x40
 8008f30:	d006      	beq.n	8008f40 <UART_SetConfig+0x1b4>
 8008f32:	e00b      	b.n	8008f4c <UART_SetConfig+0x1c0>
 8008f34:	2300      	movs	r3, #0
 8008f36:	77fb      	strb	r3, [r7, #31]
 8008f38:	e0cc      	b.n	80090d4 <UART_SetConfig+0x348>
 8008f3a:	2302      	movs	r3, #2
 8008f3c:	77fb      	strb	r3, [r7, #31]
 8008f3e:	e0c9      	b.n	80090d4 <UART_SetConfig+0x348>
 8008f40:	2304      	movs	r3, #4
 8008f42:	77fb      	strb	r3, [r7, #31]
 8008f44:	e0c6      	b.n	80090d4 <UART_SetConfig+0x348>
 8008f46:	2308      	movs	r3, #8
 8008f48:	77fb      	strb	r3, [r7, #31]
 8008f4a:	e0c3      	b.n	80090d4 <UART_SetConfig+0x348>
 8008f4c:	2310      	movs	r3, #16
 8008f4e:	77fb      	strb	r3, [r7, #31]
 8008f50:	e0c0      	b.n	80090d4 <UART_SetConfig+0x348>
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	4a44      	ldr	r2, [pc, #272]	@ (8009068 <UART_SetConfig+0x2dc>)
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d125      	bne.n	8008fa8 <UART_SetConfig+0x21c>
 8008f5c:	4b3e      	ldr	r3, [pc, #248]	@ (8009058 <UART_SetConfig+0x2cc>)
 8008f5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008f66:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008f6a:	d017      	beq.n	8008f9c <UART_SetConfig+0x210>
 8008f6c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008f70:	d817      	bhi.n	8008fa2 <UART_SetConfig+0x216>
 8008f72:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f76:	d00b      	beq.n	8008f90 <UART_SetConfig+0x204>
 8008f78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f7c:	d811      	bhi.n	8008fa2 <UART_SetConfig+0x216>
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d003      	beq.n	8008f8a <UART_SetConfig+0x1fe>
 8008f82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f86:	d006      	beq.n	8008f96 <UART_SetConfig+0x20a>
 8008f88:	e00b      	b.n	8008fa2 <UART_SetConfig+0x216>
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	77fb      	strb	r3, [r7, #31]
 8008f8e:	e0a1      	b.n	80090d4 <UART_SetConfig+0x348>
 8008f90:	2302      	movs	r3, #2
 8008f92:	77fb      	strb	r3, [r7, #31]
 8008f94:	e09e      	b.n	80090d4 <UART_SetConfig+0x348>
 8008f96:	2304      	movs	r3, #4
 8008f98:	77fb      	strb	r3, [r7, #31]
 8008f9a:	e09b      	b.n	80090d4 <UART_SetConfig+0x348>
 8008f9c:	2308      	movs	r3, #8
 8008f9e:	77fb      	strb	r3, [r7, #31]
 8008fa0:	e098      	b.n	80090d4 <UART_SetConfig+0x348>
 8008fa2:	2310      	movs	r3, #16
 8008fa4:	77fb      	strb	r3, [r7, #31]
 8008fa6:	e095      	b.n	80090d4 <UART_SetConfig+0x348>
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	4a2f      	ldr	r2, [pc, #188]	@ (800906c <UART_SetConfig+0x2e0>)
 8008fae:	4293      	cmp	r3, r2
 8008fb0:	d125      	bne.n	8008ffe <UART_SetConfig+0x272>
 8008fb2:	4b29      	ldr	r3, [pc, #164]	@ (8009058 <UART_SetConfig+0x2cc>)
 8008fb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008fb8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008fbc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008fc0:	d017      	beq.n	8008ff2 <UART_SetConfig+0x266>
 8008fc2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008fc6:	d817      	bhi.n	8008ff8 <UART_SetConfig+0x26c>
 8008fc8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008fcc:	d00b      	beq.n	8008fe6 <UART_SetConfig+0x25a>
 8008fce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008fd2:	d811      	bhi.n	8008ff8 <UART_SetConfig+0x26c>
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d003      	beq.n	8008fe0 <UART_SetConfig+0x254>
 8008fd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008fdc:	d006      	beq.n	8008fec <UART_SetConfig+0x260>
 8008fde:	e00b      	b.n	8008ff8 <UART_SetConfig+0x26c>
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	77fb      	strb	r3, [r7, #31]
 8008fe4:	e076      	b.n	80090d4 <UART_SetConfig+0x348>
 8008fe6:	2302      	movs	r3, #2
 8008fe8:	77fb      	strb	r3, [r7, #31]
 8008fea:	e073      	b.n	80090d4 <UART_SetConfig+0x348>
 8008fec:	2304      	movs	r3, #4
 8008fee:	77fb      	strb	r3, [r7, #31]
 8008ff0:	e070      	b.n	80090d4 <UART_SetConfig+0x348>
 8008ff2:	2308      	movs	r3, #8
 8008ff4:	77fb      	strb	r3, [r7, #31]
 8008ff6:	e06d      	b.n	80090d4 <UART_SetConfig+0x348>
 8008ff8:	2310      	movs	r3, #16
 8008ffa:	77fb      	strb	r3, [r7, #31]
 8008ffc:	e06a      	b.n	80090d4 <UART_SetConfig+0x348>
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	4a1b      	ldr	r2, [pc, #108]	@ (8009070 <UART_SetConfig+0x2e4>)
 8009004:	4293      	cmp	r3, r2
 8009006:	d138      	bne.n	800907a <UART_SetConfig+0x2ee>
 8009008:	4b13      	ldr	r3, [pc, #76]	@ (8009058 <UART_SetConfig+0x2cc>)
 800900a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800900e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8009012:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009016:	d017      	beq.n	8009048 <UART_SetConfig+0x2bc>
 8009018:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800901c:	d82a      	bhi.n	8009074 <UART_SetConfig+0x2e8>
 800901e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009022:	d00b      	beq.n	800903c <UART_SetConfig+0x2b0>
 8009024:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009028:	d824      	bhi.n	8009074 <UART_SetConfig+0x2e8>
 800902a:	2b00      	cmp	r3, #0
 800902c:	d003      	beq.n	8009036 <UART_SetConfig+0x2aa>
 800902e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009032:	d006      	beq.n	8009042 <UART_SetConfig+0x2b6>
 8009034:	e01e      	b.n	8009074 <UART_SetConfig+0x2e8>
 8009036:	2300      	movs	r3, #0
 8009038:	77fb      	strb	r3, [r7, #31]
 800903a:	e04b      	b.n	80090d4 <UART_SetConfig+0x348>
 800903c:	2302      	movs	r3, #2
 800903e:	77fb      	strb	r3, [r7, #31]
 8009040:	e048      	b.n	80090d4 <UART_SetConfig+0x348>
 8009042:	2304      	movs	r3, #4
 8009044:	77fb      	strb	r3, [r7, #31]
 8009046:	e045      	b.n	80090d4 <UART_SetConfig+0x348>
 8009048:	2308      	movs	r3, #8
 800904a:	77fb      	strb	r3, [r7, #31]
 800904c:	e042      	b.n	80090d4 <UART_SetConfig+0x348>
 800904e:	bf00      	nop
 8009050:	efff69f3 	.word	0xefff69f3
 8009054:	40011000 	.word	0x40011000
 8009058:	40023800 	.word	0x40023800
 800905c:	40004400 	.word	0x40004400
 8009060:	40004800 	.word	0x40004800
 8009064:	40004c00 	.word	0x40004c00
 8009068:	40005000 	.word	0x40005000
 800906c:	40011400 	.word	0x40011400
 8009070:	40007800 	.word	0x40007800
 8009074:	2310      	movs	r3, #16
 8009076:	77fb      	strb	r3, [r7, #31]
 8009078:	e02c      	b.n	80090d4 <UART_SetConfig+0x348>
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	4a72      	ldr	r2, [pc, #456]	@ (8009248 <UART_SetConfig+0x4bc>)
 8009080:	4293      	cmp	r3, r2
 8009082:	d125      	bne.n	80090d0 <UART_SetConfig+0x344>
 8009084:	4b71      	ldr	r3, [pc, #452]	@ (800924c <UART_SetConfig+0x4c0>)
 8009086:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800908a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800908e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009092:	d017      	beq.n	80090c4 <UART_SetConfig+0x338>
 8009094:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009098:	d817      	bhi.n	80090ca <UART_SetConfig+0x33e>
 800909a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800909e:	d00b      	beq.n	80090b8 <UART_SetConfig+0x32c>
 80090a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80090a4:	d811      	bhi.n	80090ca <UART_SetConfig+0x33e>
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d003      	beq.n	80090b2 <UART_SetConfig+0x326>
 80090aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80090ae:	d006      	beq.n	80090be <UART_SetConfig+0x332>
 80090b0:	e00b      	b.n	80090ca <UART_SetConfig+0x33e>
 80090b2:	2300      	movs	r3, #0
 80090b4:	77fb      	strb	r3, [r7, #31]
 80090b6:	e00d      	b.n	80090d4 <UART_SetConfig+0x348>
 80090b8:	2302      	movs	r3, #2
 80090ba:	77fb      	strb	r3, [r7, #31]
 80090bc:	e00a      	b.n	80090d4 <UART_SetConfig+0x348>
 80090be:	2304      	movs	r3, #4
 80090c0:	77fb      	strb	r3, [r7, #31]
 80090c2:	e007      	b.n	80090d4 <UART_SetConfig+0x348>
 80090c4:	2308      	movs	r3, #8
 80090c6:	77fb      	strb	r3, [r7, #31]
 80090c8:	e004      	b.n	80090d4 <UART_SetConfig+0x348>
 80090ca:	2310      	movs	r3, #16
 80090cc:	77fb      	strb	r3, [r7, #31]
 80090ce:	e001      	b.n	80090d4 <UART_SetConfig+0x348>
 80090d0:	2310      	movs	r3, #16
 80090d2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	69db      	ldr	r3, [r3, #28]
 80090d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80090dc:	d15b      	bne.n	8009196 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80090de:	7ffb      	ldrb	r3, [r7, #31]
 80090e0:	2b08      	cmp	r3, #8
 80090e2:	d828      	bhi.n	8009136 <UART_SetConfig+0x3aa>
 80090e4:	a201      	add	r2, pc, #4	@ (adr r2, 80090ec <UART_SetConfig+0x360>)
 80090e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090ea:	bf00      	nop
 80090ec:	08009111 	.word	0x08009111
 80090f0:	08009119 	.word	0x08009119
 80090f4:	08009121 	.word	0x08009121
 80090f8:	08009137 	.word	0x08009137
 80090fc:	08009127 	.word	0x08009127
 8009100:	08009137 	.word	0x08009137
 8009104:	08009137 	.word	0x08009137
 8009108:	08009137 	.word	0x08009137
 800910c:	0800912f 	.word	0x0800912f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009110:	f7fc fe20 	bl	8005d54 <HAL_RCC_GetPCLK1Freq>
 8009114:	61b8      	str	r0, [r7, #24]
        break;
 8009116:	e013      	b.n	8009140 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009118:	f7fc fe30 	bl	8005d7c <HAL_RCC_GetPCLK2Freq>
 800911c:	61b8      	str	r0, [r7, #24]
        break;
 800911e:	e00f      	b.n	8009140 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009120:	4b4b      	ldr	r3, [pc, #300]	@ (8009250 <UART_SetConfig+0x4c4>)
 8009122:	61bb      	str	r3, [r7, #24]
        break;
 8009124:	e00c      	b.n	8009140 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009126:	f7fc fd03 	bl	8005b30 <HAL_RCC_GetSysClockFreq>
 800912a:	61b8      	str	r0, [r7, #24]
        break;
 800912c:	e008      	b.n	8009140 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800912e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009132:	61bb      	str	r3, [r7, #24]
        break;
 8009134:	e004      	b.n	8009140 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8009136:	2300      	movs	r3, #0
 8009138:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800913a:	2301      	movs	r3, #1
 800913c:	77bb      	strb	r3, [r7, #30]
        break;
 800913e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009140:	69bb      	ldr	r3, [r7, #24]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d074      	beq.n	8009230 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009146:	69bb      	ldr	r3, [r7, #24]
 8009148:	005a      	lsls	r2, r3, #1
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	685b      	ldr	r3, [r3, #4]
 800914e:	085b      	lsrs	r3, r3, #1
 8009150:	441a      	add	r2, r3
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	685b      	ldr	r3, [r3, #4]
 8009156:	fbb2 f3f3 	udiv	r3, r2, r3
 800915a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800915c:	693b      	ldr	r3, [r7, #16]
 800915e:	2b0f      	cmp	r3, #15
 8009160:	d916      	bls.n	8009190 <UART_SetConfig+0x404>
 8009162:	693b      	ldr	r3, [r7, #16]
 8009164:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009168:	d212      	bcs.n	8009190 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800916a:	693b      	ldr	r3, [r7, #16]
 800916c:	b29b      	uxth	r3, r3
 800916e:	f023 030f 	bic.w	r3, r3, #15
 8009172:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009174:	693b      	ldr	r3, [r7, #16]
 8009176:	085b      	lsrs	r3, r3, #1
 8009178:	b29b      	uxth	r3, r3
 800917a:	f003 0307 	and.w	r3, r3, #7
 800917e:	b29a      	uxth	r2, r3
 8009180:	89fb      	ldrh	r3, [r7, #14]
 8009182:	4313      	orrs	r3, r2
 8009184:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	89fa      	ldrh	r2, [r7, #14]
 800918c:	60da      	str	r2, [r3, #12]
 800918e:	e04f      	b.n	8009230 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009190:	2301      	movs	r3, #1
 8009192:	77bb      	strb	r3, [r7, #30]
 8009194:	e04c      	b.n	8009230 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009196:	7ffb      	ldrb	r3, [r7, #31]
 8009198:	2b08      	cmp	r3, #8
 800919a:	d828      	bhi.n	80091ee <UART_SetConfig+0x462>
 800919c:	a201      	add	r2, pc, #4	@ (adr r2, 80091a4 <UART_SetConfig+0x418>)
 800919e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091a2:	bf00      	nop
 80091a4:	080091c9 	.word	0x080091c9
 80091a8:	080091d1 	.word	0x080091d1
 80091ac:	080091d9 	.word	0x080091d9
 80091b0:	080091ef 	.word	0x080091ef
 80091b4:	080091df 	.word	0x080091df
 80091b8:	080091ef 	.word	0x080091ef
 80091bc:	080091ef 	.word	0x080091ef
 80091c0:	080091ef 	.word	0x080091ef
 80091c4:	080091e7 	.word	0x080091e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80091c8:	f7fc fdc4 	bl	8005d54 <HAL_RCC_GetPCLK1Freq>
 80091cc:	61b8      	str	r0, [r7, #24]
        break;
 80091ce:	e013      	b.n	80091f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80091d0:	f7fc fdd4 	bl	8005d7c <HAL_RCC_GetPCLK2Freq>
 80091d4:	61b8      	str	r0, [r7, #24]
        break;
 80091d6:	e00f      	b.n	80091f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80091d8:	4b1d      	ldr	r3, [pc, #116]	@ (8009250 <UART_SetConfig+0x4c4>)
 80091da:	61bb      	str	r3, [r7, #24]
        break;
 80091dc:	e00c      	b.n	80091f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80091de:	f7fc fca7 	bl	8005b30 <HAL_RCC_GetSysClockFreq>
 80091e2:	61b8      	str	r0, [r7, #24]
        break;
 80091e4:	e008      	b.n	80091f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80091e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80091ea:	61bb      	str	r3, [r7, #24]
        break;
 80091ec:	e004      	b.n	80091f8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80091ee:	2300      	movs	r3, #0
 80091f0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80091f2:	2301      	movs	r3, #1
 80091f4:	77bb      	strb	r3, [r7, #30]
        break;
 80091f6:	bf00      	nop
    }

    if (pclk != 0U)
 80091f8:	69bb      	ldr	r3, [r7, #24]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d018      	beq.n	8009230 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	685b      	ldr	r3, [r3, #4]
 8009202:	085a      	lsrs	r2, r3, #1
 8009204:	69bb      	ldr	r3, [r7, #24]
 8009206:	441a      	add	r2, r3
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	685b      	ldr	r3, [r3, #4]
 800920c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009210:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009212:	693b      	ldr	r3, [r7, #16]
 8009214:	2b0f      	cmp	r3, #15
 8009216:	d909      	bls.n	800922c <UART_SetConfig+0x4a0>
 8009218:	693b      	ldr	r3, [r7, #16]
 800921a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800921e:	d205      	bcs.n	800922c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009220:	693b      	ldr	r3, [r7, #16]
 8009222:	b29a      	uxth	r2, r3
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	60da      	str	r2, [r3, #12]
 800922a:	e001      	b.n	8009230 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800922c:	2301      	movs	r3, #1
 800922e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2200      	movs	r2, #0
 8009234:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	2200      	movs	r2, #0
 800923a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800923c:	7fbb      	ldrb	r3, [r7, #30]
}
 800923e:	4618      	mov	r0, r3
 8009240:	3720      	adds	r7, #32
 8009242:	46bd      	mov	sp, r7
 8009244:	bd80      	pop	{r7, pc}
 8009246:	bf00      	nop
 8009248:	40007c00 	.word	0x40007c00
 800924c:	40023800 	.word	0x40023800
 8009250:	00f42400 	.word	0x00f42400

08009254 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009254:	b480      	push	{r7}
 8009256:	b083      	sub	sp, #12
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009260:	f003 0308 	and.w	r3, r3, #8
 8009264:	2b00      	cmp	r3, #0
 8009266:	d00a      	beq.n	800927e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	685b      	ldr	r3, [r3, #4]
 800926e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	430a      	orrs	r2, r1
 800927c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009282:	f003 0301 	and.w	r3, r3, #1
 8009286:	2b00      	cmp	r3, #0
 8009288:	d00a      	beq.n	80092a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	685b      	ldr	r3, [r3, #4]
 8009290:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	430a      	orrs	r2, r1
 800929e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092a4:	f003 0302 	and.w	r3, r3, #2
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d00a      	beq.n	80092c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	685b      	ldr	r3, [r3, #4]
 80092b2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	430a      	orrs	r2, r1
 80092c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092c6:	f003 0304 	and.w	r3, r3, #4
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d00a      	beq.n	80092e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	685b      	ldr	r3, [r3, #4]
 80092d4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	430a      	orrs	r2, r1
 80092e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092e8:	f003 0310 	and.w	r3, r3, #16
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d00a      	beq.n	8009306 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	689b      	ldr	r3, [r3, #8]
 80092f6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	430a      	orrs	r2, r1
 8009304:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800930a:	f003 0320 	and.w	r3, r3, #32
 800930e:	2b00      	cmp	r3, #0
 8009310:	d00a      	beq.n	8009328 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	689b      	ldr	r3, [r3, #8]
 8009318:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	430a      	orrs	r2, r1
 8009326:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800932c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009330:	2b00      	cmp	r3, #0
 8009332:	d01a      	beq.n	800936a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	685b      	ldr	r3, [r3, #4]
 800933a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	430a      	orrs	r2, r1
 8009348:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800934e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009352:	d10a      	bne.n	800936a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	685b      	ldr	r3, [r3, #4]
 800935a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	430a      	orrs	r2, r1
 8009368:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800936e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009372:	2b00      	cmp	r3, #0
 8009374:	d00a      	beq.n	800938c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	685b      	ldr	r3, [r3, #4]
 800937c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	430a      	orrs	r2, r1
 800938a:	605a      	str	r2, [r3, #4]
  }
}
 800938c:	bf00      	nop
 800938e:	370c      	adds	r7, #12
 8009390:	46bd      	mov	sp, r7
 8009392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009396:	4770      	bx	lr

08009398 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009398:	b580      	push	{r7, lr}
 800939a:	b08c      	sub	sp, #48	@ 0x30
 800939c:	af02      	add	r7, sp, #8
 800939e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2200      	movs	r2, #0
 80093a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80093a8:	f7fa faf0 	bl	800398c <HAL_GetTick>
 80093ac:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	f003 0308 	and.w	r3, r3, #8
 80093b8:	2b08      	cmp	r3, #8
 80093ba:	d12e      	bne.n	800941a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80093bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80093c0:	9300      	str	r3, [sp, #0]
 80093c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093c4:	2200      	movs	r2, #0
 80093c6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80093ca:	6878      	ldr	r0, [r7, #4]
 80093cc:	f000 f83b 	bl	8009446 <UART_WaitOnFlagUntilTimeout>
 80093d0:	4603      	mov	r3, r0
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d021      	beq.n	800941a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093dc:	693b      	ldr	r3, [r7, #16]
 80093de:	e853 3f00 	ldrex	r3, [r3]
 80093e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80093ea:	623b      	str	r3, [r7, #32]
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	461a      	mov	r2, r3
 80093f2:	6a3b      	ldr	r3, [r7, #32]
 80093f4:	61fb      	str	r3, [r7, #28]
 80093f6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093f8:	69b9      	ldr	r1, [r7, #24]
 80093fa:	69fa      	ldr	r2, [r7, #28]
 80093fc:	e841 2300 	strex	r3, r2, [r1]
 8009400:	617b      	str	r3, [r7, #20]
   return(result);
 8009402:	697b      	ldr	r3, [r7, #20]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d1e6      	bne.n	80093d6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	2220      	movs	r2, #32
 800940c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	2200      	movs	r2, #0
 8009412:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009416:	2303      	movs	r3, #3
 8009418:	e011      	b.n	800943e <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	2220      	movs	r2, #32
 800941e:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	2220      	movs	r2, #32
 8009424:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2200      	movs	r2, #0
 800942c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	2200      	movs	r2, #0
 8009432:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2200      	movs	r2, #0
 8009438:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800943c:	2300      	movs	r3, #0
}
 800943e:	4618      	mov	r0, r3
 8009440:	3728      	adds	r7, #40	@ 0x28
 8009442:	46bd      	mov	sp, r7
 8009444:	bd80      	pop	{r7, pc}

08009446 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009446:	b580      	push	{r7, lr}
 8009448:	b084      	sub	sp, #16
 800944a:	af00      	add	r7, sp, #0
 800944c:	60f8      	str	r0, [r7, #12]
 800944e:	60b9      	str	r1, [r7, #8]
 8009450:	603b      	str	r3, [r7, #0]
 8009452:	4613      	mov	r3, r2
 8009454:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009456:	e04f      	b.n	80094f8 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009458:	69bb      	ldr	r3, [r7, #24]
 800945a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800945e:	d04b      	beq.n	80094f8 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009460:	f7fa fa94 	bl	800398c <HAL_GetTick>
 8009464:	4602      	mov	r2, r0
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	1ad3      	subs	r3, r2, r3
 800946a:	69ba      	ldr	r2, [r7, #24]
 800946c:	429a      	cmp	r2, r3
 800946e:	d302      	bcc.n	8009476 <UART_WaitOnFlagUntilTimeout+0x30>
 8009470:	69bb      	ldr	r3, [r7, #24]
 8009472:	2b00      	cmp	r3, #0
 8009474:	d101      	bne.n	800947a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009476:	2303      	movs	r3, #3
 8009478:	e04e      	b.n	8009518 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	f003 0304 	and.w	r3, r3, #4
 8009484:	2b00      	cmp	r3, #0
 8009486:	d037      	beq.n	80094f8 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009488:	68bb      	ldr	r3, [r7, #8]
 800948a:	2b80      	cmp	r3, #128	@ 0x80
 800948c:	d034      	beq.n	80094f8 <UART_WaitOnFlagUntilTimeout+0xb2>
 800948e:	68bb      	ldr	r3, [r7, #8]
 8009490:	2b40      	cmp	r3, #64	@ 0x40
 8009492:	d031      	beq.n	80094f8 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	69db      	ldr	r3, [r3, #28]
 800949a:	f003 0308 	and.w	r3, r3, #8
 800949e:	2b08      	cmp	r3, #8
 80094a0:	d110      	bne.n	80094c4 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	2208      	movs	r2, #8
 80094a8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80094aa:	68f8      	ldr	r0, [r7, #12]
 80094ac:	f000 f8fe 	bl	80096ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	2208      	movs	r2, #8
 80094b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	2200      	movs	r2, #0
 80094bc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80094c0:	2301      	movs	r3, #1
 80094c2:	e029      	b.n	8009518 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	69db      	ldr	r3, [r3, #28]
 80094ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80094ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80094d2:	d111      	bne.n	80094f8 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80094dc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80094de:	68f8      	ldr	r0, [r7, #12]
 80094e0:	f000 f8e4 	bl	80096ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	2220      	movs	r2, #32
 80094e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	2200      	movs	r2, #0
 80094f0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80094f4:	2303      	movs	r3, #3
 80094f6:	e00f      	b.n	8009518 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	69da      	ldr	r2, [r3, #28]
 80094fe:	68bb      	ldr	r3, [r7, #8]
 8009500:	4013      	ands	r3, r2
 8009502:	68ba      	ldr	r2, [r7, #8]
 8009504:	429a      	cmp	r2, r3
 8009506:	bf0c      	ite	eq
 8009508:	2301      	moveq	r3, #1
 800950a:	2300      	movne	r3, #0
 800950c:	b2db      	uxtb	r3, r3
 800950e:	461a      	mov	r2, r3
 8009510:	79fb      	ldrb	r3, [r7, #7]
 8009512:	429a      	cmp	r2, r3
 8009514:	d0a0      	beq.n	8009458 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009516:	2300      	movs	r3, #0
}
 8009518:	4618      	mov	r0, r3
 800951a:	3710      	adds	r7, #16
 800951c:	46bd      	mov	sp, r7
 800951e:	bd80      	pop	{r7, pc}

08009520 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009520:	b580      	push	{r7, lr}
 8009522:	b096      	sub	sp, #88	@ 0x58
 8009524:	af00      	add	r7, sp, #0
 8009526:	60f8      	str	r0, [r7, #12]
 8009528:	60b9      	str	r1, [r7, #8]
 800952a:	4613      	mov	r3, r2
 800952c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	68ba      	ldr	r2, [r7, #8]
 8009532:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	88fa      	ldrh	r2, [r7, #6]
 8009538:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	2200      	movs	r2, #0
 8009540:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	2222      	movs	r2, #34	@ 0x22
 8009548:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009550:	2b00      	cmp	r3, #0
 8009552:	d028      	beq.n	80095a6 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009558:	4a3e      	ldr	r2, [pc, #248]	@ (8009654 <UART_Start_Receive_DMA+0x134>)
 800955a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009560:	4a3d      	ldr	r2, [pc, #244]	@ (8009658 <UART_Start_Receive_DMA+0x138>)
 8009562:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009568:	4a3c      	ldr	r2, [pc, #240]	@ (800965c <UART_Start_Receive_DMA+0x13c>)
 800956a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009570:	2200      	movs	r2, #0
 8009572:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	3324      	adds	r3, #36	@ 0x24
 800957e:	4619      	mov	r1, r3
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009584:	461a      	mov	r2, r3
 8009586:	88fb      	ldrh	r3, [r7, #6]
 8009588:	f7fa fbf0 	bl	8003d6c <HAL_DMA_Start_IT>
 800958c:	4603      	mov	r3, r0
 800958e:	2b00      	cmp	r3, #0
 8009590:	d009      	beq.n	80095a6 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	2210      	movs	r2, #16
 8009596:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	2220      	movs	r2, #32
 800959e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 80095a2:	2301      	movs	r3, #1
 80095a4:	e051      	b.n	800964a <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	691b      	ldr	r3, [r3, #16]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d018      	beq.n	80095e0 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095b6:	e853 3f00 	ldrex	r3, [r3]
 80095ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80095bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80095c2:	657b      	str	r3, [r7, #84]	@ 0x54
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	461a      	mov	r2, r3
 80095ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80095cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80095ce:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095d0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80095d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80095d4:	e841 2300 	strex	r3, r2, [r1]
 80095d8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80095da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d1e6      	bne.n	80095ae <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	3308      	adds	r3, #8
 80095e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ea:	e853 3f00 	ldrex	r3, [r3]
 80095ee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80095f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095f2:	f043 0301 	orr.w	r3, r3, #1
 80095f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	3308      	adds	r3, #8
 80095fe:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009600:	637a      	str	r2, [r7, #52]	@ 0x34
 8009602:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009604:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009606:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009608:	e841 2300 	strex	r3, r2, [r1]
 800960c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800960e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009610:	2b00      	cmp	r3, #0
 8009612:	d1e5      	bne.n	80095e0 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	3308      	adds	r3, #8
 800961a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800961c:	697b      	ldr	r3, [r7, #20]
 800961e:	e853 3f00 	ldrex	r3, [r3]
 8009622:	613b      	str	r3, [r7, #16]
   return(result);
 8009624:	693b      	ldr	r3, [r7, #16]
 8009626:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800962a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	3308      	adds	r3, #8
 8009632:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009634:	623a      	str	r2, [r7, #32]
 8009636:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009638:	69f9      	ldr	r1, [r7, #28]
 800963a:	6a3a      	ldr	r2, [r7, #32]
 800963c:	e841 2300 	strex	r3, r2, [r1]
 8009640:	61bb      	str	r3, [r7, #24]
   return(result);
 8009642:	69bb      	ldr	r3, [r7, #24]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d1e5      	bne.n	8009614 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8009648:	2300      	movs	r3, #0
}
 800964a:	4618      	mov	r0, r3
 800964c:	3758      	adds	r7, #88	@ 0x58
 800964e:	46bd      	mov	sp, r7
 8009650:	bd80      	pop	{r7, pc}
 8009652:	bf00      	nop
 8009654:	08009775 	.word	0x08009775
 8009658:	0800989d 	.word	0x0800989d
 800965c:	080098db 	.word	0x080098db

08009660 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009660:	b480      	push	{r7}
 8009662:	b089      	sub	sp, #36	@ 0x24
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	e853 3f00 	ldrex	r3, [r3]
 8009674:	60bb      	str	r3, [r7, #8]
   return(result);
 8009676:	68bb      	ldr	r3, [r7, #8]
 8009678:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800967c:	61fb      	str	r3, [r7, #28]
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	461a      	mov	r2, r3
 8009684:	69fb      	ldr	r3, [r7, #28]
 8009686:	61bb      	str	r3, [r7, #24]
 8009688:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800968a:	6979      	ldr	r1, [r7, #20]
 800968c:	69ba      	ldr	r2, [r7, #24]
 800968e:	e841 2300 	strex	r3, r2, [r1]
 8009692:	613b      	str	r3, [r7, #16]
   return(result);
 8009694:	693b      	ldr	r3, [r7, #16]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d1e6      	bne.n	8009668 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2220      	movs	r2, #32
 800969e:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80096a0:	bf00      	nop
 80096a2:	3724      	adds	r7, #36	@ 0x24
 80096a4:	46bd      	mov	sp, r7
 80096a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096aa:	4770      	bx	lr

080096ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80096ac:	b480      	push	{r7}
 80096ae:	b095      	sub	sp, #84	@ 0x54
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096bc:	e853 3f00 	ldrex	r3, [r3]
 80096c0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80096c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80096c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	461a      	mov	r2, r3
 80096d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80096d2:	643b      	str	r3, [r7, #64]	@ 0x40
 80096d4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096d6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80096d8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80096da:	e841 2300 	strex	r3, r2, [r1]
 80096de:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80096e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d1e6      	bne.n	80096b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	3308      	adds	r3, #8
 80096ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096ee:	6a3b      	ldr	r3, [r7, #32]
 80096f0:	e853 3f00 	ldrex	r3, [r3]
 80096f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80096f6:	69fb      	ldr	r3, [r7, #28]
 80096f8:	f023 0301 	bic.w	r3, r3, #1
 80096fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	3308      	adds	r3, #8
 8009704:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009706:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009708:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800970a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800970c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800970e:	e841 2300 	strex	r3, r2, [r1]
 8009712:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009716:	2b00      	cmp	r3, #0
 8009718:	d1e5      	bne.n	80096e6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800971e:	2b01      	cmp	r3, #1
 8009720:	d118      	bne.n	8009754 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	e853 3f00 	ldrex	r3, [r3]
 800972e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009730:	68bb      	ldr	r3, [r7, #8]
 8009732:	f023 0310 	bic.w	r3, r3, #16
 8009736:	647b      	str	r3, [r7, #68]	@ 0x44
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	461a      	mov	r2, r3
 800973e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009740:	61bb      	str	r3, [r7, #24]
 8009742:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009744:	6979      	ldr	r1, [r7, #20]
 8009746:	69ba      	ldr	r2, [r7, #24]
 8009748:	e841 2300 	strex	r3, r2, [r1]
 800974c:	613b      	str	r3, [r7, #16]
   return(result);
 800974e:	693b      	ldr	r3, [r7, #16]
 8009750:	2b00      	cmp	r3, #0
 8009752:	d1e6      	bne.n	8009722 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	2220      	movs	r2, #32
 8009758:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	2200      	movs	r2, #0
 8009760:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	2200      	movs	r2, #0
 8009766:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009768:	bf00      	nop
 800976a:	3754      	adds	r7, #84	@ 0x54
 800976c:	46bd      	mov	sp, r7
 800976e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009772:	4770      	bx	lr

08009774 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b09c      	sub	sp, #112	@ 0x70
 8009778:	af00      	add	r7, sp, #0
 800977a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009780:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	69db      	ldr	r3, [r3, #28]
 8009786:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800978a:	d071      	beq.n	8009870 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800978c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800978e:	2200      	movs	r2, #0
 8009790:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009794:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800979a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800979c:	e853 3f00 	ldrex	r3, [r3]
 80097a0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80097a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80097a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80097a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80097aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	461a      	mov	r2, r3
 80097b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80097b2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80097b4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097b6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80097b8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80097ba:	e841 2300 	strex	r3, r2, [r1]
 80097be:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80097c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d1e6      	bne.n	8009794 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	3308      	adds	r3, #8
 80097cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097d0:	e853 3f00 	ldrex	r3, [r3]
 80097d4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80097d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097d8:	f023 0301 	bic.w	r3, r3, #1
 80097dc:	667b      	str	r3, [r7, #100]	@ 0x64
 80097de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	3308      	adds	r3, #8
 80097e4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80097e6:	647a      	str	r2, [r7, #68]	@ 0x44
 80097e8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097ea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80097ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80097ee:	e841 2300 	strex	r3, r2, [r1]
 80097f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80097f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d1e5      	bne.n	80097c6 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80097fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	3308      	adds	r3, #8
 8009800:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009804:	e853 3f00 	ldrex	r3, [r3]
 8009808:	623b      	str	r3, [r7, #32]
   return(result);
 800980a:	6a3b      	ldr	r3, [r7, #32]
 800980c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009810:	663b      	str	r3, [r7, #96]	@ 0x60
 8009812:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	3308      	adds	r3, #8
 8009818:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800981a:	633a      	str	r2, [r7, #48]	@ 0x30
 800981c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800981e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009820:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009822:	e841 2300 	strex	r3, r2, [r1]
 8009826:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800982a:	2b00      	cmp	r3, #0
 800982c:	d1e5      	bne.n	80097fa <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800982e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009830:	2220      	movs	r2, #32
 8009832:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009836:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009838:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800983a:	2b01      	cmp	r3, #1
 800983c:	d118      	bne.n	8009870 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800983e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009844:	693b      	ldr	r3, [r7, #16]
 8009846:	e853 3f00 	ldrex	r3, [r3]
 800984a:	60fb      	str	r3, [r7, #12]
   return(result);
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	f023 0310 	bic.w	r3, r3, #16
 8009852:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009854:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	461a      	mov	r2, r3
 800985a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800985c:	61fb      	str	r3, [r7, #28]
 800985e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009860:	69b9      	ldr	r1, [r7, #24]
 8009862:	69fa      	ldr	r2, [r7, #28]
 8009864:	e841 2300 	strex	r3, r2, [r1]
 8009868:	617b      	str	r3, [r7, #20]
   return(result);
 800986a:	697b      	ldr	r3, [r7, #20]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d1e6      	bne.n	800983e <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009870:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009872:	2200      	movs	r2, #0
 8009874:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009876:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009878:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800987a:	2b01      	cmp	r3, #1
 800987c:	d107      	bne.n	800988e <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800987e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009880:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009884:	4619      	mov	r1, r3
 8009886:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009888:	f7ff fa74 	bl	8008d74 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800988c:	e002      	b.n	8009894 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 800988e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009890:	f7f7 fd76 	bl	8001380 <HAL_UART_RxCpltCallback>
}
 8009894:	bf00      	nop
 8009896:	3770      	adds	r7, #112	@ 0x70
 8009898:	46bd      	mov	sp, r7
 800989a:	bd80      	pop	{r7, pc}

0800989c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b084      	sub	sp, #16
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098a8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	2201      	movs	r2, #1
 80098ae:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80098b4:	2b01      	cmp	r3, #1
 80098b6:	d109      	bne.n	80098cc <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80098be:	085b      	lsrs	r3, r3, #1
 80098c0:	b29b      	uxth	r3, r3
 80098c2:	4619      	mov	r1, r3
 80098c4:	68f8      	ldr	r0, [r7, #12]
 80098c6:	f7ff fa55 	bl	8008d74 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80098ca:	e002      	b.n	80098d2 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80098cc:	68f8      	ldr	r0, [r7, #12]
 80098ce:	f7ff fa3d 	bl	8008d4c <HAL_UART_RxHalfCpltCallback>
}
 80098d2:	bf00      	nop
 80098d4:	3710      	adds	r7, #16
 80098d6:	46bd      	mov	sp, r7
 80098d8:	bd80      	pop	{r7, pc}

080098da <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80098da:	b580      	push	{r7, lr}
 80098dc:	b086      	sub	sp, #24
 80098de:	af00      	add	r7, sp, #0
 80098e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098e6:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80098e8:	697b      	ldr	r3, [r7, #20]
 80098ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80098ec:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80098ee:	697b      	ldr	r3, [r7, #20]
 80098f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80098f4:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80098f6:	697b      	ldr	r3, [r7, #20]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	689b      	ldr	r3, [r3, #8]
 80098fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009900:	2b80      	cmp	r3, #128	@ 0x80
 8009902:	d109      	bne.n	8009918 <UART_DMAError+0x3e>
 8009904:	693b      	ldr	r3, [r7, #16]
 8009906:	2b21      	cmp	r3, #33	@ 0x21
 8009908:	d106      	bne.n	8009918 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800990a:	697b      	ldr	r3, [r7, #20]
 800990c:	2200      	movs	r2, #0
 800990e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 8009912:	6978      	ldr	r0, [r7, #20]
 8009914:	f7ff fea4 	bl	8009660 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009918:	697b      	ldr	r3, [r7, #20]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	689b      	ldr	r3, [r3, #8]
 800991e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009922:	2b40      	cmp	r3, #64	@ 0x40
 8009924:	d109      	bne.n	800993a <UART_DMAError+0x60>
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	2b22      	cmp	r3, #34	@ 0x22
 800992a:	d106      	bne.n	800993a <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800992c:	697b      	ldr	r3, [r7, #20]
 800992e:	2200      	movs	r2, #0
 8009930:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 8009934:	6978      	ldr	r0, [r7, #20]
 8009936:	f7ff feb9 	bl	80096ac <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800993a:	697b      	ldr	r3, [r7, #20]
 800993c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009940:	f043 0210 	orr.w	r2, r3, #16
 8009944:	697b      	ldr	r3, [r7, #20]
 8009946:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800994a:	6978      	ldr	r0, [r7, #20]
 800994c:	f7ff fa08 	bl	8008d60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009950:	bf00      	nop
 8009952:	3718      	adds	r7, #24
 8009954:	46bd      	mov	sp, r7
 8009956:	bd80      	pop	{r7, pc}

08009958 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009958:	b580      	push	{r7, lr}
 800995a:	b084      	sub	sp, #16
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009964:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	2200      	movs	r2, #0
 800996a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	2200      	movs	r2, #0
 8009972:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009976:	68f8      	ldr	r0, [r7, #12]
 8009978:	f7ff f9f2 	bl	8008d60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800997c:	bf00      	nop
 800997e:	3710      	adds	r7, #16
 8009980:	46bd      	mov	sp, r7
 8009982:	bd80      	pop	{r7, pc}

08009984 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009984:	b580      	push	{r7, lr}
 8009986:	b088      	sub	sp, #32
 8009988:	af00      	add	r7, sp, #0
 800998a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	e853 3f00 	ldrex	r3, [r3]
 8009998:	60bb      	str	r3, [r7, #8]
   return(result);
 800999a:	68bb      	ldr	r3, [r7, #8]
 800999c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80099a0:	61fb      	str	r3, [r7, #28]
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	461a      	mov	r2, r3
 80099a8:	69fb      	ldr	r3, [r7, #28]
 80099aa:	61bb      	str	r3, [r7, #24]
 80099ac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099ae:	6979      	ldr	r1, [r7, #20]
 80099b0:	69ba      	ldr	r2, [r7, #24]
 80099b2:	e841 2300 	strex	r3, r2, [r1]
 80099b6:	613b      	str	r3, [r7, #16]
   return(result);
 80099b8:	693b      	ldr	r3, [r7, #16]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d1e6      	bne.n	800998c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	2220      	movs	r2, #32
 80099c2:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	2200      	movs	r2, #0
 80099c8:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f7ff f9b4 	bl	8008d38 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80099d0:	bf00      	nop
 80099d2:	3720      	adds	r7, #32
 80099d4:	46bd      	mov	sp, r7
 80099d6:	bd80      	pop	{r7, pc}

080099d8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80099d8:	b084      	sub	sp, #16
 80099da:	b580      	push	{r7, lr}
 80099dc:	b084      	sub	sp, #16
 80099de:	af00      	add	r7, sp, #0
 80099e0:	6078      	str	r0, [r7, #4]
 80099e2:	f107 001c 	add.w	r0, r7, #28
 80099e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80099ea:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80099ee:	2b01      	cmp	r3, #1
 80099f0:	d121      	bne.n	8009a36 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099f6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	68da      	ldr	r2, [r3, #12]
 8009a02:	4b21      	ldr	r3, [pc, #132]	@ (8009a88 <USB_CoreInit+0xb0>)
 8009a04:	4013      	ands	r3, r2
 8009a06:	687a      	ldr	r2, [r7, #4]
 8009a08:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	68db      	ldr	r3, [r3, #12]
 8009a0e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009a16:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009a1a:	2b01      	cmp	r3, #1
 8009a1c:	d105      	bne.n	8009a2a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	68db      	ldr	r3, [r3, #12]
 8009a22:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009a2a:	6878      	ldr	r0, [r7, #4]
 8009a2c:	f000 fa92 	bl	8009f54 <USB_CoreReset>
 8009a30:	4603      	mov	r3, r0
 8009a32:	73fb      	strb	r3, [r7, #15]
 8009a34:	e010      	b.n	8009a58 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	68db      	ldr	r3, [r3, #12]
 8009a3a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009a42:	6878      	ldr	r0, [r7, #4]
 8009a44:	f000 fa86 	bl	8009f54 <USB_CoreReset>
 8009a48:	4603      	mov	r3, r0
 8009a4a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a50:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8009a58:	7fbb      	ldrb	r3, [r7, #30]
 8009a5a:	2b01      	cmp	r3, #1
 8009a5c:	d10b      	bne.n	8009a76 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	689b      	ldr	r3, [r3, #8]
 8009a62:	f043 0206 	orr.w	r2, r3, #6
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	689b      	ldr	r3, [r3, #8]
 8009a6e:	f043 0220 	orr.w	r2, r3, #32
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009a76:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a78:	4618      	mov	r0, r3
 8009a7a:	3710      	adds	r7, #16
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009a82:	b004      	add	sp, #16
 8009a84:	4770      	bx	lr
 8009a86:	bf00      	nop
 8009a88:	ffbdffbf 	.word	0xffbdffbf

08009a8c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009a8c:	b480      	push	{r7}
 8009a8e:	b083      	sub	sp, #12
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	689b      	ldr	r3, [r3, #8]
 8009a98:	f023 0201 	bic.w	r2, r3, #1
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009aa0:	2300      	movs	r3, #0
}
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	370c      	adds	r7, #12
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aac:	4770      	bx	lr

08009aae <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009aae:	b580      	push	{r7, lr}
 8009ab0:	b084      	sub	sp, #16
 8009ab2:	af00      	add	r7, sp, #0
 8009ab4:	6078      	str	r0, [r7, #4]
 8009ab6:	460b      	mov	r3, r1
 8009ab8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009aba:	2300      	movs	r3, #0
 8009abc:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	68db      	ldr	r3, [r3, #12]
 8009ac2:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009aca:	78fb      	ldrb	r3, [r7, #3]
 8009acc:	2b01      	cmp	r3, #1
 8009ace:	d115      	bne.n	8009afc <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	68db      	ldr	r3, [r3, #12]
 8009ad4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009adc:	200a      	movs	r0, #10
 8009ade:	f7f9 ff61 	bl	80039a4 <HAL_Delay>
      ms += 10U;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	330a      	adds	r3, #10
 8009ae6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009ae8:	6878      	ldr	r0, [r7, #4]
 8009aea:	f000 fa25 	bl	8009f38 <USB_GetMode>
 8009aee:	4603      	mov	r3, r0
 8009af0:	2b01      	cmp	r3, #1
 8009af2:	d01e      	beq.n	8009b32 <USB_SetCurrentMode+0x84>
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	2bc7      	cmp	r3, #199	@ 0xc7
 8009af8:	d9f0      	bls.n	8009adc <USB_SetCurrentMode+0x2e>
 8009afa:	e01a      	b.n	8009b32 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009afc:	78fb      	ldrb	r3, [r7, #3]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d115      	bne.n	8009b2e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	68db      	ldr	r3, [r3, #12]
 8009b06:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009b0e:	200a      	movs	r0, #10
 8009b10:	f7f9 ff48 	bl	80039a4 <HAL_Delay>
      ms += 10U;
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	330a      	adds	r3, #10
 8009b18:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009b1a:	6878      	ldr	r0, [r7, #4]
 8009b1c:	f000 fa0c 	bl	8009f38 <USB_GetMode>
 8009b20:	4603      	mov	r3, r0
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d005      	beq.n	8009b32 <USB_SetCurrentMode+0x84>
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	2bc7      	cmp	r3, #199	@ 0xc7
 8009b2a:	d9f0      	bls.n	8009b0e <USB_SetCurrentMode+0x60>
 8009b2c:	e001      	b.n	8009b32 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009b2e:	2301      	movs	r3, #1
 8009b30:	e005      	b.n	8009b3e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	2bc8      	cmp	r3, #200	@ 0xc8
 8009b36:	d101      	bne.n	8009b3c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009b38:	2301      	movs	r3, #1
 8009b3a:	e000      	b.n	8009b3e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009b3c:	2300      	movs	r3, #0
}
 8009b3e:	4618      	mov	r0, r3
 8009b40:	3710      	adds	r7, #16
 8009b42:	46bd      	mov	sp, r7
 8009b44:	bd80      	pop	{r7, pc}
	...

08009b48 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009b48:	b084      	sub	sp, #16
 8009b4a:	b580      	push	{r7, lr}
 8009b4c:	b086      	sub	sp, #24
 8009b4e:	af00      	add	r7, sp, #0
 8009b50:	6078      	str	r0, [r7, #4]
 8009b52:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009b56:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009b62:	2300      	movs	r3, #0
 8009b64:	613b      	str	r3, [r7, #16]
 8009b66:	e009      	b.n	8009b7c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009b68:	687a      	ldr	r2, [r7, #4]
 8009b6a:	693b      	ldr	r3, [r7, #16]
 8009b6c:	3340      	adds	r3, #64	@ 0x40
 8009b6e:	009b      	lsls	r3, r3, #2
 8009b70:	4413      	add	r3, r2
 8009b72:	2200      	movs	r2, #0
 8009b74:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009b76:	693b      	ldr	r3, [r7, #16]
 8009b78:	3301      	adds	r3, #1
 8009b7a:	613b      	str	r3, [r7, #16]
 8009b7c:	693b      	ldr	r3, [r7, #16]
 8009b7e:	2b0e      	cmp	r3, #14
 8009b80:	d9f2      	bls.n	8009b68 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009b82:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d11c      	bne.n	8009bc4 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b90:	685b      	ldr	r3, [r3, #4]
 8009b92:	68fa      	ldr	r2, [r7, #12]
 8009b94:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009b98:	f043 0302 	orr.w	r3, r3, #2
 8009b9c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ba2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	601a      	str	r2, [r3, #0]
 8009bc2:	e005      	b.n	8009bd0 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bc8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009bd6:	461a      	mov	r2, r3
 8009bd8:	2300      	movs	r3, #0
 8009bda:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009bdc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009be0:	2b01      	cmp	r3, #1
 8009be2:	d10d      	bne.n	8009c00 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009be4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d104      	bne.n	8009bf6 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009bec:	2100      	movs	r1, #0
 8009bee:	6878      	ldr	r0, [r7, #4]
 8009bf0:	f000 f968 	bl	8009ec4 <USB_SetDevSpeed>
 8009bf4:	e008      	b.n	8009c08 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009bf6:	2101      	movs	r1, #1
 8009bf8:	6878      	ldr	r0, [r7, #4]
 8009bfa:	f000 f963 	bl	8009ec4 <USB_SetDevSpeed>
 8009bfe:	e003      	b.n	8009c08 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009c00:	2103      	movs	r1, #3
 8009c02:	6878      	ldr	r0, [r7, #4]
 8009c04:	f000 f95e 	bl	8009ec4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009c08:	2110      	movs	r1, #16
 8009c0a:	6878      	ldr	r0, [r7, #4]
 8009c0c:	f000 f8fa 	bl	8009e04 <USB_FlushTxFifo>
 8009c10:	4603      	mov	r3, r0
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d001      	beq.n	8009c1a <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8009c16:	2301      	movs	r3, #1
 8009c18:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009c1a:	6878      	ldr	r0, [r7, #4]
 8009c1c:	f000 f924 	bl	8009e68 <USB_FlushRxFifo>
 8009c20:	4603      	mov	r3, r0
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d001      	beq.n	8009c2a <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8009c26:	2301      	movs	r3, #1
 8009c28:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c30:	461a      	mov	r2, r3
 8009c32:	2300      	movs	r3, #0
 8009c34:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c3c:	461a      	mov	r2, r3
 8009c3e:	2300      	movs	r3, #0
 8009c40:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c48:	461a      	mov	r2, r3
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009c4e:	2300      	movs	r3, #0
 8009c50:	613b      	str	r3, [r7, #16]
 8009c52:	e043      	b.n	8009cdc <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009c54:	693b      	ldr	r3, [r7, #16]
 8009c56:	015a      	lsls	r2, r3, #5
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	4413      	add	r3, r2
 8009c5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009c66:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009c6a:	d118      	bne.n	8009c9e <USB_DevInit+0x156>
    {
      if (i == 0U)
 8009c6c:	693b      	ldr	r3, [r7, #16]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d10a      	bne.n	8009c88 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009c72:	693b      	ldr	r3, [r7, #16]
 8009c74:	015a      	lsls	r2, r3, #5
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	4413      	add	r3, r2
 8009c7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c7e:	461a      	mov	r2, r3
 8009c80:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009c84:	6013      	str	r3, [r2, #0]
 8009c86:	e013      	b.n	8009cb0 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009c88:	693b      	ldr	r3, [r7, #16]
 8009c8a:	015a      	lsls	r2, r3, #5
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	4413      	add	r3, r2
 8009c90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c94:	461a      	mov	r2, r3
 8009c96:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009c9a:	6013      	str	r3, [r2, #0]
 8009c9c:	e008      	b.n	8009cb0 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009c9e:	693b      	ldr	r3, [r7, #16]
 8009ca0:	015a      	lsls	r2, r3, #5
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	4413      	add	r3, r2
 8009ca6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009caa:	461a      	mov	r2, r3
 8009cac:	2300      	movs	r3, #0
 8009cae:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009cb0:	693b      	ldr	r3, [r7, #16]
 8009cb2:	015a      	lsls	r2, r3, #5
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	4413      	add	r3, r2
 8009cb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cbc:	461a      	mov	r2, r3
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009cc2:	693b      	ldr	r3, [r7, #16]
 8009cc4:	015a      	lsls	r2, r3, #5
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	4413      	add	r3, r2
 8009cca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cce:	461a      	mov	r2, r3
 8009cd0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009cd4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009cd6:	693b      	ldr	r3, [r7, #16]
 8009cd8:	3301      	adds	r3, #1
 8009cda:	613b      	str	r3, [r7, #16]
 8009cdc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009ce0:	461a      	mov	r2, r3
 8009ce2:	693b      	ldr	r3, [r7, #16]
 8009ce4:	4293      	cmp	r3, r2
 8009ce6:	d3b5      	bcc.n	8009c54 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009ce8:	2300      	movs	r3, #0
 8009cea:	613b      	str	r3, [r7, #16]
 8009cec:	e043      	b.n	8009d76 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009cee:	693b      	ldr	r3, [r7, #16]
 8009cf0:	015a      	lsls	r2, r3, #5
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	4413      	add	r3, r2
 8009cf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009d00:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009d04:	d118      	bne.n	8009d38 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8009d06:	693b      	ldr	r3, [r7, #16]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d10a      	bne.n	8009d22 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009d0c:	693b      	ldr	r3, [r7, #16]
 8009d0e:	015a      	lsls	r2, r3, #5
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	4413      	add	r3, r2
 8009d14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d18:	461a      	mov	r2, r3
 8009d1a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009d1e:	6013      	str	r3, [r2, #0]
 8009d20:	e013      	b.n	8009d4a <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009d22:	693b      	ldr	r3, [r7, #16]
 8009d24:	015a      	lsls	r2, r3, #5
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	4413      	add	r3, r2
 8009d2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d2e:	461a      	mov	r2, r3
 8009d30:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009d34:	6013      	str	r3, [r2, #0]
 8009d36:	e008      	b.n	8009d4a <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009d38:	693b      	ldr	r3, [r7, #16]
 8009d3a:	015a      	lsls	r2, r3, #5
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	4413      	add	r3, r2
 8009d40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d44:	461a      	mov	r2, r3
 8009d46:	2300      	movs	r3, #0
 8009d48:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009d4a:	693b      	ldr	r3, [r7, #16]
 8009d4c:	015a      	lsls	r2, r3, #5
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	4413      	add	r3, r2
 8009d52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d56:	461a      	mov	r2, r3
 8009d58:	2300      	movs	r3, #0
 8009d5a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009d5c:	693b      	ldr	r3, [r7, #16]
 8009d5e:	015a      	lsls	r2, r3, #5
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	4413      	add	r3, r2
 8009d64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d68:	461a      	mov	r2, r3
 8009d6a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009d6e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009d70:	693b      	ldr	r3, [r7, #16]
 8009d72:	3301      	adds	r3, #1
 8009d74:	613b      	str	r3, [r7, #16]
 8009d76:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009d7a:	461a      	mov	r2, r3
 8009d7c:	693b      	ldr	r3, [r7, #16]
 8009d7e:	4293      	cmp	r3, r2
 8009d80:	d3b5      	bcc.n	8009cee <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d88:	691b      	ldr	r3, [r3, #16]
 8009d8a:	68fa      	ldr	r2, [r7, #12]
 8009d8c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009d90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009d94:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	2200      	movs	r2, #0
 8009d9a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8009da2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009da4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d105      	bne.n	8009db8 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	699b      	ldr	r3, [r3, #24]
 8009db0:	f043 0210 	orr.w	r2, r3, #16
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	699a      	ldr	r2, [r3, #24]
 8009dbc:	4b0f      	ldr	r3, [pc, #60]	@ (8009dfc <USB_DevInit+0x2b4>)
 8009dbe:	4313      	orrs	r3, r2
 8009dc0:	687a      	ldr	r2, [r7, #4]
 8009dc2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009dc4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d005      	beq.n	8009dd8 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	699b      	ldr	r3, [r3, #24]
 8009dd0:	f043 0208 	orr.w	r2, r3, #8
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009dd8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009ddc:	2b01      	cmp	r3, #1
 8009dde:	d105      	bne.n	8009dec <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	699a      	ldr	r2, [r3, #24]
 8009de4:	4b06      	ldr	r3, [pc, #24]	@ (8009e00 <USB_DevInit+0x2b8>)
 8009de6:	4313      	orrs	r3, r2
 8009de8:	687a      	ldr	r2, [r7, #4]
 8009dea:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009dec:	7dfb      	ldrb	r3, [r7, #23]
}
 8009dee:	4618      	mov	r0, r3
 8009df0:	3718      	adds	r7, #24
 8009df2:	46bd      	mov	sp, r7
 8009df4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009df8:	b004      	add	sp, #16
 8009dfa:	4770      	bx	lr
 8009dfc:	803c3800 	.word	0x803c3800
 8009e00:	40000004 	.word	0x40000004

08009e04 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009e04:	b480      	push	{r7}
 8009e06:	b085      	sub	sp, #20
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	6078      	str	r0, [r7, #4]
 8009e0c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009e0e:	2300      	movs	r3, #0
 8009e10:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	3301      	adds	r3, #1
 8009e16:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009e1e:	d901      	bls.n	8009e24 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009e20:	2303      	movs	r3, #3
 8009e22:	e01b      	b.n	8009e5c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	691b      	ldr	r3, [r3, #16]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	daf2      	bge.n	8009e12 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009e30:	683b      	ldr	r3, [r7, #0]
 8009e32:	019b      	lsls	r3, r3, #6
 8009e34:	f043 0220 	orr.w	r2, r3, #32
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	3301      	adds	r3, #1
 8009e40:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009e48:	d901      	bls.n	8009e4e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009e4a:	2303      	movs	r3, #3
 8009e4c:	e006      	b.n	8009e5c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	691b      	ldr	r3, [r3, #16]
 8009e52:	f003 0320 	and.w	r3, r3, #32
 8009e56:	2b20      	cmp	r3, #32
 8009e58:	d0f0      	beq.n	8009e3c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009e5a:	2300      	movs	r3, #0
}
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	3714      	adds	r7, #20
 8009e60:	46bd      	mov	sp, r7
 8009e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e66:	4770      	bx	lr

08009e68 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009e68:	b480      	push	{r7}
 8009e6a:	b085      	sub	sp, #20
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009e70:	2300      	movs	r3, #0
 8009e72:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	3301      	adds	r3, #1
 8009e78:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009e80:	d901      	bls.n	8009e86 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009e82:	2303      	movs	r3, #3
 8009e84:	e018      	b.n	8009eb8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	691b      	ldr	r3, [r3, #16]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	daf2      	bge.n	8009e74 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009e8e:	2300      	movs	r3, #0
 8009e90:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	2210      	movs	r2, #16
 8009e96:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	3301      	adds	r3, #1
 8009e9c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009ea4:	d901      	bls.n	8009eaa <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009ea6:	2303      	movs	r3, #3
 8009ea8:	e006      	b.n	8009eb8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	691b      	ldr	r3, [r3, #16]
 8009eae:	f003 0310 	and.w	r3, r3, #16
 8009eb2:	2b10      	cmp	r3, #16
 8009eb4:	d0f0      	beq.n	8009e98 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009eb6:	2300      	movs	r3, #0
}
 8009eb8:	4618      	mov	r0, r3
 8009eba:	3714      	adds	r7, #20
 8009ebc:	46bd      	mov	sp, r7
 8009ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec2:	4770      	bx	lr

08009ec4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009ec4:	b480      	push	{r7}
 8009ec6:	b085      	sub	sp, #20
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]
 8009ecc:	460b      	mov	r3, r1
 8009ece:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009eda:	681a      	ldr	r2, [r3, #0]
 8009edc:	78fb      	ldrb	r3, [r7, #3]
 8009ede:	68f9      	ldr	r1, [r7, #12]
 8009ee0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009ee4:	4313      	orrs	r3, r2
 8009ee6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009ee8:	2300      	movs	r3, #0
}
 8009eea:	4618      	mov	r0, r3
 8009eec:	3714      	adds	r7, #20
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef4:	4770      	bx	lr

08009ef6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009ef6:	b480      	push	{r7}
 8009ef8:	b085      	sub	sp, #20
 8009efa:	af00      	add	r7, sp, #0
 8009efc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	68fa      	ldr	r2, [r7, #12]
 8009f0c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009f10:	f023 0303 	bic.w	r3, r3, #3
 8009f14:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f1c:	685b      	ldr	r3, [r3, #4]
 8009f1e:	68fa      	ldr	r2, [r7, #12]
 8009f20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009f24:	f043 0302 	orr.w	r3, r3, #2
 8009f28:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009f2a:	2300      	movs	r3, #0
}
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	3714      	adds	r7, #20
 8009f30:	46bd      	mov	sp, r7
 8009f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f36:	4770      	bx	lr

08009f38 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009f38:	b480      	push	{r7}
 8009f3a:	b083      	sub	sp, #12
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	695b      	ldr	r3, [r3, #20]
 8009f44:	f003 0301 	and.w	r3, r3, #1
}
 8009f48:	4618      	mov	r0, r3
 8009f4a:	370c      	adds	r7, #12
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f52:	4770      	bx	lr

08009f54 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009f54:	b480      	push	{r7}
 8009f56:	b085      	sub	sp, #20
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009f5c:	2300      	movs	r3, #0
 8009f5e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	3301      	adds	r3, #1
 8009f64:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009f6c:	d901      	bls.n	8009f72 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009f6e:	2303      	movs	r3, #3
 8009f70:	e01b      	b.n	8009faa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	691b      	ldr	r3, [r3, #16]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	daf2      	bge.n	8009f60 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	691b      	ldr	r3, [r3, #16]
 8009f82:	f043 0201 	orr.w	r2, r3, #1
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	3301      	adds	r3, #1
 8009f8e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009f96:	d901      	bls.n	8009f9c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009f98:	2303      	movs	r3, #3
 8009f9a:	e006      	b.n	8009faa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	691b      	ldr	r3, [r3, #16]
 8009fa0:	f003 0301 	and.w	r3, r3, #1
 8009fa4:	2b01      	cmp	r3, #1
 8009fa6:	d0f0      	beq.n	8009f8a <USB_CoreReset+0x36>

  return HAL_OK;
 8009fa8:	2300      	movs	r3, #0
}
 8009faa:	4618      	mov	r0, r3
 8009fac:	3714      	adds	r7, #20
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb4:	4770      	bx	lr
	...

08009fb8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8009fb8:	b580      	push	{r7, lr}
 8009fba:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8009fbc:	4904      	ldr	r1, [pc, #16]	@ (8009fd0 <MX_FATFS_Init+0x18>)
 8009fbe:	4805      	ldr	r0, [pc, #20]	@ (8009fd4 <MX_FATFS_Init+0x1c>)
 8009fc0:	f003 fd5e 	bl	800da80 <FATFS_LinkDriver>
 8009fc4:	4603      	mov	r3, r0
 8009fc6:	461a      	mov	r2, r3
 8009fc8:	4b03      	ldr	r3, [pc, #12]	@ (8009fd8 <MX_FATFS_Init+0x20>)
 8009fca:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8009fcc:	bf00      	nop
 8009fce:	bd80      	pop	{r7, pc}
 8009fd0:	20002360 	.word	0x20002360
 8009fd4:	20000024 	.word	0x20000024
 8009fd8:	2000235c 	.word	0x2000235c

08009fdc <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8009fdc:	b480      	push	{r7}
 8009fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8009fe0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	46bd      	mov	sp, r7
 8009fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fea:	4770      	bx	lr

08009fec <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8009fec:	b580      	push	{r7, lr}
 8009fee:	b082      	sub	sp, #8
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	4603      	mov	r3, r0
 8009ff4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 8009ff6:	79fb      	ldrb	r3, [r7, #7]
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	f000 f9d7 	bl	800a3ac <USER_SPI_initialize>
 8009ffe:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800a000:	4618      	mov	r0, r3
 800a002:	3708      	adds	r7, #8
 800a004:	46bd      	mov	sp, r7
 800a006:	bd80      	pop	{r7, pc}

0800a008 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b082      	sub	sp, #8
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	4603      	mov	r3, r0
 800a010:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 800a012:	79fb      	ldrb	r3, [r7, #7]
 800a014:	4618      	mov	r0, r3
 800a016:	f000 fabd 	bl	800a594 <USER_SPI_status>
 800a01a:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800a01c:	4618      	mov	r0, r3
 800a01e:	3708      	adds	r7, #8
 800a020:	46bd      	mov	sp, r7
 800a022:	bd80      	pop	{r7, pc}

0800a024 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800a024:	b580      	push	{r7, lr}
 800a026:	b084      	sub	sp, #16
 800a028:	af00      	add	r7, sp, #0
 800a02a:	60b9      	str	r1, [r7, #8]
 800a02c:	607a      	str	r2, [r7, #4]
 800a02e:	603b      	str	r3, [r7, #0]
 800a030:	4603      	mov	r3, r0
 800a032:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);return RES_OK;
 800a034:	7bf8      	ldrb	r0, [r7, #15]
 800a036:	683b      	ldr	r3, [r7, #0]
 800a038:	687a      	ldr	r2, [r7, #4]
 800a03a:	68b9      	ldr	r1, [r7, #8]
 800a03c:	f000 fac0 	bl	800a5c0 <USER_SPI_read>
 800a040:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800a042:	4618      	mov	r0, r3
 800a044:	3710      	adds	r7, #16
 800a046:	46bd      	mov	sp, r7
 800a048:	bd80      	pop	{r7, pc}

0800a04a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800a04a:	b580      	push	{r7, lr}
 800a04c:	b084      	sub	sp, #16
 800a04e:	af00      	add	r7, sp, #0
 800a050:	60b9      	str	r1, [r7, #8]
 800a052:	607a      	str	r2, [r7, #4]
 800a054:	603b      	str	r3, [r7, #0]
 800a056:	4603      	mov	r3, r0
 800a058:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 800a05a:	7bf8      	ldrb	r0, [r7, #15]
 800a05c:	683b      	ldr	r3, [r7, #0]
 800a05e:	687a      	ldr	r2, [r7, #4]
 800a060:	68b9      	ldr	r1, [r7, #8]
 800a062:	f000 fb13 	bl	800a68c <USER_SPI_write>
 800a066:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800a068:	4618      	mov	r0, r3
 800a06a:	3710      	adds	r7, #16
 800a06c:	46bd      	mov	sp, r7
 800a06e:	bd80      	pop	{r7, pc}

0800a070 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800a070:	b580      	push	{r7, lr}
 800a072:	b082      	sub	sp, #8
 800a074:	af00      	add	r7, sp, #0
 800a076:	4603      	mov	r3, r0
 800a078:	603a      	str	r2, [r7, #0]
 800a07a:	71fb      	strb	r3, [r7, #7]
 800a07c:	460b      	mov	r3, r1
 800a07e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 800a080:	79b9      	ldrb	r1, [r7, #6]
 800a082:	79fb      	ldrb	r3, [r7, #7]
 800a084:	683a      	ldr	r2, [r7, #0]
 800a086:	4618      	mov	r0, r3
 800a088:	f000 fb7c 	bl	800a784 <USER_SPI_ioctl>
 800a08c:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800a08e:	4618      	mov	r0, r3
 800a090:	3708      	adds	r7, #8
 800a092:	46bd      	mov	sp, r7
 800a094:	bd80      	pop	{r7, pc}
	...

0800a098 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800a098:	b580      	push	{r7, lr}
 800a09a:	b082      	sub	sp, #8
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 800a0a0:	f7f9 fc74 	bl	800398c <HAL_GetTick>
 800a0a4:	4603      	mov	r3, r0
 800a0a6:	4a04      	ldr	r2, [pc, #16]	@ (800a0b8 <SPI_Timer_On+0x20>)
 800a0a8:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800a0aa:	4a04      	ldr	r2, [pc, #16]	@ (800a0bc <SPI_Timer_On+0x24>)
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	6013      	str	r3, [r2, #0]
}
 800a0b0:	bf00      	nop
 800a0b2:	3708      	adds	r7, #8
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	bd80      	pop	{r7, pc}
 800a0b8:	20002368 	.word	0x20002368
 800a0bc:	2000236c 	.word	0x2000236c

0800a0c0 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800a0c4:	f7f9 fc62 	bl	800398c <HAL_GetTick>
 800a0c8:	4602      	mov	r2, r0
 800a0ca:	4b06      	ldr	r3, [pc, #24]	@ (800a0e4 <SPI_Timer_Status+0x24>)
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	1ad2      	subs	r2, r2, r3
 800a0d0:	4b05      	ldr	r3, [pc, #20]	@ (800a0e8 <SPI_Timer_Status+0x28>)
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	429a      	cmp	r2, r3
 800a0d6:	bf34      	ite	cc
 800a0d8:	2301      	movcc	r3, #1
 800a0da:	2300      	movcs	r3, #0
 800a0dc:	b2db      	uxtb	r3, r3
}
 800a0de:	4618      	mov	r0, r3
 800a0e0:	bd80      	pop	{r7, pc}
 800a0e2:	bf00      	nop
 800a0e4:	20002368 	.word	0x20002368
 800a0e8:	2000236c 	.word	0x2000236c

0800a0ec <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 800a0ec:	b580      	push	{r7, lr}
 800a0ee:	b086      	sub	sp, #24
 800a0f0:	af02      	add	r7, sp, #8
 800a0f2:	4603      	mov	r3, r0
 800a0f4:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800a0f6:	f107 020f 	add.w	r2, r7, #15
 800a0fa:	1df9      	adds	r1, r7, #7
 800a0fc:	2332      	movs	r3, #50	@ 0x32
 800a0fe:	9300      	str	r3, [sp, #0]
 800a100:	2301      	movs	r3, #1
 800a102:	4804      	ldr	r0, [pc, #16]	@ (800a114 <xchg_spi+0x28>)
 800a104:	f7fc fc5e 	bl	80069c4 <HAL_SPI_TransmitReceive>
    return rxDat;
 800a108:	7bfb      	ldrb	r3, [r7, #15]
}
 800a10a:	4618      	mov	r0, r3
 800a10c:	3710      	adds	r7, #16
 800a10e:	46bd      	mov	sp, r7
 800a110:	bd80      	pop	{r7, pc}
 800a112:	bf00      	nop
 800a114:	20001b64 	.word	0x20001b64

0800a118 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 800a118:	b590      	push	{r4, r7, lr}
 800a11a:	b085      	sub	sp, #20
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	6078      	str	r0, [r7, #4]
 800a120:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800a122:	2300      	movs	r3, #0
 800a124:	60fb      	str	r3, [r7, #12]
 800a126:	e00a      	b.n	800a13e <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800a128:	687a      	ldr	r2, [r7, #4]
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	18d4      	adds	r4, r2, r3
 800a12e:	20ff      	movs	r0, #255	@ 0xff
 800a130:	f7ff ffdc 	bl	800a0ec <xchg_spi>
 800a134:	4603      	mov	r3, r0
 800a136:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	3301      	adds	r3, #1
 800a13c:	60fb      	str	r3, [r7, #12]
 800a13e:	68fa      	ldr	r2, [r7, #12]
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	429a      	cmp	r2, r3
 800a144:	d3f0      	bcc.n	800a128 <rcvr_spi_multi+0x10>
	}
}
 800a146:	bf00      	nop
 800a148:	bf00      	nop
 800a14a:	3714      	adds	r7, #20
 800a14c:	46bd      	mov	sp, r7
 800a14e:	bd90      	pop	{r4, r7, pc}

0800a150 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 800a150:	b580      	push	{r7, lr}
 800a152:	b082      	sub	sp, #8
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
 800a158:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 800a15a:	683b      	ldr	r3, [r7, #0]
 800a15c:	b29a      	uxth	r2, r3
 800a15e:	f04f 33ff 	mov.w	r3, #4294967295
 800a162:	6879      	ldr	r1, [r7, #4]
 800a164:	4803      	ldr	r0, [pc, #12]	@ (800a174 <xmit_spi_multi+0x24>)
 800a166:	f7fc fab8 	bl	80066da <HAL_SPI_Transmit>
}
 800a16a:	bf00      	nop
 800a16c:	3708      	adds	r7, #8
 800a16e:	46bd      	mov	sp, r7
 800a170:	bd80      	pop	{r7, pc}
 800a172:	bf00      	nop
 800a174:	20001b64 	.word	0x20001b64

0800a178 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800a178:	b580      	push	{r7, lr}
 800a17a:	b086      	sub	sp, #24
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 800a180:	f7f9 fc04 	bl	800398c <HAL_GetTick>
 800a184:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800a18a:	20ff      	movs	r0, #255	@ 0xff
 800a18c:	f7ff ffae 	bl	800a0ec <xchg_spi>
 800a190:	4603      	mov	r3, r0
 800a192:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800a194:	7bfb      	ldrb	r3, [r7, #15]
 800a196:	2bff      	cmp	r3, #255	@ 0xff
 800a198:	d007      	beq.n	800a1aa <wait_ready+0x32>
 800a19a:	f7f9 fbf7 	bl	800398c <HAL_GetTick>
 800a19e:	4602      	mov	r2, r0
 800a1a0:	697b      	ldr	r3, [r7, #20]
 800a1a2:	1ad3      	subs	r3, r2, r3
 800a1a4:	693a      	ldr	r2, [r7, #16]
 800a1a6:	429a      	cmp	r2, r3
 800a1a8:	d8ef      	bhi.n	800a18a <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800a1aa:	7bfb      	ldrb	r3, [r7, #15]
 800a1ac:	2bff      	cmp	r3, #255	@ 0xff
 800a1ae:	bf0c      	ite	eq
 800a1b0:	2301      	moveq	r3, #1
 800a1b2:	2300      	movne	r3, #0
 800a1b4:	b2db      	uxtb	r3, r3
}
 800a1b6:	4618      	mov	r0, r3
 800a1b8:	3718      	adds	r7, #24
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	bd80      	pop	{r7, pc}
	...

0800a1c0 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 800a1c0:	b580      	push	{r7, lr}
 800a1c2:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800a1c4:	2201      	movs	r2, #1
 800a1c6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800a1ca:	4804      	ldr	r0, [pc, #16]	@ (800a1dc <despiselect+0x1c>)
 800a1cc:	f7fa faee 	bl	80047ac <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 800a1d0:	20ff      	movs	r0, #255	@ 0xff
 800a1d2:	f7ff ff8b 	bl	800a0ec <xchg_spi>

}
 800a1d6:	bf00      	nop
 800a1d8:	bd80      	pop	{r7, pc}
 800a1da:	bf00      	nop
 800a1dc:	40020c00 	.word	0x40020c00

0800a1e0 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 800a1e0:	b580      	push	{r7, lr}
 800a1e2:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800a1ea:	480a      	ldr	r0, [pc, #40]	@ (800a214 <spiselect+0x34>)
 800a1ec:	f7fa fade 	bl	80047ac <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 800a1f0:	20ff      	movs	r0, #255	@ 0xff
 800a1f2:	f7ff ff7b 	bl	800a0ec <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 800a1f6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800a1fa:	f7ff ffbd 	bl	800a178 <wait_ready>
 800a1fe:	4603      	mov	r3, r0
 800a200:	2b00      	cmp	r3, #0
 800a202:	d001      	beq.n	800a208 <spiselect+0x28>
 800a204:	2301      	movs	r3, #1
 800a206:	e002      	b.n	800a20e <spiselect+0x2e>

	despiselect();
 800a208:	f7ff ffda 	bl	800a1c0 <despiselect>
	return 0;	/* Timeout */
 800a20c:	2300      	movs	r3, #0
}
 800a20e:	4618      	mov	r0, r3
 800a210:	bd80      	pop	{r7, pc}
 800a212:	bf00      	nop
 800a214:	40020c00 	.word	0x40020c00

0800a218 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 800a218:	b580      	push	{r7, lr}
 800a21a:	b084      	sub	sp, #16
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	6078      	str	r0, [r7, #4]
 800a220:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800a222:	20c8      	movs	r0, #200	@ 0xc8
 800a224:	f7ff ff38 	bl	800a098 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 800a228:	20ff      	movs	r0, #255	@ 0xff
 800a22a:	f7ff ff5f 	bl	800a0ec <xchg_spi>
 800a22e:	4603      	mov	r3, r0
 800a230:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800a232:	7bfb      	ldrb	r3, [r7, #15]
 800a234:	2bff      	cmp	r3, #255	@ 0xff
 800a236:	d104      	bne.n	800a242 <rcvr_datablock+0x2a>
 800a238:	f7ff ff42 	bl	800a0c0 <SPI_Timer_Status>
 800a23c:	4603      	mov	r3, r0
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d1f2      	bne.n	800a228 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800a242:	7bfb      	ldrb	r3, [r7, #15]
 800a244:	2bfe      	cmp	r3, #254	@ 0xfe
 800a246:	d001      	beq.n	800a24c <rcvr_datablock+0x34>
 800a248:	2300      	movs	r3, #0
 800a24a:	e00a      	b.n	800a262 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 800a24c:	6839      	ldr	r1, [r7, #0]
 800a24e:	6878      	ldr	r0, [r7, #4]
 800a250:	f7ff ff62 	bl	800a118 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800a254:	20ff      	movs	r0, #255	@ 0xff
 800a256:	f7ff ff49 	bl	800a0ec <xchg_spi>
 800a25a:	20ff      	movs	r0, #255	@ 0xff
 800a25c:	f7ff ff46 	bl	800a0ec <xchg_spi>

	return 1;						/* Function succeeded */
 800a260:	2301      	movs	r3, #1
}
 800a262:	4618      	mov	r0, r3
 800a264:	3710      	adds	r7, #16
 800a266:	46bd      	mov	sp, r7
 800a268:	bd80      	pop	{r7, pc}

0800a26a <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800a26a:	b580      	push	{r7, lr}
 800a26c:	b084      	sub	sp, #16
 800a26e:	af00      	add	r7, sp, #0
 800a270:	6078      	str	r0, [r7, #4]
 800a272:	460b      	mov	r3, r1
 800a274:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800a276:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800a27a:	f7ff ff7d 	bl	800a178 <wait_ready>
 800a27e:	4603      	mov	r3, r0
 800a280:	2b00      	cmp	r3, #0
 800a282:	d101      	bne.n	800a288 <xmit_datablock+0x1e>
 800a284:	2300      	movs	r3, #0
 800a286:	e01e      	b.n	800a2c6 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 800a288:	78fb      	ldrb	r3, [r7, #3]
 800a28a:	4618      	mov	r0, r3
 800a28c:	f7ff ff2e 	bl	800a0ec <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 800a290:	78fb      	ldrb	r3, [r7, #3]
 800a292:	2bfd      	cmp	r3, #253	@ 0xfd
 800a294:	d016      	beq.n	800a2c4 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800a296:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a29a:	6878      	ldr	r0, [r7, #4]
 800a29c:	f7ff ff58 	bl	800a150 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 800a2a0:	20ff      	movs	r0, #255	@ 0xff
 800a2a2:	f7ff ff23 	bl	800a0ec <xchg_spi>
 800a2a6:	20ff      	movs	r0, #255	@ 0xff
 800a2a8:	f7ff ff20 	bl	800a0ec <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800a2ac:	20ff      	movs	r0, #255	@ 0xff
 800a2ae:	f7ff ff1d 	bl	800a0ec <xchg_spi>
 800a2b2:	4603      	mov	r3, r0
 800a2b4:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800a2b6:	7bfb      	ldrb	r3, [r7, #15]
 800a2b8:	f003 031f 	and.w	r3, r3, #31
 800a2bc:	2b05      	cmp	r3, #5
 800a2be:	d001      	beq.n	800a2c4 <xmit_datablock+0x5a>
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	e000      	b.n	800a2c6 <xmit_datablock+0x5c>
	}
	return 1;
 800a2c4:	2301      	movs	r3, #1
}
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	3710      	adds	r7, #16
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	bd80      	pop	{r7, pc}

0800a2ce <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800a2ce:	b580      	push	{r7, lr}
 800a2d0:	b084      	sub	sp, #16
 800a2d2:	af00      	add	r7, sp, #0
 800a2d4:	4603      	mov	r3, r0
 800a2d6:	6039      	str	r1, [r7, #0]
 800a2d8:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800a2da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	da0e      	bge.n	800a300 <send_cmd+0x32>
		cmd &= 0x7F;
 800a2e2:	79fb      	ldrb	r3, [r7, #7]
 800a2e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a2e8:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800a2ea:	2100      	movs	r1, #0
 800a2ec:	2037      	movs	r0, #55	@ 0x37
 800a2ee:	f7ff ffee 	bl	800a2ce <send_cmd>
 800a2f2:	4603      	mov	r3, r0
 800a2f4:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800a2f6:	7bbb      	ldrb	r3, [r7, #14]
 800a2f8:	2b01      	cmp	r3, #1
 800a2fa:	d901      	bls.n	800a300 <send_cmd+0x32>
 800a2fc:	7bbb      	ldrb	r3, [r7, #14]
 800a2fe:	e051      	b.n	800a3a4 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 800a300:	79fb      	ldrb	r3, [r7, #7]
 800a302:	2b0c      	cmp	r3, #12
 800a304:	d008      	beq.n	800a318 <send_cmd+0x4a>
		despiselect();
 800a306:	f7ff ff5b 	bl	800a1c0 <despiselect>
		if (!spiselect()) return 0xFF;
 800a30a:	f7ff ff69 	bl	800a1e0 <spiselect>
 800a30e:	4603      	mov	r3, r0
 800a310:	2b00      	cmp	r3, #0
 800a312:	d101      	bne.n	800a318 <send_cmd+0x4a>
 800a314:	23ff      	movs	r3, #255	@ 0xff
 800a316:	e045      	b.n	800a3a4 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 800a318:	79fb      	ldrb	r3, [r7, #7]
 800a31a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a31e:	b2db      	uxtb	r3, r3
 800a320:	4618      	mov	r0, r3
 800a322:	f7ff fee3 	bl	800a0ec <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800a326:	683b      	ldr	r3, [r7, #0]
 800a328:	0e1b      	lsrs	r3, r3, #24
 800a32a:	b2db      	uxtb	r3, r3
 800a32c:	4618      	mov	r0, r3
 800a32e:	f7ff fedd 	bl	800a0ec <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800a332:	683b      	ldr	r3, [r7, #0]
 800a334:	0c1b      	lsrs	r3, r3, #16
 800a336:	b2db      	uxtb	r3, r3
 800a338:	4618      	mov	r0, r3
 800a33a:	f7ff fed7 	bl	800a0ec <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800a33e:	683b      	ldr	r3, [r7, #0]
 800a340:	0a1b      	lsrs	r3, r3, #8
 800a342:	b2db      	uxtb	r3, r3
 800a344:	4618      	mov	r0, r3
 800a346:	f7ff fed1 	bl	800a0ec <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800a34a:	683b      	ldr	r3, [r7, #0]
 800a34c:	b2db      	uxtb	r3, r3
 800a34e:	4618      	mov	r0, r3
 800a350:	f7ff fecc 	bl	800a0ec <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800a354:	2301      	movs	r3, #1
 800a356:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800a358:	79fb      	ldrb	r3, [r7, #7]
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d101      	bne.n	800a362 <send_cmd+0x94>
 800a35e:	2395      	movs	r3, #149	@ 0x95
 800a360:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800a362:	79fb      	ldrb	r3, [r7, #7]
 800a364:	2b08      	cmp	r3, #8
 800a366:	d101      	bne.n	800a36c <send_cmd+0x9e>
 800a368:	2387      	movs	r3, #135	@ 0x87
 800a36a:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800a36c:	7bfb      	ldrb	r3, [r7, #15]
 800a36e:	4618      	mov	r0, r3
 800a370:	f7ff febc 	bl	800a0ec <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800a374:	79fb      	ldrb	r3, [r7, #7]
 800a376:	2b0c      	cmp	r3, #12
 800a378:	d102      	bne.n	800a380 <send_cmd+0xb2>
 800a37a:	20ff      	movs	r0, #255	@ 0xff
 800a37c:	f7ff feb6 	bl	800a0ec <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 800a380:	230a      	movs	r3, #10
 800a382:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800a384:	20ff      	movs	r0, #255	@ 0xff
 800a386:	f7ff feb1 	bl	800a0ec <xchg_spi>
 800a38a:	4603      	mov	r3, r0
 800a38c:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800a38e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a392:	2b00      	cmp	r3, #0
 800a394:	da05      	bge.n	800a3a2 <send_cmd+0xd4>
 800a396:	7bfb      	ldrb	r3, [r7, #15]
 800a398:	3b01      	subs	r3, #1
 800a39a:	73fb      	strb	r3, [r7, #15]
 800a39c:	7bfb      	ldrb	r3, [r7, #15]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d1f0      	bne.n	800a384 <send_cmd+0xb6>

	return res;							/* Return received response */
 800a3a2:	7bbb      	ldrb	r3, [r7, #14]
}
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	3710      	adds	r7, #16
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	bd80      	pop	{r7, pc}

0800a3ac <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800a3ac:	b590      	push	{r4, r7, lr}
 800a3ae:	b085      	sub	sp, #20
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	4603      	mov	r3, r0
 800a3b4:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800a3b6:	79fb      	ldrb	r3, [r7, #7]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d001      	beq.n	800a3c0 <USER_SPI_initialize+0x14>
 800a3bc:	2301      	movs	r3, #1
 800a3be:	e0dc      	b.n	800a57a <USER_SPI_initialize+0x1ce>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 800a3c0:	4b70      	ldr	r3, [pc, #448]	@ (800a584 <USER_SPI_initialize+0x1d8>)
 800a3c2:	781b      	ldrb	r3, [r3, #0]
 800a3c4:	b2db      	uxtb	r3, r3
 800a3c6:	f003 0302 	and.w	r3, r3, #2
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d003      	beq.n	800a3d6 <USER_SPI_initialize+0x2a>
 800a3ce:	4b6d      	ldr	r3, [pc, #436]	@ (800a584 <USER_SPI_initialize+0x1d8>)
 800a3d0:	781b      	ldrb	r3, [r3, #0]
 800a3d2:	b2db      	uxtb	r3, r3
 800a3d4:	e0d1      	b.n	800a57a <USER_SPI_initialize+0x1ce>
	flag = Stat;
 800a3d6:	4b6b      	ldr	r3, [pc, #428]	@ (800a584 <USER_SPI_initialize+0x1d8>)
 800a3d8:	781b      	ldrb	r3, [r3, #0]
 800a3da:	b2db      	uxtb	r3, r3
 800a3dc:	461a      	mov	r2, r3
 800a3de:	4b6a      	ldr	r3, [pc, #424]	@ (800a588 <USER_SPI_initialize+0x1dc>)
 800a3e0:	601a      	str	r2, [r3, #0]

	FCLK_SLOW();
 800a3e2:	4b6a      	ldr	r3, [pc, #424]	@ (800a58c <USER_SPI_initialize+0x1e0>)
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800a3ec:	4b67      	ldr	r3, [pc, #412]	@ (800a58c <USER_SPI_initialize+0x1e0>)
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 800a3f4:	601a      	str	r2, [r3, #0]
	//SD_SPI_HANDLE.Instance->CR1 = SPI_BAUDRATEPRESCALER_128;


	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800a3f6:	230a      	movs	r3, #10
 800a3f8:	73fb      	strb	r3, [r7, #15]
 800a3fa:	e005      	b.n	800a408 <USER_SPI_initialize+0x5c>
 800a3fc:	20ff      	movs	r0, #255	@ 0xff
 800a3fe:	f7ff fe75 	bl	800a0ec <xchg_spi>
 800a402:	7bfb      	ldrb	r3, [r7, #15]
 800a404:	3b01      	subs	r3, #1
 800a406:	73fb      	strb	r3, [r7, #15]
 800a408:	7bfb      	ldrb	r3, [r7, #15]
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d1f6      	bne.n	800a3fc <USER_SPI_initialize+0x50>

	ty = 0;
 800a40e:	2300      	movs	r3, #0
 800a410:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800a412:	2100      	movs	r1, #0
 800a414:	2000      	movs	r0, #0
 800a416:	f7ff ff5a 	bl	800a2ce <send_cmd>
 800a41a:	4603      	mov	r3, r0
 800a41c:	2b01      	cmp	r3, #1
 800a41e:	f040 808b 	bne.w	800a538 <USER_SPI_initialize+0x18c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800a422:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800a426:	f7ff fe37 	bl	800a098 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800a42a:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800a42e:	2008      	movs	r0, #8
 800a430:	f7ff ff4d 	bl	800a2ce <send_cmd>
 800a434:	4603      	mov	r3, r0
 800a436:	2b01      	cmp	r3, #1
 800a438:	d151      	bne.n	800a4de <USER_SPI_initialize+0x132>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800a43a:	2300      	movs	r3, #0
 800a43c:	73fb      	strb	r3, [r7, #15]
 800a43e:	e00d      	b.n	800a45c <USER_SPI_initialize+0xb0>
 800a440:	7bfc      	ldrb	r4, [r7, #15]
 800a442:	20ff      	movs	r0, #255	@ 0xff
 800a444:	f7ff fe52 	bl	800a0ec <xchg_spi>
 800a448:	4603      	mov	r3, r0
 800a44a:	461a      	mov	r2, r3
 800a44c:	f104 0310 	add.w	r3, r4, #16
 800a450:	443b      	add	r3, r7
 800a452:	f803 2c08 	strb.w	r2, [r3, #-8]
 800a456:	7bfb      	ldrb	r3, [r7, #15]
 800a458:	3301      	adds	r3, #1
 800a45a:	73fb      	strb	r3, [r7, #15]
 800a45c:	7bfb      	ldrb	r3, [r7, #15]
 800a45e:	2b03      	cmp	r3, #3
 800a460:	d9ee      	bls.n	800a440 <USER_SPI_initialize+0x94>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800a462:	7abb      	ldrb	r3, [r7, #10]
 800a464:	2b01      	cmp	r3, #1
 800a466:	d167      	bne.n	800a538 <USER_SPI_initialize+0x18c>
 800a468:	7afb      	ldrb	r3, [r7, #11]
 800a46a:	2baa      	cmp	r3, #170	@ 0xaa
 800a46c:	d164      	bne.n	800a538 <USER_SPI_initialize+0x18c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800a46e:	bf00      	nop
 800a470:	f7ff fe26 	bl	800a0c0 <SPI_Timer_Status>
 800a474:	4603      	mov	r3, r0
 800a476:	2b00      	cmp	r3, #0
 800a478:	d007      	beq.n	800a48a <USER_SPI_initialize+0xde>
 800a47a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800a47e:	20a9      	movs	r0, #169	@ 0xa9
 800a480:	f7ff ff25 	bl	800a2ce <send_cmd>
 800a484:	4603      	mov	r3, r0
 800a486:	2b00      	cmp	r3, #0
 800a488:	d1f2      	bne.n	800a470 <USER_SPI_initialize+0xc4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800a48a:	f7ff fe19 	bl	800a0c0 <SPI_Timer_Status>
 800a48e:	4603      	mov	r3, r0
 800a490:	2b00      	cmp	r3, #0
 800a492:	d051      	beq.n	800a538 <USER_SPI_initialize+0x18c>
 800a494:	2100      	movs	r1, #0
 800a496:	203a      	movs	r0, #58	@ 0x3a
 800a498:	f7ff ff19 	bl	800a2ce <send_cmd>
 800a49c:	4603      	mov	r3, r0
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d14a      	bne.n	800a538 <USER_SPI_initialize+0x18c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800a4a2:	2300      	movs	r3, #0
 800a4a4:	73fb      	strb	r3, [r7, #15]
 800a4a6:	e00d      	b.n	800a4c4 <USER_SPI_initialize+0x118>
 800a4a8:	7bfc      	ldrb	r4, [r7, #15]
 800a4aa:	20ff      	movs	r0, #255	@ 0xff
 800a4ac:	f7ff fe1e 	bl	800a0ec <xchg_spi>
 800a4b0:	4603      	mov	r3, r0
 800a4b2:	461a      	mov	r2, r3
 800a4b4:	f104 0310 	add.w	r3, r4, #16
 800a4b8:	443b      	add	r3, r7
 800a4ba:	f803 2c08 	strb.w	r2, [r3, #-8]
 800a4be:	7bfb      	ldrb	r3, [r7, #15]
 800a4c0:	3301      	adds	r3, #1
 800a4c2:	73fb      	strb	r3, [r7, #15]
 800a4c4:	7bfb      	ldrb	r3, [r7, #15]
 800a4c6:	2b03      	cmp	r3, #3
 800a4c8:	d9ee      	bls.n	800a4a8 <USER_SPI_initialize+0xfc>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800a4ca:	7a3b      	ldrb	r3, [r7, #8]
 800a4cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d001      	beq.n	800a4d8 <USER_SPI_initialize+0x12c>
 800a4d4:	230c      	movs	r3, #12
 800a4d6:	e000      	b.n	800a4da <USER_SPI_initialize+0x12e>
 800a4d8:	2304      	movs	r3, #4
 800a4da:	737b      	strb	r3, [r7, #13]
 800a4dc:	e02c      	b.n	800a538 <USER_SPI_initialize+0x18c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800a4de:	2100      	movs	r1, #0
 800a4e0:	20a9      	movs	r0, #169	@ 0xa9
 800a4e2:	f7ff fef4 	bl	800a2ce <send_cmd>
 800a4e6:	4603      	mov	r3, r0
 800a4e8:	2b01      	cmp	r3, #1
 800a4ea:	d804      	bhi.n	800a4f6 <USER_SPI_initialize+0x14a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 800a4ec:	2302      	movs	r3, #2
 800a4ee:	737b      	strb	r3, [r7, #13]
 800a4f0:	23a9      	movs	r3, #169	@ 0xa9
 800a4f2:	73bb      	strb	r3, [r7, #14]
 800a4f4:	e003      	b.n	800a4fe <USER_SPI_initialize+0x152>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800a4f6:	2301      	movs	r3, #1
 800a4f8:	737b      	strb	r3, [r7, #13]
 800a4fa:	2301      	movs	r3, #1
 800a4fc:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800a4fe:	bf00      	nop
 800a500:	f7ff fdde 	bl	800a0c0 <SPI_Timer_Status>
 800a504:	4603      	mov	r3, r0
 800a506:	2b00      	cmp	r3, #0
 800a508:	d007      	beq.n	800a51a <USER_SPI_initialize+0x16e>
 800a50a:	7bbb      	ldrb	r3, [r7, #14]
 800a50c:	2100      	movs	r1, #0
 800a50e:	4618      	mov	r0, r3
 800a510:	f7ff fedd 	bl	800a2ce <send_cmd>
 800a514:	4603      	mov	r3, r0
 800a516:	2b00      	cmp	r3, #0
 800a518:	d1f2      	bne.n	800a500 <USER_SPI_initialize+0x154>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800a51a:	f7ff fdd1 	bl	800a0c0 <SPI_Timer_Status>
 800a51e:	4603      	mov	r3, r0
 800a520:	2b00      	cmp	r3, #0
 800a522:	d007      	beq.n	800a534 <USER_SPI_initialize+0x188>
 800a524:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a528:	2010      	movs	r0, #16
 800a52a:	f7ff fed0 	bl	800a2ce <send_cmd>
 800a52e:	4603      	mov	r3, r0
 800a530:	2b00      	cmp	r3, #0
 800a532:	d001      	beq.n	800a538 <USER_SPI_initialize+0x18c>
				ty = 0;
 800a534:	2300      	movs	r3, #0
 800a536:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 800a538:	4a15      	ldr	r2, [pc, #84]	@ (800a590 <USER_SPI_initialize+0x1e4>)
 800a53a:	7b7b      	ldrb	r3, [r7, #13]
 800a53c:	7013      	strb	r3, [r2, #0]
	despiselect();
 800a53e:	f7ff fe3f 	bl	800a1c0 <despiselect>

	if (ty) {			/* OK */
 800a542:	7b7b      	ldrb	r3, [r7, #13]
 800a544:	2b00      	cmp	r3, #0
 800a546:	d012      	beq.n	800a56e <USER_SPI_initialize+0x1c2>
		FCLK_FAST();			/* Set fast clock */
 800a548:	4b10      	ldr	r3, [pc, #64]	@ (800a58c <USER_SPI_initialize+0x1e0>)
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800a552:	4b0e      	ldr	r3, [pc, #56]	@ (800a58c <USER_SPI_initialize+0x1e0>)
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	f042 0210 	orr.w	r2, r2, #16
 800a55a:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 800a55c:	4b09      	ldr	r3, [pc, #36]	@ (800a584 <USER_SPI_initialize+0x1d8>)
 800a55e:	781b      	ldrb	r3, [r3, #0]
 800a560:	b2db      	uxtb	r3, r3
 800a562:	f023 0301 	bic.w	r3, r3, #1
 800a566:	b2da      	uxtb	r2, r3
 800a568:	4b06      	ldr	r3, [pc, #24]	@ (800a584 <USER_SPI_initialize+0x1d8>)
 800a56a:	701a      	strb	r2, [r3, #0]
 800a56c:	e002      	b.n	800a574 <USER_SPI_initialize+0x1c8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800a56e:	4b05      	ldr	r3, [pc, #20]	@ (800a584 <USER_SPI_initialize+0x1d8>)
 800a570:	2201      	movs	r2, #1
 800a572:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800a574:	4b03      	ldr	r3, [pc, #12]	@ (800a584 <USER_SPI_initialize+0x1d8>)
 800a576:	781b      	ldrb	r3, [r3, #0]
 800a578:	b2db      	uxtb	r3, r3
}
 800a57a:	4618      	mov	r0, r3
 800a57c:	3714      	adds	r7, #20
 800a57e:	46bd      	mov	sp, r7
 800a580:	bd90      	pop	{r4, r7, pc}
 800a582:	bf00      	nop
 800a584:	20000038 	.word	0x20000038
 800a588:	20002350 	.word	0x20002350
 800a58c:	20001b64 	.word	0x20001b64
 800a590:	20002364 	.word	0x20002364

0800a594 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 800a594:	b480      	push	{r7}
 800a596:	b083      	sub	sp, #12
 800a598:	af00      	add	r7, sp, #0
 800a59a:	4603      	mov	r3, r0
 800a59c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800a59e:	79fb      	ldrb	r3, [r7, #7]
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d001      	beq.n	800a5a8 <USER_SPI_status+0x14>
 800a5a4:	2301      	movs	r3, #1
 800a5a6:	e002      	b.n	800a5ae <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 800a5a8:	4b04      	ldr	r3, [pc, #16]	@ (800a5bc <USER_SPI_status+0x28>)
 800a5aa:	781b      	ldrb	r3, [r3, #0]
 800a5ac:	b2db      	uxtb	r3, r3
}
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	370c      	adds	r7, #12
 800a5b2:	46bd      	mov	sp, r7
 800a5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b8:	4770      	bx	lr
 800a5ba:	bf00      	nop
 800a5bc:	20000038 	.word	0x20000038

0800a5c0 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b084      	sub	sp, #16
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	60b9      	str	r1, [r7, #8]
 800a5c8:	607a      	str	r2, [r7, #4]
 800a5ca:	603b      	str	r3, [r7, #0]
 800a5cc:	4603      	mov	r3, r0
 800a5ce:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800a5d0:	7bfb      	ldrb	r3, [r7, #15]
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d102      	bne.n	800a5dc <USER_SPI_read+0x1c>
 800a5d6:	683b      	ldr	r3, [r7, #0]
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d101      	bne.n	800a5e0 <USER_SPI_read+0x20>
 800a5dc:	2304      	movs	r3, #4
 800a5de:	e04d      	b.n	800a67c <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800a5e0:	4b28      	ldr	r3, [pc, #160]	@ (800a684 <USER_SPI_read+0xc4>)
 800a5e2:	781b      	ldrb	r3, [r3, #0]
 800a5e4:	b2db      	uxtb	r3, r3
 800a5e6:	f003 0301 	and.w	r3, r3, #1
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d001      	beq.n	800a5f2 <USER_SPI_read+0x32>
 800a5ee:	2303      	movs	r3, #3
 800a5f0:	e044      	b.n	800a67c <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800a5f2:	4b25      	ldr	r3, [pc, #148]	@ (800a688 <USER_SPI_read+0xc8>)
 800a5f4:	781b      	ldrb	r3, [r3, #0]
 800a5f6:	f003 0308 	and.w	r3, r3, #8
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d102      	bne.n	800a604 <USER_SPI_read+0x44>
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	025b      	lsls	r3, r3, #9
 800a602:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800a604:	683b      	ldr	r3, [r7, #0]
 800a606:	2b01      	cmp	r3, #1
 800a608:	d111      	bne.n	800a62e <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800a60a:	6879      	ldr	r1, [r7, #4]
 800a60c:	2011      	movs	r0, #17
 800a60e:	f7ff fe5e 	bl	800a2ce <send_cmd>
 800a612:	4603      	mov	r3, r0
 800a614:	2b00      	cmp	r3, #0
 800a616:	d129      	bne.n	800a66c <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 800a618:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a61c:	68b8      	ldr	r0, [r7, #8]
 800a61e:	f7ff fdfb 	bl	800a218 <rcvr_datablock>
 800a622:	4603      	mov	r3, r0
 800a624:	2b00      	cmp	r3, #0
 800a626:	d021      	beq.n	800a66c <USER_SPI_read+0xac>
			count = 0;
 800a628:	2300      	movs	r3, #0
 800a62a:	603b      	str	r3, [r7, #0]
 800a62c:	e01e      	b.n	800a66c <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800a62e:	6879      	ldr	r1, [r7, #4]
 800a630:	2012      	movs	r0, #18
 800a632:	f7ff fe4c 	bl	800a2ce <send_cmd>
 800a636:	4603      	mov	r3, r0
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d117      	bne.n	800a66c <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 800a63c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a640:	68b8      	ldr	r0, [r7, #8]
 800a642:	f7ff fde9 	bl	800a218 <rcvr_datablock>
 800a646:	4603      	mov	r3, r0
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d00a      	beq.n	800a662 <USER_SPI_read+0xa2>
				buff += 512;
 800a64c:	68bb      	ldr	r3, [r7, #8]
 800a64e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800a652:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800a654:	683b      	ldr	r3, [r7, #0]
 800a656:	3b01      	subs	r3, #1
 800a658:	603b      	str	r3, [r7, #0]
 800a65a:	683b      	ldr	r3, [r7, #0]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d1ed      	bne.n	800a63c <USER_SPI_read+0x7c>
 800a660:	e000      	b.n	800a664 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800a662:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 800a664:	2100      	movs	r1, #0
 800a666:	200c      	movs	r0, #12
 800a668:	f7ff fe31 	bl	800a2ce <send_cmd>
		}
	}
	despiselect();
 800a66c:	f7ff fda8 	bl	800a1c0 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800a670:	683b      	ldr	r3, [r7, #0]
 800a672:	2b00      	cmp	r3, #0
 800a674:	bf14      	ite	ne
 800a676:	2301      	movne	r3, #1
 800a678:	2300      	moveq	r3, #0
 800a67a:	b2db      	uxtb	r3, r3
}
 800a67c:	4618      	mov	r0, r3
 800a67e:	3710      	adds	r7, #16
 800a680:	46bd      	mov	sp, r7
 800a682:	bd80      	pop	{r7, pc}
 800a684:	20000038 	.word	0x20000038
 800a688:	20002364 	.word	0x20002364

0800a68c <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800a68c:	b580      	push	{r7, lr}
 800a68e:	b084      	sub	sp, #16
 800a690:	af00      	add	r7, sp, #0
 800a692:	60b9      	str	r1, [r7, #8]
 800a694:	607a      	str	r2, [r7, #4]
 800a696:	603b      	str	r3, [r7, #0]
 800a698:	4603      	mov	r3, r0
 800a69a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800a69c:	7bfb      	ldrb	r3, [r7, #15]
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d102      	bne.n	800a6a8 <USER_SPI_write+0x1c>
 800a6a2:	683b      	ldr	r3, [r7, #0]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d101      	bne.n	800a6ac <USER_SPI_write+0x20>
 800a6a8:	2304      	movs	r3, #4
 800a6aa:	e063      	b.n	800a774 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800a6ac:	4b33      	ldr	r3, [pc, #204]	@ (800a77c <USER_SPI_write+0xf0>)
 800a6ae:	781b      	ldrb	r3, [r3, #0]
 800a6b0:	b2db      	uxtb	r3, r3
 800a6b2:	f003 0301 	and.w	r3, r3, #1
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d001      	beq.n	800a6be <USER_SPI_write+0x32>
 800a6ba:	2303      	movs	r3, #3
 800a6bc:	e05a      	b.n	800a774 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800a6be:	4b2f      	ldr	r3, [pc, #188]	@ (800a77c <USER_SPI_write+0xf0>)
 800a6c0:	781b      	ldrb	r3, [r3, #0]
 800a6c2:	b2db      	uxtb	r3, r3
 800a6c4:	f003 0304 	and.w	r3, r3, #4
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d001      	beq.n	800a6d0 <USER_SPI_write+0x44>
 800a6cc:	2302      	movs	r3, #2
 800a6ce:	e051      	b.n	800a774 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 800a6d0:	4b2b      	ldr	r3, [pc, #172]	@ (800a780 <USER_SPI_write+0xf4>)
 800a6d2:	781b      	ldrb	r3, [r3, #0]
 800a6d4:	f003 0308 	and.w	r3, r3, #8
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d102      	bne.n	800a6e2 <USER_SPI_write+0x56>
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	025b      	lsls	r3, r3, #9
 800a6e0:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800a6e2:	683b      	ldr	r3, [r7, #0]
 800a6e4:	2b01      	cmp	r3, #1
 800a6e6:	d110      	bne.n	800a70a <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 800a6e8:	6879      	ldr	r1, [r7, #4]
 800a6ea:	2018      	movs	r0, #24
 800a6ec:	f7ff fdef 	bl	800a2ce <send_cmd>
 800a6f0:	4603      	mov	r3, r0
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d136      	bne.n	800a764 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800a6f6:	21fe      	movs	r1, #254	@ 0xfe
 800a6f8:	68b8      	ldr	r0, [r7, #8]
 800a6fa:	f7ff fdb6 	bl	800a26a <xmit_datablock>
 800a6fe:	4603      	mov	r3, r0
 800a700:	2b00      	cmp	r3, #0
 800a702:	d02f      	beq.n	800a764 <USER_SPI_write+0xd8>
			count = 0;
 800a704:	2300      	movs	r3, #0
 800a706:	603b      	str	r3, [r7, #0]
 800a708:	e02c      	b.n	800a764 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800a70a:	4b1d      	ldr	r3, [pc, #116]	@ (800a780 <USER_SPI_write+0xf4>)
 800a70c:	781b      	ldrb	r3, [r3, #0]
 800a70e:	f003 0306 	and.w	r3, r3, #6
 800a712:	2b00      	cmp	r3, #0
 800a714:	d003      	beq.n	800a71e <USER_SPI_write+0x92>
 800a716:	6839      	ldr	r1, [r7, #0]
 800a718:	2097      	movs	r0, #151	@ 0x97
 800a71a:	f7ff fdd8 	bl	800a2ce <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800a71e:	6879      	ldr	r1, [r7, #4]
 800a720:	2019      	movs	r0, #25
 800a722:	f7ff fdd4 	bl	800a2ce <send_cmd>
 800a726:	4603      	mov	r3, r0
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d11b      	bne.n	800a764 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 800a72c:	21fc      	movs	r1, #252	@ 0xfc
 800a72e:	68b8      	ldr	r0, [r7, #8]
 800a730:	f7ff fd9b 	bl	800a26a <xmit_datablock>
 800a734:	4603      	mov	r3, r0
 800a736:	2b00      	cmp	r3, #0
 800a738:	d00a      	beq.n	800a750 <USER_SPI_write+0xc4>
				buff += 512;
 800a73a:	68bb      	ldr	r3, [r7, #8]
 800a73c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800a740:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800a742:	683b      	ldr	r3, [r7, #0]
 800a744:	3b01      	subs	r3, #1
 800a746:	603b      	str	r3, [r7, #0]
 800a748:	683b      	ldr	r3, [r7, #0]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d1ee      	bne.n	800a72c <USER_SPI_write+0xa0>
 800a74e:	e000      	b.n	800a752 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 800a750:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800a752:	21fd      	movs	r1, #253	@ 0xfd
 800a754:	2000      	movs	r0, #0
 800a756:	f7ff fd88 	bl	800a26a <xmit_datablock>
 800a75a:	4603      	mov	r3, r0
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d101      	bne.n	800a764 <USER_SPI_write+0xd8>
 800a760:	2301      	movs	r3, #1
 800a762:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 800a764:	f7ff fd2c 	bl	800a1c0 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800a768:	683b      	ldr	r3, [r7, #0]
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	bf14      	ite	ne
 800a76e:	2301      	movne	r3, #1
 800a770:	2300      	moveq	r3, #0
 800a772:	b2db      	uxtb	r3, r3
}
 800a774:	4618      	mov	r0, r3
 800a776:	3710      	adds	r7, #16
 800a778:	46bd      	mov	sp, r7
 800a77a:	bd80      	pop	{r7, pc}
 800a77c:	20000038 	.word	0x20000038
 800a780:	20002364 	.word	0x20002364

0800a784 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 800a784:	b580      	push	{r7, lr}
 800a786:	b08c      	sub	sp, #48	@ 0x30
 800a788:	af00      	add	r7, sp, #0
 800a78a:	4603      	mov	r3, r0
 800a78c:	603a      	str	r2, [r7, #0]
 800a78e:	71fb      	strb	r3, [r7, #7]
 800a790:	460b      	mov	r3, r1
 800a792:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 800a794:	79fb      	ldrb	r3, [r7, #7]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d001      	beq.n	800a79e <USER_SPI_ioctl+0x1a>
 800a79a:	2304      	movs	r3, #4
 800a79c:	e15a      	b.n	800aa54 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800a79e:	4baf      	ldr	r3, [pc, #700]	@ (800aa5c <USER_SPI_ioctl+0x2d8>)
 800a7a0:	781b      	ldrb	r3, [r3, #0]
 800a7a2:	b2db      	uxtb	r3, r3
 800a7a4:	f003 0301 	and.w	r3, r3, #1
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d001      	beq.n	800a7b0 <USER_SPI_ioctl+0x2c>
 800a7ac:	2303      	movs	r3, #3
 800a7ae:	e151      	b.n	800aa54 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 800a7b0:	2301      	movs	r3, #1
 800a7b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 800a7b6:	79bb      	ldrb	r3, [r7, #6]
 800a7b8:	2b04      	cmp	r3, #4
 800a7ba:	f200 8136 	bhi.w	800aa2a <USER_SPI_ioctl+0x2a6>
 800a7be:	a201      	add	r2, pc, #4	@ (adr r2, 800a7c4 <USER_SPI_ioctl+0x40>)
 800a7c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7c4:	0800a7d9 	.word	0x0800a7d9
 800a7c8:	0800a7ed 	.word	0x0800a7ed
 800a7cc:	0800aa2b 	.word	0x0800aa2b
 800a7d0:	0800a899 	.word	0x0800a899
 800a7d4:	0800a98f 	.word	0x0800a98f
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 800a7d8:	f7ff fd02 	bl	800a1e0 <spiselect>
 800a7dc:	4603      	mov	r3, r0
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	f000 8127 	beq.w	800aa32 <USER_SPI_ioctl+0x2ae>
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800a7ea:	e122      	b.n	800aa32 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800a7ec:	2100      	movs	r1, #0
 800a7ee:	2009      	movs	r0, #9
 800a7f0:	f7ff fd6d 	bl	800a2ce <send_cmd>
 800a7f4:	4603      	mov	r3, r0
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	f040 811d 	bne.w	800aa36 <USER_SPI_ioctl+0x2b2>
 800a7fc:	f107 030c 	add.w	r3, r7, #12
 800a800:	2110      	movs	r1, #16
 800a802:	4618      	mov	r0, r3
 800a804:	f7ff fd08 	bl	800a218 <rcvr_datablock>
 800a808:	4603      	mov	r3, r0
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	f000 8113 	beq.w	800aa36 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 800a810:	7b3b      	ldrb	r3, [r7, #12]
 800a812:	099b      	lsrs	r3, r3, #6
 800a814:	b2db      	uxtb	r3, r3
 800a816:	2b01      	cmp	r3, #1
 800a818:	d111      	bne.n	800a83e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800a81a:	7d7b      	ldrb	r3, [r7, #21]
 800a81c:	461a      	mov	r2, r3
 800a81e:	7d3b      	ldrb	r3, [r7, #20]
 800a820:	021b      	lsls	r3, r3, #8
 800a822:	4413      	add	r3, r2
 800a824:	461a      	mov	r2, r3
 800a826:	7cfb      	ldrb	r3, [r7, #19]
 800a828:	041b      	lsls	r3, r3, #16
 800a82a:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 800a82e:	4413      	add	r3, r2
 800a830:	3301      	adds	r3, #1
 800a832:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 800a834:	69fb      	ldr	r3, [r7, #28]
 800a836:	029a      	lsls	r2, r3, #10
 800a838:	683b      	ldr	r3, [r7, #0]
 800a83a:	601a      	str	r2, [r3, #0]
 800a83c:	e028      	b.n	800a890 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800a83e:	7c7b      	ldrb	r3, [r7, #17]
 800a840:	f003 030f 	and.w	r3, r3, #15
 800a844:	b2da      	uxtb	r2, r3
 800a846:	7dbb      	ldrb	r3, [r7, #22]
 800a848:	09db      	lsrs	r3, r3, #7
 800a84a:	b2db      	uxtb	r3, r3
 800a84c:	4413      	add	r3, r2
 800a84e:	b2da      	uxtb	r2, r3
 800a850:	7d7b      	ldrb	r3, [r7, #21]
 800a852:	005b      	lsls	r3, r3, #1
 800a854:	b2db      	uxtb	r3, r3
 800a856:	f003 0306 	and.w	r3, r3, #6
 800a85a:	b2db      	uxtb	r3, r3
 800a85c:	4413      	add	r3, r2
 800a85e:	b2db      	uxtb	r3, r3
 800a860:	3302      	adds	r3, #2
 800a862:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800a866:	7d3b      	ldrb	r3, [r7, #20]
 800a868:	099b      	lsrs	r3, r3, #6
 800a86a:	b2db      	uxtb	r3, r3
 800a86c:	461a      	mov	r2, r3
 800a86e:	7cfb      	ldrb	r3, [r7, #19]
 800a870:	009b      	lsls	r3, r3, #2
 800a872:	441a      	add	r2, r3
 800a874:	7cbb      	ldrb	r3, [r7, #18]
 800a876:	029b      	lsls	r3, r3, #10
 800a878:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a87c:	4413      	add	r3, r2
 800a87e:	3301      	adds	r3, #1
 800a880:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800a882:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a886:	3b09      	subs	r3, #9
 800a888:	69fa      	ldr	r2, [r7, #28]
 800a88a:	409a      	lsls	r2, r3
 800a88c:	683b      	ldr	r3, [r7, #0]
 800a88e:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 800a890:	2300      	movs	r3, #0
 800a892:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800a896:	e0ce      	b.n	800aa36 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 800a898:	4b71      	ldr	r3, [pc, #452]	@ (800aa60 <USER_SPI_ioctl+0x2dc>)
 800a89a:	781b      	ldrb	r3, [r3, #0]
 800a89c:	f003 0304 	and.w	r3, r3, #4
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d031      	beq.n	800a908 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 800a8a4:	2100      	movs	r1, #0
 800a8a6:	208d      	movs	r0, #141	@ 0x8d
 800a8a8:	f7ff fd11 	bl	800a2ce <send_cmd>
 800a8ac:	4603      	mov	r3, r0
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	f040 80c3 	bne.w	800aa3a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 800a8b4:	20ff      	movs	r0, #255	@ 0xff
 800a8b6:	f7ff fc19 	bl	800a0ec <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800a8ba:	f107 030c 	add.w	r3, r7, #12
 800a8be:	2110      	movs	r1, #16
 800a8c0:	4618      	mov	r0, r3
 800a8c2:	f7ff fca9 	bl	800a218 <rcvr_datablock>
 800a8c6:	4603      	mov	r3, r0
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	f000 80b6 	beq.w	800aa3a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800a8ce:	2330      	movs	r3, #48	@ 0x30
 800a8d0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800a8d4:	e007      	b.n	800a8e6 <USER_SPI_ioctl+0x162>
 800a8d6:	20ff      	movs	r0, #255	@ 0xff
 800a8d8:	f7ff fc08 	bl	800a0ec <xchg_spi>
 800a8dc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a8e0:	3b01      	subs	r3, #1
 800a8e2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800a8e6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d1f3      	bne.n	800a8d6 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800a8ee:	7dbb      	ldrb	r3, [r7, #22]
 800a8f0:	091b      	lsrs	r3, r3, #4
 800a8f2:	b2db      	uxtb	r3, r3
 800a8f4:	461a      	mov	r2, r3
 800a8f6:	2310      	movs	r3, #16
 800a8f8:	fa03 f202 	lsl.w	r2, r3, r2
 800a8fc:	683b      	ldr	r3, [r7, #0]
 800a8fe:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 800a900:	2300      	movs	r3, #0
 800a902:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800a906:	e098      	b.n	800aa3a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 800a908:	2100      	movs	r1, #0
 800a90a:	2009      	movs	r0, #9
 800a90c:	f7ff fcdf 	bl	800a2ce <send_cmd>
 800a910:	4603      	mov	r3, r0
 800a912:	2b00      	cmp	r3, #0
 800a914:	f040 8091 	bne.w	800aa3a <USER_SPI_ioctl+0x2b6>
 800a918:	f107 030c 	add.w	r3, r7, #12
 800a91c:	2110      	movs	r1, #16
 800a91e:	4618      	mov	r0, r3
 800a920:	f7ff fc7a 	bl	800a218 <rcvr_datablock>
 800a924:	4603      	mov	r3, r0
 800a926:	2b00      	cmp	r3, #0
 800a928:	f000 8087 	beq.w	800aa3a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 800a92c:	4b4c      	ldr	r3, [pc, #304]	@ (800aa60 <USER_SPI_ioctl+0x2dc>)
 800a92e:	781b      	ldrb	r3, [r3, #0]
 800a930:	f003 0302 	and.w	r3, r3, #2
 800a934:	2b00      	cmp	r3, #0
 800a936:	d012      	beq.n	800a95e <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800a938:	7dbb      	ldrb	r3, [r7, #22]
 800a93a:	005b      	lsls	r3, r3, #1
 800a93c:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 800a940:	7dfa      	ldrb	r2, [r7, #23]
 800a942:	09d2      	lsrs	r2, r2, #7
 800a944:	b2d2      	uxtb	r2, r2
 800a946:	4413      	add	r3, r2
 800a948:	1c5a      	adds	r2, r3, #1
 800a94a:	7e7b      	ldrb	r3, [r7, #25]
 800a94c:	099b      	lsrs	r3, r3, #6
 800a94e:	b2db      	uxtb	r3, r3
 800a950:	3b01      	subs	r3, #1
 800a952:	fa02 f303 	lsl.w	r3, r2, r3
 800a956:	461a      	mov	r2, r3
 800a958:	683b      	ldr	r3, [r7, #0]
 800a95a:	601a      	str	r2, [r3, #0]
 800a95c:	e013      	b.n	800a986 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800a95e:	7dbb      	ldrb	r3, [r7, #22]
 800a960:	109b      	asrs	r3, r3, #2
 800a962:	b29b      	uxth	r3, r3
 800a964:	f003 031f 	and.w	r3, r3, #31
 800a968:	3301      	adds	r3, #1
 800a96a:	7dfa      	ldrb	r2, [r7, #23]
 800a96c:	00d2      	lsls	r2, r2, #3
 800a96e:	f002 0218 	and.w	r2, r2, #24
 800a972:	7df9      	ldrb	r1, [r7, #23]
 800a974:	0949      	lsrs	r1, r1, #5
 800a976:	b2c9      	uxtb	r1, r1
 800a978:	440a      	add	r2, r1
 800a97a:	3201      	adds	r2, #1
 800a97c:	fb02 f303 	mul.w	r3, r2, r3
 800a980:	461a      	mov	r2, r3
 800a982:	683b      	ldr	r3, [r7, #0]
 800a984:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800a986:	2300      	movs	r3, #0
 800a988:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800a98c:	e055      	b.n	800aa3a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800a98e:	4b34      	ldr	r3, [pc, #208]	@ (800aa60 <USER_SPI_ioctl+0x2dc>)
 800a990:	781b      	ldrb	r3, [r3, #0]
 800a992:	f003 0306 	and.w	r3, r3, #6
 800a996:	2b00      	cmp	r3, #0
 800a998:	d051      	beq.n	800aa3e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800a99a:	f107 020c 	add.w	r2, r7, #12
 800a99e:	79fb      	ldrb	r3, [r7, #7]
 800a9a0:	210b      	movs	r1, #11
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	f7ff feee 	bl	800a784 <USER_SPI_ioctl>
 800a9a8:	4603      	mov	r3, r0
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d149      	bne.n	800aa42 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800a9ae:	7b3b      	ldrb	r3, [r7, #12]
 800a9b0:	099b      	lsrs	r3, r3, #6
 800a9b2:	b2db      	uxtb	r3, r3
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d104      	bne.n	800a9c2 <USER_SPI_ioctl+0x23e>
 800a9b8:	7dbb      	ldrb	r3, [r7, #22]
 800a9ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d041      	beq.n	800aa46 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800a9c2:	683b      	ldr	r3, [r7, #0]
 800a9c4:	623b      	str	r3, [r7, #32]
 800a9c6:	6a3b      	ldr	r3, [r7, #32]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a9cc:	6a3b      	ldr	r3, [r7, #32]
 800a9ce:	685b      	ldr	r3, [r3, #4]
 800a9d0:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 800a9d2:	4b23      	ldr	r3, [pc, #140]	@ (800aa60 <USER_SPI_ioctl+0x2dc>)
 800a9d4:	781b      	ldrb	r3, [r3, #0]
 800a9d6:	f003 0308 	and.w	r3, r3, #8
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d105      	bne.n	800a9ea <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800a9de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9e0:	025b      	lsls	r3, r3, #9
 800a9e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a9e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9e6:	025b      	lsls	r3, r3, #9
 800a9e8:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800a9ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a9ec:	2020      	movs	r0, #32
 800a9ee:	f7ff fc6e 	bl	800a2ce <send_cmd>
 800a9f2:	4603      	mov	r3, r0
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d128      	bne.n	800aa4a <USER_SPI_ioctl+0x2c6>
 800a9f8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a9fa:	2021      	movs	r0, #33	@ 0x21
 800a9fc:	f7ff fc67 	bl	800a2ce <send_cmd>
 800aa00:	4603      	mov	r3, r0
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d121      	bne.n	800aa4a <USER_SPI_ioctl+0x2c6>
 800aa06:	2100      	movs	r1, #0
 800aa08:	2026      	movs	r0, #38	@ 0x26
 800aa0a:	f7ff fc60 	bl	800a2ce <send_cmd>
 800aa0e:	4603      	mov	r3, r0
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d11a      	bne.n	800aa4a <USER_SPI_ioctl+0x2c6>
 800aa14:	f247 5030 	movw	r0, #30000	@ 0x7530
 800aa18:	f7ff fbae 	bl	800a178 <wait_ready>
 800aa1c:	4603      	mov	r3, r0
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d013      	beq.n	800aa4a <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800aa22:	2300      	movs	r3, #0
 800aa24:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800aa28:	e00f      	b.n	800aa4a <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800aa2a:	2304      	movs	r3, #4
 800aa2c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800aa30:	e00c      	b.n	800aa4c <USER_SPI_ioctl+0x2c8>
		break;
 800aa32:	bf00      	nop
 800aa34:	e00a      	b.n	800aa4c <USER_SPI_ioctl+0x2c8>
		break;
 800aa36:	bf00      	nop
 800aa38:	e008      	b.n	800aa4c <USER_SPI_ioctl+0x2c8>
		break;
 800aa3a:	bf00      	nop
 800aa3c:	e006      	b.n	800aa4c <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800aa3e:	bf00      	nop
 800aa40:	e004      	b.n	800aa4c <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800aa42:	bf00      	nop
 800aa44:	e002      	b.n	800aa4c <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800aa46:	bf00      	nop
 800aa48:	e000      	b.n	800aa4c <USER_SPI_ioctl+0x2c8>
		break;
 800aa4a:	bf00      	nop
	}

	despiselect();
 800aa4c:	f7ff fbb8 	bl	800a1c0 <despiselect>

	return res;
 800aa50:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800aa54:	4618      	mov	r0, r3
 800aa56:	3730      	adds	r7, #48	@ 0x30
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	bd80      	pop	{r7, pc}
 800aa5c:	20000038 	.word	0x20000038
 800aa60:	20002364 	.word	0x20002364

0800aa64 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800aa64:	b580      	push	{r7, lr}
 800aa66:	b084      	sub	sp, #16
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	4603      	mov	r3, r0
 800aa6c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800aa6e:	79fb      	ldrb	r3, [r7, #7]
 800aa70:	4a08      	ldr	r2, [pc, #32]	@ (800aa94 <disk_status+0x30>)
 800aa72:	009b      	lsls	r3, r3, #2
 800aa74:	4413      	add	r3, r2
 800aa76:	685b      	ldr	r3, [r3, #4]
 800aa78:	685b      	ldr	r3, [r3, #4]
 800aa7a:	79fa      	ldrb	r2, [r7, #7]
 800aa7c:	4905      	ldr	r1, [pc, #20]	@ (800aa94 <disk_status+0x30>)
 800aa7e:	440a      	add	r2, r1
 800aa80:	7a12      	ldrb	r2, [r2, #8]
 800aa82:	4610      	mov	r0, r2
 800aa84:	4798      	blx	r3
 800aa86:	4603      	mov	r3, r0
 800aa88:	73fb      	strb	r3, [r7, #15]
  return stat;
 800aa8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	3710      	adds	r7, #16
 800aa90:	46bd      	mov	sp, r7
 800aa92:	bd80      	pop	{r7, pc}
 800aa94:	20002598 	.word	0x20002598

0800aa98 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	b084      	sub	sp, #16
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	4603      	mov	r3, r0
 800aaa0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800aaa6:	79fb      	ldrb	r3, [r7, #7]
 800aaa8:	4a0d      	ldr	r2, [pc, #52]	@ (800aae0 <disk_initialize+0x48>)
 800aaaa:	5cd3      	ldrb	r3, [r2, r3]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d111      	bne.n	800aad4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800aab0:	79fb      	ldrb	r3, [r7, #7]
 800aab2:	4a0b      	ldr	r2, [pc, #44]	@ (800aae0 <disk_initialize+0x48>)
 800aab4:	2101      	movs	r1, #1
 800aab6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800aab8:	79fb      	ldrb	r3, [r7, #7]
 800aaba:	4a09      	ldr	r2, [pc, #36]	@ (800aae0 <disk_initialize+0x48>)
 800aabc:	009b      	lsls	r3, r3, #2
 800aabe:	4413      	add	r3, r2
 800aac0:	685b      	ldr	r3, [r3, #4]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	79fa      	ldrb	r2, [r7, #7]
 800aac6:	4906      	ldr	r1, [pc, #24]	@ (800aae0 <disk_initialize+0x48>)
 800aac8:	440a      	add	r2, r1
 800aaca:	7a12      	ldrb	r2, [r2, #8]
 800aacc:	4610      	mov	r0, r2
 800aace:	4798      	blx	r3
 800aad0:	4603      	mov	r3, r0
 800aad2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800aad4:	7bfb      	ldrb	r3, [r7, #15]
}
 800aad6:	4618      	mov	r0, r3
 800aad8:	3710      	adds	r7, #16
 800aada:	46bd      	mov	sp, r7
 800aadc:	bd80      	pop	{r7, pc}
 800aade:	bf00      	nop
 800aae0:	20002598 	.word	0x20002598

0800aae4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800aae4:	b590      	push	{r4, r7, lr}
 800aae6:	b087      	sub	sp, #28
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	60b9      	str	r1, [r7, #8]
 800aaec:	607a      	str	r2, [r7, #4]
 800aaee:	603b      	str	r3, [r7, #0]
 800aaf0:	4603      	mov	r3, r0
 800aaf2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800aaf4:	7bfb      	ldrb	r3, [r7, #15]
 800aaf6:	4a0a      	ldr	r2, [pc, #40]	@ (800ab20 <disk_read+0x3c>)
 800aaf8:	009b      	lsls	r3, r3, #2
 800aafa:	4413      	add	r3, r2
 800aafc:	685b      	ldr	r3, [r3, #4]
 800aafe:	689c      	ldr	r4, [r3, #8]
 800ab00:	7bfb      	ldrb	r3, [r7, #15]
 800ab02:	4a07      	ldr	r2, [pc, #28]	@ (800ab20 <disk_read+0x3c>)
 800ab04:	4413      	add	r3, r2
 800ab06:	7a18      	ldrb	r0, [r3, #8]
 800ab08:	683b      	ldr	r3, [r7, #0]
 800ab0a:	687a      	ldr	r2, [r7, #4]
 800ab0c:	68b9      	ldr	r1, [r7, #8]
 800ab0e:	47a0      	blx	r4
 800ab10:	4603      	mov	r3, r0
 800ab12:	75fb      	strb	r3, [r7, #23]
  return res;
 800ab14:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab16:	4618      	mov	r0, r3
 800ab18:	371c      	adds	r7, #28
 800ab1a:	46bd      	mov	sp, r7
 800ab1c:	bd90      	pop	{r4, r7, pc}
 800ab1e:	bf00      	nop
 800ab20:	20002598 	.word	0x20002598

0800ab24 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800ab24:	b590      	push	{r4, r7, lr}
 800ab26:	b087      	sub	sp, #28
 800ab28:	af00      	add	r7, sp, #0
 800ab2a:	60b9      	str	r1, [r7, #8]
 800ab2c:	607a      	str	r2, [r7, #4]
 800ab2e:	603b      	str	r3, [r7, #0]
 800ab30:	4603      	mov	r3, r0
 800ab32:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800ab34:	7bfb      	ldrb	r3, [r7, #15]
 800ab36:	4a0a      	ldr	r2, [pc, #40]	@ (800ab60 <disk_write+0x3c>)
 800ab38:	009b      	lsls	r3, r3, #2
 800ab3a:	4413      	add	r3, r2
 800ab3c:	685b      	ldr	r3, [r3, #4]
 800ab3e:	68dc      	ldr	r4, [r3, #12]
 800ab40:	7bfb      	ldrb	r3, [r7, #15]
 800ab42:	4a07      	ldr	r2, [pc, #28]	@ (800ab60 <disk_write+0x3c>)
 800ab44:	4413      	add	r3, r2
 800ab46:	7a18      	ldrb	r0, [r3, #8]
 800ab48:	683b      	ldr	r3, [r7, #0]
 800ab4a:	687a      	ldr	r2, [r7, #4]
 800ab4c:	68b9      	ldr	r1, [r7, #8]
 800ab4e:	47a0      	blx	r4
 800ab50:	4603      	mov	r3, r0
 800ab52:	75fb      	strb	r3, [r7, #23]
  return res;
 800ab54:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab56:	4618      	mov	r0, r3
 800ab58:	371c      	adds	r7, #28
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	bd90      	pop	{r4, r7, pc}
 800ab5e:	bf00      	nop
 800ab60:	20002598 	.word	0x20002598

0800ab64 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b084      	sub	sp, #16
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	4603      	mov	r3, r0
 800ab6c:	603a      	str	r2, [r7, #0]
 800ab6e:	71fb      	strb	r3, [r7, #7]
 800ab70:	460b      	mov	r3, r1
 800ab72:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800ab74:	79fb      	ldrb	r3, [r7, #7]
 800ab76:	4a09      	ldr	r2, [pc, #36]	@ (800ab9c <disk_ioctl+0x38>)
 800ab78:	009b      	lsls	r3, r3, #2
 800ab7a:	4413      	add	r3, r2
 800ab7c:	685b      	ldr	r3, [r3, #4]
 800ab7e:	691b      	ldr	r3, [r3, #16]
 800ab80:	79fa      	ldrb	r2, [r7, #7]
 800ab82:	4906      	ldr	r1, [pc, #24]	@ (800ab9c <disk_ioctl+0x38>)
 800ab84:	440a      	add	r2, r1
 800ab86:	7a10      	ldrb	r0, [r2, #8]
 800ab88:	79b9      	ldrb	r1, [r7, #6]
 800ab8a:	683a      	ldr	r2, [r7, #0]
 800ab8c:	4798      	blx	r3
 800ab8e:	4603      	mov	r3, r0
 800ab90:	73fb      	strb	r3, [r7, #15]
  return res;
 800ab92:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab94:	4618      	mov	r0, r3
 800ab96:	3710      	adds	r7, #16
 800ab98:	46bd      	mov	sp, r7
 800ab9a:	bd80      	pop	{r7, pc}
 800ab9c:	20002598 	.word	0x20002598

0800aba0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800aba0:	b480      	push	{r7}
 800aba2:	b085      	sub	sp, #20
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	3301      	adds	r3, #1
 800abac:	781b      	ldrb	r3, [r3, #0]
 800abae:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800abb0:	89fb      	ldrh	r3, [r7, #14]
 800abb2:	021b      	lsls	r3, r3, #8
 800abb4:	b21a      	sxth	r2, r3
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	781b      	ldrb	r3, [r3, #0]
 800abba:	b21b      	sxth	r3, r3
 800abbc:	4313      	orrs	r3, r2
 800abbe:	b21b      	sxth	r3, r3
 800abc0:	81fb      	strh	r3, [r7, #14]
	return rv;
 800abc2:	89fb      	ldrh	r3, [r7, #14]
}
 800abc4:	4618      	mov	r0, r3
 800abc6:	3714      	adds	r7, #20
 800abc8:	46bd      	mov	sp, r7
 800abca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abce:	4770      	bx	lr

0800abd0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800abd0:	b480      	push	{r7}
 800abd2:	b085      	sub	sp, #20
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	3303      	adds	r3, #3
 800abdc:	781b      	ldrb	r3, [r3, #0]
 800abde:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	021b      	lsls	r3, r3, #8
 800abe4:	687a      	ldr	r2, [r7, #4]
 800abe6:	3202      	adds	r2, #2
 800abe8:	7812      	ldrb	r2, [r2, #0]
 800abea:	4313      	orrs	r3, r2
 800abec:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	021b      	lsls	r3, r3, #8
 800abf2:	687a      	ldr	r2, [r7, #4]
 800abf4:	3201      	adds	r2, #1
 800abf6:	7812      	ldrb	r2, [r2, #0]
 800abf8:	4313      	orrs	r3, r2
 800abfa:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	021b      	lsls	r3, r3, #8
 800ac00:	687a      	ldr	r2, [r7, #4]
 800ac02:	7812      	ldrb	r2, [r2, #0]
 800ac04:	4313      	orrs	r3, r2
 800ac06:	60fb      	str	r3, [r7, #12]
	return rv;
 800ac08:	68fb      	ldr	r3, [r7, #12]
}
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	3714      	adds	r7, #20
 800ac0e:	46bd      	mov	sp, r7
 800ac10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac14:	4770      	bx	lr

0800ac16 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800ac16:	b480      	push	{r7}
 800ac18:	b083      	sub	sp, #12
 800ac1a:	af00      	add	r7, sp, #0
 800ac1c:	6078      	str	r0, [r7, #4]
 800ac1e:	460b      	mov	r3, r1
 800ac20:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	1c5a      	adds	r2, r3, #1
 800ac26:	607a      	str	r2, [r7, #4]
 800ac28:	887a      	ldrh	r2, [r7, #2]
 800ac2a:	b2d2      	uxtb	r2, r2
 800ac2c:	701a      	strb	r2, [r3, #0]
 800ac2e:	887b      	ldrh	r3, [r7, #2]
 800ac30:	0a1b      	lsrs	r3, r3, #8
 800ac32:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	1c5a      	adds	r2, r3, #1
 800ac38:	607a      	str	r2, [r7, #4]
 800ac3a:	887a      	ldrh	r2, [r7, #2]
 800ac3c:	b2d2      	uxtb	r2, r2
 800ac3e:	701a      	strb	r2, [r3, #0]
}
 800ac40:	bf00      	nop
 800ac42:	370c      	adds	r7, #12
 800ac44:	46bd      	mov	sp, r7
 800ac46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac4a:	4770      	bx	lr

0800ac4c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800ac4c:	b480      	push	{r7}
 800ac4e:	b083      	sub	sp, #12
 800ac50:	af00      	add	r7, sp, #0
 800ac52:	6078      	str	r0, [r7, #4]
 800ac54:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	1c5a      	adds	r2, r3, #1
 800ac5a:	607a      	str	r2, [r7, #4]
 800ac5c:	683a      	ldr	r2, [r7, #0]
 800ac5e:	b2d2      	uxtb	r2, r2
 800ac60:	701a      	strb	r2, [r3, #0]
 800ac62:	683b      	ldr	r3, [r7, #0]
 800ac64:	0a1b      	lsrs	r3, r3, #8
 800ac66:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	1c5a      	adds	r2, r3, #1
 800ac6c:	607a      	str	r2, [r7, #4]
 800ac6e:	683a      	ldr	r2, [r7, #0]
 800ac70:	b2d2      	uxtb	r2, r2
 800ac72:	701a      	strb	r2, [r3, #0]
 800ac74:	683b      	ldr	r3, [r7, #0]
 800ac76:	0a1b      	lsrs	r3, r3, #8
 800ac78:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	1c5a      	adds	r2, r3, #1
 800ac7e:	607a      	str	r2, [r7, #4]
 800ac80:	683a      	ldr	r2, [r7, #0]
 800ac82:	b2d2      	uxtb	r2, r2
 800ac84:	701a      	strb	r2, [r3, #0]
 800ac86:	683b      	ldr	r3, [r7, #0]
 800ac88:	0a1b      	lsrs	r3, r3, #8
 800ac8a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	1c5a      	adds	r2, r3, #1
 800ac90:	607a      	str	r2, [r7, #4]
 800ac92:	683a      	ldr	r2, [r7, #0]
 800ac94:	b2d2      	uxtb	r2, r2
 800ac96:	701a      	strb	r2, [r3, #0]
}
 800ac98:	bf00      	nop
 800ac9a:	370c      	adds	r7, #12
 800ac9c:	46bd      	mov	sp, r7
 800ac9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca2:	4770      	bx	lr

0800aca4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800aca4:	b480      	push	{r7}
 800aca6:	b087      	sub	sp, #28
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	60f8      	str	r0, [r7, #12]
 800acac:	60b9      	str	r1, [r7, #8]
 800acae:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800acb4:	68bb      	ldr	r3, [r7, #8]
 800acb6:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d00d      	beq.n	800acda <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800acbe:	693a      	ldr	r2, [r7, #16]
 800acc0:	1c53      	adds	r3, r2, #1
 800acc2:	613b      	str	r3, [r7, #16]
 800acc4:	697b      	ldr	r3, [r7, #20]
 800acc6:	1c59      	adds	r1, r3, #1
 800acc8:	6179      	str	r1, [r7, #20]
 800acca:	7812      	ldrb	r2, [r2, #0]
 800accc:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	3b01      	subs	r3, #1
 800acd2:	607b      	str	r3, [r7, #4]
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d1f1      	bne.n	800acbe <mem_cpy+0x1a>
	}
}
 800acda:	bf00      	nop
 800acdc:	371c      	adds	r7, #28
 800acde:	46bd      	mov	sp, r7
 800ace0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace4:	4770      	bx	lr

0800ace6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800ace6:	b480      	push	{r7}
 800ace8:	b087      	sub	sp, #28
 800acea:	af00      	add	r7, sp, #0
 800acec:	60f8      	str	r0, [r7, #12]
 800acee:	60b9      	str	r1, [r7, #8]
 800acf0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800acf6:	697b      	ldr	r3, [r7, #20]
 800acf8:	1c5a      	adds	r2, r3, #1
 800acfa:	617a      	str	r2, [r7, #20]
 800acfc:	68ba      	ldr	r2, [r7, #8]
 800acfe:	b2d2      	uxtb	r2, r2
 800ad00:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	3b01      	subs	r3, #1
 800ad06:	607b      	str	r3, [r7, #4]
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d1f3      	bne.n	800acf6 <mem_set+0x10>
}
 800ad0e:	bf00      	nop
 800ad10:	bf00      	nop
 800ad12:	371c      	adds	r7, #28
 800ad14:	46bd      	mov	sp, r7
 800ad16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1a:	4770      	bx	lr

0800ad1c <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800ad1c:	b480      	push	{r7}
 800ad1e:	b089      	sub	sp, #36	@ 0x24
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	60f8      	str	r0, [r7, #12]
 800ad24:	60b9      	str	r1, [r7, #8]
 800ad26:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	61fb      	str	r3, [r7, #28]
 800ad2c:	68bb      	ldr	r3, [r7, #8]
 800ad2e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800ad30:	2300      	movs	r3, #0
 800ad32:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800ad34:	69fb      	ldr	r3, [r7, #28]
 800ad36:	1c5a      	adds	r2, r3, #1
 800ad38:	61fa      	str	r2, [r7, #28]
 800ad3a:	781b      	ldrb	r3, [r3, #0]
 800ad3c:	4619      	mov	r1, r3
 800ad3e:	69bb      	ldr	r3, [r7, #24]
 800ad40:	1c5a      	adds	r2, r3, #1
 800ad42:	61ba      	str	r2, [r7, #24]
 800ad44:	781b      	ldrb	r3, [r3, #0]
 800ad46:	1acb      	subs	r3, r1, r3
 800ad48:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	3b01      	subs	r3, #1
 800ad4e:	607b      	str	r3, [r7, #4]
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d002      	beq.n	800ad5c <mem_cmp+0x40>
 800ad56:	697b      	ldr	r3, [r7, #20]
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d0eb      	beq.n	800ad34 <mem_cmp+0x18>

	return r;
 800ad5c:	697b      	ldr	r3, [r7, #20]
}
 800ad5e:	4618      	mov	r0, r3
 800ad60:	3724      	adds	r7, #36	@ 0x24
 800ad62:	46bd      	mov	sp, r7
 800ad64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad68:	4770      	bx	lr

0800ad6a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800ad6a:	b480      	push	{r7}
 800ad6c:	b083      	sub	sp, #12
 800ad6e:	af00      	add	r7, sp, #0
 800ad70:	6078      	str	r0, [r7, #4]
 800ad72:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800ad74:	e002      	b.n	800ad7c <chk_chr+0x12>
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	3301      	adds	r3, #1
 800ad7a:	607b      	str	r3, [r7, #4]
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	781b      	ldrb	r3, [r3, #0]
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d005      	beq.n	800ad90 <chk_chr+0x26>
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	781b      	ldrb	r3, [r3, #0]
 800ad88:	461a      	mov	r2, r3
 800ad8a:	683b      	ldr	r3, [r7, #0]
 800ad8c:	4293      	cmp	r3, r2
 800ad8e:	d1f2      	bne.n	800ad76 <chk_chr+0xc>
	return *str;
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	781b      	ldrb	r3, [r3, #0]
}
 800ad94:	4618      	mov	r0, r3
 800ad96:	370c      	adds	r7, #12
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad9e:	4770      	bx	lr

0800ada0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ada0:	b480      	push	{r7}
 800ada2:	b085      	sub	sp, #20
 800ada4:	af00      	add	r7, sp, #0
 800ada6:	6078      	str	r0, [r7, #4]
 800ada8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800adaa:	2300      	movs	r3, #0
 800adac:	60bb      	str	r3, [r7, #8]
 800adae:	68bb      	ldr	r3, [r7, #8]
 800adb0:	60fb      	str	r3, [r7, #12]
 800adb2:	e029      	b.n	800ae08 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800adb4:	4a27      	ldr	r2, [pc, #156]	@ (800ae54 <chk_lock+0xb4>)
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	011b      	lsls	r3, r3, #4
 800adba:	4413      	add	r3, r2
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d01d      	beq.n	800adfe <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800adc2:	4a24      	ldr	r2, [pc, #144]	@ (800ae54 <chk_lock+0xb4>)
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	011b      	lsls	r3, r3, #4
 800adc8:	4413      	add	r3, r2
 800adca:	681a      	ldr	r2, [r3, #0]
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	429a      	cmp	r2, r3
 800add2:	d116      	bne.n	800ae02 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800add4:	4a1f      	ldr	r2, [pc, #124]	@ (800ae54 <chk_lock+0xb4>)
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	011b      	lsls	r3, r3, #4
 800adda:	4413      	add	r3, r2
 800addc:	3304      	adds	r3, #4
 800adde:	681a      	ldr	r2, [r3, #0]
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ade4:	429a      	cmp	r2, r3
 800ade6:	d10c      	bne.n	800ae02 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ade8:	4a1a      	ldr	r2, [pc, #104]	@ (800ae54 <chk_lock+0xb4>)
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	011b      	lsls	r3, r3, #4
 800adee:	4413      	add	r3, r2
 800adf0:	3308      	adds	r3, #8
 800adf2:	681a      	ldr	r2, [r3, #0]
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800adf8:	429a      	cmp	r2, r3
 800adfa:	d102      	bne.n	800ae02 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800adfc:	e007      	b.n	800ae0e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800adfe:	2301      	movs	r3, #1
 800ae00:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	3301      	adds	r3, #1
 800ae06:	60fb      	str	r3, [r7, #12]
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	2b01      	cmp	r3, #1
 800ae0c:	d9d2      	bls.n	800adb4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	2b02      	cmp	r3, #2
 800ae12:	d109      	bne.n	800ae28 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800ae14:	68bb      	ldr	r3, [r7, #8]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d102      	bne.n	800ae20 <chk_lock+0x80>
 800ae1a:	683b      	ldr	r3, [r7, #0]
 800ae1c:	2b02      	cmp	r3, #2
 800ae1e:	d101      	bne.n	800ae24 <chk_lock+0x84>
 800ae20:	2300      	movs	r3, #0
 800ae22:	e010      	b.n	800ae46 <chk_lock+0xa6>
 800ae24:	2312      	movs	r3, #18
 800ae26:	e00e      	b.n	800ae46 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800ae28:	683b      	ldr	r3, [r7, #0]
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d108      	bne.n	800ae40 <chk_lock+0xa0>
 800ae2e:	4a09      	ldr	r2, [pc, #36]	@ (800ae54 <chk_lock+0xb4>)
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	011b      	lsls	r3, r3, #4
 800ae34:	4413      	add	r3, r2
 800ae36:	330c      	adds	r3, #12
 800ae38:	881b      	ldrh	r3, [r3, #0]
 800ae3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ae3e:	d101      	bne.n	800ae44 <chk_lock+0xa4>
 800ae40:	2310      	movs	r3, #16
 800ae42:	e000      	b.n	800ae46 <chk_lock+0xa6>
 800ae44:	2300      	movs	r3, #0
}
 800ae46:	4618      	mov	r0, r3
 800ae48:	3714      	adds	r7, #20
 800ae4a:	46bd      	mov	sp, r7
 800ae4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae50:	4770      	bx	lr
 800ae52:	bf00      	nop
 800ae54:	20002378 	.word	0x20002378

0800ae58 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800ae58:	b480      	push	{r7}
 800ae5a:	b083      	sub	sp, #12
 800ae5c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ae5e:	2300      	movs	r3, #0
 800ae60:	607b      	str	r3, [r7, #4]
 800ae62:	e002      	b.n	800ae6a <enq_lock+0x12>
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	3301      	adds	r3, #1
 800ae68:	607b      	str	r3, [r7, #4]
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	2b01      	cmp	r3, #1
 800ae6e:	d806      	bhi.n	800ae7e <enq_lock+0x26>
 800ae70:	4a09      	ldr	r2, [pc, #36]	@ (800ae98 <enq_lock+0x40>)
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	011b      	lsls	r3, r3, #4
 800ae76:	4413      	add	r3, r2
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d1f2      	bne.n	800ae64 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	2b02      	cmp	r3, #2
 800ae82:	bf14      	ite	ne
 800ae84:	2301      	movne	r3, #1
 800ae86:	2300      	moveq	r3, #0
 800ae88:	b2db      	uxtb	r3, r3
}
 800ae8a:	4618      	mov	r0, r3
 800ae8c:	370c      	adds	r7, #12
 800ae8e:	46bd      	mov	sp, r7
 800ae90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae94:	4770      	bx	lr
 800ae96:	bf00      	nop
 800ae98:	20002378 	.word	0x20002378

0800ae9c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ae9c:	b480      	push	{r7}
 800ae9e:	b085      	sub	sp, #20
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	6078      	str	r0, [r7, #4]
 800aea4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800aea6:	2300      	movs	r3, #0
 800aea8:	60fb      	str	r3, [r7, #12]
 800aeaa:	e01f      	b.n	800aeec <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800aeac:	4a41      	ldr	r2, [pc, #260]	@ (800afb4 <inc_lock+0x118>)
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	011b      	lsls	r3, r3, #4
 800aeb2:	4413      	add	r3, r2
 800aeb4:	681a      	ldr	r2, [r3, #0]
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	429a      	cmp	r2, r3
 800aebc:	d113      	bne.n	800aee6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800aebe:	4a3d      	ldr	r2, [pc, #244]	@ (800afb4 <inc_lock+0x118>)
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	011b      	lsls	r3, r3, #4
 800aec4:	4413      	add	r3, r2
 800aec6:	3304      	adds	r3, #4
 800aec8:	681a      	ldr	r2, [r3, #0]
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800aece:	429a      	cmp	r2, r3
 800aed0:	d109      	bne.n	800aee6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800aed2:	4a38      	ldr	r2, [pc, #224]	@ (800afb4 <inc_lock+0x118>)
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	011b      	lsls	r3, r3, #4
 800aed8:	4413      	add	r3, r2
 800aeda:	3308      	adds	r3, #8
 800aedc:	681a      	ldr	r2, [r3, #0]
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800aee2:	429a      	cmp	r2, r3
 800aee4:	d006      	beq.n	800aef4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	3301      	adds	r3, #1
 800aeea:	60fb      	str	r3, [r7, #12]
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	2b01      	cmp	r3, #1
 800aef0:	d9dc      	bls.n	800aeac <inc_lock+0x10>
 800aef2:	e000      	b.n	800aef6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800aef4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	2b02      	cmp	r3, #2
 800aefa:	d132      	bne.n	800af62 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800aefc:	2300      	movs	r3, #0
 800aefe:	60fb      	str	r3, [r7, #12]
 800af00:	e002      	b.n	800af08 <inc_lock+0x6c>
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	3301      	adds	r3, #1
 800af06:	60fb      	str	r3, [r7, #12]
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	2b01      	cmp	r3, #1
 800af0c:	d806      	bhi.n	800af1c <inc_lock+0x80>
 800af0e:	4a29      	ldr	r2, [pc, #164]	@ (800afb4 <inc_lock+0x118>)
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	011b      	lsls	r3, r3, #4
 800af14:	4413      	add	r3, r2
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d1f2      	bne.n	800af02 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	2b02      	cmp	r3, #2
 800af20:	d101      	bne.n	800af26 <inc_lock+0x8a>
 800af22:	2300      	movs	r3, #0
 800af24:	e040      	b.n	800afa8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681a      	ldr	r2, [r3, #0]
 800af2a:	4922      	ldr	r1, [pc, #136]	@ (800afb4 <inc_lock+0x118>)
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	011b      	lsls	r3, r3, #4
 800af30:	440b      	add	r3, r1
 800af32:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	689a      	ldr	r2, [r3, #8]
 800af38:	491e      	ldr	r1, [pc, #120]	@ (800afb4 <inc_lock+0x118>)
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	011b      	lsls	r3, r3, #4
 800af3e:	440b      	add	r3, r1
 800af40:	3304      	adds	r3, #4
 800af42:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	695a      	ldr	r2, [r3, #20]
 800af48:	491a      	ldr	r1, [pc, #104]	@ (800afb4 <inc_lock+0x118>)
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	011b      	lsls	r3, r3, #4
 800af4e:	440b      	add	r3, r1
 800af50:	3308      	adds	r3, #8
 800af52:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800af54:	4a17      	ldr	r2, [pc, #92]	@ (800afb4 <inc_lock+0x118>)
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	011b      	lsls	r3, r3, #4
 800af5a:	4413      	add	r3, r2
 800af5c:	330c      	adds	r3, #12
 800af5e:	2200      	movs	r2, #0
 800af60:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800af62:	683b      	ldr	r3, [r7, #0]
 800af64:	2b00      	cmp	r3, #0
 800af66:	d009      	beq.n	800af7c <inc_lock+0xe0>
 800af68:	4a12      	ldr	r2, [pc, #72]	@ (800afb4 <inc_lock+0x118>)
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	011b      	lsls	r3, r3, #4
 800af6e:	4413      	add	r3, r2
 800af70:	330c      	adds	r3, #12
 800af72:	881b      	ldrh	r3, [r3, #0]
 800af74:	2b00      	cmp	r3, #0
 800af76:	d001      	beq.n	800af7c <inc_lock+0xe0>
 800af78:	2300      	movs	r3, #0
 800af7a:	e015      	b.n	800afa8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800af7c:	683b      	ldr	r3, [r7, #0]
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d108      	bne.n	800af94 <inc_lock+0xf8>
 800af82:	4a0c      	ldr	r2, [pc, #48]	@ (800afb4 <inc_lock+0x118>)
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	011b      	lsls	r3, r3, #4
 800af88:	4413      	add	r3, r2
 800af8a:	330c      	adds	r3, #12
 800af8c:	881b      	ldrh	r3, [r3, #0]
 800af8e:	3301      	adds	r3, #1
 800af90:	b29a      	uxth	r2, r3
 800af92:	e001      	b.n	800af98 <inc_lock+0xfc>
 800af94:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800af98:	4906      	ldr	r1, [pc, #24]	@ (800afb4 <inc_lock+0x118>)
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	011b      	lsls	r3, r3, #4
 800af9e:	440b      	add	r3, r1
 800afa0:	330c      	adds	r3, #12
 800afa2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	3301      	adds	r3, #1
}
 800afa8:	4618      	mov	r0, r3
 800afaa:	3714      	adds	r7, #20
 800afac:	46bd      	mov	sp, r7
 800afae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb2:	4770      	bx	lr
 800afb4:	20002378 	.word	0x20002378

0800afb8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800afb8:	b480      	push	{r7}
 800afba:	b085      	sub	sp, #20
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	3b01      	subs	r3, #1
 800afc4:	607b      	str	r3, [r7, #4]
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	2b01      	cmp	r3, #1
 800afca:	d825      	bhi.n	800b018 <dec_lock+0x60>
		n = Files[i].ctr;
 800afcc:	4a17      	ldr	r2, [pc, #92]	@ (800b02c <dec_lock+0x74>)
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	011b      	lsls	r3, r3, #4
 800afd2:	4413      	add	r3, r2
 800afd4:	330c      	adds	r3, #12
 800afd6:	881b      	ldrh	r3, [r3, #0]
 800afd8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800afda:	89fb      	ldrh	r3, [r7, #14]
 800afdc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800afe0:	d101      	bne.n	800afe6 <dec_lock+0x2e>
 800afe2:	2300      	movs	r3, #0
 800afe4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800afe6:	89fb      	ldrh	r3, [r7, #14]
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d002      	beq.n	800aff2 <dec_lock+0x3a>
 800afec:	89fb      	ldrh	r3, [r7, #14]
 800afee:	3b01      	subs	r3, #1
 800aff0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800aff2:	4a0e      	ldr	r2, [pc, #56]	@ (800b02c <dec_lock+0x74>)
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	011b      	lsls	r3, r3, #4
 800aff8:	4413      	add	r3, r2
 800affa:	330c      	adds	r3, #12
 800affc:	89fa      	ldrh	r2, [r7, #14]
 800affe:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800b000:	89fb      	ldrh	r3, [r7, #14]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d105      	bne.n	800b012 <dec_lock+0x5a>
 800b006:	4a09      	ldr	r2, [pc, #36]	@ (800b02c <dec_lock+0x74>)
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	011b      	lsls	r3, r3, #4
 800b00c:	4413      	add	r3, r2
 800b00e:	2200      	movs	r2, #0
 800b010:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800b012:	2300      	movs	r3, #0
 800b014:	737b      	strb	r3, [r7, #13]
 800b016:	e001      	b.n	800b01c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800b018:	2302      	movs	r3, #2
 800b01a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800b01c:	7b7b      	ldrb	r3, [r7, #13]
}
 800b01e:	4618      	mov	r0, r3
 800b020:	3714      	adds	r7, #20
 800b022:	46bd      	mov	sp, r7
 800b024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b028:	4770      	bx	lr
 800b02a:	bf00      	nop
 800b02c:	20002378 	.word	0x20002378

0800b030 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800b030:	b480      	push	{r7}
 800b032:	b085      	sub	sp, #20
 800b034:	af00      	add	r7, sp, #0
 800b036:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800b038:	2300      	movs	r3, #0
 800b03a:	60fb      	str	r3, [r7, #12]
 800b03c:	e010      	b.n	800b060 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800b03e:	4a0d      	ldr	r2, [pc, #52]	@ (800b074 <clear_lock+0x44>)
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	011b      	lsls	r3, r3, #4
 800b044:	4413      	add	r3, r2
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	687a      	ldr	r2, [r7, #4]
 800b04a:	429a      	cmp	r2, r3
 800b04c:	d105      	bne.n	800b05a <clear_lock+0x2a>
 800b04e:	4a09      	ldr	r2, [pc, #36]	@ (800b074 <clear_lock+0x44>)
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	011b      	lsls	r3, r3, #4
 800b054:	4413      	add	r3, r2
 800b056:	2200      	movs	r2, #0
 800b058:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	3301      	adds	r3, #1
 800b05e:	60fb      	str	r3, [r7, #12]
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	2b01      	cmp	r3, #1
 800b064:	d9eb      	bls.n	800b03e <clear_lock+0xe>
	}
}
 800b066:	bf00      	nop
 800b068:	bf00      	nop
 800b06a:	3714      	adds	r7, #20
 800b06c:	46bd      	mov	sp, r7
 800b06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b072:	4770      	bx	lr
 800b074:	20002378 	.word	0x20002378

0800b078 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b086      	sub	sp, #24
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800b080:	2300      	movs	r3, #0
 800b082:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	78db      	ldrb	r3, [r3, #3]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d034      	beq.n	800b0f6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b090:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	7858      	ldrb	r0, [r3, #1]
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b09c:	2301      	movs	r3, #1
 800b09e:	697a      	ldr	r2, [r7, #20]
 800b0a0:	f7ff fd40 	bl	800ab24 <disk_write>
 800b0a4:	4603      	mov	r3, r0
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d002      	beq.n	800b0b0 <sync_window+0x38>
			res = FR_DISK_ERR;
 800b0aa:	2301      	movs	r3, #1
 800b0ac:	73fb      	strb	r3, [r7, #15]
 800b0ae:	e022      	b.n	800b0f6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	2200      	movs	r2, #0
 800b0b4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0ba:	697a      	ldr	r2, [r7, #20]
 800b0bc:	1ad2      	subs	r2, r2, r3
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	69db      	ldr	r3, [r3, #28]
 800b0c2:	429a      	cmp	r2, r3
 800b0c4:	d217      	bcs.n	800b0f6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	789b      	ldrb	r3, [r3, #2]
 800b0ca:	613b      	str	r3, [r7, #16]
 800b0cc:	e010      	b.n	800b0f0 <sync_window+0x78>
					wsect += fs->fsize;
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	69db      	ldr	r3, [r3, #28]
 800b0d2:	697a      	ldr	r2, [r7, #20]
 800b0d4:	4413      	add	r3, r2
 800b0d6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	7858      	ldrb	r0, [r3, #1]
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b0e2:	2301      	movs	r3, #1
 800b0e4:	697a      	ldr	r2, [r7, #20]
 800b0e6:	f7ff fd1d 	bl	800ab24 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b0ea:	693b      	ldr	r3, [r7, #16]
 800b0ec:	3b01      	subs	r3, #1
 800b0ee:	613b      	str	r3, [r7, #16]
 800b0f0:	693b      	ldr	r3, [r7, #16]
 800b0f2:	2b01      	cmp	r3, #1
 800b0f4:	d8eb      	bhi.n	800b0ce <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800b0f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	3718      	adds	r7, #24
 800b0fc:	46bd      	mov	sp, r7
 800b0fe:	bd80      	pop	{r7, pc}

0800b100 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800b100:	b580      	push	{r7, lr}
 800b102:	b084      	sub	sp, #16
 800b104:	af00      	add	r7, sp, #0
 800b106:	6078      	str	r0, [r7, #4]
 800b108:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800b10a:	2300      	movs	r3, #0
 800b10c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b112:	683a      	ldr	r2, [r7, #0]
 800b114:	429a      	cmp	r2, r3
 800b116:	d01b      	beq.n	800b150 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800b118:	6878      	ldr	r0, [r7, #4]
 800b11a:	f7ff ffad 	bl	800b078 <sync_window>
 800b11e:	4603      	mov	r3, r0
 800b120:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800b122:	7bfb      	ldrb	r3, [r7, #15]
 800b124:	2b00      	cmp	r3, #0
 800b126:	d113      	bne.n	800b150 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	7858      	ldrb	r0, [r3, #1]
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b132:	2301      	movs	r3, #1
 800b134:	683a      	ldr	r2, [r7, #0]
 800b136:	f7ff fcd5 	bl	800aae4 <disk_read>
 800b13a:	4603      	mov	r3, r0
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d004      	beq.n	800b14a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800b140:	f04f 33ff 	mov.w	r3, #4294967295
 800b144:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800b146:	2301      	movs	r3, #1
 800b148:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	683a      	ldr	r2, [r7, #0]
 800b14e:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800b150:	7bfb      	ldrb	r3, [r7, #15]
}
 800b152:	4618      	mov	r0, r3
 800b154:	3710      	adds	r7, #16
 800b156:	46bd      	mov	sp, r7
 800b158:	bd80      	pop	{r7, pc}
	...

0800b15c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800b15c:	b580      	push	{r7, lr}
 800b15e:	b084      	sub	sp, #16
 800b160:	af00      	add	r7, sp, #0
 800b162:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800b164:	6878      	ldr	r0, [r7, #4]
 800b166:	f7ff ff87 	bl	800b078 <sync_window>
 800b16a:	4603      	mov	r3, r0
 800b16c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800b16e:	7bfb      	ldrb	r3, [r7, #15]
 800b170:	2b00      	cmp	r3, #0
 800b172:	d158      	bne.n	800b226 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	781b      	ldrb	r3, [r3, #0]
 800b178:	2b03      	cmp	r3, #3
 800b17a:	d148      	bne.n	800b20e <sync_fs+0xb2>
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	791b      	ldrb	r3, [r3, #4]
 800b180:	2b01      	cmp	r3, #1
 800b182:	d144      	bne.n	800b20e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	3334      	adds	r3, #52	@ 0x34
 800b188:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b18c:	2100      	movs	r1, #0
 800b18e:	4618      	mov	r0, r3
 800b190:	f7ff fda9 	bl	800ace6 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	3334      	adds	r3, #52	@ 0x34
 800b198:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800b19c:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800b1a0:	4618      	mov	r0, r3
 800b1a2:	f7ff fd38 	bl	800ac16 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	3334      	adds	r3, #52	@ 0x34
 800b1aa:	4921      	ldr	r1, [pc, #132]	@ (800b230 <sync_fs+0xd4>)
 800b1ac:	4618      	mov	r0, r3
 800b1ae:	f7ff fd4d 	bl	800ac4c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	3334      	adds	r3, #52	@ 0x34
 800b1b6:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800b1ba:	491e      	ldr	r1, [pc, #120]	@ (800b234 <sync_fs+0xd8>)
 800b1bc:	4618      	mov	r0, r3
 800b1be:	f7ff fd45 	bl	800ac4c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	3334      	adds	r3, #52	@ 0x34
 800b1c6:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	695b      	ldr	r3, [r3, #20]
 800b1ce:	4619      	mov	r1, r3
 800b1d0:	4610      	mov	r0, r2
 800b1d2:	f7ff fd3b 	bl	800ac4c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	3334      	adds	r3, #52	@ 0x34
 800b1da:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	691b      	ldr	r3, [r3, #16]
 800b1e2:	4619      	mov	r1, r3
 800b1e4:	4610      	mov	r0, r2
 800b1e6:	f7ff fd31 	bl	800ac4c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	6a1b      	ldr	r3, [r3, #32]
 800b1ee:	1c5a      	adds	r2, r3, #1
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	7858      	ldrb	r0, [r3, #1]
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b202:	2301      	movs	r3, #1
 800b204:	f7ff fc8e 	bl	800ab24 <disk_write>
			fs->fsi_flag = 0;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	2200      	movs	r2, #0
 800b20c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	785b      	ldrb	r3, [r3, #1]
 800b212:	2200      	movs	r2, #0
 800b214:	2100      	movs	r1, #0
 800b216:	4618      	mov	r0, r3
 800b218:	f7ff fca4 	bl	800ab64 <disk_ioctl>
 800b21c:	4603      	mov	r3, r0
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d001      	beq.n	800b226 <sync_fs+0xca>
 800b222:	2301      	movs	r3, #1
 800b224:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800b226:	7bfb      	ldrb	r3, [r7, #15]
}
 800b228:	4618      	mov	r0, r3
 800b22a:	3710      	adds	r7, #16
 800b22c:	46bd      	mov	sp, r7
 800b22e:	bd80      	pop	{r7, pc}
 800b230:	41615252 	.word	0x41615252
 800b234:	61417272 	.word	0x61417272

0800b238 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800b238:	b480      	push	{r7}
 800b23a:	b083      	sub	sp, #12
 800b23c:	af00      	add	r7, sp, #0
 800b23e:	6078      	str	r0, [r7, #4]
 800b240:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800b242:	683b      	ldr	r3, [r7, #0]
 800b244:	3b02      	subs	r3, #2
 800b246:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	699b      	ldr	r3, [r3, #24]
 800b24c:	3b02      	subs	r3, #2
 800b24e:	683a      	ldr	r2, [r7, #0]
 800b250:	429a      	cmp	r2, r3
 800b252:	d301      	bcc.n	800b258 <clust2sect+0x20>
 800b254:	2300      	movs	r3, #0
 800b256:	e008      	b.n	800b26a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	895b      	ldrh	r3, [r3, #10]
 800b25c:	461a      	mov	r2, r3
 800b25e:	683b      	ldr	r3, [r7, #0]
 800b260:	fb03 f202 	mul.w	r2, r3, r2
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b268:	4413      	add	r3, r2
}
 800b26a:	4618      	mov	r0, r3
 800b26c:	370c      	adds	r7, #12
 800b26e:	46bd      	mov	sp, r7
 800b270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b274:	4770      	bx	lr

0800b276 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800b276:	b580      	push	{r7, lr}
 800b278:	b086      	sub	sp, #24
 800b27a:	af00      	add	r7, sp, #0
 800b27c:	6078      	str	r0, [r7, #4]
 800b27e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800b286:	683b      	ldr	r3, [r7, #0]
 800b288:	2b01      	cmp	r3, #1
 800b28a:	d904      	bls.n	800b296 <get_fat+0x20>
 800b28c:	693b      	ldr	r3, [r7, #16]
 800b28e:	699b      	ldr	r3, [r3, #24]
 800b290:	683a      	ldr	r2, [r7, #0]
 800b292:	429a      	cmp	r2, r3
 800b294:	d302      	bcc.n	800b29c <get_fat+0x26>
		val = 1;	/* Internal error */
 800b296:	2301      	movs	r3, #1
 800b298:	617b      	str	r3, [r7, #20]
 800b29a:	e08e      	b.n	800b3ba <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800b29c:	f04f 33ff 	mov.w	r3, #4294967295
 800b2a0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800b2a2:	693b      	ldr	r3, [r7, #16]
 800b2a4:	781b      	ldrb	r3, [r3, #0]
 800b2a6:	2b03      	cmp	r3, #3
 800b2a8:	d061      	beq.n	800b36e <get_fat+0xf8>
 800b2aa:	2b03      	cmp	r3, #3
 800b2ac:	dc7b      	bgt.n	800b3a6 <get_fat+0x130>
 800b2ae:	2b01      	cmp	r3, #1
 800b2b0:	d002      	beq.n	800b2b8 <get_fat+0x42>
 800b2b2:	2b02      	cmp	r3, #2
 800b2b4:	d041      	beq.n	800b33a <get_fat+0xc4>
 800b2b6:	e076      	b.n	800b3a6 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800b2b8:	683b      	ldr	r3, [r7, #0]
 800b2ba:	60fb      	str	r3, [r7, #12]
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	085b      	lsrs	r3, r3, #1
 800b2c0:	68fa      	ldr	r2, [r7, #12]
 800b2c2:	4413      	add	r3, r2
 800b2c4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b2c6:	693b      	ldr	r3, [r7, #16]
 800b2c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	0a5b      	lsrs	r3, r3, #9
 800b2ce:	4413      	add	r3, r2
 800b2d0:	4619      	mov	r1, r3
 800b2d2:	6938      	ldr	r0, [r7, #16]
 800b2d4:	f7ff ff14 	bl	800b100 <move_window>
 800b2d8:	4603      	mov	r3, r0
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d166      	bne.n	800b3ac <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	1c5a      	adds	r2, r3, #1
 800b2e2:	60fa      	str	r2, [r7, #12]
 800b2e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2e8:	693a      	ldr	r2, [r7, #16]
 800b2ea:	4413      	add	r3, r2
 800b2ec:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800b2f0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b2f2:	693b      	ldr	r3, [r7, #16]
 800b2f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	0a5b      	lsrs	r3, r3, #9
 800b2fa:	4413      	add	r3, r2
 800b2fc:	4619      	mov	r1, r3
 800b2fe:	6938      	ldr	r0, [r7, #16]
 800b300:	f7ff fefe 	bl	800b100 <move_window>
 800b304:	4603      	mov	r3, r0
 800b306:	2b00      	cmp	r3, #0
 800b308:	d152      	bne.n	800b3b0 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b310:	693a      	ldr	r2, [r7, #16]
 800b312:	4413      	add	r3, r2
 800b314:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800b318:	021b      	lsls	r3, r3, #8
 800b31a:	68ba      	ldr	r2, [r7, #8]
 800b31c:	4313      	orrs	r3, r2
 800b31e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800b320:	683b      	ldr	r3, [r7, #0]
 800b322:	f003 0301 	and.w	r3, r3, #1
 800b326:	2b00      	cmp	r3, #0
 800b328:	d002      	beq.n	800b330 <get_fat+0xba>
 800b32a:	68bb      	ldr	r3, [r7, #8]
 800b32c:	091b      	lsrs	r3, r3, #4
 800b32e:	e002      	b.n	800b336 <get_fat+0xc0>
 800b330:	68bb      	ldr	r3, [r7, #8]
 800b332:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b336:	617b      	str	r3, [r7, #20]
			break;
 800b338:	e03f      	b.n	800b3ba <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b33a:	693b      	ldr	r3, [r7, #16]
 800b33c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b33e:	683b      	ldr	r3, [r7, #0]
 800b340:	0a1b      	lsrs	r3, r3, #8
 800b342:	4413      	add	r3, r2
 800b344:	4619      	mov	r1, r3
 800b346:	6938      	ldr	r0, [r7, #16]
 800b348:	f7ff feda 	bl	800b100 <move_window>
 800b34c:	4603      	mov	r3, r0
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d130      	bne.n	800b3b4 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800b352:	693b      	ldr	r3, [r7, #16]
 800b354:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b358:	683b      	ldr	r3, [r7, #0]
 800b35a:	005b      	lsls	r3, r3, #1
 800b35c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800b360:	4413      	add	r3, r2
 800b362:	4618      	mov	r0, r3
 800b364:	f7ff fc1c 	bl	800aba0 <ld_word>
 800b368:	4603      	mov	r3, r0
 800b36a:	617b      	str	r3, [r7, #20]
			break;
 800b36c:	e025      	b.n	800b3ba <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b36e:	693b      	ldr	r3, [r7, #16]
 800b370:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b372:	683b      	ldr	r3, [r7, #0]
 800b374:	09db      	lsrs	r3, r3, #7
 800b376:	4413      	add	r3, r2
 800b378:	4619      	mov	r1, r3
 800b37a:	6938      	ldr	r0, [r7, #16]
 800b37c:	f7ff fec0 	bl	800b100 <move_window>
 800b380:	4603      	mov	r3, r0
 800b382:	2b00      	cmp	r3, #0
 800b384:	d118      	bne.n	800b3b8 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800b386:	693b      	ldr	r3, [r7, #16]
 800b388:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b38c:	683b      	ldr	r3, [r7, #0]
 800b38e:	009b      	lsls	r3, r3, #2
 800b390:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800b394:	4413      	add	r3, r2
 800b396:	4618      	mov	r0, r3
 800b398:	f7ff fc1a 	bl	800abd0 <ld_dword>
 800b39c:	4603      	mov	r3, r0
 800b39e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800b3a2:	617b      	str	r3, [r7, #20]
			break;
 800b3a4:	e009      	b.n	800b3ba <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800b3a6:	2301      	movs	r3, #1
 800b3a8:	617b      	str	r3, [r7, #20]
 800b3aa:	e006      	b.n	800b3ba <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b3ac:	bf00      	nop
 800b3ae:	e004      	b.n	800b3ba <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b3b0:	bf00      	nop
 800b3b2:	e002      	b.n	800b3ba <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b3b4:	bf00      	nop
 800b3b6:	e000      	b.n	800b3ba <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b3b8:	bf00      	nop
		}
	}

	return val;
 800b3ba:	697b      	ldr	r3, [r7, #20]
}
 800b3bc:	4618      	mov	r0, r3
 800b3be:	3718      	adds	r7, #24
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	bd80      	pop	{r7, pc}

0800b3c4 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800b3c4:	b590      	push	{r4, r7, lr}
 800b3c6:	b089      	sub	sp, #36	@ 0x24
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	60f8      	str	r0, [r7, #12]
 800b3cc:	60b9      	str	r1, [r7, #8]
 800b3ce:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800b3d0:	2302      	movs	r3, #2
 800b3d2:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800b3d4:	68bb      	ldr	r3, [r7, #8]
 800b3d6:	2b01      	cmp	r3, #1
 800b3d8:	f240 80d9 	bls.w	800b58e <put_fat+0x1ca>
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	699b      	ldr	r3, [r3, #24]
 800b3e0:	68ba      	ldr	r2, [r7, #8]
 800b3e2:	429a      	cmp	r2, r3
 800b3e4:	f080 80d3 	bcs.w	800b58e <put_fat+0x1ca>
		switch (fs->fs_type) {
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	781b      	ldrb	r3, [r3, #0]
 800b3ec:	2b03      	cmp	r3, #3
 800b3ee:	f000 8096 	beq.w	800b51e <put_fat+0x15a>
 800b3f2:	2b03      	cmp	r3, #3
 800b3f4:	f300 80cb 	bgt.w	800b58e <put_fat+0x1ca>
 800b3f8:	2b01      	cmp	r3, #1
 800b3fa:	d002      	beq.n	800b402 <put_fat+0x3e>
 800b3fc:	2b02      	cmp	r3, #2
 800b3fe:	d06e      	beq.n	800b4de <put_fat+0x11a>
 800b400:	e0c5      	b.n	800b58e <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800b402:	68bb      	ldr	r3, [r7, #8]
 800b404:	61bb      	str	r3, [r7, #24]
 800b406:	69bb      	ldr	r3, [r7, #24]
 800b408:	085b      	lsrs	r3, r3, #1
 800b40a:	69ba      	ldr	r2, [r7, #24]
 800b40c:	4413      	add	r3, r2
 800b40e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b414:	69bb      	ldr	r3, [r7, #24]
 800b416:	0a5b      	lsrs	r3, r3, #9
 800b418:	4413      	add	r3, r2
 800b41a:	4619      	mov	r1, r3
 800b41c:	68f8      	ldr	r0, [r7, #12]
 800b41e:	f7ff fe6f 	bl	800b100 <move_window>
 800b422:	4603      	mov	r3, r0
 800b424:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b426:	7ffb      	ldrb	r3, [r7, #31]
 800b428:	2b00      	cmp	r3, #0
 800b42a:	f040 80a9 	bne.w	800b580 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b434:	69bb      	ldr	r3, [r7, #24]
 800b436:	1c59      	adds	r1, r3, #1
 800b438:	61b9      	str	r1, [r7, #24]
 800b43a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b43e:	4413      	add	r3, r2
 800b440:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800b442:	68bb      	ldr	r3, [r7, #8]
 800b444:	f003 0301 	and.w	r3, r3, #1
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d00d      	beq.n	800b468 <put_fat+0xa4>
 800b44c:	697b      	ldr	r3, [r7, #20]
 800b44e:	781b      	ldrb	r3, [r3, #0]
 800b450:	b25b      	sxtb	r3, r3
 800b452:	f003 030f 	and.w	r3, r3, #15
 800b456:	b25a      	sxtb	r2, r3
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	b2db      	uxtb	r3, r3
 800b45c:	011b      	lsls	r3, r3, #4
 800b45e:	b25b      	sxtb	r3, r3
 800b460:	4313      	orrs	r3, r2
 800b462:	b25b      	sxtb	r3, r3
 800b464:	b2db      	uxtb	r3, r3
 800b466:	e001      	b.n	800b46c <put_fat+0xa8>
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	b2db      	uxtb	r3, r3
 800b46c:	697a      	ldr	r2, [r7, #20]
 800b46e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	2201      	movs	r2, #1
 800b474:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b47a:	69bb      	ldr	r3, [r7, #24]
 800b47c:	0a5b      	lsrs	r3, r3, #9
 800b47e:	4413      	add	r3, r2
 800b480:	4619      	mov	r1, r3
 800b482:	68f8      	ldr	r0, [r7, #12]
 800b484:	f7ff fe3c 	bl	800b100 <move_window>
 800b488:	4603      	mov	r3, r0
 800b48a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b48c:	7ffb      	ldrb	r3, [r7, #31]
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d178      	bne.n	800b584 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b498:	69bb      	ldr	r3, [r7, #24]
 800b49a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b49e:	4413      	add	r3, r2
 800b4a0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800b4a2:	68bb      	ldr	r3, [r7, #8]
 800b4a4:	f003 0301 	and.w	r3, r3, #1
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d003      	beq.n	800b4b4 <put_fat+0xf0>
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	091b      	lsrs	r3, r3, #4
 800b4b0:	b2db      	uxtb	r3, r3
 800b4b2:	e00e      	b.n	800b4d2 <put_fat+0x10e>
 800b4b4:	697b      	ldr	r3, [r7, #20]
 800b4b6:	781b      	ldrb	r3, [r3, #0]
 800b4b8:	b25b      	sxtb	r3, r3
 800b4ba:	f023 030f 	bic.w	r3, r3, #15
 800b4be:	b25a      	sxtb	r2, r3
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	0a1b      	lsrs	r3, r3, #8
 800b4c4:	b25b      	sxtb	r3, r3
 800b4c6:	f003 030f 	and.w	r3, r3, #15
 800b4ca:	b25b      	sxtb	r3, r3
 800b4cc:	4313      	orrs	r3, r2
 800b4ce:	b25b      	sxtb	r3, r3
 800b4d0:	b2db      	uxtb	r3, r3
 800b4d2:	697a      	ldr	r2, [r7, #20]
 800b4d4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	2201      	movs	r2, #1
 800b4da:	70da      	strb	r2, [r3, #3]
			break;
 800b4dc:	e057      	b.n	800b58e <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b4e2:	68bb      	ldr	r3, [r7, #8]
 800b4e4:	0a1b      	lsrs	r3, r3, #8
 800b4e6:	4413      	add	r3, r2
 800b4e8:	4619      	mov	r1, r3
 800b4ea:	68f8      	ldr	r0, [r7, #12]
 800b4ec:	f7ff fe08 	bl	800b100 <move_window>
 800b4f0:	4603      	mov	r3, r0
 800b4f2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b4f4:	7ffb      	ldrb	r3, [r7, #31]
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d146      	bne.n	800b588 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b500:	68bb      	ldr	r3, [r7, #8]
 800b502:	005b      	lsls	r3, r3, #1
 800b504:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800b508:	4413      	add	r3, r2
 800b50a:	687a      	ldr	r2, [r7, #4]
 800b50c:	b292      	uxth	r2, r2
 800b50e:	4611      	mov	r1, r2
 800b510:	4618      	mov	r0, r3
 800b512:	f7ff fb80 	bl	800ac16 <st_word>
			fs->wflag = 1;
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	2201      	movs	r2, #1
 800b51a:	70da      	strb	r2, [r3, #3]
			break;
 800b51c:	e037      	b.n	800b58e <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b522:	68bb      	ldr	r3, [r7, #8]
 800b524:	09db      	lsrs	r3, r3, #7
 800b526:	4413      	add	r3, r2
 800b528:	4619      	mov	r1, r3
 800b52a:	68f8      	ldr	r0, [r7, #12]
 800b52c:	f7ff fde8 	bl	800b100 <move_window>
 800b530:	4603      	mov	r3, r0
 800b532:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b534:	7ffb      	ldrb	r3, [r7, #31]
 800b536:	2b00      	cmp	r3, #0
 800b538:	d128      	bne.n	800b58c <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b546:	68bb      	ldr	r3, [r7, #8]
 800b548:	009b      	lsls	r3, r3, #2
 800b54a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800b54e:	4413      	add	r3, r2
 800b550:	4618      	mov	r0, r3
 800b552:	f7ff fb3d 	bl	800abd0 <ld_dword>
 800b556:	4603      	mov	r3, r0
 800b558:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800b55c:	4323      	orrs	r3, r4
 800b55e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b566:	68bb      	ldr	r3, [r7, #8]
 800b568:	009b      	lsls	r3, r3, #2
 800b56a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800b56e:	4413      	add	r3, r2
 800b570:	6879      	ldr	r1, [r7, #4]
 800b572:	4618      	mov	r0, r3
 800b574:	f7ff fb6a 	bl	800ac4c <st_dword>
			fs->wflag = 1;
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	2201      	movs	r2, #1
 800b57c:	70da      	strb	r2, [r3, #3]
			break;
 800b57e:	e006      	b.n	800b58e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800b580:	bf00      	nop
 800b582:	e004      	b.n	800b58e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800b584:	bf00      	nop
 800b586:	e002      	b.n	800b58e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800b588:	bf00      	nop
 800b58a:	e000      	b.n	800b58e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800b58c:	bf00      	nop
		}
	}
	return res;
 800b58e:	7ffb      	ldrb	r3, [r7, #31]
}
 800b590:	4618      	mov	r0, r3
 800b592:	3724      	adds	r7, #36	@ 0x24
 800b594:	46bd      	mov	sp, r7
 800b596:	bd90      	pop	{r4, r7, pc}

0800b598 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800b598:	b580      	push	{r7, lr}
 800b59a:	b088      	sub	sp, #32
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	60f8      	str	r0, [r7, #12]
 800b5a0:	60b9      	str	r1, [r7, #8]
 800b5a2:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800b5a4:	2300      	movs	r3, #0
 800b5a6:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800b5ae:	68bb      	ldr	r3, [r7, #8]
 800b5b0:	2b01      	cmp	r3, #1
 800b5b2:	d904      	bls.n	800b5be <remove_chain+0x26>
 800b5b4:	69bb      	ldr	r3, [r7, #24]
 800b5b6:	699b      	ldr	r3, [r3, #24]
 800b5b8:	68ba      	ldr	r2, [r7, #8]
 800b5ba:	429a      	cmp	r2, r3
 800b5bc:	d301      	bcc.n	800b5c2 <remove_chain+0x2a>
 800b5be:	2302      	movs	r3, #2
 800b5c0:	e04b      	b.n	800b65a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d00c      	beq.n	800b5e2 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800b5c8:	f04f 32ff 	mov.w	r2, #4294967295
 800b5cc:	6879      	ldr	r1, [r7, #4]
 800b5ce:	69b8      	ldr	r0, [r7, #24]
 800b5d0:	f7ff fef8 	bl	800b3c4 <put_fat>
 800b5d4:	4603      	mov	r3, r0
 800b5d6:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800b5d8:	7ffb      	ldrb	r3, [r7, #31]
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d001      	beq.n	800b5e2 <remove_chain+0x4a>
 800b5de:	7ffb      	ldrb	r3, [r7, #31]
 800b5e0:	e03b      	b.n	800b65a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800b5e2:	68b9      	ldr	r1, [r7, #8]
 800b5e4:	68f8      	ldr	r0, [r7, #12]
 800b5e6:	f7ff fe46 	bl	800b276 <get_fat>
 800b5ea:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800b5ec:	697b      	ldr	r3, [r7, #20]
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d031      	beq.n	800b656 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800b5f2:	697b      	ldr	r3, [r7, #20]
 800b5f4:	2b01      	cmp	r3, #1
 800b5f6:	d101      	bne.n	800b5fc <remove_chain+0x64>
 800b5f8:	2302      	movs	r3, #2
 800b5fa:	e02e      	b.n	800b65a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800b5fc:	697b      	ldr	r3, [r7, #20]
 800b5fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b602:	d101      	bne.n	800b608 <remove_chain+0x70>
 800b604:	2301      	movs	r3, #1
 800b606:	e028      	b.n	800b65a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800b608:	2200      	movs	r2, #0
 800b60a:	68b9      	ldr	r1, [r7, #8]
 800b60c:	69b8      	ldr	r0, [r7, #24]
 800b60e:	f7ff fed9 	bl	800b3c4 <put_fat>
 800b612:	4603      	mov	r3, r0
 800b614:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800b616:	7ffb      	ldrb	r3, [r7, #31]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d001      	beq.n	800b620 <remove_chain+0x88>
 800b61c:	7ffb      	ldrb	r3, [r7, #31]
 800b61e:	e01c      	b.n	800b65a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800b620:	69bb      	ldr	r3, [r7, #24]
 800b622:	695a      	ldr	r2, [r3, #20]
 800b624:	69bb      	ldr	r3, [r7, #24]
 800b626:	699b      	ldr	r3, [r3, #24]
 800b628:	3b02      	subs	r3, #2
 800b62a:	429a      	cmp	r2, r3
 800b62c:	d20b      	bcs.n	800b646 <remove_chain+0xae>
			fs->free_clst++;
 800b62e:	69bb      	ldr	r3, [r7, #24]
 800b630:	695b      	ldr	r3, [r3, #20]
 800b632:	1c5a      	adds	r2, r3, #1
 800b634:	69bb      	ldr	r3, [r7, #24]
 800b636:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800b638:	69bb      	ldr	r3, [r7, #24]
 800b63a:	791b      	ldrb	r3, [r3, #4]
 800b63c:	f043 0301 	orr.w	r3, r3, #1
 800b640:	b2da      	uxtb	r2, r3
 800b642:	69bb      	ldr	r3, [r7, #24]
 800b644:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800b646:	697b      	ldr	r3, [r7, #20]
 800b648:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800b64a:	69bb      	ldr	r3, [r7, #24]
 800b64c:	699b      	ldr	r3, [r3, #24]
 800b64e:	68ba      	ldr	r2, [r7, #8]
 800b650:	429a      	cmp	r2, r3
 800b652:	d3c6      	bcc.n	800b5e2 <remove_chain+0x4a>
 800b654:	e000      	b.n	800b658 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800b656:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800b658:	2300      	movs	r3, #0
}
 800b65a:	4618      	mov	r0, r3
 800b65c:	3720      	adds	r7, #32
 800b65e:	46bd      	mov	sp, r7
 800b660:	bd80      	pop	{r7, pc}

0800b662 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800b662:	b580      	push	{r7, lr}
 800b664:	b088      	sub	sp, #32
 800b666:	af00      	add	r7, sp, #0
 800b668:	6078      	str	r0, [r7, #4]
 800b66a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800b672:	683b      	ldr	r3, [r7, #0]
 800b674:	2b00      	cmp	r3, #0
 800b676:	d10d      	bne.n	800b694 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800b678:	693b      	ldr	r3, [r7, #16]
 800b67a:	691b      	ldr	r3, [r3, #16]
 800b67c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800b67e:	69bb      	ldr	r3, [r7, #24]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d004      	beq.n	800b68e <create_chain+0x2c>
 800b684:	693b      	ldr	r3, [r7, #16]
 800b686:	699b      	ldr	r3, [r3, #24]
 800b688:	69ba      	ldr	r2, [r7, #24]
 800b68a:	429a      	cmp	r2, r3
 800b68c:	d31b      	bcc.n	800b6c6 <create_chain+0x64>
 800b68e:	2301      	movs	r3, #1
 800b690:	61bb      	str	r3, [r7, #24]
 800b692:	e018      	b.n	800b6c6 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800b694:	6839      	ldr	r1, [r7, #0]
 800b696:	6878      	ldr	r0, [r7, #4]
 800b698:	f7ff fded 	bl	800b276 <get_fat>
 800b69c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	2b01      	cmp	r3, #1
 800b6a2:	d801      	bhi.n	800b6a8 <create_chain+0x46>
 800b6a4:	2301      	movs	r3, #1
 800b6a6:	e070      	b.n	800b78a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6ae:	d101      	bne.n	800b6b4 <create_chain+0x52>
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	e06a      	b.n	800b78a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800b6b4:	693b      	ldr	r3, [r7, #16]
 800b6b6:	699b      	ldr	r3, [r3, #24]
 800b6b8:	68fa      	ldr	r2, [r7, #12]
 800b6ba:	429a      	cmp	r2, r3
 800b6bc:	d201      	bcs.n	800b6c2 <create_chain+0x60>
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	e063      	b.n	800b78a <create_chain+0x128>
		scl = clst;
 800b6c2:	683b      	ldr	r3, [r7, #0]
 800b6c4:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800b6c6:	69bb      	ldr	r3, [r7, #24]
 800b6c8:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800b6ca:	69fb      	ldr	r3, [r7, #28]
 800b6cc:	3301      	adds	r3, #1
 800b6ce:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800b6d0:	693b      	ldr	r3, [r7, #16]
 800b6d2:	699b      	ldr	r3, [r3, #24]
 800b6d4:	69fa      	ldr	r2, [r7, #28]
 800b6d6:	429a      	cmp	r2, r3
 800b6d8:	d307      	bcc.n	800b6ea <create_chain+0x88>
				ncl = 2;
 800b6da:	2302      	movs	r3, #2
 800b6dc:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800b6de:	69fa      	ldr	r2, [r7, #28]
 800b6e0:	69bb      	ldr	r3, [r7, #24]
 800b6e2:	429a      	cmp	r2, r3
 800b6e4:	d901      	bls.n	800b6ea <create_chain+0x88>
 800b6e6:	2300      	movs	r3, #0
 800b6e8:	e04f      	b.n	800b78a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800b6ea:	69f9      	ldr	r1, [r7, #28]
 800b6ec:	6878      	ldr	r0, [r7, #4]
 800b6ee:	f7ff fdc2 	bl	800b276 <get_fat>
 800b6f2:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d00e      	beq.n	800b718 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	2b01      	cmp	r3, #1
 800b6fe:	d003      	beq.n	800b708 <create_chain+0xa6>
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b706:	d101      	bne.n	800b70c <create_chain+0xaa>
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	e03e      	b.n	800b78a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800b70c:	69fa      	ldr	r2, [r7, #28]
 800b70e:	69bb      	ldr	r3, [r7, #24]
 800b710:	429a      	cmp	r2, r3
 800b712:	d1da      	bne.n	800b6ca <create_chain+0x68>
 800b714:	2300      	movs	r3, #0
 800b716:	e038      	b.n	800b78a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800b718:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800b71a:	f04f 32ff 	mov.w	r2, #4294967295
 800b71e:	69f9      	ldr	r1, [r7, #28]
 800b720:	6938      	ldr	r0, [r7, #16]
 800b722:	f7ff fe4f 	bl	800b3c4 <put_fat>
 800b726:	4603      	mov	r3, r0
 800b728:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800b72a:	7dfb      	ldrb	r3, [r7, #23]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d109      	bne.n	800b744 <create_chain+0xe2>
 800b730:	683b      	ldr	r3, [r7, #0]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d006      	beq.n	800b744 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800b736:	69fa      	ldr	r2, [r7, #28]
 800b738:	6839      	ldr	r1, [r7, #0]
 800b73a:	6938      	ldr	r0, [r7, #16]
 800b73c:	f7ff fe42 	bl	800b3c4 <put_fat>
 800b740:	4603      	mov	r3, r0
 800b742:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800b744:	7dfb      	ldrb	r3, [r7, #23]
 800b746:	2b00      	cmp	r3, #0
 800b748:	d116      	bne.n	800b778 <create_chain+0x116>
		fs->last_clst = ncl;
 800b74a:	693b      	ldr	r3, [r7, #16]
 800b74c:	69fa      	ldr	r2, [r7, #28]
 800b74e:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800b750:	693b      	ldr	r3, [r7, #16]
 800b752:	695a      	ldr	r2, [r3, #20]
 800b754:	693b      	ldr	r3, [r7, #16]
 800b756:	699b      	ldr	r3, [r3, #24]
 800b758:	3b02      	subs	r3, #2
 800b75a:	429a      	cmp	r2, r3
 800b75c:	d804      	bhi.n	800b768 <create_chain+0x106>
 800b75e:	693b      	ldr	r3, [r7, #16]
 800b760:	695b      	ldr	r3, [r3, #20]
 800b762:	1e5a      	subs	r2, r3, #1
 800b764:	693b      	ldr	r3, [r7, #16]
 800b766:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800b768:	693b      	ldr	r3, [r7, #16]
 800b76a:	791b      	ldrb	r3, [r3, #4]
 800b76c:	f043 0301 	orr.w	r3, r3, #1
 800b770:	b2da      	uxtb	r2, r3
 800b772:	693b      	ldr	r3, [r7, #16]
 800b774:	711a      	strb	r2, [r3, #4]
 800b776:	e007      	b.n	800b788 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800b778:	7dfb      	ldrb	r3, [r7, #23]
 800b77a:	2b01      	cmp	r3, #1
 800b77c:	d102      	bne.n	800b784 <create_chain+0x122>
 800b77e:	f04f 33ff 	mov.w	r3, #4294967295
 800b782:	e000      	b.n	800b786 <create_chain+0x124>
 800b784:	2301      	movs	r3, #1
 800b786:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800b788:	69fb      	ldr	r3, [r7, #28]
}
 800b78a:	4618      	mov	r0, r3
 800b78c:	3720      	adds	r7, #32
 800b78e:	46bd      	mov	sp, r7
 800b790:	bd80      	pop	{r7, pc}

0800b792 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800b792:	b480      	push	{r7}
 800b794:	b087      	sub	sp, #28
 800b796:	af00      	add	r7, sp, #0
 800b798:	6078      	str	r0, [r7, #4]
 800b79a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7a6:	3304      	adds	r3, #4
 800b7a8:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800b7aa:	683b      	ldr	r3, [r7, #0]
 800b7ac:	0a5b      	lsrs	r3, r3, #9
 800b7ae:	68fa      	ldr	r2, [r7, #12]
 800b7b0:	8952      	ldrh	r2, [r2, #10]
 800b7b2:	fbb3 f3f2 	udiv	r3, r3, r2
 800b7b6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b7b8:	693b      	ldr	r3, [r7, #16]
 800b7ba:	1d1a      	adds	r2, r3, #4
 800b7bc:	613a      	str	r2, [r7, #16]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800b7c2:	68bb      	ldr	r3, [r7, #8]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d101      	bne.n	800b7cc <clmt_clust+0x3a>
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	e010      	b.n	800b7ee <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800b7cc:	697a      	ldr	r2, [r7, #20]
 800b7ce:	68bb      	ldr	r3, [r7, #8]
 800b7d0:	429a      	cmp	r2, r3
 800b7d2:	d307      	bcc.n	800b7e4 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800b7d4:	697a      	ldr	r2, [r7, #20]
 800b7d6:	68bb      	ldr	r3, [r7, #8]
 800b7d8:	1ad3      	subs	r3, r2, r3
 800b7da:	617b      	str	r3, [r7, #20]
 800b7dc:	693b      	ldr	r3, [r7, #16]
 800b7de:	3304      	adds	r3, #4
 800b7e0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b7e2:	e7e9      	b.n	800b7b8 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800b7e4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800b7e6:	693b      	ldr	r3, [r7, #16]
 800b7e8:	681a      	ldr	r2, [r3, #0]
 800b7ea:	697b      	ldr	r3, [r7, #20]
 800b7ec:	4413      	add	r3, r2
}
 800b7ee:	4618      	mov	r0, r3
 800b7f0:	371c      	adds	r7, #28
 800b7f2:	46bd      	mov	sp, r7
 800b7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f8:	4770      	bx	lr

0800b7fa <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800b7fa:	b580      	push	{r7, lr}
 800b7fc:	b086      	sub	sp, #24
 800b7fe:	af00      	add	r7, sp, #0
 800b800:	6078      	str	r0, [r7, #4]
 800b802:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800b80a:	683b      	ldr	r3, [r7, #0]
 800b80c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b810:	d204      	bcs.n	800b81c <dir_sdi+0x22>
 800b812:	683b      	ldr	r3, [r7, #0]
 800b814:	f003 031f 	and.w	r3, r3, #31
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d001      	beq.n	800b820 <dir_sdi+0x26>
		return FR_INT_ERR;
 800b81c:	2302      	movs	r3, #2
 800b81e:	e063      	b.n	800b8e8 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	683a      	ldr	r2, [r7, #0]
 800b824:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	689b      	ldr	r3, [r3, #8]
 800b82a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800b82c:	697b      	ldr	r3, [r7, #20]
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d106      	bne.n	800b840 <dir_sdi+0x46>
 800b832:	693b      	ldr	r3, [r7, #16]
 800b834:	781b      	ldrb	r3, [r3, #0]
 800b836:	2b02      	cmp	r3, #2
 800b838:	d902      	bls.n	800b840 <dir_sdi+0x46>
		clst = fs->dirbase;
 800b83a:	693b      	ldr	r3, [r7, #16]
 800b83c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b83e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800b840:	697b      	ldr	r3, [r7, #20]
 800b842:	2b00      	cmp	r3, #0
 800b844:	d10c      	bne.n	800b860 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800b846:	683b      	ldr	r3, [r7, #0]
 800b848:	095b      	lsrs	r3, r3, #5
 800b84a:	693a      	ldr	r2, [r7, #16]
 800b84c:	8912      	ldrh	r2, [r2, #8]
 800b84e:	4293      	cmp	r3, r2
 800b850:	d301      	bcc.n	800b856 <dir_sdi+0x5c>
 800b852:	2302      	movs	r3, #2
 800b854:	e048      	b.n	800b8e8 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800b856:	693b      	ldr	r3, [r7, #16]
 800b858:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	61da      	str	r2, [r3, #28]
 800b85e:	e029      	b.n	800b8b4 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800b860:	693b      	ldr	r3, [r7, #16]
 800b862:	895b      	ldrh	r3, [r3, #10]
 800b864:	025b      	lsls	r3, r3, #9
 800b866:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b868:	e019      	b.n	800b89e <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	6979      	ldr	r1, [r7, #20]
 800b86e:	4618      	mov	r0, r3
 800b870:	f7ff fd01 	bl	800b276 <get_fat>
 800b874:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b876:	697b      	ldr	r3, [r7, #20]
 800b878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b87c:	d101      	bne.n	800b882 <dir_sdi+0x88>
 800b87e:	2301      	movs	r3, #1
 800b880:	e032      	b.n	800b8e8 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800b882:	697b      	ldr	r3, [r7, #20]
 800b884:	2b01      	cmp	r3, #1
 800b886:	d904      	bls.n	800b892 <dir_sdi+0x98>
 800b888:	693b      	ldr	r3, [r7, #16]
 800b88a:	699b      	ldr	r3, [r3, #24]
 800b88c:	697a      	ldr	r2, [r7, #20]
 800b88e:	429a      	cmp	r2, r3
 800b890:	d301      	bcc.n	800b896 <dir_sdi+0x9c>
 800b892:	2302      	movs	r3, #2
 800b894:	e028      	b.n	800b8e8 <dir_sdi+0xee>
			ofs -= csz;
 800b896:	683a      	ldr	r2, [r7, #0]
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	1ad3      	subs	r3, r2, r3
 800b89c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b89e:	683a      	ldr	r2, [r7, #0]
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	429a      	cmp	r2, r3
 800b8a4:	d2e1      	bcs.n	800b86a <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800b8a6:	6979      	ldr	r1, [r7, #20]
 800b8a8:	6938      	ldr	r0, [r7, #16]
 800b8aa:	f7ff fcc5 	bl	800b238 <clust2sect>
 800b8ae:	4602      	mov	r2, r0
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	697a      	ldr	r2, [r7, #20]
 800b8b8:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	69db      	ldr	r3, [r3, #28]
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d101      	bne.n	800b8c6 <dir_sdi+0xcc>
 800b8c2:	2302      	movs	r3, #2
 800b8c4:	e010      	b.n	800b8e8 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	69da      	ldr	r2, [r3, #28]
 800b8ca:	683b      	ldr	r3, [r7, #0]
 800b8cc:	0a5b      	lsrs	r3, r3, #9
 800b8ce:	441a      	add	r2, r3
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800b8d4:	693b      	ldr	r3, [r7, #16]
 800b8d6:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b8da:	683b      	ldr	r3, [r7, #0]
 800b8dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b8e0:	441a      	add	r2, r3
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b8e6:	2300      	movs	r3, #0
}
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	3718      	adds	r7, #24
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	bd80      	pop	{r7, pc}

0800b8f0 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800b8f0:	b580      	push	{r7, lr}
 800b8f2:	b086      	sub	sp, #24
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	6078      	str	r0, [r7, #4]
 800b8f8:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	695b      	ldr	r3, [r3, #20]
 800b904:	3320      	adds	r3, #32
 800b906:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	69db      	ldr	r3, [r3, #28]
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d003      	beq.n	800b918 <dir_next+0x28>
 800b910:	68bb      	ldr	r3, [r7, #8]
 800b912:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b916:	d301      	bcc.n	800b91c <dir_next+0x2c>
 800b918:	2304      	movs	r3, #4
 800b91a:	e0aa      	b.n	800ba72 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800b91c:	68bb      	ldr	r3, [r7, #8]
 800b91e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b922:	2b00      	cmp	r3, #0
 800b924:	f040 8098 	bne.w	800ba58 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	69db      	ldr	r3, [r3, #28]
 800b92c:	1c5a      	adds	r2, r3, #1
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	699b      	ldr	r3, [r3, #24]
 800b936:	2b00      	cmp	r3, #0
 800b938:	d10b      	bne.n	800b952 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800b93a:	68bb      	ldr	r3, [r7, #8]
 800b93c:	095b      	lsrs	r3, r3, #5
 800b93e:	68fa      	ldr	r2, [r7, #12]
 800b940:	8912      	ldrh	r2, [r2, #8]
 800b942:	4293      	cmp	r3, r2
 800b944:	f0c0 8088 	bcc.w	800ba58 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	2200      	movs	r2, #0
 800b94c:	61da      	str	r2, [r3, #28]
 800b94e:	2304      	movs	r3, #4
 800b950:	e08f      	b.n	800ba72 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800b952:	68bb      	ldr	r3, [r7, #8]
 800b954:	0a5b      	lsrs	r3, r3, #9
 800b956:	68fa      	ldr	r2, [r7, #12]
 800b958:	8952      	ldrh	r2, [r2, #10]
 800b95a:	3a01      	subs	r2, #1
 800b95c:	4013      	ands	r3, r2
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d17a      	bne.n	800ba58 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800b962:	687a      	ldr	r2, [r7, #4]
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	699b      	ldr	r3, [r3, #24]
 800b968:	4619      	mov	r1, r3
 800b96a:	4610      	mov	r0, r2
 800b96c:	f7ff fc83 	bl	800b276 <get_fat>
 800b970:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800b972:	697b      	ldr	r3, [r7, #20]
 800b974:	2b01      	cmp	r3, #1
 800b976:	d801      	bhi.n	800b97c <dir_next+0x8c>
 800b978:	2302      	movs	r3, #2
 800b97a:	e07a      	b.n	800ba72 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800b97c:	697b      	ldr	r3, [r7, #20]
 800b97e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b982:	d101      	bne.n	800b988 <dir_next+0x98>
 800b984:	2301      	movs	r3, #1
 800b986:	e074      	b.n	800ba72 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	699b      	ldr	r3, [r3, #24]
 800b98c:	697a      	ldr	r2, [r7, #20]
 800b98e:	429a      	cmp	r2, r3
 800b990:	d358      	bcc.n	800ba44 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800b992:	683b      	ldr	r3, [r7, #0]
 800b994:	2b00      	cmp	r3, #0
 800b996:	d104      	bne.n	800b9a2 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	2200      	movs	r2, #0
 800b99c:	61da      	str	r2, [r3, #28]
 800b99e:	2304      	movs	r3, #4
 800b9a0:	e067      	b.n	800ba72 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800b9a2:	687a      	ldr	r2, [r7, #4]
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	699b      	ldr	r3, [r3, #24]
 800b9a8:	4619      	mov	r1, r3
 800b9aa:	4610      	mov	r0, r2
 800b9ac:	f7ff fe59 	bl	800b662 <create_chain>
 800b9b0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800b9b2:	697b      	ldr	r3, [r7, #20]
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d101      	bne.n	800b9bc <dir_next+0xcc>
 800b9b8:	2307      	movs	r3, #7
 800b9ba:	e05a      	b.n	800ba72 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800b9bc:	697b      	ldr	r3, [r7, #20]
 800b9be:	2b01      	cmp	r3, #1
 800b9c0:	d101      	bne.n	800b9c6 <dir_next+0xd6>
 800b9c2:	2302      	movs	r3, #2
 800b9c4:	e055      	b.n	800ba72 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b9c6:	697b      	ldr	r3, [r7, #20]
 800b9c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9cc:	d101      	bne.n	800b9d2 <dir_next+0xe2>
 800b9ce:	2301      	movs	r3, #1
 800b9d0:	e04f      	b.n	800ba72 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800b9d2:	68f8      	ldr	r0, [r7, #12]
 800b9d4:	f7ff fb50 	bl	800b078 <sync_window>
 800b9d8:	4603      	mov	r3, r0
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d001      	beq.n	800b9e2 <dir_next+0xf2>
 800b9de:	2301      	movs	r3, #1
 800b9e0:	e047      	b.n	800ba72 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	3334      	adds	r3, #52	@ 0x34
 800b9e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b9ea:	2100      	movs	r1, #0
 800b9ec:	4618      	mov	r0, r3
 800b9ee:	f7ff f97a 	bl	800ace6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	613b      	str	r3, [r7, #16]
 800b9f6:	6979      	ldr	r1, [r7, #20]
 800b9f8:	68f8      	ldr	r0, [r7, #12]
 800b9fa:	f7ff fc1d 	bl	800b238 <clust2sect>
 800b9fe:	4602      	mov	r2, r0
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	631a      	str	r2, [r3, #48]	@ 0x30
 800ba04:	e012      	b.n	800ba2c <dir_next+0x13c>
						fs->wflag = 1;
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	2201      	movs	r2, #1
 800ba0a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800ba0c:	68f8      	ldr	r0, [r7, #12]
 800ba0e:	f7ff fb33 	bl	800b078 <sync_window>
 800ba12:	4603      	mov	r3, r0
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d001      	beq.n	800ba1c <dir_next+0x12c>
 800ba18:	2301      	movs	r3, #1
 800ba1a:	e02a      	b.n	800ba72 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ba1c:	693b      	ldr	r3, [r7, #16]
 800ba1e:	3301      	adds	r3, #1
 800ba20:	613b      	str	r3, [r7, #16]
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba26:	1c5a      	adds	r2, r3, #1
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	631a      	str	r2, [r3, #48]	@ 0x30
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	895b      	ldrh	r3, [r3, #10]
 800ba30:	461a      	mov	r2, r3
 800ba32:	693b      	ldr	r3, [r7, #16]
 800ba34:	4293      	cmp	r3, r2
 800ba36:	d3e6      	bcc.n	800ba06 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ba3c:	693b      	ldr	r3, [r7, #16]
 800ba3e:	1ad2      	subs	r2, r2, r3
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	697a      	ldr	r2, [r7, #20]
 800ba48:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800ba4a:	6979      	ldr	r1, [r7, #20]
 800ba4c:	68f8      	ldr	r0, [r7, #12]
 800ba4e:	f7ff fbf3 	bl	800b238 <clust2sect>
 800ba52:	4602      	mov	r2, r0
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	68ba      	ldr	r2, [r7, #8]
 800ba5c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800ba64:	68bb      	ldr	r3, [r7, #8]
 800ba66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba6a:	441a      	add	r2, r3
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800ba70:	2300      	movs	r3, #0
}
 800ba72:	4618      	mov	r0, r3
 800ba74:	3718      	adds	r7, #24
 800ba76:	46bd      	mov	sp, r7
 800ba78:	bd80      	pop	{r7, pc}

0800ba7a <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800ba7a:	b580      	push	{r7, lr}
 800ba7c:	b086      	sub	sp, #24
 800ba7e:	af00      	add	r7, sp, #0
 800ba80:	6078      	str	r0, [r7, #4]
 800ba82:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800ba8a:	2100      	movs	r1, #0
 800ba8c:	6878      	ldr	r0, [r7, #4]
 800ba8e:	f7ff feb4 	bl	800b7fa <dir_sdi>
 800ba92:	4603      	mov	r3, r0
 800ba94:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ba96:	7dfb      	ldrb	r3, [r7, #23]
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d12b      	bne.n	800baf4 <dir_alloc+0x7a>
		n = 0;
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	69db      	ldr	r3, [r3, #28]
 800baa4:	4619      	mov	r1, r3
 800baa6:	68f8      	ldr	r0, [r7, #12]
 800baa8:	f7ff fb2a 	bl	800b100 <move_window>
 800baac:	4603      	mov	r3, r0
 800baae:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800bab0:	7dfb      	ldrb	r3, [r7, #23]
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d11d      	bne.n	800baf2 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	6a1b      	ldr	r3, [r3, #32]
 800baba:	781b      	ldrb	r3, [r3, #0]
 800babc:	2be5      	cmp	r3, #229	@ 0xe5
 800babe:	d004      	beq.n	800baca <dir_alloc+0x50>
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	6a1b      	ldr	r3, [r3, #32]
 800bac4:	781b      	ldrb	r3, [r3, #0]
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d107      	bne.n	800bada <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800baca:	693b      	ldr	r3, [r7, #16]
 800bacc:	3301      	adds	r3, #1
 800bace:	613b      	str	r3, [r7, #16]
 800bad0:	693a      	ldr	r2, [r7, #16]
 800bad2:	683b      	ldr	r3, [r7, #0]
 800bad4:	429a      	cmp	r2, r3
 800bad6:	d102      	bne.n	800bade <dir_alloc+0x64>
 800bad8:	e00c      	b.n	800baf4 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800bada:	2300      	movs	r3, #0
 800badc:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800bade:	2101      	movs	r1, #1
 800bae0:	6878      	ldr	r0, [r7, #4]
 800bae2:	f7ff ff05 	bl	800b8f0 <dir_next>
 800bae6:	4603      	mov	r3, r0
 800bae8:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800baea:	7dfb      	ldrb	r3, [r7, #23]
 800baec:	2b00      	cmp	r3, #0
 800baee:	d0d7      	beq.n	800baa0 <dir_alloc+0x26>
 800baf0:	e000      	b.n	800baf4 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800baf2:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800baf4:	7dfb      	ldrb	r3, [r7, #23]
 800baf6:	2b04      	cmp	r3, #4
 800baf8:	d101      	bne.n	800bafe <dir_alloc+0x84>
 800bafa:	2307      	movs	r3, #7
 800bafc:	75fb      	strb	r3, [r7, #23]
	return res;
 800bafe:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb00:	4618      	mov	r0, r3
 800bb02:	3718      	adds	r7, #24
 800bb04:	46bd      	mov	sp, r7
 800bb06:	bd80      	pop	{r7, pc}

0800bb08 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800bb08:	b580      	push	{r7, lr}
 800bb0a:	b084      	sub	sp, #16
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
 800bb10:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800bb12:	683b      	ldr	r3, [r7, #0]
 800bb14:	331a      	adds	r3, #26
 800bb16:	4618      	mov	r0, r3
 800bb18:	f7ff f842 	bl	800aba0 <ld_word>
 800bb1c:	4603      	mov	r3, r0
 800bb1e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	781b      	ldrb	r3, [r3, #0]
 800bb24:	2b03      	cmp	r3, #3
 800bb26:	d109      	bne.n	800bb3c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800bb28:	683b      	ldr	r3, [r7, #0]
 800bb2a:	3314      	adds	r3, #20
 800bb2c:	4618      	mov	r0, r3
 800bb2e:	f7ff f837 	bl	800aba0 <ld_word>
 800bb32:	4603      	mov	r3, r0
 800bb34:	041b      	lsls	r3, r3, #16
 800bb36:	68fa      	ldr	r2, [r7, #12]
 800bb38:	4313      	orrs	r3, r2
 800bb3a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800bb3c:	68fb      	ldr	r3, [r7, #12]
}
 800bb3e:	4618      	mov	r0, r3
 800bb40:	3710      	adds	r7, #16
 800bb42:	46bd      	mov	sp, r7
 800bb44:	bd80      	pop	{r7, pc}

0800bb46 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800bb46:	b580      	push	{r7, lr}
 800bb48:	b084      	sub	sp, #16
 800bb4a:	af00      	add	r7, sp, #0
 800bb4c:	60f8      	str	r0, [r7, #12]
 800bb4e:	60b9      	str	r1, [r7, #8]
 800bb50:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800bb52:	68bb      	ldr	r3, [r7, #8]
 800bb54:	331a      	adds	r3, #26
 800bb56:	687a      	ldr	r2, [r7, #4]
 800bb58:	b292      	uxth	r2, r2
 800bb5a:	4611      	mov	r1, r2
 800bb5c:	4618      	mov	r0, r3
 800bb5e:	f7ff f85a 	bl	800ac16 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	781b      	ldrb	r3, [r3, #0]
 800bb66:	2b03      	cmp	r3, #3
 800bb68:	d109      	bne.n	800bb7e <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800bb6a:	68bb      	ldr	r3, [r7, #8]
 800bb6c:	f103 0214 	add.w	r2, r3, #20
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	0c1b      	lsrs	r3, r3, #16
 800bb74:	b29b      	uxth	r3, r3
 800bb76:	4619      	mov	r1, r3
 800bb78:	4610      	mov	r0, r2
 800bb7a:	f7ff f84c 	bl	800ac16 <st_word>
	}
}
 800bb7e:	bf00      	nop
 800bb80:	3710      	adds	r7, #16
 800bb82:	46bd      	mov	sp, r7
 800bb84:	bd80      	pop	{r7, pc}
	...

0800bb88 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800bb88:	b590      	push	{r4, r7, lr}
 800bb8a:	b087      	sub	sp, #28
 800bb8c:	af00      	add	r7, sp, #0
 800bb8e:	6078      	str	r0, [r7, #4]
 800bb90:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800bb92:	683b      	ldr	r3, [r7, #0]
 800bb94:	331a      	adds	r3, #26
 800bb96:	4618      	mov	r0, r3
 800bb98:	f7ff f802 	bl	800aba0 <ld_word>
 800bb9c:	4603      	mov	r3, r0
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d001      	beq.n	800bba6 <cmp_lfn+0x1e>
 800bba2:	2300      	movs	r3, #0
 800bba4:	e059      	b.n	800bc5a <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800bba6:	683b      	ldr	r3, [r7, #0]
 800bba8:	781b      	ldrb	r3, [r3, #0]
 800bbaa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bbae:	1e5a      	subs	r2, r3, #1
 800bbb0:	4613      	mov	r3, r2
 800bbb2:	005b      	lsls	r3, r3, #1
 800bbb4:	4413      	add	r3, r2
 800bbb6:	009b      	lsls	r3, r3, #2
 800bbb8:	4413      	add	r3, r2
 800bbba:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800bbbc:	2301      	movs	r3, #1
 800bbbe:	81fb      	strh	r3, [r7, #14]
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	613b      	str	r3, [r7, #16]
 800bbc4:	e033      	b.n	800bc2e <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800bbc6:	4a27      	ldr	r2, [pc, #156]	@ (800bc64 <cmp_lfn+0xdc>)
 800bbc8:	693b      	ldr	r3, [r7, #16]
 800bbca:	4413      	add	r3, r2
 800bbcc:	781b      	ldrb	r3, [r3, #0]
 800bbce:	461a      	mov	r2, r3
 800bbd0:	683b      	ldr	r3, [r7, #0]
 800bbd2:	4413      	add	r3, r2
 800bbd4:	4618      	mov	r0, r3
 800bbd6:	f7fe ffe3 	bl	800aba0 <ld_word>
 800bbda:	4603      	mov	r3, r0
 800bbdc:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800bbde:	89fb      	ldrh	r3, [r7, #14]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d01a      	beq.n	800bc1a <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800bbe4:	697b      	ldr	r3, [r7, #20]
 800bbe6:	2bfe      	cmp	r3, #254	@ 0xfe
 800bbe8:	d812      	bhi.n	800bc10 <cmp_lfn+0x88>
 800bbea:	89bb      	ldrh	r3, [r7, #12]
 800bbec:	4618      	mov	r0, r3
 800bbee:	f001 ff93 	bl	800db18 <ff_wtoupper>
 800bbf2:	4603      	mov	r3, r0
 800bbf4:	461c      	mov	r4, r3
 800bbf6:	697b      	ldr	r3, [r7, #20]
 800bbf8:	1c5a      	adds	r2, r3, #1
 800bbfa:	617a      	str	r2, [r7, #20]
 800bbfc:	005b      	lsls	r3, r3, #1
 800bbfe:	687a      	ldr	r2, [r7, #4]
 800bc00:	4413      	add	r3, r2
 800bc02:	881b      	ldrh	r3, [r3, #0]
 800bc04:	4618      	mov	r0, r3
 800bc06:	f001 ff87 	bl	800db18 <ff_wtoupper>
 800bc0a:	4603      	mov	r3, r0
 800bc0c:	429c      	cmp	r4, r3
 800bc0e:	d001      	beq.n	800bc14 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800bc10:	2300      	movs	r3, #0
 800bc12:	e022      	b.n	800bc5a <cmp_lfn+0xd2>
			}
			wc = uc;
 800bc14:	89bb      	ldrh	r3, [r7, #12]
 800bc16:	81fb      	strh	r3, [r7, #14]
 800bc18:	e006      	b.n	800bc28 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800bc1a:	89bb      	ldrh	r3, [r7, #12]
 800bc1c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800bc20:	4293      	cmp	r3, r2
 800bc22:	d001      	beq.n	800bc28 <cmp_lfn+0xa0>
 800bc24:	2300      	movs	r3, #0
 800bc26:	e018      	b.n	800bc5a <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800bc28:	693b      	ldr	r3, [r7, #16]
 800bc2a:	3301      	adds	r3, #1
 800bc2c:	613b      	str	r3, [r7, #16]
 800bc2e:	693b      	ldr	r3, [r7, #16]
 800bc30:	2b0c      	cmp	r3, #12
 800bc32:	d9c8      	bls.n	800bbc6 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800bc34:	683b      	ldr	r3, [r7, #0]
 800bc36:	781b      	ldrb	r3, [r3, #0]
 800bc38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d00b      	beq.n	800bc58 <cmp_lfn+0xd0>
 800bc40:	89fb      	ldrh	r3, [r7, #14]
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d008      	beq.n	800bc58 <cmp_lfn+0xd0>
 800bc46:	697b      	ldr	r3, [r7, #20]
 800bc48:	005b      	lsls	r3, r3, #1
 800bc4a:	687a      	ldr	r2, [r7, #4]
 800bc4c:	4413      	add	r3, r2
 800bc4e:	881b      	ldrh	r3, [r3, #0]
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d001      	beq.n	800bc58 <cmp_lfn+0xd0>
 800bc54:	2300      	movs	r3, #0
 800bc56:	e000      	b.n	800bc5a <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800bc58:	2301      	movs	r3, #1
}
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	371c      	adds	r7, #28
 800bc5e:	46bd      	mov	sp, r7
 800bc60:	bd90      	pop	{r4, r7, pc}
 800bc62:	bf00      	nop
 800bc64:	08011540 	.word	0x08011540

0800bc68 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800bc68:	b580      	push	{r7, lr}
 800bc6a:	b086      	sub	sp, #24
 800bc6c:	af00      	add	r7, sp, #0
 800bc6e:	6078      	str	r0, [r7, #4]
 800bc70:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800bc72:	683b      	ldr	r3, [r7, #0]
 800bc74:	331a      	adds	r3, #26
 800bc76:	4618      	mov	r0, r3
 800bc78:	f7fe ff92 	bl	800aba0 <ld_word>
 800bc7c:	4603      	mov	r3, r0
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d001      	beq.n	800bc86 <pick_lfn+0x1e>
 800bc82:	2300      	movs	r3, #0
 800bc84:	e04d      	b.n	800bd22 <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800bc86:	683b      	ldr	r3, [r7, #0]
 800bc88:	781b      	ldrb	r3, [r3, #0]
 800bc8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bc8e:	1e5a      	subs	r2, r3, #1
 800bc90:	4613      	mov	r3, r2
 800bc92:	005b      	lsls	r3, r3, #1
 800bc94:	4413      	add	r3, r2
 800bc96:	009b      	lsls	r3, r3, #2
 800bc98:	4413      	add	r3, r2
 800bc9a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800bc9c:	2301      	movs	r3, #1
 800bc9e:	81fb      	strh	r3, [r7, #14]
 800bca0:	2300      	movs	r3, #0
 800bca2:	613b      	str	r3, [r7, #16]
 800bca4:	e028      	b.n	800bcf8 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800bca6:	4a21      	ldr	r2, [pc, #132]	@ (800bd2c <pick_lfn+0xc4>)
 800bca8:	693b      	ldr	r3, [r7, #16]
 800bcaa:	4413      	add	r3, r2
 800bcac:	781b      	ldrb	r3, [r3, #0]
 800bcae:	461a      	mov	r2, r3
 800bcb0:	683b      	ldr	r3, [r7, #0]
 800bcb2:	4413      	add	r3, r2
 800bcb4:	4618      	mov	r0, r3
 800bcb6:	f7fe ff73 	bl	800aba0 <ld_word>
 800bcba:	4603      	mov	r3, r0
 800bcbc:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800bcbe:	89fb      	ldrh	r3, [r7, #14]
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d00f      	beq.n	800bce4 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800bcc4:	697b      	ldr	r3, [r7, #20]
 800bcc6:	2bfe      	cmp	r3, #254	@ 0xfe
 800bcc8:	d901      	bls.n	800bcce <pick_lfn+0x66>
 800bcca:	2300      	movs	r3, #0
 800bccc:	e029      	b.n	800bd22 <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800bcce:	89bb      	ldrh	r3, [r7, #12]
 800bcd0:	81fb      	strh	r3, [r7, #14]
 800bcd2:	697b      	ldr	r3, [r7, #20]
 800bcd4:	1c5a      	adds	r2, r3, #1
 800bcd6:	617a      	str	r2, [r7, #20]
 800bcd8:	005b      	lsls	r3, r3, #1
 800bcda:	687a      	ldr	r2, [r7, #4]
 800bcdc:	4413      	add	r3, r2
 800bcde:	89fa      	ldrh	r2, [r7, #14]
 800bce0:	801a      	strh	r2, [r3, #0]
 800bce2:	e006      	b.n	800bcf2 <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800bce4:	89bb      	ldrh	r3, [r7, #12]
 800bce6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800bcea:	4293      	cmp	r3, r2
 800bcec:	d001      	beq.n	800bcf2 <pick_lfn+0x8a>
 800bcee:	2300      	movs	r3, #0
 800bcf0:	e017      	b.n	800bd22 <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800bcf2:	693b      	ldr	r3, [r7, #16]
 800bcf4:	3301      	adds	r3, #1
 800bcf6:	613b      	str	r3, [r7, #16]
 800bcf8:	693b      	ldr	r3, [r7, #16]
 800bcfa:	2b0c      	cmp	r3, #12
 800bcfc:	d9d3      	bls.n	800bca6 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800bcfe:	683b      	ldr	r3, [r7, #0]
 800bd00:	781b      	ldrb	r3, [r3, #0]
 800bd02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d00a      	beq.n	800bd20 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800bd0a:	697b      	ldr	r3, [r7, #20]
 800bd0c:	2bfe      	cmp	r3, #254	@ 0xfe
 800bd0e:	d901      	bls.n	800bd14 <pick_lfn+0xac>
 800bd10:	2300      	movs	r3, #0
 800bd12:	e006      	b.n	800bd22 <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800bd14:	697b      	ldr	r3, [r7, #20]
 800bd16:	005b      	lsls	r3, r3, #1
 800bd18:	687a      	ldr	r2, [r7, #4]
 800bd1a:	4413      	add	r3, r2
 800bd1c:	2200      	movs	r2, #0
 800bd1e:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800bd20:	2301      	movs	r3, #1
}
 800bd22:	4618      	mov	r0, r3
 800bd24:	3718      	adds	r7, #24
 800bd26:	46bd      	mov	sp, r7
 800bd28:	bd80      	pop	{r7, pc}
 800bd2a:	bf00      	nop
 800bd2c:	08011540 	.word	0x08011540

0800bd30 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800bd30:	b580      	push	{r7, lr}
 800bd32:	b088      	sub	sp, #32
 800bd34:	af00      	add	r7, sp, #0
 800bd36:	60f8      	str	r0, [r7, #12]
 800bd38:	60b9      	str	r1, [r7, #8]
 800bd3a:	4611      	mov	r1, r2
 800bd3c:	461a      	mov	r2, r3
 800bd3e:	460b      	mov	r3, r1
 800bd40:	71fb      	strb	r3, [r7, #7]
 800bd42:	4613      	mov	r3, r2
 800bd44:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800bd46:	68bb      	ldr	r3, [r7, #8]
 800bd48:	330d      	adds	r3, #13
 800bd4a:	79ba      	ldrb	r2, [r7, #6]
 800bd4c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800bd4e:	68bb      	ldr	r3, [r7, #8]
 800bd50:	330b      	adds	r3, #11
 800bd52:	220f      	movs	r2, #15
 800bd54:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800bd56:	68bb      	ldr	r3, [r7, #8]
 800bd58:	330c      	adds	r3, #12
 800bd5a:	2200      	movs	r2, #0
 800bd5c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800bd5e:	68bb      	ldr	r3, [r7, #8]
 800bd60:	331a      	adds	r3, #26
 800bd62:	2100      	movs	r1, #0
 800bd64:	4618      	mov	r0, r3
 800bd66:	f7fe ff56 	bl	800ac16 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800bd6a:	79fb      	ldrb	r3, [r7, #7]
 800bd6c:	1e5a      	subs	r2, r3, #1
 800bd6e:	4613      	mov	r3, r2
 800bd70:	005b      	lsls	r3, r3, #1
 800bd72:	4413      	add	r3, r2
 800bd74:	009b      	lsls	r3, r3, #2
 800bd76:	4413      	add	r3, r2
 800bd78:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800bd7a:	2300      	movs	r3, #0
 800bd7c:	82fb      	strh	r3, [r7, #22]
 800bd7e:	2300      	movs	r3, #0
 800bd80:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800bd82:	8afb      	ldrh	r3, [r7, #22]
 800bd84:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800bd88:	4293      	cmp	r3, r2
 800bd8a:	d007      	beq.n	800bd9c <put_lfn+0x6c>
 800bd8c:	69fb      	ldr	r3, [r7, #28]
 800bd8e:	1c5a      	adds	r2, r3, #1
 800bd90:	61fa      	str	r2, [r7, #28]
 800bd92:	005b      	lsls	r3, r3, #1
 800bd94:	68fa      	ldr	r2, [r7, #12]
 800bd96:	4413      	add	r3, r2
 800bd98:	881b      	ldrh	r3, [r3, #0]
 800bd9a:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800bd9c:	4a17      	ldr	r2, [pc, #92]	@ (800bdfc <put_lfn+0xcc>)
 800bd9e:	69bb      	ldr	r3, [r7, #24]
 800bda0:	4413      	add	r3, r2
 800bda2:	781b      	ldrb	r3, [r3, #0]
 800bda4:	461a      	mov	r2, r3
 800bda6:	68bb      	ldr	r3, [r7, #8]
 800bda8:	4413      	add	r3, r2
 800bdaa:	8afa      	ldrh	r2, [r7, #22]
 800bdac:	4611      	mov	r1, r2
 800bdae:	4618      	mov	r0, r3
 800bdb0:	f7fe ff31 	bl	800ac16 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800bdb4:	8afb      	ldrh	r3, [r7, #22]
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d102      	bne.n	800bdc0 <put_lfn+0x90>
 800bdba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800bdbe:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800bdc0:	69bb      	ldr	r3, [r7, #24]
 800bdc2:	3301      	adds	r3, #1
 800bdc4:	61bb      	str	r3, [r7, #24]
 800bdc6:	69bb      	ldr	r3, [r7, #24]
 800bdc8:	2b0c      	cmp	r3, #12
 800bdca:	d9da      	bls.n	800bd82 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800bdcc:	8afb      	ldrh	r3, [r7, #22]
 800bdce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800bdd2:	4293      	cmp	r3, r2
 800bdd4:	d006      	beq.n	800bde4 <put_lfn+0xb4>
 800bdd6:	69fb      	ldr	r3, [r7, #28]
 800bdd8:	005b      	lsls	r3, r3, #1
 800bdda:	68fa      	ldr	r2, [r7, #12]
 800bddc:	4413      	add	r3, r2
 800bdde:	881b      	ldrh	r3, [r3, #0]
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d103      	bne.n	800bdec <put_lfn+0xbc>
 800bde4:	79fb      	ldrb	r3, [r7, #7]
 800bde6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bdea:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800bdec:	68bb      	ldr	r3, [r7, #8]
 800bdee:	79fa      	ldrb	r2, [r7, #7]
 800bdf0:	701a      	strb	r2, [r3, #0]
}
 800bdf2:	bf00      	nop
 800bdf4:	3720      	adds	r7, #32
 800bdf6:	46bd      	mov	sp, r7
 800bdf8:	bd80      	pop	{r7, pc}
 800bdfa:	bf00      	nop
 800bdfc:	08011540 	.word	0x08011540

0800be00 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800be00:	b580      	push	{r7, lr}
 800be02:	b08c      	sub	sp, #48	@ 0x30
 800be04:	af00      	add	r7, sp, #0
 800be06:	60f8      	str	r0, [r7, #12]
 800be08:	60b9      	str	r1, [r7, #8]
 800be0a:	607a      	str	r2, [r7, #4]
 800be0c:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800be0e:	220b      	movs	r2, #11
 800be10:	68b9      	ldr	r1, [r7, #8]
 800be12:	68f8      	ldr	r0, [r7, #12]
 800be14:	f7fe ff46 	bl	800aca4 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800be18:	683b      	ldr	r3, [r7, #0]
 800be1a:	2b05      	cmp	r3, #5
 800be1c:	d929      	bls.n	800be72 <gen_numname+0x72>
		sr = seq;
 800be1e:	683b      	ldr	r3, [r7, #0]
 800be20:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800be22:	e020      	b.n	800be66 <gen_numname+0x66>
			wc = *lfn++;
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	1c9a      	adds	r2, r3, #2
 800be28:	607a      	str	r2, [r7, #4]
 800be2a:	881b      	ldrh	r3, [r3, #0]
 800be2c:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800be2e:	2300      	movs	r3, #0
 800be30:	62bb      	str	r3, [r7, #40]	@ 0x28
 800be32:	e015      	b.n	800be60 <gen_numname+0x60>
				sr = (sr << 1) + (wc & 1);
 800be34:	69fb      	ldr	r3, [r7, #28]
 800be36:	005a      	lsls	r2, r3, #1
 800be38:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800be3a:	f003 0301 	and.w	r3, r3, #1
 800be3e:	4413      	add	r3, r2
 800be40:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800be42:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800be44:	085b      	lsrs	r3, r3, #1
 800be46:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800be48:	69fb      	ldr	r3, [r7, #28]
 800be4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d003      	beq.n	800be5a <gen_numname+0x5a>
 800be52:	69fa      	ldr	r2, [r7, #28]
 800be54:	4b30      	ldr	r3, [pc, #192]	@ (800bf18 <gen_numname+0x118>)
 800be56:	4053      	eors	r3, r2
 800be58:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800be5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be5c:	3301      	adds	r3, #1
 800be5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800be60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be62:	2b0f      	cmp	r3, #15
 800be64:	d9e6      	bls.n	800be34 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	881b      	ldrh	r3, [r3, #0]
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d1da      	bne.n	800be24 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800be6e:	69fb      	ldr	r3, [r7, #28]
 800be70:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800be72:	2307      	movs	r3, #7
 800be74:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800be76:	683b      	ldr	r3, [r7, #0]
 800be78:	b2db      	uxtb	r3, r3
 800be7a:	f003 030f 	and.w	r3, r3, #15
 800be7e:	b2db      	uxtb	r3, r3
 800be80:	3330      	adds	r3, #48	@ 0x30
 800be82:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800be86:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800be8a:	2b39      	cmp	r3, #57	@ 0x39
 800be8c:	d904      	bls.n	800be98 <gen_numname+0x98>
 800be8e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800be92:	3307      	adds	r3, #7
 800be94:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800be98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be9a:	1e5a      	subs	r2, r3, #1
 800be9c:	62ba      	str	r2, [r7, #40]	@ 0x28
 800be9e:	3330      	adds	r3, #48	@ 0x30
 800bea0:	443b      	add	r3, r7
 800bea2:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800bea6:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800beaa:	683b      	ldr	r3, [r7, #0]
 800beac:	091b      	lsrs	r3, r3, #4
 800beae:	603b      	str	r3, [r7, #0]
	} while (seq);
 800beb0:	683b      	ldr	r3, [r7, #0]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d1df      	bne.n	800be76 <gen_numname+0x76>
	ns[i] = '~';
 800beb6:	f107 0214 	add.w	r2, r7, #20
 800beba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bebc:	4413      	add	r3, r2
 800bebe:	227e      	movs	r2, #126	@ 0x7e
 800bec0:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800bec2:	2300      	movs	r3, #0
 800bec4:	627b      	str	r3, [r7, #36]	@ 0x24
 800bec6:	e002      	b.n	800bece <gen_numname+0xce>
 800bec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800beca:	3301      	adds	r3, #1
 800becc:	627b      	str	r3, [r7, #36]	@ 0x24
 800bece:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bed0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bed2:	429a      	cmp	r2, r3
 800bed4:	d205      	bcs.n	800bee2 <gen_numname+0xe2>
 800bed6:	68fa      	ldr	r2, [r7, #12]
 800bed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800beda:	4413      	add	r3, r2
 800bedc:	781b      	ldrb	r3, [r3, #0]
 800bede:	2b20      	cmp	r3, #32
 800bee0:	d1f2      	bne.n	800bec8 <gen_numname+0xc8>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800bee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bee4:	2b07      	cmp	r3, #7
 800bee6:	d807      	bhi.n	800bef8 <gen_numname+0xf8>
 800bee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800beea:	1c5a      	adds	r2, r3, #1
 800beec:	62ba      	str	r2, [r7, #40]	@ 0x28
 800beee:	3330      	adds	r3, #48	@ 0x30
 800bef0:	443b      	add	r3, r7
 800bef2:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800bef6:	e000      	b.n	800befa <gen_numname+0xfa>
 800bef8:	2120      	movs	r1, #32
 800befa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800befc:	1c5a      	adds	r2, r3, #1
 800befe:	627a      	str	r2, [r7, #36]	@ 0x24
 800bf00:	68fa      	ldr	r2, [r7, #12]
 800bf02:	4413      	add	r3, r2
 800bf04:	460a      	mov	r2, r1
 800bf06:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800bf08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf0a:	2b07      	cmp	r3, #7
 800bf0c:	d9e9      	bls.n	800bee2 <gen_numname+0xe2>
}
 800bf0e:	bf00      	nop
 800bf10:	bf00      	nop
 800bf12:	3730      	adds	r7, #48	@ 0x30
 800bf14:	46bd      	mov	sp, r7
 800bf16:	bd80      	pop	{r7, pc}
 800bf18:	00011021 	.word	0x00011021

0800bf1c <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800bf1c:	b480      	push	{r7}
 800bf1e:	b085      	sub	sp, #20
 800bf20:	af00      	add	r7, sp, #0
 800bf22:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800bf24:	2300      	movs	r3, #0
 800bf26:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800bf28:	230b      	movs	r3, #11
 800bf2a:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800bf2c:	7bfb      	ldrb	r3, [r7, #15]
 800bf2e:	b2da      	uxtb	r2, r3
 800bf30:	0852      	lsrs	r2, r2, #1
 800bf32:	01db      	lsls	r3, r3, #7
 800bf34:	4313      	orrs	r3, r2
 800bf36:	b2da      	uxtb	r2, r3
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	1c59      	adds	r1, r3, #1
 800bf3c:	6079      	str	r1, [r7, #4]
 800bf3e:	781b      	ldrb	r3, [r3, #0]
 800bf40:	4413      	add	r3, r2
 800bf42:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800bf44:	68bb      	ldr	r3, [r7, #8]
 800bf46:	3b01      	subs	r3, #1
 800bf48:	60bb      	str	r3, [r7, #8]
 800bf4a:	68bb      	ldr	r3, [r7, #8]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d1ed      	bne.n	800bf2c <sum_sfn+0x10>
	return sum;
 800bf50:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf52:	4618      	mov	r0, r3
 800bf54:	3714      	adds	r7, #20
 800bf56:	46bd      	mov	sp, r7
 800bf58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf5c:	4770      	bx	lr

0800bf5e <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800bf5e:	b580      	push	{r7, lr}
 800bf60:	b086      	sub	sp, #24
 800bf62:	af00      	add	r7, sp, #0
 800bf64:	6078      	str	r0, [r7, #4]
 800bf66:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800bf68:	2304      	movs	r3, #4
 800bf6a:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800bf72:	23ff      	movs	r3, #255	@ 0xff
 800bf74:	757b      	strb	r3, [r7, #21]
 800bf76:	23ff      	movs	r3, #255	@ 0xff
 800bf78:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800bf7a:	e081      	b.n	800c080 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	69db      	ldr	r3, [r3, #28]
 800bf80:	4619      	mov	r1, r3
 800bf82:	6938      	ldr	r0, [r7, #16]
 800bf84:	f7ff f8bc 	bl	800b100 <move_window>
 800bf88:	4603      	mov	r3, r0
 800bf8a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800bf8c:	7dfb      	ldrb	r3, [r7, #23]
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d17c      	bne.n	800c08c <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	6a1b      	ldr	r3, [r3, #32]
 800bf96:	781b      	ldrb	r3, [r3, #0]
 800bf98:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800bf9a:	7dbb      	ldrb	r3, [r7, #22]
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d102      	bne.n	800bfa6 <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800bfa0:	2304      	movs	r3, #4
 800bfa2:	75fb      	strb	r3, [r7, #23]
 800bfa4:	e077      	b.n	800c096 <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	6a1b      	ldr	r3, [r3, #32]
 800bfaa:	330b      	adds	r3, #11
 800bfac:	781b      	ldrb	r3, [r3, #0]
 800bfae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bfb2:	73fb      	strb	r3, [r7, #15]
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	7bfa      	ldrb	r2, [r7, #15]
 800bfb8:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800bfba:	7dbb      	ldrb	r3, [r7, #22]
 800bfbc:	2be5      	cmp	r3, #229	@ 0xe5
 800bfbe:	d00e      	beq.n	800bfde <dir_read+0x80>
 800bfc0:	7dbb      	ldrb	r3, [r7, #22]
 800bfc2:	2b2e      	cmp	r3, #46	@ 0x2e
 800bfc4:	d00b      	beq.n	800bfde <dir_read+0x80>
 800bfc6:	7bfb      	ldrb	r3, [r7, #15]
 800bfc8:	f023 0320 	bic.w	r3, r3, #32
 800bfcc:	2b08      	cmp	r3, #8
 800bfce:	bf0c      	ite	eq
 800bfd0:	2301      	moveq	r3, #1
 800bfd2:	2300      	movne	r3, #0
 800bfd4:	b2db      	uxtb	r3, r3
 800bfd6:	461a      	mov	r2, r3
 800bfd8:	683b      	ldr	r3, [r7, #0]
 800bfda:	4293      	cmp	r3, r2
 800bfdc:	d002      	beq.n	800bfe4 <dir_read+0x86>
				ord = 0xFF;
 800bfde:	23ff      	movs	r3, #255	@ 0xff
 800bfe0:	757b      	strb	r3, [r7, #21]
 800bfe2:	e044      	b.n	800c06e <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800bfe4:	7bfb      	ldrb	r3, [r7, #15]
 800bfe6:	2b0f      	cmp	r3, #15
 800bfe8:	d12f      	bne.n	800c04a <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800bfea:	7dbb      	ldrb	r3, [r7, #22]
 800bfec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d00d      	beq.n	800c010 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	6a1b      	ldr	r3, [r3, #32]
 800bff8:	7b5b      	ldrb	r3, [r3, #13]
 800bffa:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800bffc:	7dbb      	ldrb	r3, [r7, #22]
 800bffe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c002:	75bb      	strb	r3, [r7, #22]
 800c004:	7dbb      	ldrb	r3, [r7, #22]
 800c006:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	695a      	ldr	r2, [r3, #20]
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800c010:	7dba      	ldrb	r2, [r7, #22]
 800c012:	7d7b      	ldrb	r3, [r7, #21]
 800c014:	429a      	cmp	r2, r3
 800c016:	d115      	bne.n	800c044 <dir_read+0xe6>
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	6a1b      	ldr	r3, [r3, #32]
 800c01c:	330d      	adds	r3, #13
 800c01e:	781b      	ldrb	r3, [r3, #0]
 800c020:	7d3a      	ldrb	r2, [r7, #20]
 800c022:	429a      	cmp	r2, r3
 800c024:	d10e      	bne.n	800c044 <dir_read+0xe6>
 800c026:	693b      	ldr	r3, [r7, #16]
 800c028:	68da      	ldr	r2, [r3, #12]
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	6a1b      	ldr	r3, [r3, #32]
 800c02e:	4619      	mov	r1, r3
 800c030:	4610      	mov	r0, r2
 800c032:	f7ff fe19 	bl	800bc68 <pick_lfn>
 800c036:	4603      	mov	r3, r0
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d003      	beq.n	800c044 <dir_read+0xe6>
 800c03c:	7d7b      	ldrb	r3, [r7, #21]
 800c03e:	3b01      	subs	r3, #1
 800c040:	b2db      	uxtb	r3, r3
 800c042:	e000      	b.n	800c046 <dir_read+0xe8>
 800c044:	23ff      	movs	r3, #255	@ 0xff
 800c046:	757b      	strb	r3, [r7, #21]
 800c048:	e011      	b.n	800c06e <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800c04a:	7d7b      	ldrb	r3, [r7, #21]
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d109      	bne.n	800c064 <dir_read+0x106>
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	6a1b      	ldr	r3, [r3, #32]
 800c054:	4618      	mov	r0, r3
 800c056:	f7ff ff61 	bl	800bf1c <sum_sfn>
 800c05a:	4603      	mov	r3, r0
 800c05c:	461a      	mov	r2, r3
 800c05e:	7d3b      	ldrb	r3, [r7, #20]
 800c060:	4293      	cmp	r3, r2
 800c062:	d015      	beq.n	800c090 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	f04f 32ff 	mov.w	r2, #4294967295
 800c06a:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					break;
 800c06c:	e010      	b.n	800c090 <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800c06e:	2100      	movs	r1, #0
 800c070:	6878      	ldr	r0, [r7, #4]
 800c072:	f7ff fc3d 	bl	800b8f0 <dir_next>
 800c076:	4603      	mov	r3, r0
 800c078:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800c07a:	7dfb      	ldrb	r3, [r7, #23]
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d109      	bne.n	800c094 <dir_read+0x136>
	while (dp->sect) {
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	69db      	ldr	r3, [r3, #28]
 800c084:	2b00      	cmp	r3, #0
 800c086:	f47f af79 	bne.w	800bf7c <dir_read+0x1e>
 800c08a:	e004      	b.n	800c096 <dir_read+0x138>
		if (res != FR_OK) break;
 800c08c:	bf00      	nop
 800c08e:	e002      	b.n	800c096 <dir_read+0x138>
					break;
 800c090:	bf00      	nop
 800c092:	e000      	b.n	800c096 <dir_read+0x138>
		if (res != FR_OK) break;
 800c094:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800c096:	7dfb      	ldrb	r3, [r7, #23]
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d002      	beq.n	800c0a2 <dir_read+0x144>
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	2200      	movs	r2, #0
 800c0a0:	61da      	str	r2, [r3, #28]
	return res;
 800c0a2:	7dfb      	ldrb	r3, [r7, #23]
}
 800c0a4:	4618      	mov	r0, r3
 800c0a6:	3718      	adds	r7, #24
 800c0a8:	46bd      	mov	sp, r7
 800c0aa:	bd80      	pop	{r7, pc}

0800c0ac <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800c0ac:	b580      	push	{r7, lr}
 800c0ae:	b086      	sub	sp, #24
 800c0b0:	af00      	add	r7, sp, #0
 800c0b2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800c0ba:	2100      	movs	r1, #0
 800c0bc:	6878      	ldr	r0, [r7, #4]
 800c0be:	f7ff fb9c 	bl	800b7fa <dir_sdi>
 800c0c2:	4603      	mov	r3, r0
 800c0c4:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800c0c6:	7dfb      	ldrb	r3, [r7, #23]
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d001      	beq.n	800c0d0 <dir_find+0x24>
 800c0cc:	7dfb      	ldrb	r3, [r7, #23]
 800c0ce:	e0a9      	b.n	800c224 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800c0d0:	23ff      	movs	r3, #255	@ 0xff
 800c0d2:	753b      	strb	r3, [r7, #20]
 800c0d4:	7d3b      	ldrb	r3, [r7, #20]
 800c0d6:	757b      	strb	r3, [r7, #21]
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	f04f 32ff 	mov.w	r2, #4294967295
 800c0de:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	69db      	ldr	r3, [r3, #28]
 800c0e4:	4619      	mov	r1, r3
 800c0e6:	6938      	ldr	r0, [r7, #16]
 800c0e8:	f7ff f80a 	bl	800b100 <move_window>
 800c0ec:	4603      	mov	r3, r0
 800c0ee:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800c0f0:	7dfb      	ldrb	r3, [r7, #23]
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	f040 8090 	bne.w	800c218 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	6a1b      	ldr	r3, [r3, #32]
 800c0fc:	781b      	ldrb	r3, [r3, #0]
 800c0fe:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800c100:	7dbb      	ldrb	r3, [r7, #22]
 800c102:	2b00      	cmp	r3, #0
 800c104:	d102      	bne.n	800c10c <dir_find+0x60>
 800c106:	2304      	movs	r3, #4
 800c108:	75fb      	strb	r3, [r7, #23]
 800c10a:	e08a      	b.n	800c222 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	6a1b      	ldr	r3, [r3, #32]
 800c110:	330b      	adds	r3, #11
 800c112:	781b      	ldrb	r3, [r3, #0]
 800c114:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c118:	73fb      	strb	r3, [r7, #15]
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	7bfa      	ldrb	r2, [r7, #15]
 800c11e:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800c120:	7dbb      	ldrb	r3, [r7, #22]
 800c122:	2be5      	cmp	r3, #229	@ 0xe5
 800c124:	d007      	beq.n	800c136 <dir_find+0x8a>
 800c126:	7bfb      	ldrb	r3, [r7, #15]
 800c128:	f003 0308 	and.w	r3, r3, #8
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	d009      	beq.n	800c144 <dir_find+0x98>
 800c130:	7bfb      	ldrb	r3, [r7, #15]
 800c132:	2b0f      	cmp	r3, #15
 800c134:	d006      	beq.n	800c144 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800c136:	23ff      	movs	r3, #255	@ 0xff
 800c138:	757b      	strb	r3, [r7, #21]
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	f04f 32ff 	mov.w	r2, #4294967295
 800c140:	631a      	str	r2, [r3, #48]	@ 0x30
 800c142:	e05e      	b.n	800c202 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800c144:	7bfb      	ldrb	r3, [r7, #15]
 800c146:	2b0f      	cmp	r3, #15
 800c148:	d136      	bne.n	800c1b8 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800c150:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c154:	2b00      	cmp	r3, #0
 800c156:	d154      	bne.n	800c202 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800c158:	7dbb      	ldrb	r3, [r7, #22]
 800c15a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d00d      	beq.n	800c17e <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	6a1b      	ldr	r3, [r3, #32]
 800c166:	7b5b      	ldrb	r3, [r3, #13]
 800c168:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800c16a:	7dbb      	ldrb	r3, [r7, #22]
 800c16c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c170:	75bb      	strb	r3, [r7, #22]
 800c172:	7dbb      	ldrb	r3, [r7, #22]
 800c174:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	695a      	ldr	r2, [r3, #20]
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800c17e:	7dba      	ldrb	r2, [r7, #22]
 800c180:	7d7b      	ldrb	r3, [r7, #21]
 800c182:	429a      	cmp	r2, r3
 800c184:	d115      	bne.n	800c1b2 <dir_find+0x106>
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	6a1b      	ldr	r3, [r3, #32]
 800c18a:	330d      	adds	r3, #13
 800c18c:	781b      	ldrb	r3, [r3, #0]
 800c18e:	7d3a      	ldrb	r2, [r7, #20]
 800c190:	429a      	cmp	r2, r3
 800c192:	d10e      	bne.n	800c1b2 <dir_find+0x106>
 800c194:	693b      	ldr	r3, [r7, #16]
 800c196:	68da      	ldr	r2, [r3, #12]
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	6a1b      	ldr	r3, [r3, #32]
 800c19c:	4619      	mov	r1, r3
 800c19e:	4610      	mov	r0, r2
 800c1a0:	f7ff fcf2 	bl	800bb88 <cmp_lfn>
 800c1a4:	4603      	mov	r3, r0
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d003      	beq.n	800c1b2 <dir_find+0x106>
 800c1aa:	7d7b      	ldrb	r3, [r7, #21]
 800c1ac:	3b01      	subs	r3, #1
 800c1ae:	b2db      	uxtb	r3, r3
 800c1b0:	e000      	b.n	800c1b4 <dir_find+0x108>
 800c1b2:	23ff      	movs	r3, #255	@ 0xff
 800c1b4:	757b      	strb	r3, [r7, #21]
 800c1b6:	e024      	b.n	800c202 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800c1b8:	7d7b      	ldrb	r3, [r7, #21]
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d109      	bne.n	800c1d2 <dir_find+0x126>
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	6a1b      	ldr	r3, [r3, #32]
 800c1c2:	4618      	mov	r0, r3
 800c1c4:	f7ff feaa 	bl	800bf1c <sum_sfn>
 800c1c8:	4603      	mov	r3, r0
 800c1ca:	461a      	mov	r2, r3
 800c1cc:	7d3b      	ldrb	r3, [r7, #20]
 800c1ce:	4293      	cmp	r3, r2
 800c1d0:	d024      	beq.n	800c21c <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800c1d8:	f003 0301 	and.w	r3, r3, #1
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d10a      	bne.n	800c1f6 <dir_find+0x14a>
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	6a18      	ldr	r0, [r3, #32]
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	3324      	adds	r3, #36	@ 0x24
 800c1e8:	220b      	movs	r2, #11
 800c1ea:	4619      	mov	r1, r3
 800c1ec:	f7fe fd96 	bl	800ad1c <mem_cmp>
 800c1f0:	4603      	mov	r3, r0
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d014      	beq.n	800c220 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800c1f6:	23ff      	movs	r3, #255	@ 0xff
 800c1f8:	757b      	strb	r3, [r7, #21]
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	f04f 32ff 	mov.w	r2, #4294967295
 800c200:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800c202:	2100      	movs	r1, #0
 800c204:	6878      	ldr	r0, [r7, #4]
 800c206:	f7ff fb73 	bl	800b8f0 <dir_next>
 800c20a:	4603      	mov	r3, r0
 800c20c:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800c20e:	7dfb      	ldrb	r3, [r7, #23]
 800c210:	2b00      	cmp	r3, #0
 800c212:	f43f af65 	beq.w	800c0e0 <dir_find+0x34>
 800c216:	e004      	b.n	800c222 <dir_find+0x176>
		if (res != FR_OK) break;
 800c218:	bf00      	nop
 800c21a:	e002      	b.n	800c222 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800c21c:	bf00      	nop
 800c21e:	e000      	b.n	800c222 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800c220:	bf00      	nop

	return res;
 800c222:	7dfb      	ldrb	r3, [r7, #23]
}
 800c224:	4618      	mov	r0, r3
 800c226:	3718      	adds	r7, #24
 800c228:	46bd      	mov	sp, r7
 800c22a:	bd80      	pop	{r7, pc}

0800c22c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800c22c:	b580      	push	{r7, lr}
 800c22e:	b08c      	sub	sp, #48	@ 0x30
 800c230:	af00      	add	r7, sp, #0
 800c232:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800c240:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800c244:	2b00      	cmp	r3, #0
 800c246:	d001      	beq.n	800c24c <dir_register+0x20>
 800c248:	2306      	movs	r3, #6
 800c24a:	e0e0      	b.n	800c40e <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800c24c:	2300      	movs	r3, #0
 800c24e:	627b      	str	r3, [r7, #36]	@ 0x24
 800c250:	e002      	b.n	800c258 <dir_register+0x2c>
 800c252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c254:	3301      	adds	r3, #1
 800c256:	627b      	str	r3, [r7, #36]	@ 0x24
 800c258:	69fb      	ldr	r3, [r7, #28]
 800c25a:	68da      	ldr	r2, [r3, #12]
 800c25c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c25e:	005b      	lsls	r3, r3, #1
 800c260:	4413      	add	r3, r2
 800c262:	881b      	ldrh	r3, [r3, #0]
 800c264:	2b00      	cmp	r3, #0
 800c266:	d1f4      	bne.n	800c252 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 800c26e:	f107 030c 	add.w	r3, r7, #12
 800c272:	220c      	movs	r2, #12
 800c274:	4618      	mov	r0, r3
 800c276:	f7fe fd15 	bl	800aca4 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800c27a:	7dfb      	ldrb	r3, [r7, #23]
 800c27c:	f003 0301 	and.w	r3, r3, #1
 800c280:	2b00      	cmp	r3, #0
 800c282:	d032      	beq.n	800c2ea <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	2240      	movs	r2, #64	@ 0x40
 800c288:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 800c28c:	2301      	movs	r3, #1
 800c28e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c290:	e016      	b.n	800c2c0 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 800c298:	69fb      	ldr	r3, [r7, #28]
 800c29a:	68da      	ldr	r2, [r3, #12]
 800c29c:	f107 010c 	add.w	r1, r7, #12
 800c2a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2a2:	f7ff fdad 	bl	800be00 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800c2a6:	6878      	ldr	r0, [r7, #4]
 800c2a8:	f7ff ff00 	bl	800c0ac <dir_find>
 800c2ac:	4603      	mov	r3, r0
 800c2ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 800c2b2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d106      	bne.n	800c2c8 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800c2ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2bc:	3301      	adds	r3, #1
 800c2be:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c2c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2c2:	2b63      	cmp	r3, #99	@ 0x63
 800c2c4:	d9e5      	bls.n	800c292 <dir_register+0x66>
 800c2c6:	e000      	b.n	800c2ca <dir_register+0x9e>
			if (res != FR_OK) break;
 800c2c8:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800c2ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2cc:	2b64      	cmp	r3, #100	@ 0x64
 800c2ce:	d101      	bne.n	800c2d4 <dir_register+0xa8>
 800c2d0:	2307      	movs	r3, #7
 800c2d2:	e09c      	b.n	800c40e <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800c2d4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c2d8:	2b04      	cmp	r3, #4
 800c2da:	d002      	beq.n	800c2e2 <dir_register+0xb6>
 800c2dc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c2e0:	e095      	b.n	800c40e <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800c2e2:	7dfa      	ldrb	r2, [r7, #23]
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800c2ea:	7dfb      	ldrb	r3, [r7, #23]
 800c2ec:	f003 0302 	and.w	r3, r3, #2
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d007      	beq.n	800c304 <dir_register+0xd8>
 800c2f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2f6:	330c      	adds	r3, #12
 800c2f8:	4a47      	ldr	r2, [pc, #284]	@ (800c418 <dir_register+0x1ec>)
 800c2fa:	fba2 2303 	umull	r2, r3, r2, r3
 800c2fe:	089b      	lsrs	r3, r3, #2
 800c300:	3301      	adds	r3, #1
 800c302:	e000      	b.n	800c306 <dir_register+0xda>
 800c304:	2301      	movs	r3, #1
 800c306:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800c308:	6a39      	ldr	r1, [r7, #32]
 800c30a:	6878      	ldr	r0, [r7, #4]
 800c30c:	f7ff fbb5 	bl	800ba7a <dir_alloc>
 800c310:	4603      	mov	r3, r0
 800c312:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800c316:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d148      	bne.n	800c3b0 <dir_register+0x184>
 800c31e:	6a3b      	ldr	r3, [r7, #32]
 800c320:	3b01      	subs	r3, #1
 800c322:	623b      	str	r3, [r7, #32]
 800c324:	6a3b      	ldr	r3, [r7, #32]
 800c326:	2b00      	cmp	r3, #0
 800c328:	d042      	beq.n	800c3b0 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	695a      	ldr	r2, [r3, #20]
 800c32e:	6a3b      	ldr	r3, [r7, #32]
 800c330:	015b      	lsls	r3, r3, #5
 800c332:	1ad3      	subs	r3, r2, r3
 800c334:	4619      	mov	r1, r3
 800c336:	6878      	ldr	r0, [r7, #4]
 800c338:	f7ff fa5f 	bl	800b7fa <dir_sdi>
 800c33c:	4603      	mov	r3, r0
 800c33e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800c342:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c346:	2b00      	cmp	r3, #0
 800c348:	d132      	bne.n	800c3b0 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	3324      	adds	r3, #36	@ 0x24
 800c34e:	4618      	mov	r0, r3
 800c350:	f7ff fde4 	bl	800bf1c <sum_sfn>
 800c354:	4603      	mov	r3, r0
 800c356:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	69db      	ldr	r3, [r3, #28]
 800c35c:	4619      	mov	r1, r3
 800c35e:	69f8      	ldr	r0, [r7, #28]
 800c360:	f7fe fece 	bl	800b100 <move_window>
 800c364:	4603      	mov	r3, r0
 800c366:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 800c36a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d11d      	bne.n	800c3ae <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800c372:	69fb      	ldr	r3, [r7, #28]
 800c374:	68d8      	ldr	r0, [r3, #12]
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	6a19      	ldr	r1, [r3, #32]
 800c37a:	6a3b      	ldr	r3, [r7, #32]
 800c37c:	b2da      	uxtb	r2, r3
 800c37e:	7efb      	ldrb	r3, [r7, #27]
 800c380:	f7ff fcd6 	bl	800bd30 <put_lfn>
				fs->wflag = 1;
 800c384:	69fb      	ldr	r3, [r7, #28]
 800c386:	2201      	movs	r2, #1
 800c388:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800c38a:	2100      	movs	r1, #0
 800c38c:	6878      	ldr	r0, [r7, #4]
 800c38e:	f7ff faaf 	bl	800b8f0 <dir_next>
 800c392:	4603      	mov	r3, r0
 800c394:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 800c398:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d107      	bne.n	800c3b0 <dir_register+0x184>
 800c3a0:	6a3b      	ldr	r3, [r7, #32]
 800c3a2:	3b01      	subs	r3, #1
 800c3a4:	623b      	str	r3, [r7, #32]
 800c3a6:	6a3b      	ldr	r3, [r7, #32]
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d1d5      	bne.n	800c358 <dir_register+0x12c>
 800c3ac:	e000      	b.n	800c3b0 <dir_register+0x184>
				if (res != FR_OK) break;
 800c3ae:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800c3b0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d128      	bne.n	800c40a <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	69db      	ldr	r3, [r3, #28]
 800c3bc:	4619      	mov	r1, r3
 800c3be:	69f8      	ldr	r0, [r7, #28]
 800c3c0:	f7fe fe9e 	bl	800b100 <move_window>
 800c3c4:	4603      	mov	r3, r0
 800c3c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800c3ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d11b      	bne.n	800c40a <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	6a1b      	ldr	r3, [r3, #32]
 800c3d6:	2220      	movs	r2, #32
 800c3d8:	2100      	movs	r1, #0
 800c3da:	4618      	mov	r0, r3
 800c3dc:	f7fe fc83 	bl	800ace6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	6a18      	ldr	r0, [r3, #32]
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	3324      	adds	r3, #36	@ 0x24
 800c3e8:	220b      	movs	r2, #11
 800c3ea:	4619      	mov	r1, r3
 800c3ec:	f7fe fc5a 	bl	800aca4 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	6a1b      	ldr	r3, [r3, #32]
 800c3fa:	330c      	adds	r3, #12
 800c3fc:	f002 0218 	and.w	r2, r2, #24
 800c400:	b2d2      	uxtb	r2, r2
 800c402:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800c404:	69fb      	ldr	r3, [r7, #28]
 800c406:	2201      	movs	r2, #1
 800c408:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800c40a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800c40e:	4618      	mov	r0, r3
 800c410:	3730      	adds	r7, #48	@ 0x30
 800c412:	46bd      	mov	sp, r7
 800c414:	bd80      	pop	{r7, pc}
 800c416:	bf00      	nop
 800c418:	4ec4ec4f 	.word	0x4ec4ec4f

0800c41c <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800c41c:	b580      	push	{r7, lr}
 800c41e:	b088      	sub	sp, #32
 800c420:	af00      	add	r7, sp, #0
 800c422:	6078      	str	r0, [r7, #4]
 800c424:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800c42c:	683b      	ldr	r3, [r7, #0]
 800c42e:	2200      	movs	r2, #0
 800c430:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	69db      	ldr	r3, [r3, #28]
 800c436:	2b00      	cmp	r3, #0
 800c438:	f000 80ca 	beq.w	800c5d0 <get_fileinfo+0x1b4>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c440:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c444:	d032      	beq.n	800c4ac <get_fileinfo+0x90>
			i = j = 0;
 800c446:	2300      	movs	r3, #0
 800c448:	61bb      	str	r3, [r7, #24]
 800c44a:	69bb      	ldr	r3, [r7, #24]
 800c44c:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800c44e:	e01b      	b.n	800c488 <get_fileinfo+0x6c>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 800c450:	89fb      	ldrh	r3, [r7, #14]
 800c452:	2100      	movs	r1, #0
 800c454:	4618      	mov	r0, r3
 800c456:	f001 fb23 	bl	800daa0 <ff_convert>
 800c45a:	4603      	mov	r3, r0
 800c45c:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 800c45e:	89fb      	ldrh	r3, [r7, #14]
 800c460:	2b00      	cmp	r3, #0
 800c462:	d102      	bne.n	800c46a <get_fileinfo+0x4e>
 800c464:	2300      	movs	r3, #0
 800c466:	61fb      	str	r3, [r7, #28]
 800c468:	e01a      	b.n	800c4a0 <get_fileinfo+0x84>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 800c46a:	69fb      	ldr	r3, [r7, #28]
 800c46c:	2bfe      	cmp	r3, #254	@ 0xfe
 800c46e:	d902      	bls.n	800c476 <get_fileinfo+0x5a>
 800c470:	2300      	movs	r3, #0
 800c472:	61fb      	str	r3, [r7, #28]
 800c474:	e014      	b.n	800c4a0 <get_fileinfo+0x84>
				fno->fname[i++] = (TCHAR)w;
 800c476:	69fb      	ldr	r3, [r7, #28]
 800c478:	1c5a      	adds	r2, r3, #1
 800c47a:	61fa      	str	r2, [r7, #28]
 800c47c:	89fa      	ldrh	r2, [r7, #14]
 800c47e:	b2d1      	uxtb	r1, r2
 800c480:	683a      	ldr	r2, [r7, #0]
 800c482:	4413      	add	r3, r2
 800c484:	460a      	mov	r2, r1
 800c486:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800c488:	693b      	ldr	r3, [r7, #16]
 800c48a:	68da      	ldr	r2, [r3, #12]
 800c48c:	69bb      	ldr	r3, [r7, #24]
 800c48e:	1c59      	adds	r1, r3, #1
 800c490:	61b9      	str	r1, [r7, #24]
 800c492:	005b      	lsls	r3, r3, #1
 800c494:	4413      	add	r3, r2
 800c496:	881b      	ldrh	r3, [r3, #0]
 800c498:	81fb      	strh	r3, [r7, #14]
 800c49a:	89fb      	ldrh	r3, [r7, #14]
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d1d7      	bne.n	800c450 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 800c4a0:	683a      	ldr	r2, [r7, #0]
 800c4a2:	69fb      	ldr	r3, [r7, #28]
 800c4a4:	4413      	add	r3, r2
 800c4a6:	3316      	adds	r3, #22
 800c4a8:	2200      	movs	r2, #0
 800c4aa:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	61bb      	str	r3, [r7, #24]
 800c4b0:	69bb      	ldr	r3, [r7, #24]
 800c4b2:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 800c4b4:	683a      	ldr	r2, [r7, #0]
 800c4b6:	69fb      	ldr	r3, [r7, #28]
 800c4b8:	4413      	add	r3, r2
 800c4ba:	3316      	adds	r3, #22
 800c4bc:	781b      	ldrb	r3, [r3, #0]
 800c4be:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 800c4c0:	e04d      	b.n	800c55e <get_fileinfo+0x142>
		c = (TCHAR)dp->dir[i++];
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	6a1a      	ldr	r2, [r3, #32]
 800c4c6:	69fb      	ldr	r3, [r7, #28]
 800c4c8:	1c59      	adds	r1, r3, #1
 800c4ca:	61f9      	str	r1, [r7, #28]
 800c4cc:	4413      	add	r3, r2
 800c4ce:	781b      	ldrb	r3, [r3, #0]
 800c4d0:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 800c4d2:	7dfb      	ldrb	r3, [r7, #23]
 800c4d4:	2b20      	cmp	r3, #32
 800c4d6:	d041      	beq.n	800c55c <get_fileinfo+0x140>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800c4d8:	7dfb      	ldrb	r3, [r7, #23]
 800c4da:	2b05      	cmp	r3, #5
 800c4dc:	d101      	bne.n	800c4e2 <get_fileinfo+0xc6>
 800c4de:	23e5      	movs	r3, #229	@ 0xe5
 800c4e0:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 800c4e2:	69fb      	ldr	r3, [r7, #28]
 800c4e4:	2b09      	cmp	r3, #9
 800c4e6:	d10f      	bne.n	800c508 <get_fileinfo+0xec>
			if (!lfv) fno->fname[j] = '.';
 800c4e8:	89bb      	ldrh	r3, [r7, #12]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d105      	bne.n	800c4fa <get_fileinfo+0xde>
 800c4ee:	683a      	ldr	r2, [r7, #0]
 800c4f0:	69bb      	ldr	r3, [r7, #24]
 800c4f2:	4413      	add	r3, r2
 800c4f4:	3316      	adds	r3, #22
 800c4f6:	222e      	movs	r2, #46	@ 0x2e
 800c4f8:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 800c4fa:	69bb      	ldr	r3, [r7, #24]
 800c4fc:	1c5a      	adds	r2, r3, #1
 800c4fe:	61ba      	str	r2, [r7, #24]
 800c500:	683a      	ldr	r2, [r7, #0]
 800c502:	4413      	add	r3, r2
 800c504:	222e      	movs	r2, #46	@ 0x2e
 800c506:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 800c508:	683a      	ldr	r2, [r7, #0]
 800c50a:	69bb      	ldr	r3, [r7, #24]
 800c50c:	4413      	add	r3, r2
 800c50e:	3309      	adds	r3, #9
 800c510:	7dfa      	ldrb	r2, [r7, #23]
 800c512:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 800c514:	89bb      	ldrh	r3, [r7, #12]
 800c516:	2b00      	cmp	r3, #0
 800c518:	d11c      	bne.n	800c554 <get_fileinfo+0x138>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 800c51a:	7dfb      	ldrb	r3, [r7, #23]
 800c51c:	2b40      	cmp	r3, #64	@ 0x40
 800c51e:	d913      	bls.n	800c548 <get_fileinfo+0x12c>
 800c520:	7dfb      	ldrb	r3, [r7, #23]
 800c522:	2b5a      	cmp	r3, #90	@ 0x5a
 800c524:	d810      	bhi.n	800c548 <get_fileinfo+0x12c>
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	6a1b      	ldr	r3, [r3, #32]
 800c52a:	330c      	adds	r3, #12
 800c52c:	781b      	ldrb	r3, [r3, #0]
 800c52e:	461a      	mov	r2, r3
 800c530:	69fb      	ldr	r3, [r7, #28]
 800c532:	2b08      	cmp	r3, #8
 800c534:	d901      	bls.n	800c53a <get_fileinfo+0x11e>
 800c536:	2310      	movs	r3, #16
 800c538:	e000      	b.n	800c53c <get_fileinfo+0x120>
 800c53a:	2308      	movs	r3, #8
 800c53c:	4013      	ands	r3, r2
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d002      	beq.n	800c548 <get_fileinfo+0x12c>
				c += 0x20;			/* To lower */
 800c542:	7dfb      	ldrb	r3, [r7, #23]
 800c544:	3320      	adds	r3, #32
 800c546:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 800c548:	683a      	ldr	r2, [r7, #0]
 800c54a:	69bb      	ldr	r3, [r7, #24]
 800c54c:	4413      	add	r3, r2
 800c54e:	3316      	adds	r3, #22
 800c550:	7dfa      	ldrb	r2, [r7, #23]
 800c552:	701a      	strb	r2, [r3, #0]
		}
		j++;
 800c554:	69bb      	ldr	r3, [r7, #24]
 800c556:	3301      	adds	r3, #1
 800c558:	61bb      	str	r3, [r7, #24]
 800c55a:	e000      	b.n	800c55e <get_fileinfo+0x142>
		if (c == ' ') continue;				/* Skip padding spaces */
 800c55c:	bf00      	nop
	while (i < 11) {		/* Copy name body and extension */
 800c55e:	69fb      	ldr	r3, [r7, #28]
 800c560:	2b0a      	cmp	r3, #10
 800c562:	d9ae      	bls.n	800c4c2 <get_fileinfo+0xa6>
	}
	if (!lfv) {
 800c564:	89bb      	ldrh	r3, [r7, #12]
 800c566:	2b00      	cmp	r3, #0
 800c568:	d10d      	bne.n	800c586 <get_fileinfo+0x16a>
		fno->fname[j] = 0;
 800c56a:	683a      	ldr	r2, [r7, #0]
 800c56c:	69bb      	ldr	r3, [r7, #24]
 800c56e:	4413      	add	r3, r2
 800c570:	3316      	adds	r3, #22
 800c572:	2200      	movs	r2, #0
 800c574:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	6a1b      	ldr	r3, [r3, #32]
 800c57a:	330c      	adds	r3, #12
 800c57c:	781b      	ldrb	r3, [r3, #0]
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d101      	bne.n	800c586 <get_fileinfo+0x16a>
 800c582:	2300      	movs	r3, #0
 800c584:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 800c586:	683a      	ldr	r2, [r7, #0]
 800c588:	69bb      	ldr	r3, [r7, #24]
 800c58a:	4413      	add	r3, r2
 800c58c:	3309      	adds	r3, #9
 800c58e:	2200      	movs	r2, #0
 800c590:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	6a1b      	ldr	r3, [r3, #32]
 800c596:	7ada      	ldrb	r2, [r3, #11]
 800c598:	683b      	ldr	r3, [r7, #0]
 800c59a:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	6a1b      	ldr	r3, [r3, #32]
 800c5a0:	331c      	adds	r3, #28
 800c5a2:	4618      	mov	r0, r3
 800c5a4:	f7fe fb14 	bl	800abd0 <ld_dword>
 800c5a8:	4602      	mov	r2, r0
 800c5aa:	683b      	ldr	r3, [r7, #0]
 800c5ac:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	6a1b      	ldr	r3, [r3, #32]
 800c5b2:	3316      	adds	r3, #22
 800c5b4:	4618      	mov	r0, r3
 800c5b6:	f7fe fb0b 	bl	800abd0 <ld_dword>
 800c5ba:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800c5bc:	68bb      	ldr	r3, [r7, #8]
 800c5be:	b29a      	uxth	r2, r3
 800c5c0:	683b      	ldr	r3, [r7, #0]
 800c5c2:	80da      	strh	r2, [r3, #6]
 800c5c4:	68bb      	ldr	r3, [r7, #8]
 800c5c6:	0c1b      	lsrs	r3, r3, #16
 800c5c8:	b29a      	uxth	r2, r3
 800c5ca:	683b      	ldr	r3, [r7, #0]
 800c5cc:	809a      	strh	r2, [r3, #4]
 800c5ce:	e000      	b.n	800c5d2 <get_fileinfo+0x1b6>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800c5d0:	bf00      	nop
}
 800c5d2:	3720      	adds	r7, #32
 800c5d4:	46bd      	mov	sp, r7
 800c5d6:	bd80      	pop	{r7, pc}

0800c5d8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800c5d8:	b580      	push	{r7, lr}
 800c5da:	b08a      	sub	sp, #40	@ 0x28
 800c5dc:	af00      	add	r7, sp, #0
 800c5de:	6078      	str	r0, [r7, #4]
 800c5e0:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800c5e2:	683b      	ldr	r3, [r7, #0]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	613b      	str	r3, [r7, #16]
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	68db      	ldr	r3, [r3, #12]
 800c5ee:	60fb      	str	r3, [r7, #12]
 800c5f0:	2300      	movs	r3, #0
 800c5f2:	617b      	str	r3, [r7, #20]
 800c5f4:	697b      	ldr	r3, [r7, #20]
 800c5f6:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800c5f8:	69bb      	ldr	r3, [r7, #24]
 800c5fa:	1c5a      	adds	r2, r3, #1
 800c5fc:	61ba      	str	r2, [r7, #24]
 800c5fe:	693a      	ldr	r2, [r7, #16]
 800c600:	4413      	add	r3, r2
 800c602:	781b      	ldrb	r3, [r3, #0]
 800c604:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800c606:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c608:	2b1f      	cmp	r3, #31
 800c60a:	d940      	bls.n	800c68e <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800c60c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c60e:	2b2f      	cmp	r3, #47	@ 0x2f
 800c610:	d006      	beq.n	800c620 <create_name+0x48>
 800c612:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c614:	2b5c      	cmp	r3, #92	@ 0x5c
 800c616:	d110      	bne.n	800c63a <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800c618:	e002      	b.n	800c620 <create_name+0x48>
 800c61a:	69bb      	ldr	r3, [r7, #24]
 800c61c:	3301      	adds	r3, #1
 800c61e:	61bb      	str	r3, [r7, #24]
 800c620:	693a      	ldr	r2, [r7, #16]
 800c622:	69bb      	ldr	r3, [r7, #24]
 800c624:	4413      	add	r3, r2
 800c626:	781b      	ldrb	r3, [r3, #0]
 800c628:	2b2f      	cmp	r3, #47	@ 0x2f
 800c62a:	d0f6      	beq.n	800c61a <create_name+0x42>
 800c62c:	693a      	ldr	r2, [r7, #16]
 800c62e:	69bb      	ldr	r3, [r7, #24]
 800c630:	4413      	add	r3, r2
 800c632:	781b      	ldrb	r3, [r3, #0]
 800c634:	2b5c      	cmp	r3, #92	@ 0x5c
 800c636:	d0f0      	beq.n	800c61a <create_name+0x42>
			break;
 800c638:	e02a      	b.n	800c690 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800c63a:	697b      	ldr	r3, [r7, #20]
 800c63c:	2bfe      	cmp	r3, #254	@ 0xfe
 800c63e:	d901      	bls.n	800c644 <create_name+0x6c>
 800c640:	2306      	movs	r3, #6
 800c642:	e17d      	b.n	800c940 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800c644:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c646:	b2db      	uxtb	r3, r3
 800c648:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800c64a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c64c:	2101      	movs	r1, #1
 800c64e:	4618      	mov	r0, r3
 800c650:	f001 fa26 	bl	800daa0 <ff_convert>
 800c654:	4603      	mov	r3, r0
 800c656:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800c658:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d101      	bne.n	800c662 <create_name+0x8a>
 800c65e:	2306      	movs	r3, #6
 800c660:	e16e      	b.n	800c940 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800c662:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c664:	2b7f      	cmp	r3, #127	@ 0x7f
 800c666:	d809      	bhi.n	800c67c <create_name+0xa4>
 800c668:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c66a:	4619      	mov	r1, r3
 800c66c:	488d      	ldr	r0, [pc, #564]	@ (800c8a4 <create_name+0x2cc>)
 800c66e:	f7fe fb7c 	bl	800ad6a <chk_chr>
 800c672:	4603      	mov	r3, r0
 800c674:	2b00      	cmp	r3, #0
 800c676:	d001      	beq.n	800c67c <create_name+0xa4>
 800c678:	2306      	movs	r3, #6
 800c67a:	e161      	b.n	800c940 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800c67c:	697b      	ldr	r3, [r7, #20]
 800c67e:	1c5a      	adds	r2, r3, #1
 800c680:	617a      	str	r2, [r7, #20]
 800c682:	005b      	lsls	r3, r3, #1
 800c684:	68fa      	ldr	r2, [r7, #12]
 800c686:	4413      	add	r3, r2
 800c688:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c68a:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800c68c:	e7b4      	b.n	800c5f8 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800c68e:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800c690:	693a      	ldr	r2, [r7, #16]
 800c692:	69bb      	ldr	r3, [r7, #24]
 800c694:	441a      	add	r2, r3
 800c696:	683b      	ldr	r3, [r7, #0]
 800c698:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800c69a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c69c:	2b1f      	cmp	r3, #31
 800c69e:	d801      	bhi.n	800c6a4 <create_name+0xcc>
 800c6a0:	2304      	movs	r3, #4
 800c6a2:	e000      	b.n	800c6a6 <create_name+0xce>
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800c6aa:	e011      	b.n	800c6d0 <create_name+0xf8>
		w = lfn[di - 1];
 800c6ac:	697a      	ldr	r2, [r7, #20]
 800c6ae:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800c6b2:	4413      	add	r3, r2
 800c6b4:	005b      	lsls	r3, r3, #1
 800c6b6:	68fa      	ldr	r2, [r7, #12]
 800c6b8:	4413      	add	r3, r2
 800c6ba:	881b      	ldrh	r3, [r3, #0]
 800c6bc:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800c6be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c6c0:	2b20      	cmp	r3, #32
 800c6c2:	d002      	beq.n	800c6ca <create_name+0xf2>
 800c6c4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c6c6:	2b2e      	cmp	r3, #46	@ 0x2e
 800c6c8:	d106      	bne.n	800c6d8 <create_name+0x100>
		di--;
 800c6ca:	697b      	ldr	r3, [r7, #20]
 800c6cc:	3b01      	subs	r3, #1
 800c6ce:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800c6d0:	697b      	ldr	r3, [r7, #20]
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d1ea      	bne.n	800c6ac <create_name+0xd4>
 800c6d6:	e000      	b.n	800c6da <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800c6d8:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800c6da:	697b      	ldr	r3, [r7, #20]
 800c6dc:	005b      	lsls	r3, r3, #1
 800c6de:	68fa      	ldr	r2, [r7, #12]
 800c6e0:	4413      	add	r3, r2
 800c6e2:	2200      	movs	r2, #0
 800c6e4:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800c6e6:	697b      	ldr	r3, [r7, #20]
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d101      	bne.n	800c6f0 <create_name+0x118>
 800c6ec:	2306      	movs	r3, #6
 800c6ee:	e127      	b.n	800c940 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	3324      	adds	r3, #36	@ 0x24
 800c6f4:	220b      	movs	r2, #11
 800c6f6:	2120      	movs	r1, #32
 800c6f8:	4618      	mov	r0, r3
 800c6fa:	f7fe faf4 	bl	800ace6 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800c6fe:	2300      	movs	r3, #0
 800c700:	61bb      	str	r3, [r7, #24]
 800c702:	e002      	b.n	800c70a <create_name+0x132>
 800c704:	69bb      	ldr	r3, [r7, #24]
 800c706:	3301      	adds	r3, #1
 800c708:	61bb      	str	r3, [r7, #24]
 800c70a:	69bb      	ldr	r3, [r7, #24]
 800c70c:	005b      	lsls	r3, r3, #1
 800c70e:	68fa      	ldr	r2, [r7, #12]
 800c710:	4413      	add	r3, r2
 800c712:	881b      	ldrh	r3, [r3, #0]
 800c714:	2b20      	cmp	r3, #32
 800c716:	d0f5      	beq.n	800c704 <create_name+0x12c>
 800c718:	69bb      	ldr	r3, [r7, #24]
 800c71a:	005b      	lsls	r3, r3, #1
 800c71c:	68fa      	ldr	r2, [r7, #12]
 800c71e:	4413      	add	r3, r2
 800c720:	881b      	ldrh	r3, [r3, #0]
 800c722:	2b2e      	cmp	r3, #46	@ 0x2e
 800c724:	d0ee      	beq.n	800c704 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800c726:	69bb      	ldr	r3, [r7, #24]
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d009      	beq.n	800c740 <create_name+0x168>
 800c72c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c730:	f043 0303 	orr.w	r3, r3, #3
 800c734:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800c738:	e002      	b.n	800c740 <create_name+0x168>
 800c73a:	697b      	ldr	r3, [r7, #20]
 800c73c:	3b01      	subs	r3, #1
 800c73e:	617b      	str	r3, [r7, #20]
 800c740:	697b      	ldr	r3, [r7, #20]
 800c742:	2b00      	cmp	r3, #0
 800c744:	d009      	beq.n	800c75a <create_name+0x182>
 800c746:	697a      	ldr	r2, [r7, #20]
 800c748:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800c74c:	4413      	add	r3, r2
 800c74e:	005b      	lsls	r3, r3, #1
 800c750:	68fa      	ldr	r2, [r7, #12]
 800c752:	4413      	add	r3, r2
 800c754:	881b      	ldrh	r3, [r3, #0]
 800c756:	2b2e      	cmp	r3, #46	@ 0x2e
 800c758:	d1ef      	bne.n	800c73a <create_name+0x162>

	i = b = 0; ni = 8;
 800c75a:	2300      	movs	r3, #0
 800c75c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c760:	2300      	movs	r3, #0
 800c762:	623b      	str	r3, [r7, #32]
 800c764:	2308      	movs	r3, #8
 800c766:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800c768:	69bb      	ldr	r3, [r7, #24]
 800c76a:	1c5a      	adds	r2, r3, #1
 800c76c:	61ba      	str	r2, [r7, #24]
 800c76e:	005b      	lsls	r3, r3, #1
 800c770:	68fa      	ldr	r2, [r7, #12]
 800c772:	4413      	add	r3, r2
 800c774:	881b      	ldrh	r3, [r3, #0]
 800c776:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800c778:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	f000 8090 	beq.w	800c8a0 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800c780:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c782:	2b20      	cmp	r3, #32
 800c784:	d006      	beq.n	800c794 <create_name+0x1bc>
 800c786:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c788:	2b2e      	cmp	r3, #46	@ 0x2e
 800c78a:	d10a      	bne.n	800c7a2 <create_name+0x1ca>
 800c78c:	69ba      	ldr	r2, [r7, #24]
 800c78e:	697b      	ldr	r3, [r7, #20]
 800c790:	429a      	cmp	r2, r3
 800c792:	d006      	beq.n	800c7a2 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800c794:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c798:	f043 0303 	orr.w	r3, r3, #3
 800c79c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c7a0:	e07d      	b.n	800c89e <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800c7a2:	6a3a      	ldr	r2, [r7, #32]
 800c7a4:	69fb      	ldr	r3, [r7, #28]
 800c7a6:	429a      	cmp	r2, r3
 800c7a8:	d203      	bcs.n	800c7b2 <create_name+0x1da>
 800c7aa:	69ba      	ldr	r2, [r7, #24]
 800c7ac:	697b      	ldr	r3, [r7, #20]
 800c7ae:	429a      	cmp	r2, r3
 800c7b0:	d123      	bne.n	800c7fa <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800c7b2:	69fb      	ldr	r3, [r7, #28]
 800c7b4:	2b0b      	cmp	r3, #11
 800c7b6:	d106      	bne.n	800c7c6 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800c7b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c7bc:	f043 0303 	orr.w	r3, r3, #3
 800c7c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c7c4:	e075      	b.n	800c8b2 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800c7c6:	69ba      	ldr	r2, [r7, #24]
 800c7c8:	697b      	ldr	r3, [r7, #20]
 800c7ca:	429a      	cmp	r2, r3
 800c7cc:	d005      	beq.n	800c7da <create_name+0x202>
 800c7ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c7d2:	f043 0303 	orr.w	r3, r3, #3
 800c7d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 800c7da:	69ba      	ldr	r2, [r7, #24]
 800c7dc:	697b      	ldr	r3, [r7, #20]
 800c7de:	429a      	cmp	r2, r3
 800c7e0:	d866      	bhi.n	800c8b0 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800c7e2:	697b      	ldr	r3, [r7, #20]
 800c7e4:	61bb      	str	r3, [r7, #24]
 800c7e6:	2308      	movs	r3, #8
 800c7e8:	623b      	str	r3, [r7, #32]
 800c7ea:	230b      	movs	r3, #11
 800c7ec:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800c7ee:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c7f2:	009b      	lsls	r3, r3, #2
 800c7f4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c7f8:	e051      	b.n	800c89e <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800c7fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c7fc:	2b7f      	cmp	r3, #127	@ 0x7f
 800c7fe:	d914      	bls.n	800c82a <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800c800:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c802:	2100      	movs	r1, #0
 800c804:	4618      	mov	r0, r3
 800c806:	f001 f94b 	bl	800daa0 <ff_convert>
 800c80a:	4603      	mov	r3, r0
 800c80c:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800c80e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c810:	2b00      	cmp	r3, #0
 800c812:	d004      	beq.n	800c81e <create_name+0x246>
 800c814:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c816:	3b80      	subs	r3, #128	@ 0x80
 800c818:	4a23      	ldr	r2, [pc, #140]	@ (800c8a8 <create_name+0x2d0>)
 800c81a:	5cd3      	ldrb	r3, [r2, r3]
 800c81c:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800c81e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c822:	f043 0302 	orr.w	r3, r3, #2
 800c826:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800c82a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d007      	beq.n	800c840 <create_name+0x268>
 800c830:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c832:	4619      	mov	r1, r3
 800c834:	481d      	ldr	r0, [pc, #116]	@ (800c8ac <create_name+0x2d4>)
 800c836:	f7fe fa98 	bl	800ad6a <chk_chr>
 800c83a:	4603      	mov	r3, r0
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d008      	beq.n	800c852 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800c840:	235f      	movs	r3, #95	@ 0x5f
 800c842:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c844:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c848:	f043 0303 	orr.w	r3, r3, #3
 800c84c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c850:	e01b      	b.n	800c88a <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800c852:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c854:	2b40      	cmp	r3, #64	@ 0x40
 800c856:	d909      	bls.n	800c86c <create_name+0x294>
 800c858:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c85a:	2b5a      	cmp	r3, #90	@ 0x5a
 800c85c:	d806      	bhi.n	800c86c <create_name+0x294>
					b |= 2;
 800c85e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c862:	f043 0302 	orr.w	r3, r3, #2
 800c866:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c86a:	e00e      	b.n	800c88a <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800c86c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c86e:	2b60      	cmp	r3, #96	@ 0x60
 800c870:	d90b      	bls.n	800c88a <create_name+0x2b2>
 800c872:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c874:	2b7a      	cmp	r3, #122	@ 0x7a
 800c876:	d808      	bhi.n	800c88a <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800c878:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c87c:	f043 0301 	orr.w	r3, r3, #1
 800c880:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c884:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c886:	3b20      	subs	r3, #32
 800c888:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800c88a:	6a3b      	ldr	r3, [r7, #32]
 800c88c:	1c5a      	adds	r2, r3, #1
 800c88e:	623a      	str	r2, [r7, #32]
 800c890:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c892:	b2d1      	uxtb	r1, r2
 800c894:	687a      	ldr	r2, [r7, #4]
 800c896:	4413      	add	r3, r2
 800c898:	460a      	mov	r2, r1
 800c89a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 800c89e:	e763      	b.n	800c768 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800c8a0:	bf00      	nop
 800c8a2:	e006      	b.n	800c8b2 <create_name+0x2da>
 800c8a4:	08011454 	.word	0x08011454
 800c8a8:	080114c0 	.word	0x080114c0
 800c8ac:	08011460 	.word	0x08011460
			if (si > di) break;			/* No extension */
 800c8b0:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800c8b8:	2be5      	cmp	r3, #229	@ 0xe5
 800c8ba:	d103      	bne.n	800c8c4 <create_name+0x2ec>
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	2205      	movs	r2, #5
 800c8c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 800c8c4:	69fb      	ldr	r3, [r7, #28]
 800c8c6:	2b08      	cmp	r3, #8
 800c8c8:	d104      	bne.n	800c8d4 <create_name+0x2fc>
 800c8ca:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c8ce:	009b      	lsls	r3, r3, #2
 800c8d0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800c8d4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c8d8:	f003 030c 	and.w	r3, r3, #12
 800c8dc:	2b0c      	cmp	r3, #12
 800c8de:	d005      	beq.n	800c8ec <create_name+0x314>
 800c8e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c8e4:	f003 0303 	and.w	r3, r3, #3
 800c8e8:	2b03      	cmp	r3, #3
 800c8ea:	d105      	bne.n	800c8f8 <create_name+0x320>
 800c8ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c8f0:	f043 0302 	orr.w	r3, r3, #2
 800c8f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800c8f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c8fc:	f003 0302 	and.w	r3, r3, #2
 800c900:	2b00      	cmp	r3, #0
 800c902:	d117      	bne.n	800c934 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800c904:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c908:	f003 0303 	and.w	r3, r3, #3
 800c90c:	2b01      	cmp	r3, #1
 800c90e:	d105      	bne.n	800c91c <create_name+0x344>
 800c910:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c914:	f043 0310 	orr.w	r3, r3, #16
 800c918:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800c91c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c920:	f003 030c 	and.w	r3, r3, #12
 800c924:	2b04      	cmp	r3, #4
 800c926:	d105      	bne.n	800c934 <create_name+0x35c>
 800c928:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c92c:	f043 0308 	orr.w	r3, r3, #8
 800c930:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c93a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 800c93e:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800c940:	4618      	mov	r0, r3
 800c942:	3728      	adds	r7, #40	@ 0x28
 800c944:	46bd      	mov	sp, r7
 800c946:	bd80      	pop	{r7, pc}

0800c948 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800c948:	b580      	push	{r7, lr}
 800c94a:	b086      	sub	sp, #24
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
 800c950:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800c956:	693b      	ldr	r3, [r7, #16]
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800c95c:	e002      	b.n	800c964 <follow_path+0x1c>
 800c95e:	683b      	ldr	r3, [r7, #0]
 800c960:	3301      	adds	r3, #1
 800c962:	603b      	str	r3, [r7, #0]
 800c964:	683b      	ldr	r3, [r7, #0]
 800c966:	781b      	ldrb	r3, [r3, #0]
 800c968:	2b2f      	cmp	r3, #47	@ 0x2f
 800c96a:	d0f8      	beq.n	800c95e <follow_path+0x16>
 800c96c:	683b      	ldr	r3, [r7, #0]
 800c96e:	781b      	ldrb	r3, [r3, #0]
 800c970:	2b5c      	cmp	r3, #92	@ 0x5c
 800c972:	d0f4      	beq.n	800c95e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800c974:	693b      	ldr	r3, [r7, #16]
 800c976:	2200      	movs	r2, #0
 800c978:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800c97a:	683b      	ldr	r3, [r7, #0]
 800c97c:	781b      	ldrb	r3, [r3, #0]
 800c97e:	2b1f      	cmp	r3, #31
 800c980:	d80a      	bhi.n	800c998 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	2280      	movs	r2, #128	@ 0x80
 800c986:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800c98a:	2100      	movs	r1, #0
 800c98c:	6878      	ldr	r0, [r7, #4]
 800c98e:	f7fe ff34 	bl	800b7fa <dir_sdi>
 800c992:	4603      	mov	r3, r0
 800c994:	75fb      	strb	r3, [r7, #23]
 800c996:	e043      	b.n	800ca20 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c998:	463b      	mov	r3, r7
 800c99a:	4619      	mov	r1, r3
 800c99c:	6878      	ldr	r0, [r7, #4]
 800c99e:	f7ff fe1b 	bl	800c5d8 <create_name>
 800c9a2:	4603      	mov	r3, r0
 800c9a4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c9a6:	7dfb      	ldrb	r3, [r7, #23]
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d134      	bne.n	800ca16 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800c9ac:	6878      	ldr	r0, [r7, #4]
 800c9ae:	f7ff fb7d 	bl	800c0ac <dir_find>
 800c9b2:	4603      	mov	r3, r0
 800c9b4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800c9bc:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800c9be:	7dfb      	ldrb	r3, [r7, #23]
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d00a      	beq.n	800c9da <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800c9c4:	7dfb      	ldrb	r3, [r7, #23]
 800c9c6:	2b04      	cmp	r3, #4
 800c9c8:	d127      	bne.n	800ca1a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800c9ca:	7afb      	ldrb	r3, [r7, #11]
 800c9cc:	f003 0304 	and.w	r3, r3, #4
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d122      	bne.n	800ca1a <follow_path+0xd2>
 800c9d4:	2305      	movs	r3, #5
 800c9d6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800c9d8:	e01f      	b.n	800ca1a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c9da:	7afb      	ldrb	r3, [r7, #11]
 800c9dc:	f003 0304 	and.w	r3, r3, #4
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d11c      	bne.n	800ca1e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800c9e4:	693b      	ldr	r3, [r7, #16]
 800c9e6:	799b      	ldrb	r3, [r3, #6]
 800c9e8:	f003 0310 	and.w	r3, r3, #16
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d102      	bne.n	800c9f6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800c9f0:	2305      	movs	r3, #5
 800c9f2:	75fb      	strb	r3, [r7, #23]
 800c9f4:	e014      	b.n	800ca20 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	695b      	ldr	r3, [r3, #20]
 800ca00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca04:	4413      	add	r3, r2
 800ca06:	4619      	mov	r1, r3
 800ca08:	68f8      	ldr	r0, [r7, #12]
 800ca0a:	f7ff f87d 	bl	800bb08 <ld_clust>
 800ca0e:	4602      	mov	r2, r0
 800ca10:	693b      	ldr	r3, [r7, #16]
 800ca12:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ca14:	e7c0      	b.n	800c998 <follow_path+0x50>
			if (res != FR_OK) break;
 800ca16:	bf00      	nop
 800ca18:	e002      	b.n	800ca20 <follow_path+0xd8>
				break;
 800ca1a:	bf00      	nop
 800ca1c:	e000      	b.n	800ca20 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ca1e:	bf00      	nop
			}
		}
	}

	return res;
 800ca20:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca22:	4618      	mov	r0, r3
 800ca24:	3718      	adds	r7, #24
 800ca26:	46bd      	mov	sp, r7
 800ca28:	bd80      	pop	{r7, pc}

0800ca2a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800ca2a:	b480      	push	{r7}
 800ca2c:	b087      	sub	sp, #28
 800ca2e:	af00      	add	r7, sp, #0
 800ca30:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800ca32:	f04f 33ff 	mov.w	r3, #4294967295
 800ca36:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d031      	beq.n	800caa4 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	617b      	str	r3, [r7, #20]
 800ca46:	e002      	b.n	800ca4e <get_ldnumber+0x24>
 800ca48:	697b      	ldr	r3, [r7, #20]
 800ca4a:	3301      	adds	r3, #1
 800ca4c:	617b      	str	r3, [r7, #20]
 800ca4e:	697b      	ldr	r3, [r7, #20]
 800ca50:	781b      	ldrb	r3, [r3, #0]
 800ca52:	2b1f      	cmp	r3, #31
 800ca54:	d903      	bls.n	800ca5e <get_ldnumber+0x34>
 800ca56:	697b      	ldr	r3, [r7, #20]
 800ca58:	781b      	ldrb	r3, [r3, #0]
 800ca5a:	2b3a      	cmp	r3, #58	@ 0x3a
 800ca5c:	d1f4      	bne.n	800ca48 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800ca5e:	697b      	ldr	r3, [r7, #20]
 800ca60:	781b      	ldrb	r3, [r3, #0]
 800ca62:	2b3a      	cmp	r3, #58	@ 0x3a
 800ca64:	d11c      	bne.n	800caa0 <get_ldnumber+0x76>
			tp = *path;
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	1c5a      	adds	r2, r3, #1
 800ca70:	60fa      	str	r2, [r7, #12]
 800ca72:	781b      	ldrb	r3, [r3, #0]
 800ca74:	3b30      	subs	r3, #48	@ 0x30
 800ca76:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800ca78:	68bb      	ldr	r3, [r7, #8]
 800ca7a:	2b09      	cmp	r3, #9
 800ca7c:	d80e      	bhi.n	800ca9c <get_ldnumber+0x72>
 800ca7e:	68fa      	ldr	r2, [r7, #12]
 800ca80:	697b      	ldr	r3, [r7, #20]
 800ca82:	429a      	cmp	r2, r3
 800ca84:	d10a      	bne.n	800ca9c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800ca86:	68bb      	ldr	r3, [r7, #8]
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d107      	bne.n	800ca9c <get_ldnumber+0x72>
					vol = (int)i;
 800ca8c:	68bb      	ldr	r3, [r7, #8]
 800ca8e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800ca90:	697b      	ldr	r3, [r7, #20]
 800ca92:	3301      	adds	r3, #1
 800ca94:	617b      	str	r3, [r7, #20]
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	697a      	ldr	r2, [r7, #20]
 800ca9a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800ca9c:	693b      	ldr	r3, [r7, #16]
 800ca9e:	e002      	b.n	800caa6 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800caa0:	2300      	movs	r3, #0
 800caa2:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800caa4:	693b      	ldr	r3, [r7, #16]
}
 800caa6:	4618      	mov	r0, r3
 800caa8:	371c      	adds	r7, #28
 800caaa:	46bd      	mov	sp, r7
 800caac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cab0:	4770      	bx	lr
	...

0800cab4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800cab4:	b580      	push	{r7, lr}
 800cab6:	b082      	sub	sp, #8
 800cab8:	af00      	add	r7, sp, #0
 800caba:	6078      	str	r0, [r7, #4]
 800cabc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	2200      	movs	r2, #0
 800cac2:	70da      	strb	r2, [r3, #3]
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	f04f 32ff 	mov.w	r2, #4294967295
 800caca:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800cacc:	6839      	ldr	r1, [r7, #0]
 800cace:	6878      	ldr	r0, [r7, #4]
 800cad0:	f7fe fb16 	bl	800b100 <move_window>
 800cad4:	4603      	mov	r3, r0
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d001      	beq.n	800cade <check_fs+0x2a>
 800cada:	2304      	movs	r3, #4
 800cadc:	e038      	b.n	800cb50 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	3334      	adds	r3, #52	@ 0x34
 800cae2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800cae6:	4618      	mov	r0, r3
 800cae8:	f7fe f85a 	bl	800aba0 <ld_word>
 800caec:	4603      	mov	r3, r0
 800caee:	461a      	mov	r2, r3
 800caf0:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800caf4:	429a      	cmp	r2, r3
 800caf6:	d001      	beq.n	800cafc <check_fs+0x48>
 800caf8:	2303      	movs	r3, #3
 800cafa:	e029      	b.n	800cb50 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800cb02:	2be9      	cmp	r3, #233	@ 0xe9
 800cb04:	d009      	beq.n	800cb1a <check_fs+0x66>
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800cb0c:	2beb      	cmp	r3, #235	@ 0xeb
 800cb0e:	d11e      	bne.n	800cb4e <check_fs+0x9a>
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800cb16:	2b90      	cmp	r3, #144	@ 0x90
 800cb18:	d119      	bne.n	800cb4e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	3334      	adds	r3, #52	@ 0x34
 800cb1e:	3336      	adds	r3, #54	@ 0x36
 800cb20:	4618      	mov	r0, r3
 800cb22:	f7fe f855 	bl	800abd0 <ld_dword>
 800cb26:	4603      	mov	r3, r0
 800cb28:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800cb2c:	4a0a      	ldr	r2, [pc, #40]	@ (800cb58 <check_fs+0xa4>)
 800cb2e:	4293      	cmp	r3, r2
 800cb30:	d101      	bne.n	800cb36 <check_fs+0x82>
 800cb32:	2300      	movs	r3, #0
 800cb34:	e00c      	b.n	800cb50 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	3334      	adds	r3, #52	@ 0x34
 800cb3a:	3352      	adds	r3, #82	@ 0x52
 800cb3c:	4618      	mov	r0, r3
 800cb3e:	f7fe f847 	bl	800abd0 <ld_dword>
 800cb42:	4603      	mov	r3, r0
 800cb44:	4a05      	ldr	r2, [pc, #20]	@ (800cb5c <check_fs+0xa8>)
 800cb46:	4293      	cmp	r3, r2
 800cb48:	d101      	bne.n	800cb4e <check_fs+0x9a>
 800cb4a:	2300      	movs	r3, #0
 800cb4c:	e000      	b.n	800cb50 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800cb4e:	2302      	movs	r3, #2
}
 800cb50:	4618      	mov	r0, r3
 800cb52:	3708      	adds	r7, #8
 800cb54:	46bd      	mov	sp, r7
 800cb56:	bd80      	pop	{r7, pc}
 800cb58:	00544146 	.word	0x00544146
 800cb5c:	33544146 	.word	0x33544146

0800cb60 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800cb60:	b580      	push	{r7, lr}
 800cb62:	b096      	sub	sp, #88	@ 0x58
 800cb64:	af00      	add	r7, sp, #0
 800cb66:	60f8      	str	r0, [r7, #12]
 800cb68:	60b9      	str	r1, [r7, #8]
 800cb6a:	4613      	mov	r3, r2
 800cb6c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800cb6e:	68bb      	ldr	r3, [r7, #8]
 800cb70:	2200      	movs	r2, #0
 800cb72:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800cb74:	68f8      	ldr	r0, [r7, #12]
 800cb76:	f7ff ff58 	bl	800ca2a <get_ldnumber>
 800cb7a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800cb7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	da01      	bge.n	800cb86 <find_volume+0x26>
 800cb82:	230b      	movs	r3, #11
 800cb84:	e230      	b.n	800cfe8 <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800cb86:	4aa1      	ldr	r2, [pc, #644]	@ (800ce0c <find_volume+0x2ac>)
 800cb88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cb8e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800cb90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	d101      	bne.n	800cb9a <find_volume+0x3a>
 800cb96:	230c      	movs	r3, #12
 800cb98:	e226      	b.n	800cfe8 <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800cb9a:	68bb      	ldr	r3, [r7, #8]
 800cb9c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cb9e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800cba0:	79fb      	ldrb	r3, [r7, #7]
 800cba2:	f023 0301 	bic.w	r3, r3, #1
 800cba6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800cba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbaa:	781b      	ldrb	r3, [r3, #0]
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d01a      	beq.n	800cbe6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800cbb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbb2:	785b      	ldrb	r3, [r3, #1]
 800cbb4:	4618      	mov	r0, r3
 800cbb6:	f7fd ff55 	bl	800aa64 <disk_status>
 800cbba:	4603      	mov	r3, r0
 800cbbc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800cbc0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cbc4:	f003 0301 	and.w	r3, r3, #1
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d10c      	bne.n	800cbe6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800cbcc:	79fb      	ldrb	r3, [r7, #7]
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d007      	beq.n	800cbe2 <find_volume+0x82>
 800cbd2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cbd6:	f003 0304 	and.w	r3, r3, #4
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d001      	beq.n	800cbe2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800cbde:	230a      	movs	r3, #10
 800cbe0:	e202      	b.n	800cfe8 <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 800cbe2:	2300      	movs	r3, #0
 800cbe4:	e200      	b.n	800cfe8 <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800cbe6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbe8:	2200      	movs	r2, #0
 800cbea:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800cbec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cbee:	b2da      	uxtb	r2, r3
 800cbf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbf2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800cbf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbf6:	785b      	ldrb	r3, [r3, #1]
 800cbf8:	4618      	mov	r0, r3
 800cbfa:	f7fd ff4d 	bl	800aa98 <disk_initialize>
 800cbfe:	4603      	mov	r3, r0
 800cc00:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800cc04:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cc08:	f003 0301 	and.w	r3, r3, #1
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d001      	beq.n	800cc14 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800cc10:	2303      	movs	r3, #3
 800cc12:	e1e9      	b.n	800cfe8 <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800cc14:	79fb      	ldrb	r3, [r7, #7]
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d007      	beq.n	800cc2a <find_volume+0xca>
 800cc1a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cc1e:	f003 0304 	and.w	r3, r3, #4
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d001      	beq.n	800cc2a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800cc26:	230a      	movs	r3, #10
 800cc28:	e1de      	b.n	800cfe8 <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800cc2a:	2300      	movs	r3, #0
 800cc2c:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800cc2e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cc30:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800cc32:	f7ff ff3f 	bl	800cab4 <check_fs>
 800cc36:	4603      	mov	r3, r0
 800cc38:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800cc3c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cc40:	2b02      	cmp	r3, #2
 800cc42:	d149      	bne.n	800ccd8 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800cc44:	2300      	movs	r3, #0
 800cc46:	643b      	str	r3, [r7, #64]	@ 0x40
 800cc48:	e01e      	b.n	800cc88 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800cc4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc4c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800cc50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc52:	011b      	lsls	r3, r3, #4
 800cc54:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800cc58:	4413      	add	r3, r2
 800cc5a:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800cc5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc5e:	3304      	adds	r3, #4
 800cc60:	781b      	ldrb	r3, [r3, #0]
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	d006      	beq.n	800cc74 <find_volume+0x114>
 800cc66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc68:	3308      	adds	r3, #8
 800cc6a:	4618      	mov	r0, r3
 800cc6c:	f7fd ffb0 	bl	800abd0 <ld_dword>
 800cc70:	4602      	mov	r2, r0
 800cc72:	e000      	b.n	800cc76 <find_volume+0x116>
 800cc74:	2200      	movs	r2, #0
 800cc76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc78:	009b      	lsls	r3, r3, #2
 800cc7a:	3358      	adds	r3, #88	@ 0x58
 800cc7c:	443b      	add	r3, r7
 800cc7e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800cc82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc84:	3301      	adds	r3, #1
 800cc86:	643b      	str	r3, [r7, #64]	@ 0x40
 800cc88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc8a:	2b03      	cmp	r3, #3
 800cc8c:	d9dd      	bls.n	800cc4a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800cc8e:	2300      	movs	r3, #0
 800cc90:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800cc92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d002      	beq.n	800cc9e <find_volume+0x13e>
 800cc98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc9a:	3b01      	subs	r3, #1
 800cc9c:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800cc9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cca0:	009b      	lsls	r3, r3, #2
 800cca2:	3358      	adds	r3, #88	@ 0x58
 800cca4:	443b      	add	r3, r7
 800cca6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800ccaa:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800ccac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d005      	beq.n	800ccbe <find_volume+0x15e>
 800ccb2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ccb4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ccb6:	f7ff fefd 	bl	800cab4 <check_fs>
 800ccba:	4603      	mov	r3, r0
 800ccbc:	e000      	b.n	800ccc0 <find_volume+0x160>
 800ccbe:	2303      	movs	r3, #3
 800ccc0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800ccc4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ccc8:	2b01      	cmp	r3, #1
 800ccca:	d905      	bls.n	800ccd8 <find_volume+0x178>
 800cccc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ccce:	3301      	adds	r3, #1
 800ccd0:	643b      	str	r3, [r7, #64]	@ 0x40
 800ccd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ccd4:	2b03      	cmp	r3, #3
 800ccd6:	d9e2      	bls.n	800cc9e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800ccd8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ccdc:	2b04      	cmp	r3, #4
 800ccde:	d101      	bne.n	800cce4 <find_volume+0x184>
 800cce0:	2301      	movs	r3, #1
 800cce2:	e181      	b.n	800cfe8 <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800cce4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cce8:	2b01      	cmp	r3, #1
 800ccea:	d901      	bls.n	800ccf0 <find_volume+0x190>
 800ccec:	230d      	movs	r3, #13
 800ccee:	e17b      	b.n	800cfe8 <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800ccf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccf2:	3334      	adds	r3, #52	@ 0x34
 800ccf4:	330b      	adds	r3, #11
 800ccf6:	4618      	mov	r0, r3
 800ccf8:	f7fd ff52 	bl	800aba0 <ld_word>
 800ccfc:	4603      	mov	r3, r0
 800ccfe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cd02:	d001      	beq.n	800cd08 <find_volume+0x1a8>
 800cd04:	230d      	movs	r3, #13
 800cd06:	e16f      	b.n	800cfe8 <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800cd08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd0a:	3334      	adds	r3, #52	@ 0x34
 800cd0c:	3316      	adds	r3, #22
 800cd0e:	4618      	mov	r0, r3
 800cd10:	f7fd ff46 	bl	800aba0 <ld_word>
 800cd14:	4603      	mov	r3, r0
 800cd16:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800cd18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d106      	bne.n	800cd2c <find_volume+0x1cc>
 800cd1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd20:	3334      	adds	r3, #52	@ 0x34
 800cd22:	3324      	adds	r3, #36	@ 0x24
 800cd24:	4618      	mov	r0, r3
 800cd26:	f7fd ff53 	bl	800abd0 <ld_dword>
 800cd2a:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800cd2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd2e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cd30:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800cd32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd34:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800cd38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd3a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800cd3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd3e:	789b      	ldrb	r3, [r3, #2]
 800cd40:	2b01      	cmp	r3, #1
 800cd42:	d005      	beq.n	800cd50 <find_volume+0x1f0>
 800cd44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd46:	789b      	ldrb	r3, [r3, #2]
 800cd48:	2b02      	cmp	r3, #2
 800cd4a:	d001      	beq.n	800cd50 <find_volume+0x1f0>
 800cd4c:	230d      	movs	r3, #13
 800cd4e:	e14b      	b.n	800cfe8 <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800cd50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd52:	789b      	ldrb	r3, [r3, #2]
 800cd54:	461a      	mov	r2, r3
 800cd56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd58:	fb02 f303 	mul.w	r3, r2, r3
 800cd5c:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800cd5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cd64:	461a      	mov	r2, r3
 800cd66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd68:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800cd6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd6c:	895b      	ldrh	r3, [r3, #10]
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d008      	beq.n	800cd84 <find_volume+0x224>
 800cd72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd74:	895b      	ldrh	r3, [r3, #10]
 800cd76:	461a      	mov	r2, r3
 800cd78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd7a:	895b      	ldrh	r3, [r3, #10]
 800cd7c:	3b01      	subs	r3, #1
 800cd7e:	4013      	ands	r3, r2
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d001      	beq.n	800cd88 <find_volume+0x228>
 800cd84:	230d      	movs	r3, #13
 800cd86:	e12f      	b.n	800cfe8 <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800cd88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd8a:	3334      	adds	r3, #52	@ 0x34
 800cd8c:	3311      	adds	r3, #17
 800cd8e:	4618      	mov	r0, r3
 800cd90:	f7fd ff06 	bl	800aba0 <ld_word>
 800cd94:	4603      	mov	r3, r0
 800cd96:	461a      	mov	r2, r3
 800cd98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd9a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800cd9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd9e:	891b      	ldrh	r3, [r3, #8]
 800cda0:	f003 030f 	and.w	r3, r3, #15
 800cda4:	b29b      	uxth	r3, r3
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d001      	beq.n	800cdae <find_volume+0x24e>
 800cdaa:	230d      	movs	r3, #13
 800cdac:	e11c      	b.n	800cfe8 <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800cdae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdb0:	3334      	adds	r3, #52	@ 0x34
 800cdb2:	3313      	adds	r3, #19
 800cdb4:	4618      	mov	r0, r3
 800cdb6:	f7fd fef3 	bl	800aba0 <ld_word>
 800cdba:	4603      	mov	r3, r0
 800cdbc:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800cdbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d106      	bne.n	800cdd2 <find_volume+0x272>
 800cdc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdc6:	3334      	adds	r3, #52	@ 0x34
 800cdc8:	3320      	adds	r3, #32
 800cdca:	4618      	mov	r0, r3
 800cdcc:	f7fd ff00 	bl	800abd0 <ld_dword>
 800cdd0:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800cdd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdd4:	3334      	adds	r3, #52	@ 0x34
 800cdd6:	330e      	adds	r3, #14
 800cdd8:	4618      	mov	r0, r3
 800cdda:	f7fd fee1 	bl	800aba0 <ld_word>
 800cdde:	4603      	mov	r3, r0
 800cde0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800cde2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d101      	bne.n	800cdec <find_volume+0x28c>
 800cde8:	230d      	movs	r3, #13
 800cdea:	e0fd      	b.n	800cfe8 <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800cdec:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800cdee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cdf0:	4413      	add	r3, r2
 800cdf2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cdf4:	8912      	ldrh	r2, [r2, #8]
 800cdf6:	0912      	lsrs	r2, r2, #4
 800cdf8:	b292      	uxth	r2, r2
 800cdfa:	4413      	add	r3, r2
 800cdfc:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800cdfe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ce00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce02:	429a      	cmp	r2, r3
 800ce04:	d204      	bcs.n	800ce10 <find_volume+0x2b0>
 800ce06:	230d      	movs	r3, #13
 800ce08:	e0ee      	b.n	800cfe8 <find_volume+0x488>
 800ce0a:	bf00      	nop
 800ce0c:	20002370 	.word	0x20002370
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800ce10:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ce12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce14:	1ad3      	subs	r3, r2, r3
 800ce16:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ce18:	8952      	ldrh	r2, [r2, #10]
 800ce1a:	fbb3 f3f2 	udiv	r3, r3, r2
 800ce1e:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800ce20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d101      	bne.n	800ce2a <find_volume+0x2ca>
 800ce26:	230d      	movs	r3, #13
 800ce28:	e0de      	b.n	800cfe8 <find_volume+0x488>
		fmt = FS_FAT32;
 800ce2a:	2303      	movs	r3, #3
 800ce2c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800ce30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce32:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800ce36:	4293      	cmp	r3, r2
 800ce38:	d802      	bhi.n	800ce40 <find_volume+0x2e0>
 800ce3a:	2302      	movs	r3, #2
 800ce3c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800ce40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce42:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800ce46:	4293      	cmp	r3, r2
 800ce48:	d802      	bhi.n	800ce50 <find_volume+0x2f0>
 800ce4a:	2301      	movs	r3, #1
 800ce4c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800ce50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce52:	1c9a      	adds	r2, r3, #2
 800ce54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce56:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800ce58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce5a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ce5c:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800ce5e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800ce60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ce62:	441a      	add	r2, r3
 800ce64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce66:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800ce68:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ce6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce6c:	441a      	add	r2, r3
 800ce6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce70:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800ce72:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ce76:	2b03      	cmp	r3, #3
 800ce78:	d11e      	bne.n	800ceb8 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800ce7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce7c:	3334      	adds	r3, #52	@ 0x34
 800ce7e:	332a      	adds	r3, #42	@ 0x2a
 800ce80:	4618      	mov	r0, r3
 800ce82:	f7fd fe8d 	bl	800aba0 <ld_word>
 800ce86:	4603      	mov	r3, r0
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d001      	beq.n	800ce90 <find_volume+0x330>
 800ce8c:	230d      	movs	r3, #13
 800ce8e:	e0ab      	b.n	800cfe8 <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800ce90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce92:	891b      	ldrh	r3, [r3, #8]
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d001      	beq.n	800ce9c <find_volume+0x33c>
 800ce98:	230d      	movs	r3, #13
 800ce9a:	e0a5      	b.n	800cfe8 <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800ce9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce9e:	3334      	adds	r3, #52	@ 0x34
 800cea0:	332c      	adds	r3, #44	@ 0x2c
 800cea2:	4618      	mov	r0, r3
 800cea4:	f7fd fe94 	bl	800abd0 <ld_dword>
 800cea8:	4602      	mov	r2, r0
 800ceaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ceac:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800ceae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ceb0:	699b      	ldr	r3, [r3, #24]
 800ceb2:	009b      	lsls	r3, r3, #2
 800ceb4:	647b      	str	r3, [r7, #68]	@ 0x44
 800ceb6:	e01f      	b.n	800cef8 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800ceb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ceba:	891b      	ldrh	r3, [r3, #8]
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d101      	bne.n	800cec4 <find_volume+0x364>
 800cec0:	230d      	movs	r3, #13
 800cec2:	e091      	b.n	800cfe8 <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800cec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cec6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cec8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ceca:	441a      	add	r2, r3
 800cecc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cece:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800ced0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ced4:	2b02      	cmp	r3, #2
 800ced6:	d103      	bne.n	800cee0 <find_volume+0x380>
 800ced8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ceda:	699b      	ldr	r3, [r3, #24]
 800cedc:	005b      	lsls	r3, r3, #1
 800cede:	e00a      	b.n	800cef6 <find_volume+0x396>
 800cee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cee2:	699a      	ldr	r2, [r3, #24]
 800cee4:	4613      	mov	r3, r2
 800cee6:	005b      	lsls	r3, r3, #1
 800cee8:	4413      	add	r3, r2
 800ceea:	085a      	lsrs	r2, r3, #1
 800ceec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ceee:	699b      	ldr	r3, [r3, #24]
 800cef0:	f003 0301 	and.w	r3, r3, #1
 800cef4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800cef6:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800cef8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cefa:	69da      	ldr	r2, [r3, #28]
 800cefc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cefe:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800cf02:	0a5b      	lsrs	r3, r3, #9
 800cf04:	429a      	cmp	r2, r3
 800cf06:	d201      	bcs.n	800cf0c <find_volume+0x3ac>
 800cf08:	230d      	movs	r3, #13
 800cf0a:	e06d      	b.n	800cfe8 <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800cf0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf0e:	f04f 32ff 	mov.w	r2, #4294967295
 800cf12:	615a      	str	r2, [r3, #20]
 800cf14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf16:	695a      	ldr	r2, [r3, #20]
 800cf18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf1a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800cf1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf1e:	2280      	movs	r2, #128	@ 0x80
 800cf20:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800cf22:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cf26:	2b03      	cmp	r3, #3
 800cf28:	d149      	bne.n	800cfbe <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800cf2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf2c:	3334      	adds	r3, #52	@ 0x34
 800cf2e:	3330      	adds	r3, #48	@ 0x30
 800cf30:	4618      	mov	r0, r3
 800cf32:	f7fd fe35 	bl	800aba0 <ld_word>
 800cf36:	4603      	mov	r3, r0
 800cf38:	2b01      	cmp	r3, #1
 800cf3a:	d140      	bne.n	800cfbe <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800cf3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf3e:	3301      	adds	r3, #1
 800cf40:	4619      	mov	r1, r3
 800cf42:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800cf44:	f7fe f8dc 	bl	800b100 <move_window>
 800cf48:	4603      	mov	r3, r0
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d137      	bne.n	800cfbe <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800cf4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf50:	2200      	movs	r2, #0
 800cf52:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800cf54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf56:	3334      	adds	r3, #52	@ 0x34
 800cf58:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800cf5c:	4618      	mov	r0, r3
 800cf5e:	f7fd fe1f 	bl	800aba0 <ld_word>
 800cf62:	4603      	mov	r3, r0
 800cf64:	461a      	mov	r2, r3
 800cf66:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800cf6a:	429a      	cmp	r2, r3
 800cf6c:	d127      	bne.n	800cfbe <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800cf6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf70:	3334      	adds	r3, #52	@ 0x34
 800cf72:	4618      	mov	r0, r3
 800cf74:	f7fd fe2c 	bl	800abd0 <ld_dword>
 800cf78:	4603      	mov	r3, r0
 800cf7a:	4a1d      	ldr	r2, [pc, #116]	@ (800cff0 <find_volume+0x490>)
 800cf7c:	4293      	cmp	r3, r2
 800cf7e:	d11e      	bne.n	800cfbe <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800cf80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf82:	3334      	adds	r3, #52	@ 0x34
 800cf84:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800cf88:	4618      	mov	r0, r3
 800cf8a:	f7fd fe21 	bl	800abd0 <ld_dword>
 800cf8e:	4603      	mov	r3, r0
 800cf90:	4a18      	ldr	r2, [pc, #96]	@ (800cff4 <find_volume+0x494>)
 800cf92:	4293      	cmp	r3, r2
 800cf94:	d113      	bne.n	800cfbe <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800cf96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf98:	3334      	adds	r3, #52	@ 0x34
 800cf9a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800cf9e:	4618      	mov	r0, r3
 800cfa0:	f7fd fe16 	bl	800abd0 <ld_dword>
 800cfa4:	4602      	mov	r2, r0
 800cfa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfa8:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800cfaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfac:	3334      	adds	r3, #52	@ 0x34
 800cfae:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800cfb2:	4618      	mov	r0, r3
 800cfb4:	f7fd fe0c 	bl	800abd0 <ld_dword>
 800cfb8:	4602      	mov	r2, r0
 800cfba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfbc:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800cfbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfc0:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800cfc4:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800cfc6:	4b0c      	ldr	r3, [pc, #48]	@ (800cff8 <find_volume+0x498>)
 800cfc8:	881b      	ldrh	r3, [r3, #0]
 800cfca:	3301      	adds	r3, #1
 800cfcc:	b29a      	uxth	r2, r3
 800cfce:	4b0a      	ldr	r3, [pc, #40]	@ (800cff8 <find_volume+0x498>)
 800cfd0:	801a      	strh	r2, [r3, #0]
 800cfd2:	4b09      	ldr	r3, [pc, #36]	@ (800cff8 <find_volume+0x498>)
 800cfd4:	881a      	ldrh	r2, [r3, #0]
 800cfd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfd8:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800cfda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfdc:	4a07      	ldr	r2, [pc, #28]	@ (800cffc <find_volume+0x49c>)
 800cfde:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800cfe0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800cfe2:	f7fe f825 	bl	800b030 <clear_lock>
#endif
	return FR_OK;
 800cfe6:	2300      	movs	r3, #0
}
 800cfe8:	4618      	mov	r0, r3
 800cfea:	3758      	adds	r7, #88	@ 0x58
 800cfec:	46bd      	mov	sp, r7
 800cfee:	bd80      	pop	{r7, pc}
 800cff0:	41615252 	.word	0x41615252
 800cff4:	61417272 	.word	0x61417272
 800cff8:	20002374 	.word	0x20002374
 800cffc:	20002398 	.word	0x20002398

0800d000 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800d000:	b580      	push	{r7, lr}
 800d002:	b084      	sub	sp, #16
 800d004:	af00      	add	r7, sp, #0
 800d006:	6078      	str	r0, [r7, #4]
 800d008:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800d00a:	2309      	movs	r3, #9
 800d00c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	2b00      	cmp	r3, #0
 800d012:	d01c      	beq.n	800d04e <validate+0x4e>
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d018      	beq.n	800d04e <validate+0x4e>
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	781b      	ldrb	r3, [r3, #0]
 800d022:	2b00      	cmp	r3, #0
 800d024:	d013      	beq.n	800d04e <validate+0x4e>
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	889a      	ldrh	r2, [r3, #4]
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	88db      	ldrh	r3, [r3, #6]
 800d030:	429a      	cmp	r2, r3
 800d032:	d10c      	bne.n	800d04e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	785b      	ldrb	r3, [r3, #1]
 800d03a:	4618      	mov	r0, r3
 800d03c:	f7fd fd12 	bl	800aa64 <disk_status>
 800d040:	4603      	mov	r3, r0
 800d042:	f003 0301 	and.w	r3, r3, #1
 800d046:	2b00      	cmp	r3, #0
 800d048:	d101      	bne.n	800d04e <validate+0x4e>
			res = FR_OK;
 800d04a:	2300      	movs	r3, #0
 800d04c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800d04e:	7bfb      	ldrb	r3, [r7, #15]
 800d050:	2b00      	cmp	r3, #0
 800d052:	d102      	bne.n	800d05a <validate+0x5a>
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	e000      	b.n	800d05c <validate+0x5c>
 800d05a:	2300      	movs	r3, #0
 800d05c:	683a      	ldr	r2, [r7, #0]
 800d05e:	6013      	str	r3, [r2, #0]
	return res;
 800d060:	7bfb      	ldrb	r3, [r7, #15]
}
 800d062:	4618      	mov	r0, r3
 800d064:	3710      	adds	r7, #16
 800d066:	46bd      	mov	sp, r7
 800d068:	bd80      	pop	{r7, pc}
	...

0800d06c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800d06c:	b580      	push	{r7, lr}
 800d06e:	b088      	sub	sp, #32
 800d070:	af00      	add	r7, sp, #0
 800d072:	60f8      	str	r0, [r7, #12]
 800d074:	60b9      	str	r1, [r7, #8]
 800d076:	4613      	mov	r3, r2
 800d078:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800d07a:	68bb      	ldr	r3, [r7, #8]
 800d07c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800d07e:	f107 0310 	add.w	r3, r7, #16
 800d082:	4618      	mov	r0, r3
 800d084:	f7ff fcd1 	bl	800ca2a <get_ldnumber>
 800d088:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800d08a:	69fb      	ldr	r3, [r7, #28]
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	da01      	bge.n	800d094 <f_mount+0x28>
 800d090:	230b      	movs	r3, #11
 800d092:	e02b      	b.n	800d0ec <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800d094:	4a17      	ldr	r2, [pc, #92]	@ (800d0f4 <f_mount+0x88>)
 800d096:	69fb      	ldr	r3, [r7, #28]
 800d098:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d09c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800d09e:	69bb      	ldr	r3, [r7, #24]
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d005      	beq.n	800d0b0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800d0a4:	69b8      	ldr	r0, [r7, #24]
 800d0a6:	f7fd ffc3 	bl	800b030 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800d0aa:	69bb      	ldr	r3, [r7, #24]
 800d0ac:	2200      	movs	r2, #0
 800d0ae:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d002      	beq.n	800d0bc <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	2200      	movs	r2, #0
 800d0ba:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800d0bc:	68fa      	ldr	r2, [r7, #12]
 800d0be:	490d      	ldr	r1, [pc, #52]	@ (800d0f4 <f_mount+0x88>)
 800d0c0:	69fb      	ldr	r3, [r7, #28]
 800d0c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d002      	beq.n	800d0d2 <f_mount+0x66>
 800d0cc:	79fb      	ldrb	r3, [r7, #7]
 800d0ce:	2b01      	cmp	r3, #1
 800d0d0:	d001      	beq.n	800d0d6 <f_mount+0x6a>
 800d0d2:	2300      	movs	r3, #0
 800d0d4:	e00a      	b.n	800d0ec <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800d0d6:	f107 010c 	add.w	r1, r7, #12
 800d0da:	f107 0308 	add.w	r3, r7, #8
 800d0de:	2200      	movs	r2, #0
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	f7ff fd3d 	bl	800cb60 <find_volume>
 800d0e6:	4603      	mov	r3, r0
 800d0e8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800d0ea:	7dfb      	ldrb	r3, [r7, #23]
}
 800d0ec:	4618      	mov	r0, r3
 800d0ee:	3720      	adds	r7, #32
 800d0f0:	46bd      	mov	sp, r7
 800d0f2:	bd80      	pop	{r7, pc}
 800d0f4:	20002370 	.word	0x20002370

0800d0f8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800d0f8:	b580      	push	{r7, lr}
 800d0fa:	b09a      	sub	sp, #104	@ 0x68
 800d0fc:	af00      	add	r7, sp, #0
 800d0fe:	60f8      	str	r0, [r7, #12]
 800d100:	60b9      	str	r1, [r7, #8]
 800d102:	4613      	mov	r3, r2
 800d104:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d101      	bne.n	800d110 <f_open+0x18>
 800d10c:	2309      	movs	r3, #9
 800d10e:	e1a9      	b.n	800d464 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800d110:	79fb      	ldrb	r3, [r7, #7]
 800d112:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d116:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800d118:	79fa      	ldrb	r2, [r7, #7]
 800d11a:	f107 0114 	add.w	r1, r7, #20
 800d11e:	f107 0308 	add.w	r3, r7, #8
 800d122:	4618      	mov	r0, r3
 800d124:	f7ff fd1c 	bl	800cb60 <find_volume>
 800d128:	4603      	mov	r3, r0
 800d12a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 800d12e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d132:	2b00      	cmp	r3, #0
 800d134:	f040 818d 	bne.w	800d452 <f_open+0x35a>
		dj.obj.fs = fs;
 800d138:	697b      	ldr	r3, [r7, #20]
 800d13a:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800d13c:	68ba      	ldr	r2, [r7, #8]
 800d13e:	f107 0318 	add.w	r3, r7, #24
 800d142:	4611      	mov	r1, r2
 800d144:	4618      	mov	r0, r3
 800d146:	f7ff fbff 	bl	800c948 <follow_path>
 800d14a:	4603      	mov	r3, r0
 800d14c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800d150:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d154:	2b00      	cmp	r3, #0
 800d156:	d118      	bne.n	800d18a <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800d158:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d15c:	b25b      	sxtb	r3, r3
 800d15e:	2b00      	cmp	r3, #0
 800d160:	da03      	bge.n	800d16a <f_open+0x72>
				res = FR_INVALID_NAME;
 800d162:	2306      	movs	r3, #6
 800d164:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800d168:	e00f      	b.n	800d18a <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d16a:	79fb      	ldrb	r3, [r7, #7]
 800d16c:	2b01      	cmp	r3, #1
 800d16e:	bf8c      	ite	hi
 800d170:	2301      	movhi	r3, #1
 800d172:	2300      	movls	r3, #0
 800d174:	b2db      	uxtb	r3, r3
 800d176:	461a      	mov	r2, r3
 800d178:	f107 0318 	add.w	r3, r7, #24
 800d17c:	4611      	mov	r1, r2
 800d17e:	4618      	mov	r0, r3
 800d180:	f7fd fe0e 	bl	800ada0 <chk_lock>
 800d184:	4603      	mov	r3, r0
 800d186:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800d18a:	79fb      	ldrb	r3, [r7, #7]
 800d18c:	f003 031c 	and.w	r3, r3, #28
 800d190:	2b00      	cmp	r3, #0
 800d192:	d07f      	beq.n	800d294 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800d194:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d017      	beq.n	800d1cc <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800d19c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d1a0:	2b04      	cmp	r3, #4
 800d1a2:	d10e      	bne.n	800d1c2 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800d1a4:	f7fd fe58 	bl	800ae58 <enq_lock>
 800d1a8:	4603      	mov	r3, r0
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d006      	beq.n	800d1bc <f_open+0xc4>
 800d1ae:	f107 0318 	add.w	r3, r7, #24
 800d1b2:	4618      	mov	r0, r3
 800d1b4:	f7ff f83a 	bl	800c22c <dir_register>
 800d1b8:	4603      	mov	r3, r0
 800d1ba:	e000      	b.n	800d1be <f_open+0xc6>
 800d1bc:	2312      	movs	r3, #18
 800d1be:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800d1c2:	79fb      	ldrb	r3, [r7, #7]
 800d1c4:	f043 0308 	orr.w	r3, r3, #8
 800d1c8:	71fb      	strb	r3, [r7, #7]
 800d1ca:	e010      	b.n	800d1ee <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800d1cc:	7fbb      	ldrb	r3, [r7, #30]
 800d1ce:	f003 0311 	and.w	r3, r3, #17
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d003      	beq.n	800d1de <f_open+0xe6>
					res = FR_DENIED;
 800d1d6:	2307      	movs	r3, #7
 800d1d8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800d1dc:	e007      	b.n	800d1ee <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800d1de:	79fb      	ldrb	r3, [r7, #7]
 800d1e0:	f003 0304 	and.w	r3, r3, #4
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d002      	beq.n	800d1ee <f_open+0xf6>
 800d1e8:	2308      	movs	r3, #8
 800d1ea:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800d1ee:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d168      	bne.n	800d2c8 <f_open+0x1d0>
 800d1f6:	79fb      	ldrb	r3, [r7, #7]
 800d1f8:	f003 0308 	and.w	r3, r3, #8
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d063      	beq.n	800d2c8 <f_open+0x1d0>
				dw = GET_FATTIME();
 800d200:	f7fc feec 	bl	8009fdc <get_fattime>
 800d204:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800d206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d208:	330e      	adds	r3, #14
 800d20a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800d20c:	4618      	mov	r0, r3
 800d20e:	f7fd fd1d 	bl	800ac4c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800d212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d214:	3316      	adds	r3, #22
 800d216:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800d218:	4618      	mov	r0, r3
 800d21a:	f7fd fd17 	bl	800ac4c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800d21e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d220:	330b      	adds	r3, #11
 800d222:	2220      	movs	r2, #32
 800d224:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800d226:	697b      	ldr	r3, [r7, #20]
 800d228:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d22a:	4611      	mov	r1, r2
 800d22c:	4618      	mov	r0, r3
 800d22e:	f7fe fc6b 	bl	800bb08 <ld_clust>
 800d232:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800d234:	697b      	ldr	r3, [r7, #20]
 800d236:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d238:	2200      	movs	r2, #0
 800d23a:	4618      	mov	r0, r3
 800d23c:	f7fe fc83 	bl	800bb46 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800d240:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d242:	331c      	adds	r3, #28
 800d244:	2100      	movs	r1, #0
 800d246:	4618      	mov	r0, r3
 800d248:	f7fd fd00 	bl	800ac4c <st_dword>
					fs->wflag = 1;
 800d24c:	697b      	ldr	r3, [r7, #20]
 800d24e:	2201      	movs	r2, #1
 800d250:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800d252:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d254:	2b00      	cmp	r3, #0
 800d256:	d037      	beq.n	800d2c8 <f_open+0x1d0>
						dw = fs->winsect;
 800d258:	697b      	ldr	r3, [r7, #20]
 800d25a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d25c:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800d25e:	f107 0318 	add.w	r3, r7, #24
 800d262:	2200      	movs	r2, #0
 800d264:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d266:	4618      	mov	r0, r3
 800d268:	f7fe f996 	bl	800b598 <remove_chain>
 800d26c:	4603      	mov	r3, r0
 800d26e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 800d272:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d276:	2b00      	cmp	r3, #0
 800d278:	d126      	bne.n	800d2c8 <f_open+0x1d0>
							res = move_window(fs, dw);
 800d27a:	697b      	ldr	r3, [r7, #20]
 800d27c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800d27e:	4618      	mov	r0, r3
 800d280:	f7fd ff3e 	bl	800b100 <move_window>
 800d284:	4603      	mov	r3, r0
 800d286:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800d28a:	697b      	ldr	r3, [r7, #20]
 800d28c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d28e:	3a01      	subs	r2, #1
 800d290:	611a      	str	r2, [r3, #16]
 800d292:	e019      	b.n	800d2c8 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800d294:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d115      	bne.n	800d2c8 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800d29c:	7fbb      	ldrb	r3, [r7, #30]
 800d29e:	f003 0310 	and.w	r3, r3, #16
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d003      	beq.n	800d2ae <f_open+0x1b6>
					res = FR_NO_FILE;
 800d2a6:	2304      	movs	r3, #4
 800d2a8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800d2ac:	e00c      	b.n	800d2c8 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800d2ae:	79fb      	ldrb	r3, [r7, #7]
 800d2b0:	f003 0302 	and.w	r3, r3, #2
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d007      	beq.n	800d2c8 <f_open+0x1d0>
 800d2b8:	7fbb      	ldrb	r3, [r7, #30]
 800d2ba:	f003 0301 	and.w	r3, r3, #1
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d002      	beq.n	800d2c8 <f_open+0x1d0>
						res = FR_DENIED;
 800d2c2:	2307      	movs	r3, #7
 800d2c4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800d2c8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d126      	bne.n	800d31e <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800d2d0:	79fb      	ldrb	r3, [r7, #7]
 800d2d2:	f003 0308 	and.w	r3, r3, #8
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d003      	beq.n	800d2e2 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800d2da:	79fb      	ldrb	r3, [r7, #7]
 800d2dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d2e0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800d2e2:	697b      	ldr	r3, [r7, #20]
 800d2e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800d2ea:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d2f0:	79fb      	ldrb	r3, [r7, #7]
 800d2f2:	2b01      	cmp	r3, #1
 800d2f4:	bf8c      	ite	hi
 800d2f6:	2301      	movhi	r3, #1
 800d2f8:	2300      	movls	r3, #0
 800d2fa:	b2db      	uxtb	r3, r3
 800d2fc:	461a      	mov	r2, r3
 800d2fe:	f107 0318 	add.w	r3, r7, #24
 800d302:	4611      	mov	r1, r2
 800d304:	4618      	mov	r0, r3
 800d306:	f7fd fdc9 	bl	800ae9c <inc_lock>
 800d30a:	4602      	mov	r2, r0
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	691b      	ldr	r3, [r3, #16]
 800d314:	2b00      	cmp	r3, #0
 800d316:	d102      	bne.n	800d31e <f_open+0x226>
 800d318:	2302      	movs	r3, #2
 800d31a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800d31e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d322:	2b00      	cmp	r3, #0
 800d324:	f040 8095 	bne.w	800d452 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800d328:	697b      	ldr	r3, [r7, #20]
 800d32a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d32c:	4611      	mov	r1, r2
 800d32e:	4618      	mov	r0, r3
 800d330:	f7fe fbea 	bl	800bb08 <ld_clust>
 800d334:	4602      	mov	r2, r0
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800d33a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d33c:	331c      	adds	r3, #28
 800d33e:	4618      	mov	r0, r3
 800d340:	f7fd fc46 	bl	800abd0 <ld_dword>
 800d344:	4602      	mov	r2, r0
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	2200      	movs	r2, #0
 800d34e:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800d350:	697a      	ldr	r2, [r7, #20]
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800d356:	697b      	ldr	r3, [r7, #20]
 800d358:	88da      	ldrh	r2, [r3, #6]
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	79fa      	ldrb	r2, [r7, #7]
 800d362:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	2200      	movs	r2, #0
 800d368:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	2200      	movs	r2, #0
 800d36e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	2200      	movs	r2, #0
 800d374:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800d376:	68fb      	ldr	r3, [r7, #12]
 800d378:	3330      	adds	r3, #48	@ 0x30
 800d37a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d37e:	2100      	movs	r1, #0
 800d380:	4618      	mov	r0, r3
 800d382:	f7fd fcb0 	bl	800ace6 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800d386:	79fb      	ldrb	r3, [r7, #7]
 800d388:	f003 0320 	and.w	r3, r3, #32
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d060      	beq.n	800d452 <f_open+0x35a>
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	68db      	ldr	r3, [r3, #12]
 800d394:	2b00      	cmp	r3, #0
 800d396:	d05c      	beq.n	800d452 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	68da      	ldr	r2, [r3, #12]
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800d3a0:	697b      	ldr	r3, [r7, #20]
 800d3a2:	895b      	ldrh	r3, [r3, #10]
 800d3a4:	025b      	lsls	r3, r3, #9
 800d3a6:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	689b      	ldr	r3, [r3, #8]
 800d3ac:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	68db      	ldr	r3, [r3, #12]
 800d3b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d3b4:	e016      	b.n	800d3e4 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800d3ba:	4618      	mov	r0, r3
 800d3bc:	f7fd ff5b 	bl	800b276 <get_fat>
 800d3c0:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800d3c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d3c4:	2b01      	cmp	r3, #1
 800d3c6:	d802      	bhi.n	800d3ce <f_open+0x2d6>
 800d3c8:	2302      	movs	r3, #2
 800d3ca:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800d3ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d3d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d3d4:	d102      	bne.n	800d3dc <f_open+0x2e4>
 800d3d6:	2301      	movs	r3, #1
 800d3d8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d3dc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d3de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d3e0:	1ad3      	subs	r3, r2, r3
 800d3e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d3e4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d103      	bne.n	800d3f4 <f_open+0x2fc>
 800d3ec:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d3ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d3f0:	429a      	cmp	r2, r3
 800d3f2:	d8e0      	bhi.n	800d3b6 <f_open+0x2be>
				}
				fp->clust = clst;
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d3f8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800d3fa:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d127      	bne.n	800d452 <f_open+0x35a>
 800d402:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d404:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d022      	beq.n	800d452 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800d40c:	697b      	ldr	r3, [r7, #20]
 800d40e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800d410:	4618      	mov	r0, r3
 800d412:	f7fd ff11 	bl	800b238 <clust2sect>
 800d416:	64f8      	str	r0, [r7, #76]	@ 0x4c
 800d418:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d103      	bne.n	800d426 <f_open+0x32e>
						res = FR_INT_ERR;
 800d41e:	2302      	movs	r3, #2
 800d420:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800d424:	e015      	b.n	800d452 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800d426:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d428:	0a5a      	lsrs	r2, r3, #9
 800d42a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d42c:	441a      	add	r2, r3
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800d432:	697b      	ldr	r3, [r7, #20]
 800d434:	7858      	ldrb	r0, [r3, #1]
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	6a1a      	ldr	r2, [r3, #32]
 800d440:	2301      	movs	r3, #1
 800d442:	f7fd fb4f 	bl	800aae4 <disk_read>
 800d446:	4603      	mov	r3, r0
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d002      	beq.n	800d452 <f_open+0x35a>
 800d44c:	2301      	movs	r3, #1
 800d44e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800d452:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d456:	2b00      	cmp	r3, #0
 800d458:	d002      	beq.n	800d460 <f_open+0x368>
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	2200      	movs	r2, #0
 800d45e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800d460:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800d464:	4618      	mov	r0, r3
 800d466:	3768      	adds	r7, #104	@ 0x68
 800d468:	46bd      	mov	sp, r7
 800d46a:	bd80      	pop	{r7, pc}

0800d46c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800d46c:	b580      	push	{r7, lr}
 800d46e:	b08e      	sub	sp, #56	@ 0x38
 800d470:	af00      	add	r7, sp, #0
 800d472:	60f8      	str	r0, [r7, #12]
 800d474:	60b9      	str	r1, [r7, #8]
 800d476:	607a      	str	r2, [r7, #4]
 800d478:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800d47a:	68bb      	ldr	r3, [r7, #8]
 800d47c:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800d47e:	683b      	ldr	r3, [r7, #0]
 800d480:	2200      	movs	r2, #0
 800d482:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	f107 0214 	add.w	r2, r7, #20
 800d48a:	4611      	mov	r1, r2
 800d48c:	4618      	mov	r0, r3
 800d48e:	f7ff fdb7 	bl	800d000 <validate>
 800d492:	4603      	mov	r3, r0
 800d494:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800d498:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d107      	bne.n	800d4b0 <f_read+0x44>
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	7d5b      	ldrb	r3, [r3, #21]
 800d4a4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800d4a8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d002      	beq.n	800d4b6 <f_read+0x4a>
 800d4b0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d4b4:	e115      	b.n	800d6e2 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	7d1b      	ldrb	r3, [r3, #20]
 800d4ba:	f003 0301 	and.w	r3, r3, #1
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d101      	bne.n	800d4c6 <f_read+0x5a>
 800d4c2:	2307      	movs	r3, #7
 800d4c4:	e10d      	b.n	800d6e2 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	68da      	ldr	r2, [r3, #12]
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	699b      	ldr	r3, [r3, #24]
 800d4ce:	1ad3      	subs	r3, r2, r3
 800d4d0:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800d4d2:	687a      	ldr	r2, [r7, #4]
 800d4d4:	6a3b      	ldr	r3, [r7, #32]
 800d4d6:	429a      	cmp	r2, r3
 800d4d8:	f240 80fe 	bls.w	800d6d8 <f_read+0x26c>
 800d4dc:	6a3b      	ldr	r3, [r7, #32]
 800d4de:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800d4e0:	e0fa      	b.n	800d6d8 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800d4e2:	68fb      	ldr	r3, [r7, #12]
 800d4e4:	699b      	ldr	r3, [r3, #24]
 800d4e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	f040 80c6 	bne.w	800d67c <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	699b      	ldr	r3, [r3, #24]
 800d4f4:	0a5b      	lsrs	r3, r3, #9
 800d4f6:	697a      	ldr	r2, [r7, #20]
 800d4f8:	8952      	ldrh	r2, [r2, #10]
 800d4fa:	3a01      	subs	r2, #1
 800d4fc:	4013      	ands	r3, r2
 800d4fe:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800d500:	69fb      	ldr	r3, [r7, #28]
 800d502:	2b00      	cmp	r3, #0
 800d504:	d12f      	bne.n	800d566 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800d506:	68fb      	ldr	r3, [r7, #12]
 800d508:	699b      	ldr	r3, [r3, #24]
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d103      	bne.n	800d516 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800d50e:	68fb      	ldr	r3, [r7, #12]
 800d510:	689b      	ldr	r3, [r3, #8]
 800d512:	633b      	str	r3, [r7, #48]	@ 0x30
 800d514:	e013      	b.n	800d53e <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d007      	beq.n	800d52e <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	699b      	ldr	r3, [r3, #24]
 800d522:	4619      	mov	r1, r3
 800d524:	68f8      	ldr	r0, [r7, #12]
 800d526:	f7fe f934 	bl	800b792 <clmt_clust>
 800d52a:	6338      	str	r0, [r7, #48]	@ 0x30
 800d52c:	e007      	b.n	800d53e <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800d52e:	68fa      	ldr	r2, [r7, #12]
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	69db      	ldr	r3, [r3, #28]
 800d534:	4619      	mov	r1, r3
 800d536:	4610      	mov	r0, r2
 800d538:	f7fd fe9d 	bl	800b276 <get_fat>
 800d53c:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800d53e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d540:	2b01      	cmp	r3, #1
 800d542:	d804      	bhi.n	800d54e <f_read+0xe2>
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	2202      	movs	r2, #2
 800d548:	755a      	strb	r2, [r3, #21]
 800d54a:	2302      	movs	r3, #2
 800d54c:	e0c9      	b.n	800d6e2 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d54e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d550:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d554:	d104      	bne.n	800d560 <f_read+0xf4>
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	2201      	movs	r2, #1
 800d55a:	755a      	strb	r2, [r3, #21]
 800d55c:	2301      	movs	r3, #1
 800d55e:	e0c0      	b.n	800d6e2 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d564:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800d566:	697a      	ldr	r2, [r7, #20]
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	69db      	ldr	r3, [r3, #28]
 800d56c:	4619      	mov	r1, r3
 800d56e:	4610      	mov	r0, r2
 800d570:	f7fd fe62 	bl	800b238 <clust2sect>
 800d574:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800d576:	69bb      	ldr	r3, [r7, #24]
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d104      	bne.n	800d586 <f_read+0x11a>
 800d57c:	68fb      	ldr	r3, [r7, #12]
 800d57e:	2202      	movs	r2, #2
 800d580:	755a      	strb	r2, [r3, #21]
 800d582:	2302      	movs	r3, #2
 800d584:	e0ad      	b.n	800d6e2 <f_read+0x276>
			sect += csect;
 800d586:	69ba      	ldr	r2, [r7, #24]
 800d588:	69fb      	ldr	r3, [r7, #28]
 800d58a:	4413      	add	r3, r2
 800d58c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	0a5b      	lsrs	r3, r3, #9
 800d592:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800d594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d596:	2b00      	cmp	r3, #0
 800d598:	d039      	beq.n	800d60e <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800d59a:	69fa      	ldr	r2, [r7, #28]
 800d59c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d59e:	4413      	add	r3, r2
 800d5a0:	697a      	ldr	r2, [r7, #20]
 800d5a2:	8952      	ldrh	r2, [r2, #10]
 800d5a4:	4293      	cmp	r3, r2
 800d5a6:	d905      	bls.n	800d5b4 <f_read+0x148>
					cc = fs->csize - csect;
 800d5a8:	697b      	ldr	r3, [r7, #20]
 800d5aa:	895b      	ldrh	r3, [r3, #10]
 800d5ac:	461a      	mov	r2, r3
 800d5ae:	69fb      	ldr	r3, [r7, #28]
 800d5b0:	1ad3      	subs	r3, r2, r3
 800d5b2:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d5b4:	697b      	ldr	r3, [r7, #20]
 800d5b6:	7858      	ldrb	r0, [r3, #1]
 800d5b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5ba:	69ba      	ldr	r2, [r7, #24]
 800d5bc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d5be:	f7fd fa91 	bl	800aae4 <disk_read>
 800d5c2:	4603      	mov	r3, r0
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	d004      	beq.n	800d5d2 <f_read+0x166>
 800d5c8:	68fb      	ldr	r3, [r7, #12]
 800d5ca:	2201      	movs	r2, #1
 800d5cc:	755a      	strb	r2, [r3, #21]
 800d5ce:	2301      	movs	r3, #1
 800d5d0:	e087      	b.n	800d6e2 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	7d1b      	ldrb	r3, [r3, #20]
 800d5d6:	b25b      	sxtb	r3, r3
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	da14      	bge.n	800d606 <f_read+0x19a>
 800d5dc:	68fb      	ldr	r3, [r7, #12]
 800d5de:	6a1a      	ldr	r2, [r3, #32]
 800d5e0:	69bb      	ldr	r3, [r7, #24]
 800d5e2:	1ad3      	subs	r3, r2, r3
 800d5e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d5e6:	429a      	cmp	r2, r3
 800d5e8:	d90d      	bls.n	800d606 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	6a1a      	ldr	r2, [r3, #32]
 800d5ee:	69bb      	ldr	r3, [r7, #24]
 800d5f0:	1ad3      	subs	r3, r2, r3
 800d5f2:	025b      	lsls	r3, r3, #9
 800d5f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d5f6:	18d0      	adds	r0, r2, r3
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	3330      	adds	r3, #48	@ 0x30
 800d5fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d600:	4619      	mov	r1, r3
 800d602:	f7fd fb4f 	bl	800aca4 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800d606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d608:	025b      	lsls	r3, r3, #9
 800d60a:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800d60c:	e050      	b.n	800d6b0 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	6a1b      	ldr	r3, [r3, #32]
 800d612:	69ba      	ldr	r2, [r7, #24]
 800d614:	429a      	cmp	r2, r3
 800d616:	d02e      	beq.n	800d676 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	7d1b      	ldrb	r3, [r3, #20]
 800d61c:	b25b      	sxtb	r3, r3
 800d61e:	2b00      	cmp	r3, #0
 800d620:	da18      	bge.n	800d654 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d622:	697b      	ldr	r3, [r7, #20]
 800d624:	7858      	ldrb	r0, [r3, #1]
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	6a1a      	ldr	r2, [r3, #32]
 800d630:	2301      	movs	r3, #1
 800d632:	f7fd fa77 	bl	800ab24 <disk_write>
 800d636:	4603      	mov	r3, r0
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d004      	beq.n	800d646 <f_read+0x1da>
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	2201      	movs	r2, #1
 800d640:	755a      	strb	r2, [r3, #21]
 800d642:	2301      	movs	r3, #1
 800d644:	e04d      	b.n	800d6e2 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	7d1b      	ldrb	r3, [r3, #20]
 800d64a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d64e:	b2da      	uxtb	r2, r3
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800d654:	697b      	ldr	r3, [r7, #20]
 800d656:	7858      	ldrb	r0, [r3, #1]
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d65e:	2301      	movs	r3, #1
 800d660:	69ba      	ldr	r2, [r7, #24]
 800d662:	f7fd fa3f 	bl	800aae4 <disk_read>
 800d666:	4603      	mov	r3, r0
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d004      	beq.n	800d676 <f_read+0x20a>
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	2201      	movs	r2, #1
 800d670:	755a      	strb	r2, [r3, #21]
 800d672:	2301      	movs	r3, #1
 800d674:	e035      	b.n	800d6e2 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	69ba      	ldr	r2, [r7, #24]
 800d67a:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	699b      	ldr	r3, [r3, #24]
 800d680:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d684:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800d688:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800d68a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	429a      	cmp	r2, r3
 800d690:	d901      	bls.n	800d696 <f_read+0x22a>
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800d696:	68fb      	ldr	r3, [r7, #12]
 800d698:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	699b      	ldr	r3, [r3, #24]
 800d6a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d6a4:	4413      	add	r3, r2
 800d6a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d6a8:	4619      	mov	r1, r3
 800d6aa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d6ac:	f7fd fafa 	bl	800aca4 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800d6b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d6b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6b4:	4413      	add	r3, r2
 800d6b6:	627b      	str	r3, [r7, #36]	@ 0x24
 800d6b8:	68fb      	ldr	r3, [r7, #12]
 800d6ba:	699a      	ldr	r2, [r3, #24]
 800d6bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6be:	441a      	add	r2, r3
 800d6c0:	68fb      	ldr	r3, [r7, #12]
 800d6c2:	619a      	str	r2, [r3, #24]
 800d6c4:	683b      	ldr	r3, [r7, #0]
 800d6c6:	681a      	ldr	r2, [r3, #0]
 800d6c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6ca:	441a      	add	r2, r3
 800d6cc:	683b      	ldr	r3, [r7, #0]
 800d6ce:	601a      	str	r2, [r3, #0]
 800d6d0:	687a      	ldr	r2, [r7, #4]
 800d6d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6d4:	1ad3      	subs	r3, r2, r3
 800d6d6:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	f47f af01 	bne.w	800d4e2 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800d6e0:	2300      	movs	r3, #0
}
 800d6e2:	4618      	mov	r0, r3
 800d6e4:	3738      	adds	r7, #56	@ 0x38
 800d6e6:	46bd      	mov	sp, r7
 800d6e8:	bd80      	pop	{r7, pc}

0800d6ea <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800d6ea:	b580      	push	{r7, lr}
 800d6ec:	b086      	sub	sp, #24
 800d6ee:	af00      	add	r7, sp, #0
 800d6f0:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	f107 0208 	add.w	r2, r7, #8
 800d6f8:	4611      	mov	r1, r2
 800d6fa:	4618      	mov	r0, r3
 800d6fc:	f7ff fc80 	bl	800d000 <validate>
 800d700:	4603      	mov	r3, r0
 800d702:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d704:	7dfb      	ldrb	r3, [r7, #23]
 800d706:	2b00      	cmp	r3, #0
 800d708:	d168      	bne.n	800d7dc <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	7d1b      	ldrb	r3, [r3, #20]
 800d70e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d712:	2b00      	cmp	r3, #0
 800d714:	d062      	beq.n	800d7dc <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	7d1b      	ldrb	r3, [r3, #20]
 800d71a:	b25b      	sxtb	r3, r3
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	da15      	bge.n	800d74c <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800d720:	68bb      	ldr	r3, [r7, #8]
 800d722:	7858      	ldrb	r0, [r3, #1]
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	6a1a      	ldr	r2, [r3, #32]
 800d72e:	2301      	movs	r3, #1
 800d730:	f7fd f9f8 	bl	800ab24 <disk_write>
 800d734:	4603      	mov	r3, r0
 800d736:	2b00      	cmp	r3, #0
 800d738:	d001      	beq.n	800d73e <f_sync+0x54>
 800d73a:	2301      	movs	r3, #1
 800d73c:	e04f      	b.n	800d7de <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	7d1b      	ldrb	r3, [r3, #20]
 800d742:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d746:	b2da      	uxtb	r2, r3
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800d74c:	f7fc fc46 	bl	8009fdc <get_fattime>
 800d750:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800d752:	68ba      	ldr	r2, [r7, #8]
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d758:	4619      	mov	r1, r3
 800d75a:	4610      	mov	r0, r2
 800d75c:	f7fd fcd0 	bl	800b100 <move_window>
 800d760:	4603      	mov	r3, r0
 800d762:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800d764:	7dfb      	ldrb	r3, [r7, #23]
 800d766:	2b00      	cmp	r3, #0
 800d768:	d138      	bne.n	800d7dc <f_sync+0xf2>
					dir = fp->dir_ptr;
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d76e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	330b      	adds	r3, #11
 800d774:	781a      	ldrb	r2, [r3, #0]
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	330b      	adds	r3, #11
 800d77a:	f042 0220 	orr.w	r2, r2, #32
 800d77e:	b2d2      	uxtb	r2, r2
 800d780:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	6818      	ldr	r0, [r3, #0]
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	689b      	ldr	r3, [r3, #8]
 800d78a:	461a      	mov	r2, r3
 800d78c:	68f9      	ldr	r1, [r7, #12]
 800d78e:	f7fe f9da 	bl	800bb46 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	f103 021c 	add.w	r2, r3, #28
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	68db      	ldr	r3, [r3, #12]
 800d79c:	4619      	mov	r1, r3
 800d79e:	4610      	mov	r0, r2
 800d7a0:	f7fd fa54 	bl	800ac4c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800d7a4:	68fb      	ldr	r3, [r7, #12]
 800d7a6:	3316      	adds	r3, #22
 800d7a8:	6939      	ldr	r1, [r7, #16]
 800d7aa:	4618      	mov	r0, r3
 800d7ac:	f7fd fa4e 	bl	800ac4c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	3312      	adds	r3, #18
 800d7b4:	2100      	movs	r1, #0
 800d7b6:	4618      	mov	r0, r3
 800d7b8:	f7fd fa2d 	bl	800ac16 <st_word>
					fs->wflag = 1;
 800d7bc:	68bb      	ldr	r3, [r7, #8]
 800d7be:	2201      	movs	r2, #1
 800d7c0:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800d7c2:	68bb      	ldr	r3, [r7, #8]
 800d7c4:	4618      	mov	r0, r3
 800d7c6:	f7fd fcc9 	bl	800b15c <sync_fs>
 800d7ca:	4603      	mov	r3, r0
 800d7cc:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	7d1b      	ldrb	r3, [r3, #20]
 800d7d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d7d6:	b2da      	uxtb	r2, r3
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800d7dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800d7de:	4618      	mov	r0, r3
 800d7e0:	3718      	adds	r7, #24
 800d7e2:	46bd      	mov	sp, r7
 800d7e4:	bd80      	pop	{r7, pc}

0800d7e6 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800d7e6:	b580      	push	{r7, lr}
 800d7e8:	b084      	sub	sp, #16
 800d7ea:	af00      	add	r7, sp, #0
 800d7ec:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800d7ee:	6878      	ldr	r0, [r7, #4]
 800d7f0:	f7ff ff7b 	bl	800d6ea <f_sync>
 800d7f4:	4603      	mov	r3, r0
 800d7f6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800d7f8:	7bfb      	ldrb	r3, [r7, #15]
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d118      	bne.n	800d830 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	f107 0208 	add.w	r2, r7, #8
 800d804:	4611      	mov	r1, r2
 800d806:	4618      	mov	r0, r3
 800d808:	f7ff fbfa 	bl	800d000 <validate>
 800d80c:	4603      	mov	r3, r0
 800d80e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d810:	7bfb      	ldrb	r3, [r7, #15]
 800d812:	2b00      	cmp	r3, #0
 800d814:	d10c      	bne.n	800d830 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	691b      	ldr	r3, [r3, #16]
 800d81a:	4618      	mov	r0, r3
 800d81c:	f7fd fbcc 	bl	800afb8 <dec_lock>
 800d820:	4603      	mov	r3, r0
 800d822:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800d824:	7bfb      	ldrb	r3, [r7, #15]
 800d826:	2b00      	cmp	r3, #0
 800d828:	d102      	bne.n	800d830 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	2200      	movs	r2, #0
 800d82e:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800d830:	7bfb      	ldrb	r3, [r7, #15]
}
 800d832:	4618      	mov	r0, r3
 800d834:	3710      	adds	r7, #16
 800d836:	46bd      	mov	sp, r7
 800d838:	bd80      	pop	{r7, pc}

0800d83a <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800d83a:	b580      	push	{r7, lr}
 800d83c:	b086      	sub	sp, #24
 800d83e:	af00      	add	r7, sp, #0
 800d840:	6078      	str	r0, [r7, #4]
 800d842:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	2b00      	cmp	r3, #0
 800d848:	d101      	bne.n	800d84e <f_opendir+0x14>
 800d84a:	2309      	movs	r3, #9
 800d84c:	e064      	b.n	800d918 <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 800d852:	f107 010c 	add.w	r1, r7, #12
 800d856:	463b      	mov	r3, r7
 800d858:	2200      	movs	r2, #0
 800d85a:	4618      	mov	r0, r3
 800d85c:	f7ff f980 	bl	800cb60 <find_volume>
 800d860:	4603      	mov	r3, r0
 800d862:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d864:	7dfb      	ldrb	r3, [r7, #23]
 800d866:	2b00      	cmp	r3, #0
 800d868:	d14f      	bne.n	800d90a <f_opendir+0xd0>
		obj->fs = fs;
 800d86a:	68fa      	ldr	r2, [r7, #12]
 800d86c:	693b      	ldr	r3, [r7, #16]
 800d86e:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800d870:	683b      	ldr	r3, [r7, #0]
 800d872:	4619      	mov	r1, r3
 800d874:	6878      	ldr	r0, [r7, #4]
 800d876:	f7ff f867 	bl	800c948 <follow_path>
 800d87a:	4603      	mov	r3, r0
 800d87c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 800d87e:	7dfb      	ldrb	r3, [r7, #23]
 800d880:	2b00      	cmp	r3, #0
 800d882:	d13d      	bne.n	800d900 <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800d88a:	b25b      	sxtb	r3, r3
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	db12      	blt.n	800d8b6 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800d890:	693b      	ldr	r3, [r7, #16]
 800d892:	799b      	ldrb	r3, [r3, #6]
 800d894:	f003 0310 	and.w	r3, r3, #16
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d00a      	beq.n	800d8b2 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800d89c:	68fa      	ldr	r2, [r7, #12]
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	6a1b      	ldr	r3, [r3, #32]
 800d8a2:	4619      	mov	r1, r3
 800d8a4:	4610      	mov	r0, r2
 800d8a6:	f7fe f92f 	bl	800bb08 <ld_clust>
 800d8aa:	4602      	mov	r2, r0
 800d8ac:	693b      	ldr	r3, [r7, #16]
 800d8ae:	609a      	str	r2, [r3, #8]
 800d8b0:	e001      	b.n	800d8b6 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800d8b2:	2305      	movs	r3, #5
 800d8b4:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 800d8b6:	7dfb      	ldrb	r3, [r7, #23]
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d121      	bne.n	800d900 <f_opendir+0xc6>
				obj->id = fs->id;
 800d8bc:	68fb      	ldr	r3, [r7, #12]
 800d8be:	88da      	ldrh	r2, [r3, #6]
 800d8c0:	693b      	ldr	r3, [r7, #16]
 800d8c2:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800d8c4:	2100      	movs	r1, #0
 800d8c6:	6878      	ldr	r0, [r7, #4]
 800d8c8:	f7fd ff97 	bl	800b7fa <dir_sdi>
 800d8cc:	4603      	mov	r3, r0
 800d8ce:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800d8d0:	7dfb      	ldrb	r3, [r7, #23]
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d114      	bne.n	800d900 <f_opendir+0xc6>
					if (obj->sclust) {
 800d8d6:	693b      	ldr	r3, [r7, #16]
 800d8d8:	689b      	ldr	r3, [r3, #8]
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	d00d      	beq.n	800d8fa <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800d8de:	2100      	movs	r1, #0
 800d8e0:	6878      	ldr	r0, [r7, #4]
 800d8e2:	f7fd fadb 	bl	800ae9c <inc_lock>
 800d8e6:	4602      	mov	r2, r0
 800d8e8:	693b      	ldr	r3, [r7, #16]
 800d8ea:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800d8ec:	693b      	ldr	r3, [r7, #16]
 800d8ee:	691b      	ldr	r3, [r3, #16]
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d105      	bne.n	800d900 <f_opendir+0xc6>
 800d8f4:	2312      	movs	r3, #18
 800d8f6:	75fb      	strb	r3, [r7, #23]
 800d8f8:	e002      	b.n	800d900 <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800d8fa:	693b      	ldr	r3, [r7, #16]
 800d8fc:	2200      	movs	r2, #0
 800d8fe:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800d900:	7dfb      	ldrb	r3, [r7, #23]
 800d902:	2b04      	cmp	r3, #4
 800d904:	d101      	bne.n	800d90a <f_opendir+0xd0>
 800d906:	2305      	movs	r3, #5
 800d908:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800d90a:	7dfb      	ldrb	r3, [r7, #23]
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	d002      	beq.n	800d916 <f_opendir+0xdc>
 800d910:	693b      	ldr	r3, [r7, #16]
 800d912:	2200      	movs	r2, #0
 800d914:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800d916:	7dfb      	ldrb	r3, [r7, #23]
}
 800d918:	4618      	mov	r0, r3
 800d91a:	3718      	adds	r7, #24
 800d91c:	46bd      	mov	sp, r7
 800d91e:	bd80      	pop	{r7, pc}

0800d920 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800d920:	b580      	push	{r7, lr}
 800d922:	b084      	sub	sp, #16
 800d924:	af00      	add	r7, sp, #0
 800d926:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	f107 0208 	add.w	r2, r7, #8
 800d92e:	4611      	mov	r1, r2
 800d930:	4618      	mov	r0, r3
 800d932:	f7ff fb65 	bl	800d000 <validate>
 800d936:	4603      	mov	r3, r0
 800d938:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800d93a:	7bfb      	ldrb	r3, [r7, #15]
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d110      	bne.n	800d962 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	691b      	ldr	r3, [r3, #16]
 800d944:	2b00      	cmp	r3, #0
 800d946:	d006      	beq.n	800d956 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	691b      	ldr	r3, [r3, #16]
 800d94c:	4618      	mov	r0, r3
 800d94e:	f7fd fb33 	bl	800afb8 <dec_lock>
 800d952:	4603      	mov	r3, r0
 800d954:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 800d956:	7bfb      	ldrb	r3, [r7, #15]
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d102      	bne.n	800d962 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	2200      	movs	r2, #0
 800d960:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 800d962:	7bfb      	ldrb	r3, [r7, #15]
}
 800d964:	4618      	mov	r0, r3
 800d966:	3710      	adds	r7, #16
 800d968:	46bd      	mov	sp, r7
 800d96a:	bd80      	pop	{r7, pc}

0800d96c <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800d96c:	b580      	push	{r7, lr}
 800d96e:	b084      	sub	sp, #16
 800d970:	af00      	add	r7, sp, #0
 800d972:	6078      	str	r0, [r7, #4]
 800d974:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	f107 0208 	add.w	r2, r7, #8
 800d97c:	4611      	mov	r1, r2
 800d97e:	4618      	mov	r0, r3
 800d980:	f7ff fb3e 	bl	800d000 <validate>
 800d984:	4603      	mov	r3, r0
 800d986:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800d988:	7bfb      	ldrb	r3, [r7, #15]
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d126      	bne.n	800d9dc <f_readdir+0x70>
		if (!fno) {
 800d98e:	683b      	ldr	r3, [r7, #0]
 800d990:	2b00      	cmp	r3, #0
 800d992:	d106      	bne.n	800d9a2 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800d994:	2100      	movs	r1, #0
 800d996:	6878      	ldr	r0, [r7, #4]
 800d998:	f7fd ff2f 	bl	800b7fa <dir_sdi>
 800d99c:	4603      	mov	r3, r0
 800d99e:	73fb      	strb	r3, [r7, #15]
 800d9a0:	e01c      	b.n	800d9dc <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 800d9a2:	2100      	movs	r1, #0
 800d9a4:	6878      	ldr	r0, [r7, #4]
 800d9a6:	f7fe fada 	bl	800bf5e <dir_read>
 800d9aa:	4603      	mov	r3, r0
 800d9ac:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800d9ae:	7bfb      	ldrb	r3, [r7, #15]
 800d9b0:	2b04      	cmp	r3, #4
 800d9b2:	d101      	bne.n	800d9b8 <f_readdir+0x4c>
 800d9b4:	2300      	movs	r3, #0
 800d9b6:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 800d9b8:	7bfb      	ldrb	r3, [r7, #15]
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d10e      	bne.n	800d9dc <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 800d9be:	6839      	ldr	r1, [r7, #0]
 800d9c0:	6878      	ldr	r0, [r7, #4]
 800d9c2:	f7fe fd2b 	bl	800c41c <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800d9c6:	2100      	movs	r1, #0
 800d9c8:	6878      	ldr	r0, [r7, #4]
 800d9ca:	f7fd ff91 	bl	800b8f0 <dir_next>
 800d9ce:	4603      	mov	r3, r0
 800d9d0:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800d9d2:	7bfb      	ldrb	r3, [r7, #15]
 800d9d4:	2b04      	cmp	r3, #4
 800d9d6:	d101      	bne.n	800d9dc <f_readdir+0x70>
 800d9d8:	2300      	movs	r3, #0
 800d9da:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 800d9dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d9de:	4618      	mov	r0, r3
 800d9e0:	3710      	adds	r7, #16
 800d9e2:	46bd      	mov	sp, r7
 800d9e4:	bd80      	pop	{r7, pc}
	...

0800d9e8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d9e8:	b480      	push	{r7}
 800d9ea:	b087      	sub	sp, #28
 800d9ec:	af00      	add	r7, sp, #0
 800d9ee:	60f8      	str	r0, [r7, #12]
 800d9f0:	60b9      	str	r1, [r7, #8]
 800d9f2:	4613      	mov	r3, r2
 800d9f4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d9f6:	2301      	movs	r3, #1
 800d9f8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d9fa:	2300      	movs	r3, #0
 800d9fc:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d9fe:	4b1f      	ldr	r3, [pc, #124]	@ (800da7c <FATFS_LinkDriverEx+0x94>)
 800da00:	7a5b      	ldrb	r3, [r3, #9]
 800da02:	b2db      	uxtb	r3, r3
 800da04:	2b00      	cmp	r3, #0
 800da06:	d131      	bne.n	800da6c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800da08:	4b1c      	ldr	r3, [pc, #112]	@ (800da7c <FATFS_LinkDriverEx+0x94>)
 800da0a:	7a5b      	ldrb	r3, [r3, #9]
 800da0c:	b2db      	uxtb	r3, r3
 800da0e:	461a      	mov	r2, r3
 800da10:	4b1a      	ldr	r3, [pc, #104]	@ (800da7c <FATFS_LinkDriverEx+0x94>)
 800da12:	2100      	movs	r1, #0
 800da14:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800da16:	4b19      	ldr	r3, [pc, #100]	@ (800da7c <FATFS_LinkDriverEx+0x94>)
 800da18:	7a5b      	ldrb	r3, [r3, #9]
 800da1a:	b2db      	uxtb	r3, r3
 800da1c:	4a17      	ldr	r2, [pc, #92]	@ (800da7c <FATFS_LinkDriverEx+0x94>)
 800da1e:	009b      	lsls	r3, r3, #2
 800da20:	4413      	add	r3, r2
 800da22:	68fa      	ldr	r2, [r7, #12]
 800da24:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800da26:	4b15      	ldr	r3, [pc, #84]	@ (800da7c <FATFS_LinkDriverEx+0x94>)
 800da28:	7a5b      	ldrb	r3, [r3, #9]
 800da2a:	b2db      	uxtb	r3, r3
 800da2c:	461a      	mov	r2, r3
 800da2e:	4b13      	ldr	r3, [pc, #76]	@ (800da7c <FATFS_LinkDriverEx+0x94>)
 800da30:	4413      	add	r3, r2
 800da32:	79fa      	ldrb	r2, [r7, #7]
 800da34:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800da36:	4b11      	ldr	r3, [pc, #68]	@ (800da7c <FATFS_LinkDriverEx+0x94>)
 800da38:	7a5b      	ldrb	r3, [r3, #9]
 800da3a:	b2db      	uxtb	r3, r3
 800da3c:	1c5a      	adds	r2, r3, #1
 800da3e:	b2d1      	uxtb	r1, r2
 800da40:	4a0e      	ldr	r2, [pc, #56]	@ (800da7c <FATFS_LinkDriverEx+0x94>)
 800da42:	7251      	strb	r1, [r2, #9]
 800da44:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800da46:	7dbb      	ldrb	r3, [r7, #22]
 800da48:	3330      	adds	r3, #48	@ 0x30
 800da4a:	b2da      	uxtb	r2, r3
 800da4c:	68bb      	ldr	r3, [r7, #8]
 800da4e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800da50:	68bb      	ldr	r3, [r7, #8]
 800da52:	3301      	adds	r3, #1
 800da54:	223a      	movs	r2, #58	@ 0x3a
 800da56:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800da58:	68bb      	ldr	r3, [r7, #8]
 800da5a:	3302      	adds	r3, #2
 800da5c:	222f      	movs	r2, #47	@ 0x2f
 800da5e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800da60:	68bb      	ldr	r3, [r7, #8]
 800da62:	3303      	adds	r3, #3
 800da64:	2200      	movs	r2, #0
 800da66:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800da68:	2300      	movs	r3, #0
 800da6a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800da6c:	7dfb      	ldrb	r3, [r7, #23]
}
 800da6e:	4618      	mov	r0, r3
 800da70:	371c      	adds	r7, #28
 800da72:	46bd      	mov	sp, r7
 800da74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da78:	4770      	bx	lr
 800da7a:	bf00      	nop
 800da7c:	20002598 	.word	0x20002598

0800da80 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800da80:	b580      	push	{r7, lr}
 800da82:	b082      	sub	sp, #8
 800da84:	af00      	add	r7, sp, #0
 800da86:	6078      	str	r0, [r7, #4]
 800da88:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800da8a:	2200      	movs	r2, #0
 800da8c:	6839      	ldr	r1, [r7, #0]
 800da8e:	6878      	ldr	r0, [r7, #4]
 800da90:	f7ff ffaa 	bl	800d9e8 <FATFS_LinkDriverEx>
 800da94:	4603      	mov	r3, r0
}
 800da96:	4618      	mov	r0, r3
 800da98:	3708      	adds	r7, #8
 800da9a:	46bd      	mov	sp, r7
 800da9c:	bd80      	pop	{r7, pc}
	...

0800daa0 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800daa0:	b480      	push	{r7}
 800daa2:	b085      	sub	sp, #20
 800daa4:	af00      	add	r7, sp, #0
 800daa6:	4603      	mov	r3, r0
 800daa8:	6039      	str	r1, [r7, #0]
 800daaa:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800daac:	88fb      	ldrh	r3, [r7, #6]
 800daae:	2b7f      	cmp	r3, #127	@ 0x7f
 800dab0:	d802      	bhi.n	800dab8 <ff_convert+0x18>
		c = chr;
 800dab2:	88fb      	ldrh	r3, [r7, #6]
 800dab4:	81fb      	strh	r3, [r7, #14]
 800dab6:	e025      	b.n	800db04 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800dab8:	683b      	ldr	r3, [r7, #0]
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d00b      	beq.n	800dad6 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800dabe:	88fb      	ldrh	r3, [r7, #6]
 800dac0:	2bff      	cmp	r3, #255	@ 0xff
 800dac2:	d805      	bhi.n	800dad0 <ff_convert+0x30>
 800dac4:	88fb      	ldrh	r3, [r7, #6]
 800dac6:	3b80      	subs	r3, #128	@ 0x80
 800dac8:	4a12      	ldr	r2, [pc, #72]	@ (800db14 <ff_convert+0x74>)
 800daca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dace:	e000      	b.n	800dad2 <ff_convert+0x32>
 800dad0:	2300      	movs	r3, #0
 800dad2:	81fb      	strh	r3, [r7, #14]
 800dad4:	e016      	b.n	800db04 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800dad6:	2300      	movs	r3, #0
 800dad8:	81fb      	strh	r3, [r7, #14]
 800dada:	e009      	b.n	800daf0 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800dadc:	89fb      	ldrh	r3, [r7, #14]
 800dade:	4a0d      	ldr	r2, [pc, #52]	@ (800db14 <ff_convert+0x74>)
 800dae0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dae4:	88fa      	ldrh	r2, [r7, #6]
 800dae6:	429a      	cmp	r2, r3
 800dae8:	d006      	beq.n	800daf8 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800daea:	89fb      	ldrh	r3, [r7, #14]
 800daec:	3301      	adds	r3, #1
 800daee:	81fb      	strh	r3, [r7, #14]
 800daf0:	89fb      	ldrh	r3, [r7, #14]
 800daf2:	2b7f      	cmp	r3, #127	@ 0x7f
 800daf4:	d9f2      	bls.n	800dadc <ff_convert+0x3c>
 800daf6:	e000      	b.n	800dafa <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800daf8:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800dafa:	89fb      	ldrh	r3, [r7, #14]
 800dafc:	3380      	adds	r3, #128	@ 0x80
 800dafe:	b29b      	uxth	r3, r3
 800db00:	b2db      	uxtb	r3, r3
 800db02:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800db04:	89fb      	ldrh	r3, [r7, #14]
}
 800db06:	4618      	mov	r0, r3
 800db08:	3714      	adds	r7, #20
 800db0a:	46bd      	mov	sp, r7
 800db0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db10:	4770      	bx	lr
 800db12:	bf00      	nop
 800db14:	08011550 	.word	0x08011550

0800db18 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800db18:	b480      	push	{r7}
 800db1a:	b087      	sub	sp, #28
 800db1c:	af00      	add	r7, sp, #0
 800db1e:	4603      	mov	r3, r0
 800db20:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800db22:	88fb      	ldrh	r3, [r7, #6]
 800db24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800db28:	d201      	bcs.n	800db2e <ff_wtoupper+0x16>
 800db2a:	4b3e      	ldr	r3, [pc, #248]	@ (800dc24 <ff_wtoupper+0x10c>)
 800db2c:	e000      	b.n	800db30 <ff_wtoupper+0x18>
 800db2e:	4b3e      	ldr	r3, [pc, #248]	@ (800dc28 <ff_wtoupper+0x110>)
 800db30:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800db32:	697b      	ldr	r3, [r7, #20]
 800db34:	1c9a      	adds	r2, r3, #2
 800db36:	617a      	str	r2, [r7, #20]
 800db38:	881b      	ldrh	r3, [r3, #0]
 800db3a:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800db3c:	8a7b      	ldrh	r3, [r7, #18]
 800db3e:	2b00      	cmp	r3, #0
 800db40:	d068      	beq.n	800dc14 <ff_wtoupper+0xfc>
 800db42:	88fa      	ldrh	r2, [r7, #6]
 800db44:	8a7b      	ldrh	r3, [r7, #18]
 800db46:	429a      	cmp	r2, r3
 800db48:	d364      	bcc.n	800dc14 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800db4a:	697b      	ldr	r3, [r7, #20]
 800db4c:	1c9a      	adds	r2, r3, #2
 800db4e:	617a      	str	r2, [r7, #20]
 800db50:	881b      	ldrh	r3, [r3, #0]
 800db52:	823b      	strh	r3, [r7, #16]
 800db54:	8a3b      	ldrh	r3, [r7, #16]
 800db56:	0a1b      	lsrs	r3, r3, #8
 800db58:	81fb      	strh	r3, [r7, #14]
 800db5a:	8a3b      	ldrh	r3, [r7, #16]
 800db5c:	b2db      	uxtb	r3, r3
 800db5e:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800db60:	88fa      	ldrh	r2, [r7, #6]
 800db62:	8a79      	ldrh	r1, [r7, #18]
 800db64:	8a3b      	ldrh	r3, [r7, #16]
 800db66:	440b      	add	r3, r1
 800db68:	429a      	cmp	r2, r3
 800db6a:	da49      	bge.n	800dc00 <ff_wtoupper+0xe8>
			switch (cmd) {
 800db6c:	89fb      	ldrh	r3, [r7, #14]
 800db6e:	2b08      	cmp	r3, #8
 800db70:	d84f      	bhi.n	800dc12 <ff_wtoupper+0xfa>
 800db72:	a201      	add	r2, pc, #4	@ (adr r2, 800db78 <ff_wtoupper+0x60>)
 800db74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db78:	0800db9d 	.word	0x0800db9d
 800db7c:	0800dbaf 	.word	0x0800dbaf
 800db80:	0800dbc5 	.word	0x0800dbc5
 800db84:	0800dbcd 	.word	0x0800dbcd
 800db88:	0800dbd5 	.word	0x0800dbd5
 800db8c:	0800dbdd 	.word	0x0800dbdd
 800db90:	0800dbe5 	.word	0x0800dbe5
 800db94:	0800dbed 	.word	0x0800dbed
 800db98:	0800dbf5 	.word	0x0800dbf5
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800db9c:	88fa      	ldrh	r2, [r7, #6]
 800db9e:	8a7b      	ldrh	r3, [r7, #18]
 800dba0:	1ad3      	subs	r3, r2, r3
 800dba2:	005b      	lsls	r3, r3, #1
 800dba4:	697a      	ldr	r2, [r7, #20]
 800dba6:	4413      	add	r3, r2
 800dba8:	881b      	ldrh	r3, [r3, #0]
 800dbaa:	80fb      	strh	r3, [r7, #6]
 800dbac:	e027      	b.n	800dbfe <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800dbae:	88fa      	ldrh	r2, [r7, #6]
 800dbb0:	8a7b      	ldrh	r3, [r7, #18]
 800dbb2:	1ad3      	subs	r3, r2, r3
 800dbb4:	b29b      	uxth	r3, r3
 800dbb6:	f003 0301 	and.w	r3, r3, #1
 800dbba:	b29b      	uxth	r3, r3
 800dbbc:	88fa      	ldrh	r2, [r7, #6]
 800dbbe:	1ad3      	subs	r3, r2, r3
 800dbc0:	80fb      	strh	r3, [r7, #6]
 800dbc2:	e01c      	b.n	800dbfe <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800dbc4:	88fb      	ldrh	r3, [r7, #6]
 800dbc6:	3b10      	subs	r3, #16
 800dbc8:	80fb      	strh	r3, [r7, #6]
 800dbca:	e018      	b.n	800dbfe <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800dbcc:	88fb      	ldrh	r3, [r7, #6]
 800dbce:	3b20      	subs	r3, #32
 800dbd0:	80fb      	strh	r3, [r7, #6]
 800dbd2:	e014      	b.n	800dbfe <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800dbd4:	88fb      	ldrh	r3, [r7, #6]
 800dbd6:	3b30      	subs	r3, #48	@ 0x30
 800dbd8:	80fb      	strh	r3, [r7, #6]
 800dbda:	e010      	b.n	800dbfe <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800dbdc:	88fb      	ldrh	r3, [r7, #6]
 800dbde:	3b1a      	subs	r3, #26
 800dbe0:	80fb      	strh	r3, [r7, #6]
 800dbe2:	e00c      	b.n	800dbfe <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800dbe4:	88fb      	ldrh	r3, [r7, #6]
 800dbe6:	3308      	adds	r3, #8
 800dbe8:	80fb      	strh	r3, [r7, #6]
 800dbea:	e008      	b.n	800dbfe <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800dbec:	88fb      	ldrh	r3, [r7, #6]
 800dbee:	3b50      	subs	r3, #80	@ 0x50
 800dbf0:	80fb      	strh	r3, [r7, #6]
 800dbf2:	e004      	b.n	800dbfe <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800dbf4:	88fb      	ldrh	r3, [r7, #6]
 800dbf6:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800dbfa:	80fb      	strh	r3, [r7, #6]
 800dbfc:	bf00      	nop
			}
			break;
 800dbfe:	e008      	b.n	800dc12 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800dc00:	89fb      	ldrh	r3, [r7, #14]
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d195      	bne.n	800db32 <ff_wtoupper+0x1a>
 800dc06:	8a3b      	ldrh	r3, [r7, #16]
 800dc08:	005b      	lsls	r3, r3, #1
 800dc0a:	697a      	ldr	r2, [r7, #20]
 800dc0c:	4413      	add	r3, r2
 800dc0e:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800dc10:	e78f      	b.n	800db32 <ff_wtoupper+0x1a>
			break;
 800dc12:	bf00      	nop
	}

	return chr;
 800dc14:	88fb      	ldrh	r3, [r7, #6]
}
 800dc16:	4618      	mov	r0, r3
 800dc18:	371c      	adds	r7, #28
 800dc1a:	46bd      	mov	sp, r7
 800dc1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc20:	4770      	bx	lr
 800dc22:	bf00      	nop
 800dc24:	08011650 	.word	0x08011650
 800dc28:	08011844 	.word	0x08011844

0800dc2c <sulp>:
 800dc2c:	b570      	push	{r4, r5, r6, lr}
 800dc2e:	4604      	mov	r4, r0
 800dc30:	460d      	mov	r5, r1
 800dc32:	ec45 4b10 	vmov	d0, r4, r5
 800dc36:	4616      	mov	r6, r2
 800dc38:	f002 f820 	bl	800fc7c <__ulp>
 800dc3c:	ec51 0b10 	vmov	r0, r1, d0
 800dc40:	b17e      	cbz	r6, 800dc62 <sulp+0x36>
 800dc42:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800dc46:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	dd09      	ble.n	800dc62 <sulp+0x36>
 800dc4e:	051b      	lsls	r3, r3, #20
 800dc50:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800dc54:	2400      	movs	r4, #0
 800dc56:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800dc5a:	4622      	mov	r2, r4
 800dc5c:	462b      	mov	r3, r5
 800dc5e:	f7f2 fceb 	bl	8000638 <__aeabi_dmul>
 800dc62:	ec41 0b10 	vmov	d0, r0, r1
 800dc66:	bd70      	pop	{r4, r5, r6, pc}

0800dc68 <_strtod_l>:
 800dc68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc6c:	b09f      	sub	sp, #124	@ 0x7c
 800dc6e:	460c      	mov	r4, r1
 800dc70:	9217      	str	r2, [sp, #92]	@ 0x5c
 800dc72:	2200      	movs	r2, #0
 800dc74:	921a      	str	r2, [sp, #104]	@ 0x68
 800dc76:	9005      	str	r0, [sp, #20]
 800dc78:	f04f 0a00 	mov.w	sl, #0
 800dc7c:	f04f 0b00 	mov.w	fp, #0
 800dc80:	460a      	mov	r2, r1
 800dc82:	9219      	str	r2, [sp, #100]	@ 0x64
 800dc84:	7811      	ldrb	r1, [r2, #0]
 800dc86:	292b      	cmp	r1, #43	@ 0x2b
 800dc88:	d04a      	beq.n	800dd20 <_strtod_l+0xb8>
 800dc8a:	d838      	bhi.n	800dcfe <_strtod_l+0x96>
 800dc8c:	290d      	cmp	r1, #13
 800dc8e:	d832      	bhi.n	800dcf6 <_strtod_l+0x8e>
 800dc90:	2908      	cmp	r1, #8
 800dc92:	d832      	bhi.n	800dcfa <_strtod_l+0x92>
 800dc94:	2900      	cmp	r1, #0
 800dc96:	d03b      	beq.n	800dd10 <_strtod_l+0xa8>
 800dc98:	2200      	movs	r2, #0
 800dc9a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800dc9c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800dc9e:	782a      	ldrb	r2, [r5, #0]
 800dca0:	2a30      	cmp	r2, #48	@ 0x30
 800dca2:	f040 80b3 	bne.w	800de0c <_strtod_l+0x1a4>
 800dca6:	786a      	ldrb	r2, [r5, #1]
 800dca8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800dcac:	2a58      	cmp	r2, #88	@ 0x58
 800dcae:	d16e      	bne.n	800dd8e <_strtod_l+0x126>
 800dcb0:	9302      	str	r3, [sp, #8]
 800dcb2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dcb4:	9301      	str	r3, [sp, #4]
 800dcb6:	ab1a      	add	r3, sp, #104	@ 0x68
 800dcb8:	9300      	str	r3, [sp, #0]
 800dcba:	4a8e      	ldr	r2, [pc, #568]	@ (800def4 <_strtod_l+0x28c>)
 800dcbc:	9805      	ldr	r0, [sp, #20]
 800dcbe:	ab1b      	add	r3, sp, #108	@ 0x6c
 800dcc0:	a919      	add	r1, sp, #100	@ 0x64
 800dcc2:	f001 f8d5 	bl	800ee70 <__gethex>
 800dcc6:	f010 060f 	ands.w	r6, r0, #15
 800dcca:	4604      	mov	r4, r0
 800dccc:	d005      	beq.n	800dcda <_strtod_l+0x72>
 800dcce:	2e06      	cmp	r6, #6
 800dcd0:	d128      	bne.n	800dd24 <_strtod_l+0xbc>
 800dcd2:	3501      	adds	r5, #1
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	9519      	str	r5, [sp, #100]	@ 0x64
 800dcd8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dcda:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	f040 858e 	bne.w	800e7fe <_strtod_l+0xb96>
 800dce2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dce4:	b1cb      	cbz	r3, 800dd1a <_strtod_l+0xb2>
 800dce6:	4652      	mov	r2, sl
 800dce8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800dcec:	ec43 2b10 	vmov	d0, r2, r3
 800dcf0:	b01f      	add	sp, #124	@ 0x7c
 800dcf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcf6:	2920      	cmp	r1, #32
 800dcf8:	d1ce      	bne.n	800dc98 <_strtod_l+0x30>
 800dcfa:	3201      	adds	r2, #1
 800dcfc:	e7c1      	b.n	800dc82 <_strtod_l+0x1a>
 800dcfe:	292d      	cmp	r1, #45	@ 0x2d
 800dd00:	d1ca      	bne.n	800dc98 <_strtod_l+0x30>
 800dd02:	2101      	movs	r1, #1
 800dd04:	910b      	str	r1, [sp, #44]	@ 0x2c
 800dd06:	1c51      	adds	r1, r2, #1
 800dd08:	9119      	str	r1, [sp, #100]	@ 0x64
 800dd0a:	7852      	ldrb	r2, [r2, #1]
 800dd0c:	2a00      	cmp	r2, #0
 800dd0e:	d1c5      	bne.n	800dc9c <_strtod_l+0x34>
 800dd10:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800dd12:	9419      	str	r4, [sp, #100]	@ 0x64
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	f040 8570 	bne.w	800e7fa <_strtod_l+0xb92>
 800dd1a:	4652      	mov	r2, sl
 800dd1c:	465b      	mov	r3, fp
 800dd1e:	e7e5      	b.n	800dcec <_strtod_l+0x84>
 800dd20:	2100      	movs	r1, #0
 800dd22:	e7ef      	b.n	800dd04 <_strtod_l+0x9c>
 800dd24:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800dd26:	b13a      	cbz	r2, 800dd38 <_strtod_l+0xd0>
 800dd28:	2135      	movs	r1, #53	@ 0x35
 800dd2a:	a81c      	add	r0, sp, #112	@ 0x70
 800dd2c:	f002 f8a0 	bl	800fe70 <__copybits>
 800dd30:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dd32:	9805      	ldr	r0, [sp, #20]
 800dd34:	f001 fc6e 	bl	800f614 <_Bfree>
 800dd38:	3e01      	subs	r6, #1
 800dd3a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800dd3c:	2e04      	cmp	r6, #4
 800dd3e:	d806      	bhi.n	800dd4e <_strtod_l+0xe6>
 800dd40:	e8df f006 	tbb	[pc, r6]
 800dd44:	201d0314 	.word	0x201d0314
 800dd48:	14          	.byte	0x14
 800dd49:	00          	.byte	0x00
 800dd4a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800dd4e:	05e1      	lsls	r1, r4, #23
 800dd50:	bf48      	it	mi
 800dd52:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800dd56:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800dd5a:	0d1b      	lsrs	r3, r3, #20
 800dd5c:	051b      	lsls	r3, r3, #20
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	d1bb      	bne.n	800dcda <_strtod_l+0x72>
 800dd62:	f000 ff87 	bl	800ec74 <__errno>
 800dd66:	2322      	movs	r3, #34	@ 0x22
 800dd68:	6003      	str	r3, [r0, #0]
 800dd6a:	e7b6      	b.n	800dcda <_strtod_l+0x72>
 800dd6c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800dd70:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800dd74:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800dd78:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800dd7c:	e7e7      	b.n	800dd4e <_strtod_l+0xe6>
 800dd7e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800defc <_strtod_l+0x294>
 800dd82:	e7e4      	b.n	800dd4e <_strtod_l+0xe6>
 800dd84:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800dd88:	f04f 3aff 	mov.w	sl, #4294967295
 800dd8c:	e7df      	b.n	800dd4e <_strtod_l+0xe6>
 800dd8e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dd90:	1c5a      	adds	r2, r3, #1
 800dd92:	9219      	str	r2, [sp, #100]	@ 0x64
 800dd94:	785b      	ldrb	r3, [r3, #1]
 800dd96:	2b30      	cmp	r3, #48	@ 0x30
 800dd98:	d0f9      	beq.n	800dd8e <_strtod_l+0x126>
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d09d      	beq.n	800dcda <_strtod_l+0x72>
 800dd9e:	2301      	movs	r3, #1
 800dda0:	9309      	str	r3, [sp, #36]	@ 0x24
 800dda2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dda4:	930c      	str	r3, [sp, #48]	@ 0x30
 800dda6:	2300      	movs	r3, #0
 800dda8:	9308      	str	r3, [sp, #32]
 800ddaa:	930a      	str	r3, [sp, #40]	@ 0x28
 800ddac:	461f      	mov	r7, r3
 800ddae:	220a      	movs	r2, #10
 800ddb0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800ddb2:	7805      	ldrb	r5, [r0, #0]
 800ddb4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800ddb8:	b2d9      	uxtb	r1, r3
 800ddba:	2909      	cmp	r1, #9
 800ddbc:	d928      	bls.n	800de10 <_strtod_l+0x1a8>
 800ddbe:	494e      	ldr	r1, [pc, #312]	@ (800def8 <_strtod_l+0x290>)
 800ddc0:	2201      	movs	r2, #1
 800ddc2:	f000 feff 	bl	800ebc4 <strncmp>
 800ddc6:	2800      	cmp	r0, #0
 800ddc8:	d032      	beq.n	800de30 <_strtod_l+0x1c8>
 800ddca:	2000      	movs	r0, #0
 800ddcc:	462a      	mov	r2, r5
 800ddce:	4681      	mov	r9, r0
 800ddd0:	463d      	mov	r5, r7
 800ddd2:	4603      	mov	r3, r0
 800ddd4:	2a65      	cmp	r2, #101	@ 0x65
 800ddd6:	d001      	beq.n	800dddc <_strtod_l+0x174>
 800ddd8:	2a45      	cmp	r2, #69	@ 0x45
 800ddda:	d114      	bne.n	800de06 <_strtod_l+0x19e>
 800dddc:	b91d      	cbnz	r5, 800dde6 <_strtod_l+0x17e>
 800ddde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dde0:	4302      	orrs	r2, r0
 800dde2:	d095      	beq.n	800dd10 <_strtod_l+0xa8>
 800dde4:	2500      	movs	r5, #0
 800dde6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800dde8:	1c62      	adds	r2, r4, #1
 800ddea:	9219      	str	r2, [sp, #100]	@ 0x64
 800ddec:	7862      	ldrb	r2, [r4, #1]
 800ddee:	2a2b      	cmp	r2, #43	@ 0x2b
 800ddf0:	d077      	beq.n	800dee2 <_strtod_l+0x27a>
 800ddf2:	2a2d      	cmp	r2, #45	@ 0x2d
 800ddf4:	d07b      	beq.n	800deee <_strtod_l+0x286>
 800ddf6:	f04f 0c00 	mov.w	ip, #0
 800ddfa:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800ddfe:	2909      	cmp	r1, #9
 800de00:	f240 8082 	bls.w	800df08 <_strtod_l+0x2a0>
 800de04:	9419      	str	r4, [sp, #100]	@ 0x64
 800de06:	f04f 0800 	mov.w	r8, #0
 800de0a:	e0a2      	b.n	800df52 <_strtod_l+0x2ea>
 800de0c:	2300      	movs	r3, #0
 800de0e:	e7c7      	b.n	800dda0 <_strtod_l+0x138>
 800de10:	2f08      	cmp	r7, #8
 800de12:	bfd5      	itete	le
 800de14:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800de16:	9908      	ldrgt	r1, [sp, #32]
 800de18:	fb02 3301 	mlale	r3, r2, r1, r3
 800de1c:	fb02 3301 	mlagt	r3, r2, r1, r3
 800de20:	f100 0001 	add.w	r0, r0, #1
 800de24:	bfd4      	ite	le
 800de26:	930a      	strle	r3, [sp, #40]	@ 0x28
 800de28:	9308      	strgt	r3, [sp, #32]
 800de2a:	3701      	adds	r7, #1
 800de2c:	9019      	str	r0, [sp, #100]	@ 0x64
 800de2e:	e7bf      	b.n	800ddb0 <_strtod_l+0x148>
 800de30:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800de32:	1c5a      	adds	r2, r3, #1
 800de34:	9219      	str	r2, [sp, #100]	@ 0x64
 800de36:	785a      	ldrb	r2, [r3, #1]
 800de38:	b37f      	cbz	r7, 800de9a <_strtod_l+0x232>
 800de3a:	4681      	mov	r9, r0
 800de3c:	463d      	mov	r5, r7
 800de3e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800de42:	2b09      	cmp	r3, #9
 800de44:	d912      	bls.n	800de6c <_strtod_l+0x204>
 800de46:	2301      	movs	r3, #1
 800de48:	e7c4      	b.n	800ddd4 <_strtod_l+0x16c>
 800de4a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800de4c:	1c5a      	adds	r2, r3, #1
 800de4e:	9219      	str	r2, [sp, #100]	@ 0x64
 800de50:	785a      	ldrb	r2, [r3, #1]
 800de52:	3001      	adds	r0, #1
 800de54:	2a30      	cmp	r2, #48	@ 0x30
 800de56:	d0f8      	beq.n	800de4a <_strtod_l+0x1e2>
 800de58:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800de5c:	2b08      	cmp	r3, #8
 800de5e:	f200 84d3 	bhi.w	800e808 <_strtod_l+0xba0>
 800de62:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800de64:	930c      	str	r3, [sp, #48]	@ 0x30
 800de66:	4681      	mov	r9, r0
 800de68:	2000      	movs	r0, #0
 800de6a:	4605      	mov	r5, r0
 800de6c:	3a30      	subs	r2, #48	@ 0x30
 800de6e:	f100 0301 	add.w	r3, r0, #1
 800de72:	d02a      	beq.n	800deca <_strtod_l+0x262>
 800de74:	4499      	add	r9, r3
 800de76:	eb00 0c05 	add.w	ip, r0, r5
 800de7a:	462b      	mov	r3, r5
 800de7c:	210a      	movs	r1, #10
 800de7e:	4563      	cmp	r3, ip
 800de80:	d10d      	bne.n	800de9e <_strtod_l+0x236>
 800de82:	1c69      	adds	r1, r5, #1
 800de84:	4401      	add	r1, r0
 800de86:	4428      	add	r0, r5
 800de88:	2808      	cmp	r0, #8
 800de8a:	dc16      	bgt.n	800deba <_strtod_l+0x252>
 800de8c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800de8e:	230a      	movs	r3, #10
 800de90:	fb03 2300 	mla	r3, r3, r0, r2
 800de94:	930a      	str	r3, [sp, #40]	@ 0x28
 800de96:	2300      	movs	r3, #0
 800de98:	e018      	b.n	800decc <_strtod_l+0x264>
 800de9a:	4638      	mov	r0, r7
 800de9c:	e7da      	b.n	800de54 <_strtod_l+0x1ec>
 800de9e:	2b08      	cmp	r3, #8
 800dea0:	f103 0301 	add.w	r3, r3, #1
 800dea4:	dc03      	bgt.n	800deae <_strtod_l+0x246>
 800dea6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800dea8:	434e      	muls	r6, r1
 800deaa:	960a      	str	r6, [sp, #40]	@ 0x28
 800deac:	e7e7      	b.n	800de7e <_strtod_l+0x216>
 800deae:	2b10      	cmp	r3, #16
 800deb0:	bfde      	ittt	le
 800deb2:	9e08      	ldrle	r6, [sp, #32]
 800deb4:	434e      	mulle	r6, r1
 800deb6:	9608      	strle	r6, [sp, #32]
 800deb8:	e7e1      	b.n	800de7e <_strtod_l+0x216>
 800deba:	280f      	cmp	r0, #15
 800debc:	dceb      	bgt.n	800de96 <_strtod_l+0x22e>
 800debe:	9808      	ldr	r0, [sp, #32]
 800dec0:	230a      	movs	r3, #10
 800dec2:	fb03 2300 	mla	r3, r3, r0, r2
 800dec6:	9308      	str	r3, [sp, #32]
 800dec8:	e7e5      	b.n	800de96 <_strtod_l+0x22e>
 800deca:	4629      	mov	r1, r5
 800decc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800dece:	1c50      	adds	r0, r2, #1
 800ded0:	9019      	str	r0, [sp, #100]	@ 0x64
 800ded2:	7852      	ldrb	r2, [r2, #1]
 800ded4:	4618      	mov	r0, r3
 800ded6:	460d      	mov	r5, r1
 800ded8:	e7b1      	b.n	800de3e <_strtod_l+0x1d6>
 800deda:	f04f 0900 	mov.w	r9, #0
 800dede:	2301      	movs	r3, #1
 800dee0:	e77d      	b.n	800ddde <_strtod_l+0x176>
 800dee2:	f04f 0c00 	mov.w	ip, #0
 800dee6:	1ca2      	adds	r2, r4, #2
 800dee8:	9219      	str	r2, [sp, #100]	@ 0x64
 800deea:	78a2      	ldrb	r2, [r4, #2]
 800deec:	e785      	b.n	800ddfa <_strtod_l+0x192>
 800deee:	f04f 0c01 	mov.w	ip, #1
 800def2:	e7f8      	b.n	800dee6 <_strtod_l+0x27e>
 800def4:	08011924 	.word	0x08011924
 800def8:	08011900 	.word	0x08011900
 800defc:	7ff00000 	.word	0x7ff00000
 800df00:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800df02:	1c51      	adds	r1, r2, #1
 800df04:	9119      	str	r1, [sp, #100]	@ 0x64
 800df06:	7852      	ldrb	r2, [r2, #1]
 800df08:	2a30      	cmp	r2, #48	@ 0x30
 800df0a:	d0f9      	beq.n	800df00 <_strtod_l+0x298>
 800df0c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800df10:	2908      	cmp	r1, #8
 800df12:	f63f af78 	bhi.w	800de06 <_strtod_l+0x19e>
 800df16:	3a30      	subs	r2, #48	@ 0x30
 800df18:	920e      	str	r2, [sp, #56]	@ 0x38
 800df1a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800df1c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800df1e:	f04f 080a 	mov.w	r8, #10
 800df22:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800df24:	1c56      	adds	r6, r2, #1
 800df26:	9619      	str	r6, [sp, #100]	@ 0x64
 800df28:	7852      	ldrb	r2, [r2, #1]
 800df2a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800df2e:	f1be 0f09 	cmp.w	lr, #9
 800df32:	d939      	bls.n	800dfa8 <_strtod_l+0x340>
 800df34:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800df36:	1a76      	subs	r6, r6, r1
 800df38:	2e08      	cmp	r6, #8
 800df3a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800df3e:	dc03      	bgt.n	800df48 <_strtod_l+0x2e0>
 800df40:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800df42:	4588      	cmp	r8, r1
 800df44:	bfa8      	it	ge
 800df46:	4688      	movge	r8, r1
 800df48:	f1bc 0f00 	cmp.w	ip, #0
 800df4c:	d001      	beq.n	800df52 <_strtod_l+0x2ea>
 800df4e:	f1c8 0800 	rsb	r8, r8, #0
 800df52:	2d00      	cmp	r5, #0
 800df54:	d14e      	bne.n	800dff4 <_strtod_l+0x38c>
 800df56:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800df58:	4308      	orrs	r0, r1
 800df5a:	f47f aebe 	bne.w	800dcda <_strtod_l+0x72>
 800df5e:	2b00      	cmp	r3, #0
 800df60:	f47f aed6 	bne.w	800dd10 <_strtod_l+0xa8>
 800df64:	2a69      	cmp	r2, #105	@ 0x69
 800df66:	d028      	beq.n	800dfba <_strtod_l+0x352>
 800df68:	dc25      	bgt.n	800dfb6 <_strtod_l+0x34e>
 800df6a:	2a49      	cmp	r2, #73	@ 0x49
 800df6c:	d025      	beq.n	800dfba <_strtod_l+0x352>
 800df6e:	2a4e      	cmp	r2, #78	@ 0x4e
 800df70:	f47f aece 	bne.w	800dd10 <_strtod_l+0xa8>
 800df74:	499b      	ldr	r1, [pc, #620]	@ (800e1e4 <_strtod_l+0x57c>)
 800df76:	a819      	add	r0, sp, #100	@ 0x64
 800df78:	f001 f99c 	bl	800f2b4 <__match>
 800df7c:	2800      	cmp	r0, #0
 800df7e:	f43f aec7 	beq.w	800dd10 <_strtod_l+0xa8>
 800df82:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800df84:	781b      	ldrb	r3, [r3, #0]
 800df86:	2b28      	cmp	r3, #40	@ 0x28
 800df88:	d12e      	bne.n	800dfe8 <_strtod_l+0x380>
 800df8a:	4997      	ldr	r1, [pc, #604]	@ (800e1e8 <_strtod_l+0x580>)
 800df8c:	aa1c      	add	r2, sp, #112	@ 0x70
 800df8e:	a819      	add	r0, sp, #100	@ 0x64
 800df90:	f001 f9a4 	bl	800f2dc <__hexnan>
 800df94:	2805      	cmp	r0, #5
 800df96:	d127      	bne.n	800dfe8 <_strtod_l+0x380>
 800df98:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800df9a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800df9e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800dfa2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800dfa6:	e698      	b.n	800dcda <_strtod_l+0x72>
 800dfa8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800dfaa:	fb08 2101 	mla	r1, r8, r1, r2
 800dfae:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800dfb2:	920e      	str	r2, [sp, #56]	@ 0x38
 800dfb4:	e7b5      	b.n	800df22 <_strtod_l+0x2ba>
 800dfb6:	2a6e      	cmp	r2, #110	@ 0x6e
 800dfb8:	e7da      	b.n	800df70 <_strtod_l+0x308>
 800dfba:	498c      	ldr	r1, [pc, #560]	@ (800e1ec <_strtod_l+0x584>)
 800dfbc:	a819      	add	r0, sp, #100	@ 0x64
 800dfbe:	f001 f979 	bl	800f2b4 <__match>
 800dfc2:	2800      	cmp	r0, #0
 800dfc4:	f43f aea4 	beq.w	800dd10 <_strtod_l+0xa8>
 800dfc8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dfca:	4989      	ldr	r1, [pc, #548]	@ (800e1f0 <_strtod_l+0x588>)
 800dfcc:	3b01      	subs	r3, #1
 800dfce:	a819      	add	r0, sp, #100	@ 0x64
 800dfd0:	9319      	str	r3, [sp, #100]	@ 0x64
 800dfd2:	f001 f96f 	bl	800f2b4 <__match>
 800dfd6:	b910      	cbnz	r0, 800dfde <_strtod_l+0x376>
 800dfd8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dfda:	3301      	adds	r3, #1
 800dfdc:	9319      	str	r3, [sp, #100]	@ 0x64
 800dfde:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800e200 <_strtod_l+0x598>
 800dfe2:	f04f 0a00 	mov.w	sl, #0
 800dfe6:	e678      	b.n	800dcda <_strtod_l+0x72>
 800dfe8:	4882      	ldr	r0, [pc, #520]	@ (800e1f4 <_strtod_l+0x58c>)
 800dfea:	f000 fe81 	bl	800ecf0 <nan>
 800dfee:	ec5b ab10 	vmov	sl, fp, d0
 800dff2:	e672      	b.n	800dcda <_strtod_l+0x72>
 800dff4:	eba8 0309 	sub.w	r3, r8, r9
 800dff8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800dffa:	9309      	str	r3, [sp, #36]	@ 0x24
 800dffc:	2f00      	cmp	r7, #0
 800dffe:	bf08      	it	eq
 800e000:	462f      	moveq	r7, r5
 800e002:	2d10      	cmp	r5, #16
 800e004:	462c      	mov	r4, r5
 800e006:	bfa8      	it	ge
 800e008:	2410      	movge	r4, #16
 800e00a:	f7f2 fa9b 	bl	8000544 <__aeabi_ui2d>
 800e00e:	2d09      	cmp	r5, #9
 800e010:	4682      	mov	sl, r0
 800e012:	468b      	mov	fp, r1
 800e014:	dc13      	bgt.n	800e03e <_strtod_l+0x3d6>
 800e016:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e018:	2b00      	cmp	r3, #0
 800e01a:	f43f ae5e 	beq.w	800dcda <_strtod_l+0x72>
 800e01e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e020:	dd78      	ble.n	800e114 <_strtod_l+0x4ac>
 800e022:	2b16      	cmp	r3, #22
 800e024:	dc5f      	bgt.n	800e0e6 <_strtod_l+0x47e>
 800e026:	4974      	ldr	r1, [pc, #464]	@ (800e1f8 <_strtod_l+0x590>)
 800e028:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e02c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e030:	4652      	mov	r2, sl
 800e032:	465b      	mov	r3, fp
 800e034:	f7f2 fb00 	bl	8000638 <__aeabi_dmul>
 800e038:	4682      	mov	sl, r0
 800e03a:	468b      	mov	fp, r1
 800e03c:	e64d      	b.n	800dcda <_strtod_l+0x72>
 800e03e:	4b6e      	ldr	r3, [pc, #440]	@ (800e1f8 <_strtod_l+0x590>)
 800e040:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e044:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800e048:	f7f2 faf6 	bl	8000638 <__aeabi_dmul>
 800e04c:	4682      	mov	sl, r0
 800e04e:	9808      	ldr	r0, [sp, #32]
 800e050:	468b      	mov	fp, r1
 800e052:	f7f2 fa77 	bl	8000544 <__aeabi_ui2d>
 800e056:	4602      	mov	r2, r0
 800e058:	460b      	mov	r3, r1
 800e05a:	4650      	mov	r0, sl
 800e05c:	4659      	mov	r1, fp
 800e05e:	f7f2 f935 	bl	80002cc <__adddf3>
 800e062:	2d0f      	cmp	r5, #15
 800e064:	4682      	mov	sl, r0
 800e066:	468b      	mov	fp, r1
 800e068:	ddd5      	ble.n	800e016 <_strtod_l+0x3ae>
 800e06a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e06c:	1b2c      	subs	r4, r5, r4
 800e06e:	441c      	add	r4, r3
 800e070:	2c00      	cmp	r4, #0
 800e072:	f340 8096 	ble.w	800e1a2 <_strtod_l+0x53a>
 800e076:	f014 030f 	ands.w	r3, r4, #15
 800e07a:	d00a      	beq.n	800e092 <_strtod_l+0x42a>
 800e07c:	495e      	ldr	r1, [pc, #376]	@ (800e1f8 <_strtod_l+0x590>)
 800e07e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e082:	4652      	mov	r2, sl
 800e084:	465b      	mov	r3, fp
 800e086:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e08a:	f7f2 fad5 	bl	8000638 <__aeabi_dmul>
 800e08e:	4682      	mov	sl, r0
 800e090:	468b      	mov	fp, r1
 800e092:	f034 040f 	bics.w	r4, r4, #15
 800e096:	d073      	beq.n	800e180 <_strtod_l+0x518>
 800e098:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800e09c:	dd48      	ble.n	800e130 <_strtod_l+0x4c8>
 800e09e:	2400      	movs	r4, #0
 800e0a0:	46a0      	mov	r8, r4
 800e0a2:	940a      	str	r4, [sp, #40]	@ 0x28
 800e0a4:	46a1      	mov	r9, r4
 800e0a6:	9a05      	ldr	r2, [sp, #20]
 800e0a8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800e200 <_strtod_l+0x598>
 800e0ac:	2322      	movs	r3, #34	@ 0x22
 800e0ae:	6013      	str	r3, [r2, #0]
 800e0b0:	f04f 0a00 	mov.w	sl, #0
 800e0b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	f43f ae0f 	beq.w	800dcda <_strtod_l+0x72>
 800e0bc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e0be:	9805      	ldr	r0, [sp, #20]
 800e0c0:	f001 faa8 	bl	800f614 <_Bfree>
 800e0c4:	9805      	ldr	r0, [sp, #20]
 800e0c6:	4649      	mov	r1, r9
 800e0c8:	f001 faa4 	bl	800f614 <_Bfree>
 800e0cc:	9805      	ldr	r0, [sp, #20]
 800e0ce:	4641      	mov	r1, r8
 800e0d0:	f001 faa0 	bl	800f614 <_Bfree>
 800e0d4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e0d6:	9805      	ldr	r0, [sp, #20]
 800e0d8:	f001 fa9c 	bl	800f614 <_Bfree>
 800e0dc:	9805      	ldr	r0, [sp, #20]
 800e0de:	4621      	mov	r1, r4
 800e0e0:	f001 fa98 	bl	800f614 <_Bfree>
 800e0e4:	e5f9      	b.n	800dcda <_strtod_l+0x72>
 800e0e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e0e8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800e0ec:	4293      	cmp	r3, r2
 800e0ee:	dbbc      	blt.n	800e06a <_strtod_l+0x402>
 800e0f0:	4c41      	ldr	r4, [pc, #260]	@ (800e1f8 <_strtod_l+0x590>)
 800e0f2:	f1c5 050f 	rsb	r5, r5, #15
 800e0f6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e0fa:	4652      	mov	r2, sl
 800e0fc:	465b      	mov	r3, fp
 800e0fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e102:	f7f2 fa99 	bl	8000638 <__aeabi_dmul>
 800e106:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e108:	1b5d      	subs	r5, r3, r5
 800e10a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e10e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e112:	e78f      	b.n	800e034 <_strtod_l+0x3cc>
 800e114:	3316      	adds	r3, #22
 800e116:	dba8      	blt.n	800e06a <_strtod_l+0x402>
 800e118:	4b37      	ldr	r3, [pc, #220]	@ (800e1f8 <_strtod_l+0x590>)
 800e11a:	eba9 0808 	sub.w	r8, r9, r8
 800e11e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800e122:	e9d8 2300 	ldrd	r2, r3, [r8]
 800e126:	4650      	mov	r0, sl
 800e128:	4659      	mov	r1, fp
 800e12a:	f7f2 fbaf 	bl	800088c <__aeabi_ddiv>
 800e12e:	e783      	b.n	800e038 <_strtod_l+0x3d0>
 800e130:	4b32      	ldr	r3, [pc, #200]	@ (800e1fc <_strtod_l+0x594>)
 800e132:	9308      	str	r3, [sp, #32]
 800e134:	2300      	movs	r3, #0
 800e136:	1124      	asrs	r4, r4, #4
 800e138:	4650      	mov	r0, sl
 800e13a:	4659      	mov	r1, fp
 800e13c:	461e      	mov	r6, r3
 800e13e:	2c01      	cmp	r4, #1
 800e140:	dc21      	bgt.n	800e186 <_strtod_l+0x51e>
 800e142:	b10b      	cbz	r3, 800e148 <_strtod_l+0x4e0>
 800e144:	4682      	mov	sl, r0
 800e146:	468b      	mov	fp, r1
 800e148:	492c      	ldr	r1, [pc, #176]	@ (800e1fc <_strtod_l+0x594>)
 800e14a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800e14e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800e152:	4652      	mov	r2, sl
 800e154:	465b      	mov	r3, fp
 800e156:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e15a:	f7f2 fa6d 	bl	8000638 <__aeabi_dmul>
 800e15e:	4b28      	ldr	r3, [pc, #160]	@ (800e200 <_strtod_l+0x598>)
 800e160:	460a      	mov	r2, r1
 800e162:	400b      	ands	r3, r1
 800e164:	4927      	ldr	r1, [pc, #156]	@ (800e204 <_strtod_l+0x59c>)
 800e166:	428b      	cmp	r3, r1
 800e168:	4682      	mov	sl, r0
 800e16a:	d898      	bhi.n	800e09e <_strtod_l+0x436>
 800e16c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800e170:	428b      	cmp	r3, r1
 800e172:	bf86      	itte	hi
 800e174:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800e208 <_strtod_l+0x5a0>
 800e178:	f04f 3aff 	movhi.w	sl, #4294967295
 800e17c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800e180:	2300      	movs	r3, #0
 800e182:	9308      	str	r3, [sp, #32]
 800e184:	e07a      	b.n	800e27c <_strtod_l+0x614>
 800e186:	07e2      	lsls	r2, r4, #31
 800e188:	d505      	bpl.n	800e196 <_strtod_l+0x52e>
 800e18a:	9b08      	ldr	r3, [sp, #32]
 800e18c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e190:	f7f2 fa52 	bl	8000638 <__aeabi_dmul>
 800e194:	2301      	movs	r3, #1
 800e196:	9a08      	ldr	r2, [sp, #32]
 800e198:	3208      	adds	r2, #8
 800e19a:	3601      	adds	r6, #1
 800e19c:	1064      	asrs	r4, r4, #1
 800e19e:	9208      	str	r2, [sp, #32]
 800e1a0:	e7cd      	b.n	800e13e <_strtod_l+0x4d6>
 800e1a2:	d0ed      	beq.n	800e180 <_strtod_l+0x518>
 800e1a4:	4264      	negs	r4, r4
 800e1a6:	f014 020f 	ands.w	r2, r4, #15
 800e1aa:	d00a      	beq.n	800e1c2 <_strtod_l+0x55a>
 800e1ac:	4b12      	ldr	r3, [pc, #72]	@ (800e1f8 <_strtod_l+0x590>)
 800e1ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e1b2:	4650      	mov	r0, sl
 800e1b4:	4659      	mov	r1, fp
 800e1b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1ba:	f7f2 fb67 	bl	800088c <__aeabi_ddiv>
 800e1be:	4682      	mov	sl, r0
 800e1c0:	468b      	mov	fp, r1
 800e1c2:	1124      	asrs	r4, r4, #4
 800e1c4:	d0dc      	beq.n	800e180 <_strtod_l+0x518>
 800e1c6:	2c1f      	cmp	r4, #31
 800e1c8:	dd20      	ble.n	800e20c <_strtod_l+0x5a4>
 800e1ca:	2400      	movs	r4, #0
 800e1cc:	46a0      	mov	r8, r4
 800e1ce:	940a      	str	r4, [sp, #40]	@ 0x28
 800e1d0:	46a1      	mov	r9, r4
 800e1d2:	9a05      	ldr	r2, [sp, #20]
 800e1d4:	2322      	movs	r3, #34	@ 0x22
 800e1d6:	f04f 0a00 	mov.w	sl, #0
 800e1da:	f04f 0b00 	mov.w	fp, #0
 800e1de:	6013      	str	r3, [r2, #0]
 800e1e0:	e768      	b.n	800e0b4 <_strtod_l+0x44c>
 800e1e2:	bf00      	nop
 800e1e4:	0801190b 	.word	0x0801190b
 800e1e8:	08011910 	.word	0x08011910
 800e1ec:	08011902 	.word	0x08011902
 800e1f0:	08011905 	.word	0x08011905
 800e1f4:	08011cb7 	.word	0x08011cb7
 800e1f8:	08011a80 	.word	0x08011a80
 800e1fc:	08011a58 	.word	0x08011a58
 800e200:	7ff00000 	.word	0x7ff00000
 800e204:	7ca00000 	.word	0x7ca00000
 800e208:	7fefffff 	.word	0x7fefffff
 800e20c:	f014 0310 	ands.w	r3, r4, #16
 800e210:	bf18      	it	ne
 800e212:	236a      	movne	r3, #106	@ 0x6a
 800e214:	4ea9      	ldr	r6, [pc, #676]	@ (800e4bc <_strtod_l+0x854>)
 800e216:	9308      	str	r3, [sp, #32]
 800e218:	4650      	mov	r0, sl
 800e21a:	4659      	mov	r1, fp
 800e21c:	2300      	movs	r3, #0
 800e21e:	07e2      	lsls	r2, r4, #31
 800e220:	d504      	bpl.n	800e22c <_strtod_l+0x5c4>
 800e222:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e226:	f7f2 fa07 	bl	8000638 <__aeabi_dmul>
 800e22a:	2301      	movs	r3, #1
 800e22c:	1064      	asrs	r4, r4, #1
 800e22e:	f106 0608 	add.w	r6, r6, #8
 800e232:	d1f4      	bne.n	800e21e <_strtod_l+0x5b6>
 800e234:	b10b      	cbz	r3, 800e23a <_strtod_l+0x5d2>
 800e236:	4682      	mov	sl, r0
 800e238:	468b      	mov	fp, r1
 800e23a:	9b08      	ldr	r3, [sp, #32]
 800e23c:	b1b3      	cbz	r3, 800e26c <_strtod_l+0x604>
 800e23e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800e242:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800e246:	2b00      	cmp	r3, #0
 800e248:	4659      	mov	r1, fp
 800e24a:	dd0f      	ble.n	800e26c <_strtod_l+0x604>
 800e24c:	2b1f      	cmp	r3, #31
 800e24e:	dd55      	ble.n	800e2fc <_strtod_l+0x694>
 800e250:	2b34      	cmp	r3, #52	@ 0x34
 800e252:	bfde      	ittt	le
 800e254:	f04f 33ff 	movle.w	r3, #4294967295
 800e258:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800e25c:	4093      	lslle	r3, r2
 800e25e:	f04f 0a00 	mov.w	sl, #0
 800e262:	bfcc      	ite	gt
 800e264:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800e268:	ea03 0b01 	andle.w	fp, r3, r1
 800e26c:	2200      	movs	r2, #0
 800e26e:	2300      	movs	r3, #0
 800e270:	4650      	mov	r0, sl
 800e272:	4659      	mov	r1, fp
 800e274:	f7f2 fc48 	bl	8000b08 <__aeabi_dcmpeq>
 800e278:	2800      	cmp	r0, #0
 800e27a:	d1a6      	bne.n	800e1ca <_strtod_l+0x562>
 800e27c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e27e:	9300      	str	r3, [sp, #0]
 800e280:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e282:	9805      	ldr	r0, [sp, #20]
 800e284:	462b      	mov	r3, r5
 800e286:	463a      	mov	r2, r7
 800e288:	f001 fa2c 	bl	800f6e4 <__s2b>
 800e28c:	900a      	str	r0, [sp, #40]	@ 0x28
 800e28e:	2800      	cmp	r0, #0
 800e290:	f43f af05 	beq.w	800e09e <_strtod_l+0x436>
 800e294:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e296:	2a00      	cmp	r2, #0
 800e298:	eba9 0308 	sub.w	r3, r9, r8
 800e29c:	bfa8      	it	ge
 800e29e:	2300      	movge	r3, #0
 800e2a0:	9312      	str	r3, [sp, #72]	@ 0x48
 800e2a2:	2400      	movs	r4, #0
 800e2a4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e2a8:	9316      	str	r3, [sp, #88]	@ 0x58
 800e2aa:	46a0      	mov	r8, r4
 800e2ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e2ae:	9805      	ldr	r0, [sp, #20]
 800e2b0:	6859      	ldr	r1, [r3, #4]
 800e2b2:	f001 f96f 	bl	800f594 <_Balloc>
 800e2b6:	4681      	mov	r9, r0
 800e2b8:	2800      	cmp	r0, #0
 800e2ba:	f43f aef4 	beq.w	800e0a6 <_strtod_l+0x43e>
 800e2be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e2c0:	691a      	ldr	r2, [r3, #16]
 800e2c2:	3202      	adds	r2, #2
 800e2c4:	f103 010c 	add.w	r1, r3, #12
 800e2c8:	0092      	lsls	r2, r2, #2
 800e2ca:	300c      	adds	r0, #12
 800e2cc:	f000 fcff 	bl	800ecce <memcpy>
 800e2d0:	ec4b ab10 	vmov	d0, sl, fp
 800e2d4:	9805      	ldr	r0, [sp, #20]
 800e2d6:	aa1c      	add	r2, sp, #112	@ 0x70
 800e2d8:	a91b      	add	r1, sp, #108	@ 0x6c
 800e2da:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800e2de:	f001 fd3d 	bl	800fd5c <__d2b>
 800e2e2:	901a      	str	r0, [sp, #104]	@ 0x68
 800e2e4:	2800      	cmp	r0, #0
 800e2e6:	f43f aede 	beq.w	800e0a6 <_strtod_l+0x43e>
 800e2ea:	9805      	ldr	r0, [sp, #20]
 800e2ec:	2101      	movs	r1, #1
 800e2ee:	f001 fa8f 	bl	800f810 <__i2b>
 800e2f2:	4680      	mov	r8, r0
 800e2f4:	b948      	cbnz	r0, 800e30a <_strtod_l+0x6a2>
 800e2f6:	f04f 0800 	mov.w	r8, #0
 800e2fa:	e6d4      	b.n	800e0a6 <_strtod_l+0x43e>
 800e2fc:	f04f 32ff 	mov.w	r2, #4294967295
 800e300:	fa02 f303 	lsl.w	r3, r2, r3
 800e304:	ea03 0a0a 	and.w	sl, r3, sl
 800e308:	e7b0      	b.n	800e26c <_strtod_l+0x604>
 800e30a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800e30c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800e30e:	2d00      	cmp	r5, #0
 800e310:	bfab      	itete	ge
 800e312:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800e314:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800e316:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800e318:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800e31a:	bfac      	ite	ge
 800e31c:	18ef      	addge	r7, r5, r3
 800e31e:	1b5e      	sublt	r6, r3, r5
 800e320:	9b08      	ldr	r3, [sp, #32]
 800e322:	1aed      	subs	r5, r5, r3
 800e324:	4415      	add	r5, r2
 800e326:	4b66      	ldr	r3, [pc, #408]	@ (800e4c0 <_strtod_l+0x858>)
 800e328:	3d01      	subs	r5, #1
 800e32a:	429d      	cmp	r5, r3
 800e32c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800e330:	da50      	bge.n	800e3d4 <_strtod_l+0x76c>
 800e332:	1b5b      	subs	r3, r3, r5
 800e334:	2b1f      	cmp	r3, #31
 800e336:	eba2 0203 	sub.w	r2, r2, r3
 800e33a:	f04f 0101 	mov.w	r1, #1
 800e33e:	dc3d      	bgt.n	800e3bc <_strtod_l+0x754>
 800e340:	fa01 f303 	lsl.w	r3, r1, r3
 800e344:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e346:	2300      	movs	r3, #0
 800e348:	9310      	str	r3, [sp, #64]	@ 0x40
 800e34a:	18bd      	adds	r5, r7, r2
 800e34c:	9b08      	ldr	r3, [sp, #32]
 800e34e:	42af      	cmp	r7, r5
 800e350:	4416      	add	r6, r2
 800e352:	441e      	add	r6, r3
 800e354:	463b      	mov	r3, r7
 800e356:	bfa8      	it	ge
 800e358:	462b      	movge	r3, r5
 800e35a:	42b3      	cmp	r3, r6
 800e35c:	bfa8      	it	ge
 800e35e:	4633      	movge	r3, r6
 800e360:	2b00      	cmp	r3, #0
 800e362:	bfc2      	ittt	gt
 800e364:	1aed      	subgt	r5, r5, r3
 800e366:	1af6      	subgt	r6, r6, r3
 800e368:	1aff      	subgt	r7, r7, r3
 800e36a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	dd16      	ble.n	800e39e <_strtod_l+0x736>
 800e370:	4641      	mov	r1, r8
 800e372:	9805      	ldr	r0, [sp, #20]
 800e374:	461a      	mov	r2, r3
 800e376:	f001 fb0b 	bl	800f990 <__pow5mult>
 800e37a:	4680      	mov	r8, r0
 800e37c:	2800      	cmp	r0, #0
 800e37e:	d0ba      	beq.n	800e2f6 <_strtod_l+0x68e>
 800e380:	4601      	mov	r1, r0
 800e382:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e384:	9805      	ldr	r0, [sp, #20]
 800e386:	f001 fa59 	bl	800f83c <__multiply>
 800e38a:	900e      	str	r0, [sp, #56]	@ 0x38
 800e38c:	2800      	cmp	r0, #0
 800e38e:	f43f ae8a 	beq.w	800e0a6 <_strtod_l+0x43e>
 800e392:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e394:	9805      	ldr	r0, [sp, #20]
 800e396:	f001 f93d 	bl	800f614 <_Bfree>
 800e39a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e39c:	931a      	str	r3, [sp, #104]	@ 0x68
 800e39e:	2d00      	cmp	r5, #0
 800e3a0:	dc1d      	bgt.n	800e3de <_strtod_l+0x776>
 800e3a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	dd23      	ble.n	800e3f0 <_strtod_l+0x788>
 800e3a8:	4649      	mov	r1, r9
 800e3aa:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800e3ac:	9805      	ldr	r0, [sp, #20]
 800e3ae:	f001 faef 	bl	800f990 <__pow5mult>
 800e3b2:	4681      	mov	r9, r0
 800e3b4:	b9e0      	cbnz	r0, 800e3f0 <_strtod_l+0x788>
 800e3b6:	f04f 0900 	mov.w	r9, #0
 800e3ba:	e674      	b.n	800e0a6 <_strtod_l+0x43e>
 800e3bc:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800e3c0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800e3c4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800e3c8:	35e2      	adds	r5, #226	@ 0xe2
 800e3ca:	fa01 f305 	lsl.w	r3, r1, r5
 800e3ce:	9310      	str	r3, [sp, #64]	@ 0x40
 800e3d0:	9113      	str	r1, [sp, #76]	@ 0x4c
 800e3d2:	e7ba      	b.n	800e34a <_strtod_l+0x6e2>
 800e3d4:	2300      	movs	r3, #0
 800e3d6:	9310      	str	r3, [sp, #64]	@ 0x40
 800e3d8:	2301      	movs	r3, #1
 800e3da:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e3dc:	e7b5      	b.n	800e34a <_strtod_l+0x6e2>
 800e3de:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e3e0:	9805      	ldr	r0, [sp, #20]
 800e3e2:	462a      	mov	r2, r5
 800e3e4:	f001 fb2e 	bl	800fa44 <__lshift>
 800e3e8:	901a      	str	r0, [sp, #104]	@ 0x68
 800e3ea:	2800      	cmp	r0, #0
 800e3ec:	d1d9      	bne.n	800e3a2 <_strtod_l+0x73a>
 800e3ee:	e65a      	b.n	800e0a6 <_strtod_l+0x43e>
 800e3f0:	2e00      	cmp	r6, #0
 800e3f2:	dd07      	ble.n	800e404 <_strtod_l+0x79c>
 800e3f4:	4649      	mov	r1, r9
 800e3f6:	9805      	ldr	r0, [sp, #20]
 800e3f8:	4632      	mov	r2, r6
 800e3fa:	f001 fb23 	bl	800fa44 <__lshift>
 800e3fe:	4681      	mov	r9, r0
 800e400:	2800      	cmp	r0, #0
 800e402:	d0d8      	beq.n	800e3b6 <_strtod_l+0x74e>
 800e404:	2f00      	cmp	r7, #0
 800e406:	dd08      	ble.n	800e41a <_strtod_l+0x7b2>
 800e408:	4641      	mov	r1, r8
 800e40a:	9805      	ldr	r0, [sp, #20]
 800e40c:	463a      	mov	r2, r7
 800e40e:	f001 fb19 	bl	800fa44 <__lshift>
 800e412:	4680      	mov	r8, r0
 800e414:	2800      	cmp	r0, #0
 800e416:	f43f ae46 	beq.w	800e0a6 <_strtod_l+0x43e>
 800e41a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e41c:	9805      	ldr	r0, [sp, #20]
 800e41e:	464a      	mov	r2, r9
 800e420:	f001 fb98 	bl	800fb54 <__mdiff>
 800e424:	4604      	mov	r4, r0
 800e426:	2800      	cmp	r0, #0
 800e428:	f43f ae3d 	beq.w	800e0a6 <_strtod_l+0x43e>
 800e42c:	68c3      	ldr	r3, [r0, #12]
 800e42e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e430:	2300      	movs	r3, #0
 800e432:	60c3      	str	r3, [r0, #12]
 800e434:	4641      	mov	r1, r8
 800e436:	f001 fb71 	bl	800fb1c <__mcmp>
 800e43a:	2800      	cmp	r0, #0
 800e43c:	da46      	bge.n	800e4cc <_strtod_l+0x864>
 800e43e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e440:	ea53 030a 	orrs.w	r3, r3, sl
 800e444:	d16c      	bne.n	800e520 <_strtod_l+0x8b8>
 800e446:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	d168      	bne.n	800e520 <_strtod_l+0x8b8>
 800e44e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e452:	0d1b      	lsrs	r3, r3, #20
 800e454:	051b      	lsls	r3, r3, #20
 800e456:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e45a:	d961      	bls.n	800e520 <_strtod_l+0x8b8>
 800e45c:	6963      	ldr	r3, [r4, #20]
 800e45e:	b913      	cbnz	r3, 800e466 <_strtod_l+0x7fe>
 800e460:	6923      	ldr	r3, [r4, #16]
 800e462:	2b01      	cmp	r3, #1
 800e464:	dd5c      	ble.n	800e520 <_strtod_l+0x8b8>
 800e466:	4621      	mov	r1, r4
 800e468:	2201      	movs	r2, #1
 800e46a:	9805      	ldr	r0, [sp, #20]
 800e46c:	f001 faea 	bl	800fa44 <__lshift>
 800e470:	4641      	mov	r1, r8
 800e472:	4604      	mov	r4, r0
 800e474:	f001 fb52 	bl	800fb1c <__mcmp>
 800e478:	2800      	cmp	r0, #0
 800e47a:	dd51      	ble.n	800e520 <_strtod_l+0x8b8>
 800e47c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e480:	9a08      	ldr	r2, [sp, #32]
 800e482:	0d1b      	lsrs	r3, r3, #20
 800e484:	051b      	lsls	r3, r3, #20
 800e486:	2a00      	cmp	r2, #0
 800e488:	d06b      	beq.n	800e562 <_strtod_l+0x8fa>
 800e48a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e48e:	d868      	bhi.n	800e562 <_strtod_l+0x8fa>
 800e490:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800e494:	f67f ae9d 	bls.w	800e1d2 <_strtod_l+0x56a>
 800e498:	4b0a      	ldr	r3, [pc, #40]	@ (800e4c4 <_strtod_l+0x85c>)
 800e49a:	4650      	mov	r0, sl
 800e49c:	4659      	mov	r1, fp
 800e49e:	2200      	movs	r2, #0
 800e4a0:	f7f2 f8ca 	bl	8000638 <__aeabi_dmul>
 800e4a4:	4b08      	ldr	r3, [pc, #32]	@ (800e4c8 <_strtod_l+0x860>)
 800e4a6:	400b      	ands	r3, r1
 800e4a8:	4682      	mov	sl, r0
 800e4aa:	468b      	mov	fp, r1
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	f47f ae05 	bne.w	800e0bc <_strtod_l+0x454>
 800e4b2:	9a05      	ldr	r2, [sp, #20]
 800e4b4:	2322      	movs	r3, #34	@ 0x22
 800e4b6:	6013      	str	r3, [r2, #0]
 800e4b8:	e600      	b.n	800e0bc <_strtod_l+0x454>
 800e4ba:	bf00      	nop
 800e4bc:	08011938 	.word	0x08011938
 800e4c0:	fffffc02 	.word	0xfffffc02
 800e4c4:	39500000 	.word	0x39500000
 800e4c8:	7ff00000 	.word	0x7ff00000
 800e4cc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800e4d0:	d165      	bne.n	800e59e <_strtod_l+0x936>
 800e4d2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e4d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e4d8:	b35a      	cbz	r2, 800e532 <_strtod_l+0x8ca>
 800e4da:	4a9f      	ldr	r2, [pc, #636]	@ (800e758 <_strtod_l+0xaf0>)
 800e4dc:	4293      	cmp	r3, r2
 800e4de:	d12b      	bne.n	800e538 <_strtod_l+0x8d0>
 800e4e0:	9b08      	ldr	r3, [sp, #32]
 800e4e2:	4651      	mov	r1, sl
 800e4e4:	b303      	cbz	r3, 800e528 <_strtod_l+0x8c0>
 800e4e6:	4b9d      	ldr	r3, [pc, #628]	@ (800e75c <_strtod_l+0xaf4>)
 800e4e8:	465a      	mov	r2, fp
 800e4ea:	4013      	ands	r3, r2
 800e4ec:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800e4f0:	f04f 32ff 	mov.w	r2, #4294967295
 800e4f4:	d81b      	bhi.n	800e52e <_strtod_l+0x8c6>
 800e4f6:	0d1b      	lsrs	r3, r3, #20
 800e4f8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e4fc:	fa02 f303 	lsl.w	r3, r2, r3
 800e500:	4299      	cmp	r1, r3
 800e502:	d119      	bne.n	800e538 <_strtod_l+0x8d0>
 800e504:	4b96      	ldr	r3, [pc, #600]	@ (800e760 <_strtod_l+0xaf8>)
 800e506:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e508:	429a      	cmp	r2, r3
 800e50a:	d102      	bne.n	800e512 <_strtod_l+0x8aa>
 800e50c:	3101      	adds	r1, #1
 800e50e:	f43f adca 	beq.w	800e0a6 <_strtod_l+0x43e>
 800e512:	4b92      	ldr	r3, [pc, #584]	@ (800e75c <_strtod_l+0xaf4>)
 800e514:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e516:	401a      	ands	r2, r3
 800e518:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800e51c:	f04f 0a00 	mov.w	sl, #0
 800e520:	9b08      	ldr	r3, [sp, #32]
 800e522:	2b00      	cmp	r3, #0
 800e524:	d1b8      	bne.n	800e498 <_strtod_l+0x830>
 800e526:	e5c9      	b.n	800e0bc <_strtod_l+0x454>
 800e528:	f04f 33ff 	mov.w	r3, #4294967295
 800e52c:	e7e8      	b.n	800e500 <_strtod_l+0x898>
 800e52e:	4613      	mov	r3, r2
 800e530:	e7e6      	b.n	800e500 <_strtod_l+0x898>
 800e532:	ea53 030a 	orrs.w	r3, r3, sl
 800e536:	d0a1      	beq.n	800e47c <_strtod_l+0x814>
 800e538:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e53a:	b1db      	cbz	r3, 800e574 <_strtod_l+0x90c>
 800e53c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e53e:	4213      	tst	r3, r2
 800e540:	d0ee      	beq.n	800e520 <_strtod_l+0x8b8>
 800e542:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e544:	9a08      	ldr	r2, [sp, #32]
 800e546:	4650      	mov	r0, sl
 800e548:	4659      	mov	r1, fp
 800e54a:	b1bb      	cbz	r3, 800e57c <_strtod_l+0x914>
 800e54c:	f7ff fb6e 	bl	800dc2c <sulp>
 800e550:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e554:	ec53 2b10 	vmov	r2, r3, d0
 800e558:	f7f1 feb8 	bl	80002cc <__adddf3>
 800e55c:	4682      	mov	sl, r0
 800e55e:	468b      	mov	fp, r1
 800e560:	e7de      	b.n	800e520 <_strtod_l+0x8b8>
 800e562:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800e566:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e56a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e56e:	f04f 3aff 	mov.w	sl, #4294967295
 800e572:	e7d5      	b.n	800e520 <_strtod_l+0x8b8>
 800e574:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e576:	ea13 0f0a 	tst.w	r3, sl
 800e57a:	e7e1      	b.n	800e540 <_strtod_l+0x8d8>
 800e57c:	f7ff fb56 	bl	800dc2c <sulp>
 800e580:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e584:	ec53 2b10 	vmov	r2, r3, d0
 800e588:	f7f1 fe9e 	bl	80002c8 <__aeabi_dsub>
 800e58c:	2200      	movs	r2, #0
 800e58e:	2300      	movs	r3, #0
 800e590:	4682      	mov	sl, r0
 800e592:	468b      	mov	fp, r1
 800e594:	f7f2 fab8 	bl	8000b08 <__aeabi_dcmpeq>
 800e598:	2800      	cmp	r0, #0
 800e59a:	d0c1      	beq.n	800e520 <_strtod_l+0x8b8>
 800e59c:	e619      	b.n	800e1d2 <_strtod_l+0x56a>
 800e59e:	4641      	mov	r1, r8
 800e5a0:	4620      	mov	r0, r4
 800e5a2:	f001 fc33 	bl	800fe0c <__ratio>
 800e5a6:	ec57 6b10 	vmov	r6, r7, d0
 800e5aa:	2200      	movs	r2, #0
 800e5ac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e5b0:	4630      	mov	r0, r6
 800e5b2:	4639      	mov	r1, r7
 800e5b4:	f7f2 fabc 	bl	8000b30 <__aeabi_dcmple>
 800e5b8:	2800      	cmp	r0, #0
 800e5ba:	d06f      	beq.n	800e69c <_strtod_l+0xa34>
 800e5bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d17a      	bne.n	800e6b8 <_strtod_l+0xa50>
 800e5c2:	f1ba 0f00 	cmp.w	sl, #0
 800e5c6:	d158      	bne.n	800e67a <_strtod_l+0xa12>
 800e5c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e5ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d15a      	bne.n	800e688 <_strtod_l+0xa20>
 800e5d2:	4b64      	ldr	r3, [pc, #400]	@ (800e764 <_strtod_l+0xafc>)
 800e5d4:	2200      	movs	r2, #0
 800e5d6:	4630      	mov	r0, r6
 800e5d8:	4639      	mov	r1, r7
 800e5da:	f7f2 fa9f 	bl	8000b1c <__aeabi_dcmplt>
 800e5de:	2800      	cmp	r0, #0
 800e5e0:	d159      	bne.n	800e696 <_strtod_l+0xa2e>
 800e5e2:	4630      	mov	r0, r6
 800e5e4:	4639      	mov	r1, r7
 800e5e6:	4b60      	ldr	r3, [pc, #384]	@ (800e768 <_strtod_l+0xb00>)
 800e5e8:	2200      	movs	r2, #0
 800e5ea:	f7f2 f825 	bl	8000638 <__aeabi_dmul>
 800e5ee:	4606      	mov	r6, r0
 800e5f0:	460f      	mov	r7, r1
 800e5f2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800e5f6:	9606      	str	r6, [sp, #24]
 800e5f8:	9307      	str	r3, [sp, #28]
 800e5fa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e5fe:	4d57      	ldr	r5, [pc, #348]	@ (800e75c <_strtod_l+0xaf4>)
 800e600:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e604:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e606:	401d      	ands	r5, r3
 800e608:	4b58      	ldr	r3, [pc, #352]	@ (800e76c <_strtod_l+0xb04>)
 800e60a:	429d      	cmp	r5, r3
 800e60c:	f040 80b2 	bne.w	800e774 <_strtod_l+0xb0c>
 800e610:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e612:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800e616:	ec4b ab10 	vmov	d0, sl, fp
 800e61a:	f001 fb2f 	bl	800fc7c <__ulp>
 800e61e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e622:	ec51 0b10 	vmov	r0, r1, d0
 800e626:	f7f2 f807 	bl	8000638 <__aeabi_dmul>
 800e62a:	4652      	mov	r2, sl
 800e62c:	465b      	mov	r3, fp
 800e62e:	f7f1 fe4d 	bl	80002cc <__adddf3>
 800e632:	460b      	mov	r3, r1
 800e634:	4949      	ldr	r1, [pc, #292]	@ (800e75c <_strtod_l+0xaf4>)
 800e636:	4a4e      	ldr	r2, [pc, #312]	@ (800e770 <_strtod_l+0xb08>)
 800e638:	4019      	ands	r1, r3
 800e63a:	4291      	cmp	r1, r2
 800e63c:	4682      	mov	sl, r0
 800e63e:	d942      	bls.n	800e6c6 <_strtod_l+0xa5e>
 800e640:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e642:	4b47      	ldr	r3, [pc, #284]	@ (800e760 <_strtod_l+0xaf8>)
 800e644:	429a      	cmp	r2, r3
 800e646:	d103      	bne.n	800e650 <_strtod_l+0x9e8>
 800e648:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e64a:	3301      	adds	r3, #1
 800e64c:	f43f ad2b 	beq.w	800e0a6 <_strtod_l+0x43e>
 800e650:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800e760 <_strtod_l+0xaf8>
 800e654:	f04f 3aff 	mov.w	sl, #4294967295
 800e658:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e65a:	9805      	ldr	r0, [sp, #20]
 800e65c:	f000 ffda 	bl	800f614 <_Bfree>
 800e660:	9805      	ldr	r0, [sp, #20]
 800e662:	4649      	mov	r1, r9
 800e664:	f000 ffd6 	bl	800f614 <_Bfree>
 800e668:	9805      	ldr	r0, [sp, #20]
 800e66a:	4641      	mov	r1, r8
 800e66c:	f000 ffd2 	bl	800f614 <_Bfree>
 800e670:	9805      	ldr	r0, [sp, #20]
 800e672:	4621      	mov	r1, r4
 800e674:	f000 ffce 	bl	800f614 <_Bfree>
 800e678:	e618      	b.n	800e2ac <_strtod_l+0x644>
 800e67a:	f1ba 0f01 	cmp.w	sl, #1
 800e67e:	d103      	bne.n	800e688 <_strtod_l+0xa20>
 800e680:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e682:	2b00      	cmp	r3, #0
 800e684:	f43f ada5 	beq.w	800e1d2 <_strtod_l+0x56a>
 800e688:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800e738 <_strtod_l+0xad0>
 800e68c:	4f35      	ldr	r7, [pc, #212]	@ (800e764 <_strtod_l+0xafc>)
 800e68e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e692:	2600      	movs	r6, #0
 800e694:	e7b1      	b.n	800e5fa <_strtod_l+0x992>
 800e696:	4f34      	ldr	r7, [pc, #208]	@ (800e768 <_strtod_l+0xb00>)
 800e698:	2600      	movs	r6, #0
 800e69a:	e7aa      	b.n	800e5f2 <_strtod_l+0x98a>
 800e69c:	4b32      	ldr	r3, [pc, #200]	@ (800e768 <_strtod_l+0xb00>)
 800e69e:	4630      	mov	r0, r6
 800e6a0:	4639      	mov	r1, r7
 800e6a2:	2200      	movs	r2, #0
 800e6a4:	f7f1 ffc8 	bl	8000638 <__aeabi_dmul>
 800e6a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e6aa:	4606      	mov	r6, r0
 800e6ac:	460f      	mov	r7, r1
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	d09f      	beq.n	800e5f2 <_strtod_l+0x98a>
 800e6b2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e6b6:	e7a0      	b.n	800e5fa <_strtod_l+0x992>
 800e6b8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800e740 <_strtod_l+0xad8>
 800e6bc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e6c0:	ec57 6b17 	vmov	r6, r7, d7
 800e6c4:	e799      	b.n	800e5fa <_strtod_l+0x992>
 800e6c6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800e6ca:	9b08      	ldr	r3, [sp, #32]
 800e6cc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d1c1      	bne.n	800e658 <_strtod_l+0x9f0>
 800e6d4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e6d8:	0d1b      	lsrs	r3, r3, #20
 800e6da:	051b      	lsls	r3, r3, #20
 800e6dc:	429d      	cmp	r5, r3
 800e6de:	d1bb      	bne.n	800e658 <_strtod_l+0x9f0>
 800e6e0:	4630      	mov	r0, r6
 800e6e2:	4639      	mov	r1, r7
 800e6e4:	f7f2 fae0 	bl	8000ca8 <__aeabi_d2lz>
 800e6e8:	f7f1 ff78 	bl	80005dc <__aeabi_l2d>
 800e6ec:	4602      	mov	r2, r0
 800e6ee:	460b      	mov	r3, r1
 800e6f0:	4630      	mov	r0, r6
 800e6f2:	4639      	mov	r1, r7
 800e6f4:	f7f1 fde8 	bl	80002c8 <__aeabi_dsub>
 800e6f8:	460b      	mov	r3, r1
 800e6fa:	4602      	mov	r2, r0
 800e6fc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e700:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800e704:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e706:	ea46 060a 	orr.w	r6, r6, sl
 800e70a:	431e      	orrs	r6, r3
 800e70c:	d06f      	beq.n	800e7ee <_strtod_l+0xb86>
 800e70e:	a30e      	add	r3, pc, #56	@ (adr r3, 800e748 <_strtod_l+0xae0>)
 800e710:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e714:	f7f2 fa02 	bl	8000b1c <__aeabi_dcmplt>
 800e718:	2800      	cmp	r0, #0
 800e71a:	f47f accf 	bne.w	800e0bc <_strtod_l+0x454>
 800e71e:	a30c      	add	r3, pc, #48	@ (adr r3, 800e750 <_strtod_l+0xae8>)
 800e720:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e724:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e728:	f7f2 fa16 	bl	8000b58 <__aeabi_dcmpgt>
 800e72c:	2800      	cmp	r0, #0
 800e72e:	d093      	beq.n	800e658 <_strtod_l+0x9f0>
 800e730:	e4c4      	b.n	800e0bc <_strtod_l+0x454>
 800e732:	bf00      	nop
 800e734:	f3af 8000 	nop.w
 800e738:	00000000 	.word	0x00000000
 800e73c:	bff00000 	.word	0xbff00000
 800e740:	00000000 	.word	0x00000000
 800e744:	3ff00000 	.word	0x3ff00000
 800e748:	94a03595 	.word	0x94a03595
 800e74c:	3fdfffff 	.word	0x3fdfffff
 800e750:	35afe535 	.word	0x35afe535
 800e754:	3fe00000 	.word	0x3fe00000
 800e758:	000fffff 	.word	0x000fffff
 800e75c:	7ff00000 	.word	0x7ff00000
 800e760:	7fefffff 	.word	0x7fefffff
 800e764:	3ff00000 	.word	0x3ff00000
 800e768:	3fe00000 	.word	0x3fe00000
 800e76c:	7fe00000 	.word	0x7fe00000
 800e770:	7c9fffff 	.word	0x7c9fffff
 800e774:	9b08      	ldr	r3, [sp, #32]
 800e776:	b323      	cbz	r3, 800e7c2 <_strtod_l+0xb5a>
 800e778:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800e77c:	d821      	bhi.n	800e7c2 <_strtod_l+0xb5a>
 800e77e:	a328      	add	r3, pc, #160	@ (adr r3, 800e820 <_strtod_l+0xbb8>)
 800e780:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e784:	4630      	mov	r0, r6
 800e786:	4639      	mov	r1, r7
 800e788:	f7f2 f9d2 	bl	8000b30 <__aeabi_dcmple>
 800e78c:	b1a0      	cbz	r0, 800e7b8 <_strtod_l+0xb50>
 800e78e:	4639      	mov	r1, r7
 800e790:	4630      	mov	r0, r6
 800e792:	f7f2 fa01 	bl	8000b98 <__aeabi_d2uiz>
 800e796:	2801      	cmp	r0, #1
 800e798:	bf38      	it	cc
 800e79a:	2001      	movcc	r0, #1
 800e79c:	f7f1 fed2 	bl	8000544 <__aeabi_ui2d>
 800e7a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e7a2:	4606      	mov	r6, r0
 800e7a4:	460f      	mov	r7, r1
 800e7a6:	b9fb      	cbnz	r3, 800e7e8 <_strtod_l+0xb80>
 800e7a8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e7ac:	9014      	str	r0, [sp, #80]	@ 0x50
 800e7ae:	9315      	str	r3, [sp, #84]	@ 0x54
 800e7b0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800e7b4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e7b8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e7ba:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800e7be:	1b5b      	subs	r3, r3, r5
 800e7c0:	9311      	str	r3, [sp, #68]	@ 0x44
 800e7c2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e7c6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800e7ca:	f001 fa57 	bl	800fc7c <__ulp>
 800e7ce:	4650      	mov	r0, sl
 800e7d0:	ec53 2b10 	vmov	r2, r3, d0
 800e7d4:	4659      	mov	r1, fp
 800e7d6:	f7f1 ff2f 	bl	8000638 <__aeabi_dmul>
 800e7da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e7de:	f7f1 fd75 	bl	80002cc <__adddf3>
 800e7e2:	4682      	mov	sl, r0
 800e7e4:	468b      	mov	fp, r1
 800e7e6:	e770      	b.n	800e6ca <_strtod_l+0xa62>
 800e7e8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800e7ec:	e7e0      	b.n	800e7b0 <_strtod_l+0xb48>
 800e7ee:	a30e      	add	r3, pc, #56	@ (adr r3, 800e828 <_strtod_l+0xbc0>)
 800e7f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7f4:	f7f2 f992 	bl	8000b1c <__aeabi_dcmplt>
 800e7f8:	e798      	b.n	800e72c <_strtod_l+0xac4>
 800e7fa:	2300      	movs	r3, #0
 800e7fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e7fe:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800e800:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e802:	6013      	str	r3, [r2, #0]
 800e804:	f7ff ba6d 	b.w	800dce2 <_strtod_l+0x7a>
 800e808:	2a65      	cmp	r2, #101	@ 0x65
 800e80a:	f43f ab66 	beq.w	800deda <_strtod_l+0x272>
 800e80e:	2a45      	cmp	r2, #69	@ 0x45
 800e810:	f43f ab63 	beq.w	800deda <_strtod_l+0x272>
 800e814:	2301      	movs	r3, #1
 800e816:	f7ff bb9e 	b.w	800df56 <_strtod_l+0x2ee>
 800e81a:	bf00      	nop
 800e81c:	f3af 8000 	nop.w
 800e820:	ffc00000 	.word	0xffc00000
 800e824:	41dfffff 	.word	0x41dfffff
 800e828:	94a03595 	.word	0x94a03595
 800e82c:	3fcfffff 	.word	0x3fcfffff

0800e830 <strtof>:
 800e830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e834:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 800e8f4 <strtof+0xc4>
 800e838:	4b29      	ldr	r3, [pc, #164]	@ (800e8e0 <strtof+0xb0>)
 800e83a:	460a      	mov	r2, r1
 800e83c:	ed2d 8b02 	vpush	{d8}
 800e840:	4601      	mov	r1, r0
 800e842:	f8d8 0000 	ldr.w	r0, [r8]
 800e846:	f7ff fa0f 	bl	800dc68 <_strtod_l>
 800e84a:	ec55 4b10 	vmov	r4, r5, d0
 800e84e:	4622      	mov	r2, r4
 800e850:	462b      	mov	r3, r5
 800e852:	4620      	mov	r0, r4
 800e854:	4629      	mov	r1, r5
 800e856:	f7f2 f989 	bl	8000b6c <__aeabi_dcmpun>
 800e85a:	b190      	cbz	r0, 800e882 <strtof+0x52>
 800e85c:	2d00      	cmp	r5, #0
 800e85e:	4821      	ldr	r0, [pc, #132]	@ (800e8e4 <strtof+0xb4>)
 800e860:	da09      	bge.n	800e876 <strtof+0x46>
 800e862:	f000 fa4d 	bl	800ed00 <nanf>
 800e866:	eeb1 8a40 	vneg.f32	s16, s0
 800e86a:	eeb0 0a48 	vmov.f32	s0, s16
 800e86e:	ecbd 8b02 	vpop	{d8}
 800e872:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e876:	ecbd 8b02 	vpop	{d8}
 800e87a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e87e:	f000 ba3f 	b.w	800ed00 <nanf>
 800e882:	4620      	mov	r0, r4
 800e884:	4629      	mov	r1, r5
 800e886:	f7f2 f9a7 	bl	8000bd8 <__aeabi_d2f>
 800e88a:	ee08 0a10 	vmov	s16, r0
 800e88e:	eddf 7a16 	vldr	s15, [pc, #88]	@ 800e8e8 <strtof+0xb8>
 800e892:	eeb0 7ac8 	vabs.f32	s14, s16
 800e896:	eeb4 7a67 	vcmp.f32	s14, s15
 800e89a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e89e:	dd11      	ble.n	800e8c4 <strtof+0x94>
 800e8a0:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 800e8a4:	4b11      	ldr	r3, [pc, #68]	@ (800e8ec <strtof+0xbc>)
 800e8a6:	f04f 32ff 	mov.w	r2, #4294967295
 800e8aa:	4620      	mov	r0, r4
 800e8ac:	4639      	mov	r1, r7
 800e8ae:	f7f2 f95d 	bl	8000b6c <__aeabi_dcmpun>
 800e8b2:	b980      	cbnz	r0, 800e8d6 <strtof+0xa6>
 800e8b4:	4b0d      	ldr	r3, [pc, #52]	@ (800e8ec <strtof+0xbc>)
 800e8b6:	f04f 32ff 	mov.w	r2, #4294967295
 800e8ba:	4620      	mov	r0, r4
 800e8bc:	4639      	mov	r1, r7
 800e8be:	f7f2 f937 	bl	8000b30 <__aeabi_dcmple>
 800e8c2:	b940      	cbnz	r0, 800e8d6 <strtof+0xa6>
 800e8c4:	ee18 3a10 	vmov	r3, s16
 800e8c8:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800e8cc:	d1cd      	bne.n	800e86a <strtof+0x3a>
 800e8ce:	4b08      	ldr	r3, [pc, #32]	@ (800e8f0 <strtof+0xc0>)
 800e8d0:	402b      	ands	r3, r5
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	d0c9      	beq.n	800e86a <strtof+0x3a>
 800e8d6:	f8d8 3000 	ldr.w	r3, [r8]
 800e8da:	2222      	movs	r2, #34	@ 0x22
 800e8dc:	601a      	str	r2, [r3, #0]
 800e8de:	e7c4      	b.n	800e86a <strtof+0x3a>
 800e8e0:	20000048 	.word	0x20000048
 800e8e4:	08011cb7 	.word	0x08011cb7
 800e8e8:	7f7fffff 	.word	0x7f7fffff
 800e8ec:	7fefffff 	.word	0x7fefffff
 800e8f0:	7ff00000 	.word	0x7ff00000
 800e8f4:	200001b4 	.word	0x200001b4

0800e8f8 <std>:
 800e8f8:	2300      	movs	r3, #0
 800e8fa:	b510      	push	{r4, lr}
 800e8fc:	4604      	mov	r4, r0
 800e8fe:	e9c0 3300 	strd	r3, r3, [r0]
 800e902:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e906:	6083      	str	r3, [r0, #8]
 800e908:	8181      	strh	r1, [r0, #12]
 800e90a:	6643      	str	r3, [r0, #100]	@ 0x64
 800e90c:	81c2      	strh	r2, [r0, #14]
 800e90e:	6183      	str	r3, [r0, #24]
 800e910:	4619      	mov	r1, r3
 800e912:	2208      	movs	r2, #8
 800e914:	305c      	adds	r0, #92	@ 0x5c
 800e916:	f000 f94d 	bl	800ebb4 <memset>
 800e91a:	4b0d      	ldr	r3, [pc, #52]	@ (800e950 <std+0x58>)
 800e91c:	6263      	str	r3, [r4, #36]	@ 0x24
 800e91e:	4b0d      	ldr	r3, [pc, #52]	@ (800e954 <std+0x5c>)
 800e920:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e922:	4b0d      	ldr	r3, [pc, #52]	@ (800e958 <std+0x60>)
 800e924:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e926:	4b0d      	ldr	r3, [pc, #52]	@ (800e95c <std+0x64>)
 800e928:	6323      	str	r3, [r4, #48]	@ 0x30
 800e92a:	4b0d      	ldr	r3, [pc, #52]	@ (800e960 <std+0x68>)
 800e92c:	6224      	str	r4, [r4, #32]
 800e92e:	429c      	cmp	r4, r3
 800e930:	d006      	beq.n	800e940 <std+0x48>
 800e932:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e936:	4294      	cmp	r4, r2
 800e938:	d002      	beq.n	800e940 <std+0x48>
 800e93a:	33d0      	adds	r3, #208	@ 0xd0
 800e93c:	429c      	cmp	r4, r3
 800e93e:	d105      	bne.n	800e94c <std+0x54>
 800e940:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e944:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e948:	f000 b9be 	b.w	800ecc8 <__retarget_lock_init_recursive>
 800e94c:	bd10      	pop	{r4, pc}
 800e94e:	bf00      	nop
 800e950:	0800eabd 	.word	0x0800eabd
 800e954:	0800eadf 	.word	0x0800eadf
 800e958:	0800eb17 	.word	0x0800eb17
 800e95c:	0800eb3b 	.word	0x0800eb3b
 800e960:	200025a4 	.word	0x200025a4

0800e964 <stdio_exit_handler>:
 800e964:	4a02      	ldr	r2, [pc, #8]	@ (800e970 <stdio_exit_handler+0xc>)
 800e966:	4903      	ldr	r1, [pc, #12]	@ (800e974 <stdio_exit_handler+0x10>)
 800e968:	4803      	ldr	r0, [pc, #12]	@ (800e978 <stdio_exit_handler+0x14>)
 800e96a:	f000 b869 	b.w	800ea40 <_fwalk_sglue>
 800e96e:	bf00      	nop
 800e970:	2000003c 	.word	0x2000003c
 800e974:	080105e5 	.word	0x080105e5
 800e978:	200001b8 	.word	0x200001b8

0800e97c <cleanup_stdio>:
 800e97c:	6841      	ldr	r1, [r0, #4]
 800e97e:	4b0c      	ldr	r3, [pc, #48]	@ (800e9b0 <cleanup_stdio+0x34>)
 800e980:	4299      	cmp	r1, r3
 800e982:	b510      	push	{r4, lr}
 800e984:	4604      	mov	r4, r0
 800e986:	d001      	beq.n	800e98c <cleanup_stdio+0x10>
 800e988:	f001 fe2c 	bl	80105e4 <_fflush_r>
 800e98c:	68a1      	ldr	r1, [r4, #8]
 800e98e:	4b09      	ldr	r3, [pc, #36]	@ (800e9b4 <cleanup_stdio+0x38>)
 800e990:	4299      	cmp	r1, r3
 800e992:	d002      	beq.n	800e99a <cleanup_stdio+0x1e>
 800e994:	4620      	mov	r0, r4
 800e996:	f001 fe25 	bl	80105e4 <_fflush_r>
 800e99a:	68e1      	ldr	r1, [r4, #12]
 800e99c:	4b06      	ldr	r3, [pc, #24]	@ (800e9b8 <cleanup_stdio+0x3c>)
 800e99e:	4299      	cmp	r1, r3
 800e9a0:	d004      	beq.n	800e9ac <cleanup_stdio+0x30>
 800e9a2:	4620      	mov	r0, r4
 800e9a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e9a8:	f001 be1c 	b.w	80105e4 <_fflush_r>
 800e9ac:	bd10      	pop	{r4, pc}
 800e9ae:	bf00      	nop
 800e9b0:	200025a4 	.word	0x200025a4
 800e9b4:	2000260c 	.word	0x2000260c
 800e9b8:	20002674 	.word	0x20002674

0800e9bc <global_stdio_init.part.0>:
 800e9bc:	b510      	push	{r4, lr}
 800e9be:	4b0b      	ldr	r3, [pc, #44]	@ (800e9ec <global_stdio_init.part.0+0x30>)
 800e9c0:	4c0b      	ldr	r4, [pc, #44]	@ (800e9f0 <global_stdio_init.part.0+0x34>)
 800e9c2:	4a0c      	ldr	r2, [pc, #48]	@ (800e9f4 <global_stdio_init.part.0+0x38>)
 800e9c4:	601a      	str	r2, [r3, #0]
 800e9c6:	4620      	mov	r0, r4
 800e9c8:	2200      	movs	r2, #0
 800e9ca:	2104      	movs	r1, #4
 800e9cc:	f7ff ff94 	bl	800e8f8 <std>
 800e9d0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e9d4:	2201      	movs	r2, #1
 800e9d6:	2109      	movs	r1, #9
 800e9d8:	f7ff ff8e 	bl	800e8f8 <std>
 800e9dc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e9e0:	2202      	movs	r2, #2
 800e9e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e9e6:	2112      	movs	r1, #18
 800e9e8:	f7ff bf86 	b.w	800e8f8 <std>
 800e9ec:	200026dc 	.word	0x200026dc
 800e9f0:	200025a4 	.word	0x200025a4
 800e9f4:	0800e965 	.word	0x0800e965

0800e9f8 <__sfp_lock_acquire>:
 800e9f8:	4801      	ldr	r0, [pc, #4]	@ (800ea00 <__sfp_lock_acquire+0x8>)
 800e9fa:	f000 b966 	b.w	800ecca <__retarget_lock_acquire_recursive>
 800e9fe:	bf00      	nop
 800ea00:	200026e5 	.word	0x200026e5

0800ea04 <__sfp_lock_release>:
 800ea04:	4801      	ldr	r0, [pc, #4]	@ (800ea0c <__sfp_lock_release+0x8>)
 800ea06:	f000 b961 	b.w	800eccc <__retarget_lock_release_recursive>
 800ea0a:	bf00      	nop
 800ea0c:	200026e5 	.word	0x200026e5

0800ea10 <__sinit>:
 800ea10:	b510      	push	{r4, lr}
 800ea12:	4604      	mov	r4, r0
 800ea14:	f7ff fff0 	bl	800e9f8 <__sfp_lock_acquire>
 800ea18:	6a23      	ldr	r3, [r4, #32]
 800ea1a:	b11b      	cbz	r3, 800ea24 <__sinit+0x14>
 800ea1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ea20:	f7ff bff0 	b.w	800ea04 <__sfp_lock_release>
 800ea24:	4b04      	ldr	r3, [pc, #16]	@ (800ea38 <__sinit+0x28>)
 800ea26:	6223      	str	r3, [r4, #32]
 800ea28:	4b04      	ldr	r3, [pc, #16]	@ (800ea3c <__sinit+0x2c>)
 800ea2a:	681b      	ldr	r3, [r3, #0]
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d1f5      	bne.n	800ea1c <__sinit+0xc>
 800ea30:	f7ff ffc4 	bl	800e9bc <global_stdio_init.part.0>
 800ea34:	e7f2      	b.n	800ea1c <__sinit+0xc>
 800ea36:	bf00      	nop
 800ea38:	0800e97d 	.word	0x0800e97d
 800ea3c:	200026dc 	.word	0x200026dc

0800ea40 <_fwalk_sglue>:
 800ea40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea44:	4607      	mov	r7, r0
 800ea46:	4688      	mov	r8, r1
 800ea48:	4614      	mov	r4, r2
 800ea4a:	2600      	movs	r6, #0
 800ea4c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ea50:	f1b9 0901 	subs.w	r9, r9, #1
 800ea54:	d505      	bpl.n	800ea62 <_fwalk_sglue+0x22>
 800ea56:	6824      	ldr	r4, [r4, #0]
 800ea58:	2c00      	cmp	r4, #0
 800ea5a:	d1f7      	bne.n	800ea4c <_fwalk_sglue+0xc>
 800ea5c:	4630      	mov	r0, r6
 800ea5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ea62:	89ab      	ldrh	r3, [r5, #12]
 800ea64:	2b01      	cmp	r3, #1
 800ea66:	d907      	bls.n	800ea78 <_fwalk_sglue+0x38>
 800ea68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ea6c:	3301      	adds	r3, #1
 800ea6e:	d003      	beq.n	800ea78 <_fwalk_sglue+0x38>
 800ea70:	4629      	mov	r1, r5
 800ea72:	4638      	mov	r0, r7
 800ea74:	47c0      	blx	r8
 800ea76:	4306      	orrs	r6, r0
 800ea78:	3568      	adds	r5, #104	@ 0x68
 800ea7a:	e7e9      	b.n	800ea50 <_fwalk_sglue+0x10>

0800ea7c <siprintf>:
 800ea7c:	b40e      	push	{r1, r2, r3}
 800ea7e:	b500      	push	{lr}
 800ea80:	b09c      	sub	sp, #112	@ 0x70
 800ea82:	ab1d      	add	r3, sp, #116	@ 0x74
 800ea84:	9002      	str	r0, [sp, #8]
 800ea86:	9006      	str	r0, [sp, #24]
 800ea88:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ea8c:	4809      	ldr	r0, [pc, #36]	@ (800eab4 <siprintf+0x38>)
 800ea8e:	9107      	str	r1, [sp, #28]
 800ea90:	9104      	str	r1, [sp, #16]
 800ea92:	4909      	ldr	r1, [pc, #36]	@ (800eab8 <siprintf+0x3c>)
 800ea94:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea98:	9105      	str	r1, [sp, #20]
 800ea9a:	6800      	ldr	r0, [r0, #0]
 800ea9c:	9301      	str	r3, [sp, #4]
 800ea9e:	a902      	add	r1, sp, #8
 800eaa0:	f001 fa92 	bl	800ffc8 <_svfiprintf_r>
 800eaa4:	9b02      	ldr	r3, [sp, #8]
 800eaa6:	2200      	movs	r2, #0
 800eaa8:	701a      	strb	r2, [r3, #0]
 800eaaa:	b01c      	add	sp, #112	@ 0x70
 800eaac:	f85d eb04 	ldr.w	lr, [sp], #4
 800eab0:	b003      	add	sp, #12
 800eab2:	4770      	bx	lr
 800eab4:	200001b4 	.word	0x200001b4
 800eab8:	ffff0208 	.word	0xffff0208

0800eabc <__sread>:
 800eabc:	b510      	push	{r4, lr}
 800eabe:	460c      	mov	r4, r1
 800eac0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eac4:	f000 f8b2 	bl	800ec2c <_read_r>
 800eac8:	2800      	cmp	r0, #0
 800eaca:	bfab      	itete	ge
 800eacc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800eace:	89a3      	ldrhlt	r3, [r4, #12]
 800ead0:	181b      	addge	r3, r3, r0
 800ead2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ead6:	bfac      	ite	ge
 800ead8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800eada:	81a3      	strhlt	r3, [r4, #12]
 800eadc:	bd10      	pop	{r4, pc}

0800eade <__swrite>:
 800eade:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eae2:	461f      	mov	r7, r3
 800eae4:	898b      	ldrh	r3, [r1, #12]
 800eae6:	05db      	lsls	r3, r3, #23
 800eae8:	4605      	mov	r5, r0
 800eaea:	460c      	mov	r4, r1
 800eaec:	4616      	mov	r6, r2
 800eaee:	d505      	bpl.n	800eafc <__swrite+0x1e>
 800eaf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eaf4:	2302      	movs	r3, #2
 800eaf6:	2200      	movs	r2, #0
 800eaf8:	f000 f886 	bl	800ec08 <_lseek_r>
 800eafc:	89a3      	ldrh	r3, [r4, #12]
 800eafe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eb02:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800eb06:	81a3      	strh	r3, [r4, #12]
 800eb08:	4632      	mov	r2, r6
 800eb0a:	463b      	mov	r3, r7
 800eb0c:	4628      	mov	r0, r5
 800eb0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eb12:	f000 b89d 	b.w	800ec50 <_write_r>

0800eb16 <__sseek>:
 800eb16:	b510      	push	{r4, lr}
 800eb18:	460c      	mov	r4, r1
 800eb1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb1e:	f000 f873 	bl	800ec08 <_lseek_r>
 800eb22:	1c43      	adds	r3, r0, #1
 800eb24:	89a3      	ldrh	r3, [r4, #12]
 800eb26:	bf15      	itete	ne
 800eb28:	6560      	strne	r0, [r4, #84]	@ 0x54
 800eb2a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800eb2e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800eb32:	81a3      	strheq	r3, [r4, #12]
 800eb34:	bf18      	it	ne
 800eb36:	81a3      	strhne	r3, [r4, #12]
 800eb38:	bd10      	pop	{r4, pc}

0800eb3a <__sclose>:
 800eb3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb3e:	f000 b853 	b.w	800ebe8 <_close_r>

0800eb42 <_vsniprintf_r>:
 800eb42:	b530      	push	{r4, r5, lr}
 800eb44:	4614      	mov	r4, r2
 800eb46:	2c00      	cmp	r4, #0
 800eb48:	b09b      	sub	sp, #108	@ 0x6c
 800eb4a:	4605      	mov	r5, r0
 800eb4c:	461a      	mov	r2, r3
 800eb4e:	da05      	bge.n	800eb5c <_vsniprintf_r+0x1a>
 800eb50:	238b      	movs	r3, #139	@ 0x8b
 800eb52:	6003      	str	r3, [r0, #0]
 800eb54:	f04f 30ff 	mov.w	r0, #4294967295
 800eb58:	b01b      	add	sp, #108	@ 0x6c
 800eb5a:	bd30      	pop	{r4, r5, pc}
 800eb5c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800eb60:	f8ad 300c 	strh.w	r3, [sp, #12]
 800eb64:	bf14      	ite	ne
 800eb66:	f104 33ff 	addne.w	r3, r4, #4294967295
 800eb6a:	4623      	moveq	r3, r4
 800eb6c:	9302      	str	r3, [sp, #8]
 800eb6e:	9305      	str	r3, [sp, #20]
 800eb70:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800eb74:	9100      	str	r1, [sp, #0]
 800eb76:	9104      	str	r1, [sp, #16]
 800eb78:	f8ad 300e 	strh.w	r3, [sp, #14]
 800eb7c:	4669      	mov	r1, sp
 800eb7e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800eb80:	f001 fa22 	bl	800ffc8 <_svfiprintf_r>
 800eb84:	1c43      	adds	r3, r0, #1
 800eb86:	bfbc      	itt	lt
 800eb88:	238b      	movlt	r3, #139	@ 0x8b
 800eb8a:	602b      	strlt	r3, [r5, #0]
 800eb8c:	2c00      	cmp	r4, #0
 800eb8e:	d0e3      	beq.n	800eb58 <_vsniprintf_r+0x16>
 800eb90:	9b00      	ldr	r3, [sp, #0]
 800eb92:	2200      	movs	r2, #0
 800eb94:	701a      	strb	r2, [r3, #0]
 800eb96:	e7df      	b.n	800eb58 <_vsniprintf_r+0x16>

0800eb98 <vsniprintf>:
 800eb98:	b507      	push	{r0, r1, r2, lr}
 800eb9a:	9300      	str	r3, [sp, #0]
 800eb9c:	4613      	mov	r3, r2
 800eb9e:	460a      	mov	r2, r1
 800eba0:	4601      	mov	r1, r0
 800eba2:	4803      	ldr	r0, [pc, #12]	@ (800ebb0 <vsniprintf+0x18>)
 800eba4:	6800      	ldr	r0, [r0, #0]
 800eba6:	f7ff ffcc 	bl	800eb42 <_vsniprintf_r>
 800ebaa:	b003      	add	sp, #12
 800ebac:	f85d fb04 	ldr.w	pc, [sp], #4
 800ebb0:	200001b4 	.word	0x200001b4

0800ebb4 <memset>:
 800ebb4:	4402      	add	r2, r0
 800ebb6:	4603      	mov	r3, r0
 800ebb8:	4293      	cmp	r3, r2
 800ebba:	d100      	bne.n	800ebbe <memset+0xa>
 800ebbc:	4770      	bx	lr
 800ebbe:	f803 1b01 	strb.w	r1, [r3], #1
 800ebc2:	e7f9      	b.n	800ebb8 <memset+0x4>

0800ebc4 <strncmp>:
 800ebc4:	b510      	push	{r4, lr}
 800ebc6:	b16a      	cbz	r2, 800ebe4 <strncmp+0x20>
 800ebc8:	3901      	subs	r1, #1
 800ebca:	1884      	adds	r4, r0, r2
 800ebcc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ebd0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ebd4:	429a      	cmp	r2, r3
 800ebd6:	d103      	bne.n	800ebe0 <strncmp+0x1c>
 800ebd8:	42a0      	cmp	r0, r4
 800ebda:	d001      	beq.n	800ebe0 <strncmp+0x1c>
 800ebdc:	2a00      	cmp	r2, #0
 800ebde:	d1f5      	bne.n	800ebcc <strncmp+0x8>
 800ebe0:	1ad0      	subs	r0, r2, r3
 800ebe2:	bd10      	pop	{r4, pc}
 800ebe4:	4610      	mov	r0, r2
 800ebe6:	e7fc      	b.n	800ebe2 <strncmp+0x1e>

0800ebe8 <_close_r>:
 800ebe8:	b538      	push	{r3, r4, r5, lr}
 800ebea:	4d06      	ldr	r5, [pc, #24]	@ (800ec04 <_close_r+0x1c>)
 800ebec:	2300      	movs	r3, #0
 800ebee:	4604      	mov	r4, r0
 800ebf0:	4608      	mov	r0, r1
 800ebf2:	602b      	str	r3, [r5, #0]
 800ebf4:	f7f4 fdd4 	bl	80037a0 <_close>
 800ebf8:	1c43      	adds	r3, r0, #1
 800ebfa:	d102      	bne.n	800ec02 <_close_r+0x1a>
 800ebfc:	682b      	ldr	r3, [r5, #0]
 800ebfe:	b103      	cbz	r3, 800ec02 <_close_r+0x1a>
 800ec00:	6023      	str	r3, [r4, #0]
 800ec02:	bd38      	pop	{r3, r4, r5, pc}
 800ec04:	200026e0 	.word	0x200026e0

0800ec08 <_lseek_r>:
 800ec08:	b538      	push	{r3, r4, r5, lr}
 800ec0a:	4d07      	ldr	r5, [pc, #28]	@ (800ec28 <_lseek_r+0x20>)
 800ec0c:	4604      	mov	r4, r0
 800ec0e:	4608      	mov	r0, r1
 800ec10:	4611      	mov	r1, r2
 800ec12:	2200      	movs	r2, #0
 800ec14:	602a      	str	r2, [r5, #0]
 800ec16:	461a      	mov	r2, r3
 800ec18:	f7f4 fde9 	bl	80037ee <_lseek>
 800ec1c:	1c43      	adds	r3, r0, #1
 800ec1e:	d102      	bne.n	800ec26 <_lseek_r+0x1e>
 800ec20:	682b      	ldr	r3, [r5, #0]
 800ec22:	b103      	cbz	r3, 800ec26 <_lseek_r+0x1e>
 800ec24:	6023      	str	r3, [r4, #0]
 800ec26:	bd38      	pop	{r3, r4, r5, pc}
 800ec28:	200026e0 	.word	0x200026e0

0800ec2c <_read_r>:
 800ec2c:	b538      	push	{r3, r4, r5, lr}
 800ec2e:	4d07      	ldr	r5, [pc, #28]	@ (800ec4c <_read_r+0x20>)
 800ec30:	4604      	mov	r4, r0
 800ec32:	4608      	mov	r0, r1
 800ec34:	4611      	mov	r1, r2
 800ec36:	2200      	movs	r2, #0
 800ec38:	602a      	str	r2, [r5, #0]
 800ec3a:	461a      	mov	r2, r3
 800ec3c:	f7f4 fd77 	bl	800372e <_read>
 800ec40:	1c43      	adds	r3, r0, #1
 800ec42:	d102      	bne.n	800ec4a <_read_r+0x1e>
 800ec44:	682b      	ldr	r3, [r5, #0]
 800ec46:	b103      	cbz	r3, 800ec4a <_read_r+0x1e>
 800ec48:	6023      	str	r3, [r4, #0]
 800ec4a:	bd38      	pop	{r3, r4, r5, pc}
 800ec4c:	200026e0 	.word	0x200026e0

0800ec50 <_write_r>:
 800ec50:	b538      	push	{r3, r4, r5, lr}
 800ec52:	4d07      	ldr	r5, [pc, #28]	@ (800ec70 <_write_r+0x20>)
 800ec54:	4604      	mov	r4, r0
 800ec56:	4608      	mov	r0, r1
 800ec58:	4611      	mov	r1, r2
 800ec5a:	2200      	movs	r2, #0
 800ec5c:	602a      	str	r2, [r5, #0]
 800ec5e:	461a      	mov	r2, r3
 800ec60:	f7f4 fd82 	bl	8003768 <_write>
 800ec64:	1c43      	adds	r3, r0, #1
 800ec66:	d102      	bne.n	800ec6e <_write_r+0x1e>
 800ec68:	682b      	ldr	r3, [r5, #0]
 800ec6a:	b103      	cbz	r3, 800ec6e <_write_r+0x1e>
 800ec6c:	6023      	str	r3, [r4, #0]
 800ec6e:	bd38      	pop	{r3, r4, r5, pc}
 800ec70:	200026e0 	.word	0x200026e0

0800ec74 <__errno>:
 800ec74:	4b01      	ldr	r3, [pc, #4]	@ (800ec7c <__errno+0x8>)
 800ec76:	6818      	ldr	r0, [r3, #0]
 800ec78:	4770      	bx	lr
 800ec7a:	bf00      	nop
 800ec7c:	200001b4 	.word	0x200001b4

0800ec80 <__libc_init_array>:
 800ec80:	b570      	push	{r4, r5, r6, lr}
 800ec82:	4d0d      	ldr	r5, [pc, #52]	@ (800ecb8 <__libc_init_array+0x38>)
 800ec84:	4c0d      	ldr	r4, [pc, #52]	@ (800ecbc <__libc_init_array+0x3c>)
 800ec86:	1b64      	subs	r4, r4, r5
 800ec88:	10a4      	asrs	r4, r4, #2
 800ec8a:	2600      	movs	r6, #0
 800ec8c:	42a6      	cmp	r6, r4
 800ec8e:	d109      	bne.n	800eca4 <__libc_init_array+0x24>
 800ec90:	4d0b      	ldr	r5, [pc, #44]	@ (800ecc0 <__libc_init_array+0x40>)
 800ec92:	4c0c      	ldr	r4, [pc, #48]	@ (800ecc4 <__libc_init_array+0x44>)
 800ec94:	f002 f81e 	bl	8010cd4 <_init>
 800ec98:	1b64      	subs	r4, r4, r5
 800ec9a:	10a4      	asrs	r4, r4, #2
 800ec9c:	2600      	movs	r6, #0
 800ec9e:	42a6      	cmp	r6, r4
 800eca0:	d105      	bne.n	800ecae <__libc_init_array+0x2e>
 800eca2:	bd70      	pop	{r4, r5, r6, pc}
 800eca4:	f855 3b04 	ldr.w	r3, [r5], #4
 800eca8:	4798      	blx	r3
 800ecaa:	3601      	adds	r6, #1
 800ecac:	e7ee      	b.n	800ec8c <__libc_init_array+0xc>
 800ecae:	f855 3b04 	ldr.w	r3, [r5], #4
 800ecb2:	4798      	blx	r3
 800ecb4:	3601      	adds	r6, #1
 800ecb6:	e7f2      	b.n	800ec9e <__libc_init_array+0x1e>
 800ecb8:	08011cc0 	.word	0x08011cc0
 800ecbc:	08011cc0 	.word	0x08011cc0
 800ecc0:	08011cc0 	.word	0x08011cc0
 800ecc4:	08011cc4 	.word	0x08011cc4

0800ecc8 <__retarget_lock_init_recursive>:
 800ecc8:	4770      	bx	lr

0800ecca <__retarget_lock_acquire_recursive>:
 800ecca:	4770      	bx	lr

0800eccc <__retarget_lock_release_recursive>:
 800eccc:	4770      	bx	lr

0800ecce <memcpy>:
 800ecce:	440a      	add	r2, r1
 800ecd0:	4291      	cmp	r1, r2
 800ecd2:	f100 33ff 	add.w	r3, r0, #4294967295
 800ecd6:	d100      	bne.n	800ecda <memcpy+0xc>
 800ecd8:	4770      	bx	lr
 800ecda:	b510      	push	{r4, lr}
 800ecdc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ece0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ece4:	4291      	cmp	r1, r2
 800ece6:	d1f9      	bne.n	800ecdc <memcpy+0xe>
 800ece8:	bd10      	pop	{r4, pc}
 800ecea:	0000      	movs	r0, r0
 800ecec:	0000      	movs	r0, r0
	...

0800ecf0 <nan>:
 800ecf0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ecf8 <nan+0x8>
 800ecf4:	4770      	bx	lr
 800ecf6:	bf00      	nop
 800ecf8:	00000000 	.word	0x00000000
 800ecfc:	7ff80000 	.word	0x7ff80000

0800ed00 <nanf>:
 800ed00:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ed08 <nanf+0x8>
 800ed04:	4770      	bx	lr
 800ed06:	bf00      	nop
 800ed08:	7fc00000 	.word	0x7fc00000

0800ed0c <_free_r>:
 800ed0c:	b538      	push	{r3, r4, r5, lr}
 800ed0e:	4605      	mov	r5, r0
 800ed10:	2900      	cmp	r1, #0
 800ed12:	d041      	beq.n	800ed98 <_free_r+0x8c>
 800ed14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ed18:	1f0c      	subs	r4, r1, #4
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	bfb8      	it	lt
 800ed1e:	18e4      	addlt	r4, r4, r3
 800ed20:	f000 fc2c 	bl	800f57c <__malloc_lock>
 800ed24:	4a1d      	ldr	r2, [pc, #116]	@ (800ed9c <_free_r+0x90>)
 800ed26:	6813      	ldr	r3, [r2, #0]
 800ed28:	b933      	cbnz	r3, 800ed38 <_free_r+0x2c>
 800ed2a:	6063      	str	r3, [r4, #4]
 800ed2c:	6014      	str	r4, [r2, #0]
 800ed2e:	4628      	mov	r0, r5
 800ed30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ed34:	f000 bc28 	b.w	800f588 <__malloc_unlock>
 800ed38:	42a3      	cmp	r3, r4
 800ed3a:	d908      	bls.n	800ed4e <_free_r+0x42>
 800ed3c:	6820      	ldr	r0, [r4, #0]
 800ed3e:	1821      	adds	r1, r4, r0
 800ed40:	428b      	cmp	r3, r1
 800ed42:	bf01      	itttt	eq
 800ed44:	6819      	ldreq	r1, [r3, #0]
 800ed46:	685b      	ldreq	r3, [r3, #4]
 800ed48:	1809      	addeq	r1, r1, r0
 800ed4a:	6021      	streq	r1, [r4, #0]
 800ed4c:	e7ed      	b.n	800ed2a <_free_r+0x1e>
 800ed4e:	461a      	mov	r2, r3
 800ed50:	685b      	ldr	r3, [r3, #4]
 800ed52:	b10b      	cbz	r3, 800ed58 <_free_r+0x4c>
 800ed54:	42a3      	cmp	r3, r4
 800ed56:	d9fa      	bls.n	800ed4e <_free_r+0x42>
 800ed58:	6811      	ldr	r1, [r2, #0]
 800ed5a:	1850      	adds	r0, r2, r1
 800ed5c:	42a0      	cmp	r0, r4
 800ed5e:	d10b      	bne.n	800ed78 <_free_r+0x6c>
 800ed60:	6820      	ldr	r0, [r4, #0]
 800ed62:	4401      	add	r1, r0
 800ed64:	1850      	adds	r0, r2, r1
 800ed66:	4283      	cmp	r3, r0
 800ed68:	6011      	str	r1, [r2, #0]
 800ed6a:	d1e0      	bne.n	800ed2e <_free_r+0x22>
 800ed6c:	6818      	ldr	r0, [r3, #0]
 800ed6e:	685b      	ldr	r3, [r3, #4]
 800ed70:	6053      	str	r3, [r2, #4]
 800ed72:	4408      	add	r0, r1
 800ed74:	6010      	str	r0, [r2, #0]
 800ed76:	e7da      	b.n	800ed2e <_free_r+0x22>
 800ed78:	d902      	bls.n	800ed80 <_free_r+0x74>
 800ed7a:	230c      	movs	r3, #12
 800ed7c:	602b      	str	r3, [r5, #0]
 800ed7e:	e7d6      	b.n	800ed2e <_free_r+0x22>
 800ed80:	6820      	ldr	r0, [r4, #0]
 800ed82:	1821      	adds	r1, r4, r0
 800ed84:	428b      	cmp	r3, r1
 800ed86:	bf04      	itt	eq
 800ed88:	6819      	ldreq	r1, [r3, #0]
 800ed8a:	685b      	ldreq	r3, [r3, #4]
 800ed8c:	6063      	str	r3, [r4, #4]
 800ed8e:	bf04      	itt	eq
 800ed90:	1809      	addeq	r1, r1, r0
 800ed92:	6021      	streq	r1, [r4, #0]
 800ed94:	6054      	str	r4, [r2, #4]
 800ed96:	e7ca      	b.n	800ed2e <_free_r+0x22>
 800ed98:	bd38      	pop	{r3, r4, r5, pc}
 800ed9a:	bf00      	nop
 800ed9c:	200026ec 	.word	0x200026ec

0800eda0 <rshift>:
 800eda0:	6903      	ldr	r3, [r0, #16]
 800eda2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800eda6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800edaa:	ea4f 1261 	mov.w	r2, r1, asr #5
 800edae:	f100 0414 	add.w	r4, r0, #20
 800edb2:	dd45      	ble.n	800ee40 <rshift+0xa0>
 800edb4:	f011 011f 	ands.w	r1, r1, #31
 800edb8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800edbc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800edc0:	d10c      	bne.n	800eddc <rshift+0x3c>
 800edc2:	f100 0710 	add.w	r7, r0, #16
 800edc6:	4629      	mov	r1, r5
 800edc8:	42b1      	cmp	r1, r6
 800edca:	d334      	bcc.n	800ee36 <rshift+0x96>
 800edcc:	1a9b      	subs	r3, r3, r2
 800edce:	009b      	lsls	r3, r3, #2
 800edd0:	1eea      	subs	r2, r5, #3
 800edd2:	4296      	cmp	r6, r2
 800edd4:	bf38      	it	cc
 800edd6:	2300      	movcc	r3, #0
 800edd8:	4423      	add	r3, r4
 800edda:	e015      	b.n	800ee08 <rshift+0x68>
 800eddc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ede0:	f1c1 0820 	rsb	r8, r1, #32
 800ede4:	40cf      	lsrs	r7, r1
 800ede6:	f105 0e04 	add.w	lr, r5, #4
 800edea:	46a1      	mov	r9, r4
 800edec:	4576      	cmp	r6, lr
 800edee:	46f4      	mov	ip, lr
 800edf0:	d815      	bhi.n	800ee1e <rshift+0x7e>
 800edf2:	1a9a      	subs	r2, r3, r2
 800edf4:	0092      	lsls	r2, r2, #2
 800edf6:	3a04      	subs	r2, #4
 800edf8:	3501      	adds	r5, #1
 800edfa:	42ae      	cmp	r6, r5
 800edfc:	bf38      	it	cc
 800edfe:	2200      	movcc	r2, #0
 800ee00:	18a3      	adds	r3, r4, r2
 800ee02:	50a7      	str	r7, [r4, r2]
 800ee04:	b107      	cbz	r7, 800ee08 <rshift+0x68>
 800ee06:	3304      	adds	r3, #4
 800ee08:	1b1a      	subs	r2, r3, r4
 800ee0a:	42a3      	cmp	r3, r4
 800ee0c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ee10:	bf08      	it	eq
 800ee12:	2300      	moveq	r3, #0
 800ee14:	6102      	str	r2, [r0, #16]
 800ee16:	bf08      	it	eq
 800ee18:	6143      	streq	r3, [r0, #20]
 800ee1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ee1e:	f8dc c000 	ldr.w	ip, [ip]
 800ee22:	fa0c fc08 	lsl.w	ip, ip, r8
 800ee26:	ea4c 0707 	orr.w	r7, ip, r7
 800ee2a:	f849 7b04 	str.w	r7, [r9], #4
 800ee2e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ee32:	40cf      	lsrs	r7, r1
 800ee34:	e7da      	b.n	800edec <rshift+0x4c>
 800ee36:	f851 cb04 	ldr.w	ip, [r1], #4
 800ee3a:	f847 cf04 	str.w	ip, [r7, #4]!
 800ee3e:	e7c3      	b.n	800edc8 <rshift+0x28>
 800ee40:	4623      	mov	r3, r4
 800ee42:	e7e1      	b.n	800ee08 <rshift+0x68>

0800ee44 <__hexdig_fun>:
 800ee44:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ee48:	2b09      	cmp	r3, #9
 800ee4a:	d802      	bhi.n	800ee52 <__hexdig_fun+0xe>
 800ee4c:	3820      	subs	r0, #32
 800ee4e:	b2c0      	uxtb	r0, r0
 800ee50:	4770      	bx	lr
 800ee52:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ee56:	2b05      	cmp	r3, #5
 800ee58:	d801      	bhi.n	800ee5e <__hexdig_fun+0x1a>
 800ee5a:	3847      	subs	r0, #71	@ 0x47
 800ee5c:	e7f7      	b.n	800ee4e <__hexdig_fun+0xa>
 800ee5e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ee62:	2b05      	cmp	r3, #5
 800ee64:	d801      	bhi.n	800ee6a <__hexdig_fun+0x26>
 800ee66:	3827      	subs	r0, #39	@ 0x27
 800ee68:	e7f1      	b.n	800ee4e <__hexdig_fun+0xa>
 800ee6a:	2000      	movs	r0, #0
 800ee6c:	4770      	bx	lr
	...

0800ee70 <__gethex>:
 800ee70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee74:	b085      	sub	sp, #20
 800ee76:	468a      	mov	sl, r1
 800ee78:	9302      	str	r3, [sp, #8]
 800ee7a:	680b      	ldr	r3, [r1, #0]
 800ee7c:	9001      	str	r0, [sp, #4]
 800ee7e:	4690      	mov	r8, r2
 800ee80:	1c9c      	adds	r4, r3, #2
 800ee82:	46a1      	mov	r9, r4
 800ee84:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ee88:	2830      	cmp	r0, #48	@ 0x30
 800ee8a:	d0fa      	beq.n	800ee82 <__gethex+0x12>
 800ee8c:	eba9 0303 	sub.w	r3, r9, r3
 800ee90:	f1a3 0b02 	sub.w	fp, r3, #2
 800ee94:	f7ff ffd6 	bl	800ee44 <__hexdig_fun>
 800ee98:	4605      	mov	r5, r0
 800ee9a:	2800      	cmp	r0, #0
 800ee9c:	d168      	bne.n	800ef70 <__gethex+0x100>
 800ee9e:	49a0      	ldr	r1, [pc, #640]	@ (800f120 <__gethex+0x2b0>)
 800eea0:	2201      	movs	r2, #1
 800eea2:	4648      	mov	r0, r9
 800eea4:	f7ff fe8e 	bl	800ebc4 <strncmp>
 800eea8:	4607      	mov	r7, r0
 800eeaa:	2800      	cmp	r0, #0
 800eeac:	d167      	bne.n	800ef7e <__gethex+0x10e>
 800eeae:	f899 0001 	ldrb.w	r0, [r9, #1]
 800eeb2:	4626      	mov	r6, r4
 800eeb4:	f7ff ffc6 	bl	800ee44 <__hexdig_fun>
 800eeb8:	2800      	cmp	r0, #0
 800eeba:	d062      	beq.n	800ef82 <__gethex+0x112>
 800eebc:	4623      	mov	r3, r4
 800eebe:	7818      	ldrb	r0, [r3, #0]
 800eec0:	2830      	cmp	r0, #48	@ 0x30
 800eec2:	4699      	mov	r9, r3
 800eec4:	f103 0301 	add.w	r3, r3, #1
 800eec8:	d0f9      	beq.n	800eebe <__gethex+0x4e>
 800eeca:	f7ff ffbb 	bl	800ee44 <__hexdig_fun>
 800eece:	fab0 f580 	clz	r5, r0
 800eed2:	096d      	lsrs	r5, r5, #5
 800eed4:	f04f 0b01 	mov.w	fp, #1
 800eed8:	464a      	mov	r2, r9
 800eeda:	4616      	mov	r6, r2
 800eedc:	3201      	adds	r2, #1
 800eede:	7830      	ldrb	r0, [r6, #0]
 800eee0:	f7ff ffb0 	bl	800ee44 <__hexdig_fun>
 800eee4:	2800      	cmp	r0, #0
 800eee6:	d1f8      	bne.n	800eeda <__gethex+0x6a>
 800eee8:	498d      	ldr	r1, [pc, #564]	@ (800f120 <__gethex+0x2b0>)
 800eeea:	2201      	movs	r2, #1
 800eeec:	4630      	mov	r0, r6
 800eeee:	f7ff fe69 	bl	800ebc4 <strncmp>
 800eef2:	2800      	cmp	r0, #0
 800eef4:	d13f      	bne.n	800ef76 <__gethex+0x106>
 800eef6:	b944      	cbnz	r4, 800ef0a <__gethex+0x9a>
 800eef8:	1c74      	adds	r4, r6, #1
 800eefa:	4622      	mov	r2, r4
 800eefc:	4616      	mov	r6, r2
 800eefe:	3201      	adds	r2, #1
 800ef00:	7830      	ldrb	r0, [r6, #0]
 800ef02:	f7ff ff9f 	bl	800ee44 <__hexdig_fun>
 800ef06:	2800      	cmp	r0, #0
 800ef08:	d1f8      	bne.n	800eefc <__gethex+0x8c>
 800ef0a:	1ba4      	subs	r4, r4, r6
 800ef0c:	00a7      	lsls	r7, r4, #2
 800ef0e:	7833      	ldrb	r3, [r6, #0]
 800ef10:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ef14:	2b50      	cmp	r3, #80	@ 0x50
 800ef16:	d13e      	bne.n	800ef96 <__gethex+0x126>
 800ef18:	7873      	ldrb	r3, [r6, #1]
 800ef1a:	2b2b      	cmp	r3, #43	@ 0x2b
 800ef1c:	d033      	beq.n	800ef86 <__gethex+0x116>
 800ef1e:	2b2d      	cmp	r3, #45	@ 0x2d
 800ef20:	d034      	beq.n	800ef8c <__gethex+0x11c>
 800ef22:	1c71      	adds	r1, r6, #1
 800ef24:	2400      	movs	r4, #0
 800ef26:	7808      	ldrb	r0, [r1, #0]
 800ef28:	f7ff ff8c 	bl	800ee44 <__hexdig_fun>
 800ef2c:	1e43      	subs	r3, r0, #1
 800ef2e:	b2db      	uxtb	r3, r3
 800ef30:	2b18      	cmp	r3, #24
 800ef32:	d830      	bhi.n	800ef96 <__gethex+0x126>
 800ef34:	f1a0 0210 	sub.w	r2, r0, #16
 800ef38:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ef3c:	f7ff ff82 	bl	800ee44 <__hexdig_fun>
 800ef40:	f100 3cff 	add.w	ip, r0, #4294967295
 800ef44:	fa5f fc8c 	uxtb.w	ip, ip
 800ef48:	f1bc 0f18 	cmp.w	ip, #24
 800ef4c:	f04f 030a 	mov.w	r3, #10
 800ef50:	d91e      	bls.n	800ef90 <__gethex+0x120>
 800ef52:	b104      	cbz	r4, 800ef56 <__gethex+0xe6>
 800ef54:	4252      	negs	r2, r2
 800ef56:	4417      	add	r7, r2
 800ef58:	f8ca 1000 	str.w	r1, [sl]
 800ef5c:	b1ed      	cbz	r5, 800ef9a <__gethex+0x12a>
 800ef5e:	f1bb 0f00 	cmp.w	fp, #0
 800ef62:	bf0c      	ite	eq
 800ef64:	2506      	moveq	r5, #6
 800ef66:	2500      	movne	r5, #0
 800ef68:	4628      	mov	r0, r5
 800ef6a:	b005      	add	sp, #20
 800ef6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef70:	2500      	movs	r5, #0
 800ef72:	462c      	mov	r4, r5
 800ef74:	e7b0      	b.n	800eed8 <__gethex+0x68>
 800ef76:	2c00      	cmp	r4, #0
 800ef78:	d1c7      	bne.n	800ef0a <__gethex+0x9a>
 800ef7a:	4627      	mov	r7, r4
 800ef7c:	e7c7      	b.n	800ef0e <__gethex+0x9e>
 800ef7e:	464e      	mov	r6, r9
 800ef80:	462f      	mov	r7, r5
 800ef82:	2501      	movs	r5, #1
 800ef84:	e7c3      	b.n	800ef0e <__gethex+0x9e>
 800ef86:	2400      	movs	r4, #0
 800ef88:	1cb1      	adds	r1, r6, #2
 800ef8a:	e7cc      	b.n	800ef26 <__gethex+0xb6>
 800ef8c:	2401      	movs	r4, #1
 800ef8e:	e7fb      	b.n	800ef88 <__gethex+0x118>
 800ef90:	fb03 0002 	mla	r0, r3, r2, r0
 800ef94:	e7ce      	b.n	800ef34 <__gethex+0xc4>
 800ef96:	4631      	mov	r1, r6
 800ef98:	e7de      	b.n	800ef58 <__gethex+0xe8>
 800ef9a:	eba6 0309 	sub.w	r3, r6, r9
 800ef9e:	3b01      	subs	r3, #1
 800efa0:	4629      	mov	r1, r5
 800efa2:	2b07      	cmp	r3, #7
 800efa4:	dc0a      	bgt.n	800efbc <__gethex+0x14c>
 800efa6:	9801      	ldr	r0, [sp, #4]
 800efa8:	f000 faf4 	bl	800f594 <_Balloc>
 800efac:	4604      	mov	r4, r0
 800efae:	b940      	cbnz	r0, 800efc2 <__gethex+0x152>
 800efb0:	4b5c      	ldr	r3, [pc, #368]	@ (800f124 <__gethex+0x2b4>)
 800efb2:	4602      	mov	r2, r0
 800efb4:	21e4      	movs	r1, #228	@ 0xe4
 800efb6:	485c      	ldr	r0, [pc, #368]	@ (800f128 <__gethex+0x2b8>)
 800efb8:	f001 fb66 	bl	8010688 <__assert_func>
 800efbc:	3101      	adds	r1, #1
 800efbe:	105b      	asrs	r3, r3, #1
 800efc0:	e7ef      	b.n	800efa2 <__gethex+0x132>
 800efc2:	f100 0a14 	add.w	sl, r0, #20
 800efc6:	2300      	movs	r3, #0
 800efc8:	4655      	mov	r5, sl
 800efca:	469b      	mov	fp, r3
 800efcc:	45b1      	cmp	r9, r6
 800efce:	d337      	bcc.n	800f040 <__gethex+0x1d0>
 800efd0:	f845 bb04 	str.w	fp, [r5], #4
 800efd4:	eba5 050a 	sub.w	r5, r5, sl
 800efd8:	10ad      	asrs	r5, r5, #2
 800efda:	6125      	str	r5, [r4, #16]
 800efdc:	4658      	mov	r0, fp
 800efde:	f000 fbcb 	bl	800f778 <__hi0bits>
 800efe2:	016d      	lsls	r5, r5, #5
 800efe4:	f8d8 6000 	ldr.w	r6, [r8]
 800efe8:	1a2d      	subs	r5, r5, r0
 800efea:	42b5      	cmp	r5, r6
 800efec:	dd54      	ble.n	800f098 <__gethex+0x228>
 800efee:	1bad      	subs	r5, r5, r6
 800eff0:	4629      	mov	r1, r5
 800eff2:	4620      	mov	r0, r4
 800eff4:	f000 ff5f 	bl	800feb6 <__any_on>
 800eff8:	4681      	mov	r9, r0
 800effa:	b178      	cbz	r0, 800f01c <__gethex+0x1ac>
 800effc:	1e6b      	subs	r3, r5, #1
 800effe:	1159      	asrs	r1, r3, #5
 800f000:	f003 021f 	and.w	r2, r3, #31
 800f004:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800f008:	f04f 0901 	mov.w	r9, #1
 800f00c:	fa09 f202 	lsl.w	r2, r9, r2
 800f010:	420a      	tst	r2, r1
 800f012:	d003      	beq.n	800f01c <__gethex+0x1ac>
 800f014:	454b      	cmp	r3, r9
 800f016:	dc36      	bgt.n	800f086 <__gethex+0x216>
 800f018:	f04f 0902 	mov.w	r9, #2
 800f01c:	4629      	mov	r1, r5
 800f01e:	4620      	mov	r0, r4
 800f020:	f7ff febe 	bl	800eda0 <rshift>
 800f024:	442f      	add	r7, r5
 800f026:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f02a:	42bb      	cmp	r3, r7
 800f02c:	da42      	bge.n	800f0b4 <__gethex+0x244>
 800f02e:	9801      	ldr	r0, [sp, #4]
 800f030:	4621      	mov	r1, r4
 800f032:	f000 faef 	bl	800f614 <_Bfree>
 800f036:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f038:	2300      	movs	r3, #0
 800f03a:	6013      	str	r3, [r2, #0]
 800f03c:	25a3      	movs	r5, #163	@ 0xa3
 800f03e:	e793      	b.n	800ef68 <__gethex+0xf8>
 800f040:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800f044:	2a2e      	cmp	r2, #46	@ 0x2e
 800f046:	d012      	beq.n	800f06e <__gethex+0x1fe>
 800f048:	2b20      	cmp	r3, #32
 800f04a:	d104      	bne.n	800f056 <__gethex+0x1e6>
 800f04c:	f845 bb04 	str.w	fp, [r5], #4
 800f050:	f04f 0b00 	mov.w	fp, #0
 800f054:	465b      	mov	r3, fp
 800f056:	7830      	ldrb	r0, [r6, #0]
 800f058:	9303      	str	r3, [sp, #12]
 800f05a:	f7ff fef3 	bl	800ee44 <__hexdig_fun>
 800f05e:	9b03      	ldr	r3, [sp, #12]
 800f060:	f000 000f 	and.w	r0, r0, #15
 800f064:	4098      	lsls	r0, r3
 800f066:	ea4b 0b00 	orr.w	fp, fp, r0
 800f06a:	3304      	adds	r3, #4
 800f06c:	e7ae      	b.n	800efcc <__gethex+0x15c>
 800f06e:	45b1      	cmp	r9, r6
 800f070:	d8ea      	bhi.n	800f048 <__gethex+0x1d8>
 800f072:	492b      	ldr	r1, [pc, #172]	@ (800f120 <__gethex+0x2b0>)
 800f074:	9303      	str	r3, [sp, #12]
 800f076:	2201      	movs	r2, #1
 800f078:	4630      	mov	r0, r6
 800f07a:	f7ff fda3 	bl	800ebc4 <strncmp>
 800f07e:	9b03      	ldr	r3, [sp, #12]
 800f080:	2800      	cmp	r0, #0
 800f082:	d1e1      	bne.n	800f048 <__gethex+0x1d8>
 800f084:	e7a2      	b.n	800efcc <__gethex+0x15c>
 800f086:	1ea9      	subs	r1, r5, #2
 800f088:	4620      	mov	r0, r4
 800f08a:	f000 ff14 	bl	800feb6 <__any_on>
 800f08e:	2800      	cmp	r0, #0
 800f090:	d0c2      	beq.n	800f018 <__gethex+0x1a8>
 800f092:	f04f 0903 	mov.w	r9, #3
 800f096:	e7c1      	b.n	800f01c <__gethex+0x1ac>
 800f098:	da09      	bge.n	800f0ae <__gethex+0x23e>
 800f09a:	1b75      	subs	r5, r6, r5
 800f09c:	4621      	mov	r1, r4
 800f09e:	9801      	ldr	r0, [sp, #4]
 800f0a0:	462a      	mov	r2, r5
 800f0a2:	f000 fccf 	bl	800fa44 <__lshift>
 800f0a6:	1b7f      	subs	r7, r7, r5
 800f0a8:	4604      	mov	r4, r0
 800f0aa:	f100 0a14 	add.w	sl, r0, #20
 800f0ae:	f04f 0900 	mov.w	r9, #0
 800f0b2:	e7b8      	b.n	800f026 <__gethex+0x1b6>
 800f0b4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800f0b8:	42bd      	cmp	r5, r7
 800f0ba:	dd6f      	ble.n	800f19c <__gethex+0x32c>
 800f0bc:	1bed      	subs	r5, r5, r7
 800f0be:	42ae      	cmp	r6, r5
 800f0c0:	dc34      	bgt.n	800f12c <__gethex+0x2bc>
 800f0c2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f0c6:	2b02      	cmp	r3, #2
 800f0c8:	d022      	beq.n	800f110 <__gethex+0x2a0>
 800f0ca:	2b03      	cmp	r3, #3
 800f0cc:	d024      	beq.n	800f118 <__gethex+0x2a8>
 800f0ce:	2b01      	cmp	r3, #1
 800f0d0:	d115      	bne.n	800f0fe <__gethex+0x28e>
 800f0d2:	42ae      	cmp	r6, r5
 800f0d4:	d113      	bne.n	800f0fe <__gethex+0x28e>
 800f0d6:	2e01      	cmp	r6, #1
 800f0d8:	d10b      	bne.n	800f0f2 <__gethex+0x282>
 800f0da:	9a02      	ldr	r2, [sp, #8]
 800f0dc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f0e0:	6013      	str	r3, [r2, #0]
 800f0e2:	2301      	movs	r3, #1
 800f0e4:	6123      	str	r3, [r4, #16]
 800f0e6:	f8ca 3000 	str.w	r3, [sl]
 800f0ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f0ec:	2562      	movs	r5, #98	@ 0x62
 800f0ee:	601c      	str	r4, [r3, #0]
 800f0f0:	e73a      	b.n	800ef68 <__gethex+0xf8>
 800f0f2:	1e71      	subs	r1, r6, #1
 800f0f4:	4620      	mov	r0, r4
 800f0f6:	f000 fede 	bl	800feb6 <__any_on>
 800f0fa:	2800      	cmp	r0, #0
 800f0fc:	d1ed      	bne.n	800f0da <__gethex+0x26a>
 800f0fe:	9801      	ldr	r0, [sp, #4]
 800f100:	4621      	mov	r1, r4
 800f102:	f000 fa87 	bl	800f614 <_Bfree>
 800f106:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f108:	2300      	movs	r3, #0
 800f10a:	6013      	str	r3, [r2, #0]
 800f10c:	2550      	movs	r5, #80	@ 0x50
 800f10e:	e72b      	b.n	800ef68 <__gethex+0xf8>
 800f110:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f112:	2b00      	cmp	r3, #0
 800f114:	d1f3      	bne.n	800f0fe <__gethex+0x28e>
 800f116:	e7e0      	b.n	800f0da <__gethex+0x26a>
 800f118:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	d1dd      	bne.n	800f0da <__gethex+0x26a>
 800f11e:	e7ee      	b.n	800f0fe <__gethex+0x28e>
 800f120:	08011900 	.word	0x08011900
 800f124:	08011968 	.word	0x08011968
 800f128:	08011979 	.word	0x08011979
 800f12c:	1e6f      	subs	r7, r5, #1
 800f12e:	f1b9 0f00 	cmp.w	r9, #0
 800f132:	d130      	bne.n	800f196 <__gethex+0x326>
 800f134:	b127      	cbz	r7, 800f140 <__gethex+0x2d0>
 800f136:	4639      	mov	r1, r7
 800f138:	4620      	mov	r0, r4
 800f13a:	f000 febc 	bl	800feb6 <__any_on>
 800f13e:	4681      	mov	r9, r0
 800f140:	117a      	asrs	r2, r7, #5
 800f142:	2301      	movs	r3, #1
 800f144:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800f148:	f007 071f 	and.w	r7, r7, #31
 800f14c:	40bb      	lsls	r3, r7
 800f14e:	4213      	tst	r3, r2
 800f150:	4629      	mov	r1, r5
 800f152:	4620      	mov	r0, r4
 800f154:	bf18      	it	ne
 800f156:	f049 0902 	orrne.w	r9, r9, #2
 800f15a:	f7ff fe21 	bl	800eda0 <rshift>
 800f15e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800f162:	1b76      	subs	r6, r6, r5
 800f164:	2502      	movs	r5, #2
 800f166:	f1b9 0f00 	cmp.w	r9, #0
 800f16a:	d047      	beq.n	800f1fc <__gethex+0x38c>
 800f16c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f170:	2b02      	cmp	r3, #2
 800f172:	d015      	beq.n	800f1a0 <__gethex+0x330>
 800f174:	2b03      	cmp	r3, #3
 800f176:	d017      	beq.n	800f1a8 <__gethex+0x338>
 800f178:	2b01      	cmp	r3, #1
 800f17a:	d109      	bne.n	800f190 <__gethex+0x320>
 800f17c:	f019 0f02 	tst.w	r9, #2
 800f180:	d006      	beq.n	800f190 <__gethex+0x320>
 800f182:	f8da 3000 	ldr.w	r3, [sl]
 800f186:	ea49 0903 	orr.w	r9, r9, r3
 800f18a:	f019 0f01 	tst.w	r9, #1
 800f18e:	d10e      	bne.n	800f1ae <__gethex+0x33e>
 800f190:	f045 0510 	orr.w	r5, r5, #16
 800f194:	e032      	b.n	800f1fc <__gethex+0x38c>
 800f196:	f04f 0901 	mov.w	r9, #1
 800f19a:	e7d1      	b.n	800f140 <__gethex+0x2d0>
 800f19c:	2501      	movs	r5, #1
 800f19e:	e7e2      	b.n	800f166 <__gethex+0x2f6>
 800f1a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f1a2:	f1c3 0301 	rsb	r3, r3, #1
 800f1a6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f1a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	d0f0      	beq.n	800f190 <__gethex+0x320>
 800f1ae:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f1b2:	f104 0314 	add.w	r3, r4, #20
 800f1b6:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800f1ba:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800f1be:	f04f 0c00 	mov.w	ip, #0
 800f1c2:	4618      	mov	r0, r3
 800f1c4:	f853 2b04 	ldr.w	r2, [r3], #4
 800f1c8:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f1cc:	d01b      	beq.n	800f206 <__gethex+0x396>
 800f1ce:	3201      	adds	r2, #1
 800f1d0:	6002      	str	r2, [r0, #0]
 800f1d2:	2d02      	cmp	r5, #2
 800f1d4:	f104 0314 	add.w	r3, r4, #20
 800f1d8:	d13c      	bne.n	800f254 <__gethex+0x3e4>
 800f1da:	f8d8 2000 	ldr.w	r2, [r8]
 800f1de:	3a01      	subs	r2, #1
 800f1e0:	42b2      	cmp	r2, r6
 800f1e2:	d109      	bne.n	800f1f8 <__gethex+0x388>
 800f1e4:	1171      	asrs	r1, r6, #5
 800f1e6:	2201      	movs	r2, #1
 800f1e8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f1ec:	f006 061f 	and.w	r6, r6, #31
 800f1f0:	fa02 f606 	lsl.w	r6, r2, r6
 800f1f4:	421e      	tst	r6, r3
 800f1f6:	d13a      	bne.n	800f26e <__gethex+0x3fe>
 800f1f8:	f045 0520 	orr.w	r5, r5, #32
 800f1fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f1fe:	601c      	str	r4, [r3, #0]
 800f200:	9b02      	ldr	r3, [sp, #8]
 800f202:	601f      	str	r7, [r3, #0]
 800f204:	e6b0      	b.n	800ef68 <__gethex+0xf8>
 800f206:	4299      	cmp	r1, r3
 800f208:	f843 cc04 	str.w	ip, [r3, #-4]
 800f20c:	d8d9      	bhi.n	800f1c2 <__gethex+0x352>
 800f20e:	68a3      	ldr	r3, [r4, #8]
 800f210:	459b      	cmp	fp, r3
 800f212:	db17      	blt.n	800f244 <__gethex+0x3d4>
 800f214:	6861      	ldr	r1, [r4, #4]
 800f216:	9801      	ldr	r0, [sp, #4]
 800f218:	3101      	adds	r1, #1
 800f21a:	f000 f9bb 	bl	800f594 <_Balloc>
 800f21e:	4681      	mov	r9, r0
 800f220:	b918      	cbnz	r0, 800f22a <__gethex+0x3ba>
 800f222:	4b1a      	ldr	r3, [pc, #104]	@ (800f28c <__gethex+0x41c>)
 800f224:	4602      	mov	r2, r0
 800f226:	2184      	movs	r1, #132	@ 0x84
 800f228:	e6c5      	b.n	800efb6 <__gethex+0x146>
 800f22a:	6922      	ldr	r2, [r4, #16]
 800f22c:	3202      	adds	r2, #2
 800f22e:	f104 010c 	add.w	r1, r4, #12
 800f232:	0092      	lsls	r2, r2, #2
 800f234:	300c      	adds	r0, #12
 800f236:	f7ff fd4a 	bl	800ecce <memcpy>
 800f23a:	4621      	mov	r1, r4
 800f23c:	9801      	ldr	r0, [sp, #4]
 800f23e:	f000 f9e9 	bl	800f614 <_Bfree>
 800f242:	464c      	mov	r4, r9
 800f244:	6923      	ldr	r3, [r4, #16]
 800f246:	1c5a      	adds	r2, r3, #1
 800f248:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f24c:	6122      	str	r2, [r4, #16]
 800f24e:	2201      	movs	r2, #1
 800f250:	615a      	str	r2, [r3, #20]
 800f252:	e7be      	b.n	800f1d2 <__gethex+0x362>
 800f254:	6922      	ldr	r2, [r4, #16]
 800f256:	455a      	cmp	r2, fp
 800f258:	dd0b      	ble.n	800f272 <__gethex+0x402>
 800f25a:	2101      	movs	r1, #1
 800f25c:	4620      	mov	r0, r4
 800f25e:	f7ff fd9f 	bl	800eda0 <rshift>
 800f262:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f266:	3701      	adds	r7, #1
 800f268:	42bb      	cmp	r3, r7
 800f26a:	f6ff aee0 	blt.w	800f02e <__gethex+0x1be>
 800f26e:	2501      	movs	r5, #1
 800f270:	e7c2      	b.n	800f1f8 <__gethex+0x388>
 800f272:	f016 061f 	ands.w	r6, r6, #31
 800f276:	d0fa      	beq.n	800f26e <__gethex+0x3fe>
 800f278:	4453      	add	r3, sl
 800f27a:	f1c6 0620 	rsb	r6, r6, #32
 800f27e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f282:	f000 fa79 	bl	800f778 <__hi0bits>
 800f286:	42b0      	cmp	r0, r6
 800f288:	dbe7      	blt.n	800f25a <__gethex+0x3ea>
 800f28a:	e7f0      	b.n	800f26e <__gethex+0x3fe>
 800f28c:	08011968 	.word	0x08011968

0800f290 <L_shift>:
 800f290:	f1c2 0208 	rsb	r2, r2, #8
 800f294:	0092      	lsls	r2, r2, #2
 800f296:	b570      	push	{r4, r5, r6, lr}
 800f298:	f1c2 0620 	rsb	r6, r2, #32
 800f29c:	6843      	ldr	r3, [r0, #4]
 800f29e:	6804      	ldr	r4, [r0, #0]
 800f2a0:	fa03 f506 	lsl.w	r5, r3, r6
 800f2a4:	432c      	orrs	r4, r5
 800f2a6:	40d3      	lsrs	r3, r2
 800f2a8:	6004      	str	r4, [r0, #0]
 800f2aa:	f840 3f04 	str.w	r3, [r0, #4]!
 800f2ae:	4288      	cmp	r0, r1
 800f2b0:	d3f4      	bcc.n	800f29c <L_shift+0xc>
 800f2b2:	bd70      	pop	{r4, r5, r6, pc}

0800f2b4 <__match>:
 800f2b4:	b530      	push	{r4, r5, lr}
 800f2b6:	6803      	ldr	r3, [r0, #0]
 800f2b8:	3301      	adds	r3, #1
 800f2ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f2be:	b914      	cbnz	r4, 800f2c6 <__match+0x12>
 800f2c0:	6003      	str	r3, [r0, #0]
 800f2c2:	2001      	movs	r0, #1
 800f2c4:	bd30      	pop	{r4, r5, pc}
 800f2c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f2ca:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800f2ce:	2d19      	cmp	r5, #25
 800f2d0:	bf98      	it	ls
 800f2d2:	3220      	addls	r2, #32
 800f2d4:	42a2      	cmp	r2, r4
 800f2d6:	d0f0      	beq.n	800f2ba <__match+0x6>
 800f2d8:	2000      	movs	r0, #0
 800f2da:	e7f3      	b.n	800f2c4 <__match+0x10>

0800f2dc <__hexnan>:
 800f2dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2e0:	680b      	ldr	r3, [r1, #0]
 800f2e2:	6801      	ldr	r1, [r0, #0]
 800f2e4:	115e      	asrs	r6, r3, #5
 800f2e6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f2ea:	f013 031f 	ands.w	r3, r3, #31
 800f2ee:	b087      	sub	sp, #28
 800f2f0:	bf18      	it	ne
 800f2f2:	3604      	addne	r6, #4
 800f2f4:	2500      	movs	r5, #0
 800f2f6:	1f37      	subs	r7, r6, #4
 800f2f8:	4682      	mov	sl, r0
 800f2fa:	4690      	mov	r8, r2
 800f2fc:	9301      	str	r3, [sp, #4]
 800f2fe:	f846 5c04 	str.w	r5, [r6, #-4]
 800f302:	46b9      	mov	r9, r7
 800f304:	463c      	mov	r4, r7
 800f306:	9502      	str	r5, [sp, #8]
 800f308:	46ab      	mov	fp, r5
 800f30a:	784a      	ldrb	r2, [r1, #1]
 800f30c:	1c4b      	adds	r3, r1, #1
 800f30e:	9303      	str	r3, [sp, #12]
 800f310:	b342      	cbz	r2, 800f364 <__hexnan+0x88>
 800f312:	4610      	mov	r0, r2
 800f314:	9105      	str	r1, [sp, #20]
 800f316:	9204      	str	r2, [sp, #16]
 800f318:	f7ff fd94 	bl	800ee44 <__hexdig_fun>
 800f31c:	2800      	cmp	r0, #0
 800f31e:	d151      	bne.n	800f3c4 <__hexnan+0xe8>
 800f320:	9a04      	ldr	r2, [sp, #16]
 800f322:	9905      	ldr	r1, [sp, #20]
 800f324:	2a20      	cmp	r2, #32
 800f326:	d818      	bhi.n	800f35a <__hexnan+0x7e>
 800f328:	9b02      	ldr	r3, [sp, #8]
 800f32a:	459b      	cmp	fp, r3
 800f32c:	dd13      	ble.n	800f356 <__hexnan+0x7a>
 800f32e:	454c      	cmp	r4, r9
 800f330:	d206      	bcs.n	800f340 <__hexnan+0x64>
 800f332:	2d07      	cmp	r5, #7
 800f334:	dc04      	bgt.n	800f340 <__hexnan+0x64>
 800f336:	462a      	mov	r2, r5
 800f338:	4649      	mov	r1, r9
 800f33a:	4620      	mov	r0, r4
 800f33c:	f7ff ffa8 	bl	800f290 <L_shift>
 800f340:	4544      	cmp	r4, r8
 800f342:	d952      	bls.n	800f3ea <__hexnan+0x10e>
 800f344:	2300      	movs	r3, #0
 800f346:	f1a4 0904 	sub.w	r9, r4, #4
 800f34a:	f844 3c04 	str.w	r3, [r4, #-4]
 800f34e:	f8cd b008 	str.w	fp, [sp, #8]
 800f352:	464c      	mov	r4, r9
 800f354:	461d      	mov	r5, r3
 800f356:	9903      	ldr	r1, [sp, #12]
 800f358:	e7d7      	b.n	800f30a <__hexnan+0x2e>
 800f35a:	2a29      	cmp	r2, #41	@ 0x29
 800f35c:	d157      	bne.n	800f40e <__hexnan+0x132>
 800f35e:	3102      	adds	r1, #2
 800f360:	f8ca 1000 	str.w	r1, [sl]
 800f364:	f1bb 0f00 	cmp.w	fp, #0
 800f368:	d051      	beq.n	800f40e <__hexnan+0x132>
 800f36a:	454c      	cmp	r4, r9
 800f36c:	d206      	bcs.n	800f37c <__hexnan+0xa0>
 800f36e:	2d07      	cmp	r5, #7
 800f370:	dc04      	bgt.n	800f37c <__hexnan+0xa0>
 800f372:	462a      	mov	r2, r5
 800f374:	4649      	mov	r1, r9
 800f376:	4620      	mov	r0, r4
 800f378:	f7ff ff8a 	bl	800f290 <L_shift>
 800f37c:	4544      	cmp	r4, r8
 800f37e:	d936      	bls.n	800f3ee <__hexnan+0x112>
 800f380:	f1a8 0204 	sub.w	r2, r8, #4
 800f384:	4623      	mov	r3, r4
 800f386:	f853 1b04 	ldr.w	r1, [r3], #4
 800f38a:	f842 1f04 	str.w	r1, [r2, #4]!
 800f38e:	429f      	cmp	r7, r3
 800f390:	d2f9      	bcs.n	800f386 <__hexnan+0xaa>
 800f392:	1b3b      	subs	r3, r7, r4
 800f394:	f023 0303 	bic.w	r3, r3, #3
 800f398:	3304      	adds	r3, #4
 800f39a:	3401      	adds	r4, #1
 800f39c:	3e03      	subs	r6, #3
 800f39e:	42b4      	cmp	r4, r6
 800f3a0:	bf88      	it	hi
 800f3a2:	2304      	movhi	r3, #4
 800f3a4:	4443      	add	r3, r8
 800f3a6:	2200      	movs	r2, #0
 800f3a8:	f843 2b04 	str.w	r2, [r3], #4
 800f3ac:	429f      	cmp	r7, r3
 800f3ae:	d2fb      	bcs.n	800f3a8 <__hexnan+0xcc>
 800f3b0:	683b      	ldr	r3, [r7, #0]
 800f3b2:	b91b      	cbnz	r3, 800f3bc <__hexnan+0xe0>
 800f3b4:	4547      	cmp	r7, r8
 800f3b6:	d128      	bne.n	800f40a <__hexnan+0x12e>
 800f3b8:	2301      	movs	r3, #1
 800f3ba:	603b      	str	r3, [r7, #0]
 800f3bc:	2005      	movs	r0, #5
 800f3be:	b007      	add	sp, #28
 800f3c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3c4:	3501      	adds	r5, #1
 800f3c6:	2d08      	cmp	r5, #8
 800f3c8:	f10b 0b01 	add.w	fp, fp, #1
 800f3cc:	dd06      	ble.n	800f3dc <__hexnan+0x100>
 800f3ce:	4544      	cmp	r4, r8
 800f3d0:	d9c1      	bls.n	800f356 <__hexnan+0x7a>
 800f3d2:	2300      	movs	r3, #0
 800f3d4:	f844 3c04 	str.w	r3, [r4, #-4]
 800f3d8:	2501      	movs	r5, #1
 800f3da:	3c04      	subs	r4, #4
 800f3dc:	6822      	ldr	r2, [r4, #0]
 800f3de:	f000 000f 	and.w	r0, r0, #15
 800f3e2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f3e6:	6020      	str	r0, [r4, #0]
 800f3e8:	e7b5      	b.n	800f356 <__hexnan+0x7a>
 800f3ea:	2508      	movs	r5, #8
 800f3ec:	e7b3      	b.n	800f356 <__hexnan+0x7a>
 800f3ee:	9b01      	ldr	r3, [sp, #4]
 800f3f0:	2b00      	cmp	r3, #0
 800f3f2:	d0dd      	beq.n	800f3b0 <__hexnan+0xd4>
 800f3f4:	f1c3 0320 	rsb	r3, r3, #32
 800f3f8:	f04f 32ff 	mov.w	r2, #4294967295
 800f3fc:	40da      	lsrs	r2, r3
 800f3fe:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f402:	4013      	ands	r3, r2
 800f404:	f846 3c04 	str.w	r3, [r6, #-4]
 800f408:	e7d2      	b.n	800f3b0 <__hexnan+0xd4>
 800f40a:	3f04      	subs	r7, #4
 800f40c:	e7d0      	b.n	800f3b0 <__hexnan+0xd4>
 800f40e:	2004      	movs	r0, #4
 800f410:	e7d5      	b.n	800f3be <__hexnan+0xe2>
	...

0800f414 <sbrk_aligned>:
 800f414:	b570      	push	{r4, r5, r6, lr}
 800f416:	4e0f      	ldr	r6, [pc, #60]	@ (800f454 <sbrk_aligned+0x40>)
 800f418:	460c      	mov	r4, r1
 800f41a:	6831      	ldr	r1, [r6, #0]
 800f41c:	4605      	mov	r5, r0
 800f41e:	b911      	cbnz	r1, 800f426 <sbrk_aligned+0x12>
 800f420:	f001 f922 	bl	8010668 <_sbrk_r>
 800f424:	6030      	str	r0, [r6, #0]
 800f426:	4621      	mov	r1, r4
 800f428:	4628      	mov	r0, r5
 800f42a:	f001 f91d 	bl	8010668 <_sbrk_r>
 800f42e:	1c43      	adds	r3, r0, #1
 800f430:	d103      	bne.n	800f43a <sbrk_aligned+0x26>
 800f432:	f04f 34ff 	mov.w	r4, #4294967295
 800f436:	4620      	mov	r0, r4
 800f438:	bd70      	pop	{r4, r5, r6, pc}
 800f43a:	1cc4      	adds	r4, r0, #3
 800f43c:	f024 0403 	bic.w	r4, r4, #3
 800f440:	42a0      	cmp	r0, r4
 800f442:	d0f8      	beq.n	800f436 <sbrk_aligned+0x22>
 800f444:	1a21      	subs	r1, r4, r0
 800f446:	4628      	mov	r0, r5
 800f448:	f001 f90e 	bl	8010668 <_sbrk_r>
 800f44c:	3001      	adds	r0, #1
 800f44e:	d1f2      	bne.n	800f436 <sbrk_aligned+0x22>
 800f450:	e7ef      	b.n	800f432 <sbrk_aligned+0x1e>
 800f452:	bf00      	nop
 800f454:	200026e8 	.word	0x200026e8

0800f458 <_malloc_r>:
 800f458:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f45c:	1ccd      	adds	r5, r1, #3
 800f45e:	f025 0503 	bic.w	r5, r5, #3
 800f462:	3508      	adds	r5, #8
 800f464:	2d0c      	cmp	r5, #12
 800f466:	bf38      	it	cc
 800f468:	250c      	movcc	r5, #12
 800f46a:	2d00      	cmp	r5, #0
 800f46c:	4606      	mov	r6, r0
 800f46e:	db01      	blt.n	800f474 <_malloc_r+0x1c>
 800f470:	42a9      	cmp	r1, r5
 800f472:	d904      	bls.n	800f47e <_malloc_r+0x26>
 800f474:	230c      	movs	r3, #12
 800f476:	6033      	str	r3, [r6, #0]
 800f478:	2000      	movs	r0, #0
 800f47a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f47e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f554 <_malloc_r+0xfc>
 800f482:	f000 f87b 	bl	800f57c <__malloc_lock>
 800f486:	f8d8 3000 	ldr.w	r3, [r8]
 800f48a:	461c      	mov	r4, r3
 800f48c:	bb44      	cbnz	r4, 800f4e0 <_malloc_r+0x88>
 800f48e:	4629      	mov	r1, r5
 800f490:	4630      	mov	r0, r6
 800f492:	f7ff ffbf 	bl	800f414 <sbrk_aligned>
 800f496:	1c43      	adds	r3, r0, #1
 800f498:	4604      	mov	r4, r0
 800f49a:	d158      	bne.n	800f54e <_malloc_r+0xf6>
 800f49c:	f8d8 4000 	ldr.w	r4, [r8]
 800f4a0:	4627      	mov	r7, r4
 800f4a2:	2f00      	cmp	r7, #0
 800f4a4:	d143      	bne.n	800f52e <_malloc_r+0xd6>
 800f4a6:	2c00      	cmp	r4, #0
 800f4a8:	d04b      	beq.n	800f542 <_malloc_r+0xea>
 800f4aa:	6823      	ldr	r3, [r4, #0]
 800f4ac:	4639      	mov	r1, r7
 800f4ae:	4630      	mov	r0, r6
 800f4b0:	eb04 0903 	add.w	r9, r4, r3
 800f4b4:	f001 f8d8 	bl	8010668 <_sbrk_r>
 800f4b8:	4581      	cmp	r9, r0
 800f4ba:	d142      	bne.n	800f542 <_malloc_r+0xea>
 800f4bc:	6821      	ldr	r1, [r4, #0]
 800f4be:	1a6d      	subs	r5, r5, r1
 800f4c0:	4629      	mov	r1, r5
 800f4c2:	4630      	mov	r0, r6
 800f4c4:	f7ff ffa6 	bl	800f414 <sbrk_aligned>
 800f4c8:	3001      	adds	r0, #1
 800f4ca:	d03a      	beq.n	800f542 <_malloc_r+0xea>
 800f4cc:	6823      	ldr	r3, [r4, #0]
 800f4ce:	442b      	add	r3, r5
 800f4d0:	6023      	str	r3, [r4, #0]
 800f4d2:	f8d8 3000 	ldr.w	r3, [r8]
 800f4d6:	685a      	ldr	r2, [r3, #4]
 800f4d8:	bb62      	cbnz	r2, 800f534 <_malloc_r+0xdc>
 800f4da:	f8c8 7000 	str.w	r7, [r8]
 800f4de:	e00f      	b.n	800f500 <_malloc_r+0xa8>
 800f4e0:	6822      	ldr	r2, [r4, #0]
 800f4e2:	1b52      	subs	r2, r2, r5
 800f4e4:	d420      	bmi.n	800f528 <_malloc_r+0xd0>
 800f4e6:	2a0b      	cmp	r2, #11
 800f4e8:	d917      	bls.n	800f51a <_malloc_r+0xc2>
 800f4ea:	1961      	adds	r1, r4, r5
 800f4ec:	42a3      	cmp	r3, r4
 800f4ee:	6025      	str	r5, [r4, #0]
 800f4f0:	bf18      	it	ne
 800f4f2:	6059      	strne	r1, [r3, #4]
 800f4f4:	6863      	ldr	r3, [r4, #4]
 800f4f6:	bf08      	it	eq
 800f4f8:	f8c8 1000 	streq.w	r1, [r8]
 800f4fc:	5162      	str	r2, [r4, r5]
 800f4fe:	604b      	str	r3, [r1, #4]
 800f500:	4630      	mov	r0, r6
 800f502:	f000 f841 	bl	800f588 <__malloc_unlock>
 800f506:	f104 000b 	add.w	r0, r4, #11
 800f50a:	1d23      	adds	r3, r4, #4
 800f50c:	f020 0007 	bic.w	r0, r0, #7
 800f510:	1ac2      	subs	r2, r0, r3
 800f512:	bf1c      	itt	ne
 800f514:	1a1b      	subne	r3, r3, r0
 800f516:	50a3      	strne	r3, [r4, r2]
 800f518:	e7af      	b.n	800f47a <_malloc_r+0x22>
 800f51a:	6862      	ldr	r2, [r4, #4]
 800f51c:	42a3      	cmp	r3, r4
 800f51e:	bf0c      	ite	eq
 800f520:	f8c8 2000 	streq.w	r2, [r8]
 800f524:	605a      	strne	r2, [r3, #4]
 800f526:	e7eb      	b.n	800f500 <_malloc_r+0xa8>
 800f528:	4623      	mov	r3, r4
 800f52a:	6864      	ldr	r4, [r4, #4]
 800f52c:	e7ae      	b.n	800f48c <_malloc_r+0x34>
 800f52e:	463c      	mov	r4, r7
 800f530:	687f      	ldr	r7, [r7, #4]
 800f532:	e7b6      	b.n	800f4a2 <_malloc_r+0x4a>
 800f534:	461a      	mov	r2, r3
 800f536:	685b      	ldr	r3, [r3, #4]
 800f538:	42a3      	cmp	r3, r4
 800f53a:	d1fb      	bne.n	800f534 <_malloc_r+0xdc>
 800f53c:	2300      	movs	r3, #0
 800f53e:	6053      	str	r3, [r2, #4]
 800f540:	e7de      	b.n	800f500 <_malloc_r+0xa8>
 800f542:	230c      	movs	r3, #12
 800f544:	6033      	str	r3, [r6, #0]
 800f546:	4630      	mov	r0, r6
 800f548:	f000 f81e 	bl	800f588 <__malloc_unlock>
 800f54c:	e794      	b.n	800f478 <_malloc_r+0x20>
 800f54e:	6005      	str	r5, [r0, #0]
 800f550:	e7d6      	b.n	800f500 <_malloc_r+0xa8>
 800f552:	bf00      	nop
 800f554:	200026ec 	.word	0x200026ec

0800f558 <__ascii_mbtowc>:
 800f558:	b082      	sub	sp, #8
 800f55a:	b901      	cbnz	r1, 800f55e <__ascii_mbtowc+0x6>
 800f55c:	a901      	add	r1, sp, #4
 800f55e:	b142      	cbz	r2, 800f572 <__ascii_mbtowc+0x1a>
 800f560:	b14b      	cbz	r3, 800f576 <__ascii_mbtowc+0x1e>
 800f562:	7813      	ldrb	r3, [r2, #0]
 800f564:	600b      	str	r3, [r1, #0]
 800f566:	7812      	ldrb	r2, [r2, #0]
 800f568:	1e10      	subs	r0, r2, #0
 800f56a:	bf18      	it	ne
 800f56c:	2001      	movne	r0, #1
 800f56e:	b002      	add	sp, #8
 800f570:	4770      	bx	lr
 800f572:	4610      	mov	r0, r2
 800f574:	e7fb      	b.n	800f56e <__ascii_mbtowc+0x16>
 800f576:	f06f 0001 	mvn.w	r0, #1
 800f57a:	e7f8      	b.n	800f56e <__ascii_mbtowc+0x16>

0800f57c <__malloc_lock>:
 800f57c:	4801      	ldr	r0, [pc, #4]	@ (800f584 <__malloc_lock+0x8>)
 800f57e:	f7ff bba4 	b.w	800ecca <__retarget_lock_acquire_recursive>
 800f582:	bf00      	nop
 800f584:	200026e4 	.word	0x200026e4

0800f588 <__malloc_unlock>:
 800f588:	4801      	ldr	r0, [pc, #4]	@ (800f590 <__malloc_unlock+0x8>)
 800f58a:	f7ff bb9f 	b.w	800eccc <__retarget_lock_release_recursive>
 800f58e:	bf00      	nop
 800f590:	200026e4 	.word	0x200026e4

0800f594 <_Balloc>:
 800f594:	b570      	push	{r4, r5, r6, lr}
 800f596:	69c6      	ldr	r6, [r0, #28]
 800f598:	4604      	mov	r4, r0
 800f59a:	460d      	mov	r5, r1
 800f59c:	b976      	cbnz	r6, 800f5bc <_Balloc+0x28>
 800f59e:	2010      	movs	r0, #16
 800f5a0:	f001 f8a4 	bl	80106ec <malloc>
 800f5a4:	4602      	mov	r2, r0
 800f5a6:	61e0      	str	r0, [r4, #28]
 800f5a8:	b920      	cbnz	r0, 800f5b4 <_Balloc+0x20>
 800f5aa:	4b18      	ldr	r3, [pc, #96]	@ (800f60c <_Balloc+0x78>)
 800f5ac:	4818      	ldr	r0, [pc, #96]	@ (800f610 <_Balloc+0x7c>)
 800f5ae:	216b      	movs	r1, #107	@ 0x6b
 800f5b0:	f001 f86a 	bl	8010688 <__assert_func>
 800f5b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f5b8:	6006      	str	r6, [r0, #0]
 800f5ba:	60c6      	str	r6, [r0, #12]
 800f5bc:	69e6      	ldr	r6, [r4, #28]
 800f5be:	68f3      	ldr	r3, [r6, #12]
 800f5c0:	b183      	cbz	r3, 800f5e4 <_Balloc+0x50>
 800f5c2:	69e3      	ldr	r3, [r4, #28]
 800f5c4:	68db      	ldr	r3, [r3, #12]
 800f5c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f5ca:	b9b8      	cbnz	r0, 800f5fc <_Balloc+0x68>
 800f5cc:	2101      	movs	r1, #1
 800f5ce:	fa01 f605 	lsl.w	r6, r1, r5
 800f5d2:	1d72      	adds	r2, r6, #5
 800f5d4:	0092      	lsls	r2, r2, #2
 800f5d6:	4620      	mov	r0, r4
 800f5d8:	f001 f874 	bl	80106c4 <_calloc_r>
 800f5dc:	b160      	cbz	r0, 800f5f8 <_Balloc+0x64>
 800f5de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f5e2:	e00e      	b.n	800f602 <_Balloc+0x6e>
 800f5e4:	2221      	movs	r2, #33	@ 0x21
 800f5e6:	2104      	movs	r1, #4
 800f5e8:	4620      	mov	r0, r4
 800f5ea:	f001 f86b 	bl	80106c4 <_calloc_r>
 800f5ee:	69e3      	ldr	r3, [r4, #28]
 800f5f0:	60f0      	str	r0, [r6, #12]
 800f5f2:	68db      	ldr	r3, [r3, #12]
 800f5f4:	2b00      	cmp	r3, #0
 800f5f6:	d1e4      	bne.n	800f5c2 <_Balloc+0x2e>
 800f5f8:	2000      	movs	r0, #0
 800f5fa:	bd70      	pop	{r4, r5, r6, pc}
 800f5fc:	6802      	ldr	r2, [r0, #0]
 800f5fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f602:	2300      	movs	r3, #0
 800f604:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f608:	e7f7      	b.n	800f5fa <_Balloc+0x66>
 800f60a:	bf00      	nop
 800f60c:	080119d9 	.word	0x080119d9
 800f610:	080119f0 	.word	0x080119f0

0800f614 <_Bfree>:
 800f614:	b570      	push	{r4, r5, r6, lr}
 800f616:	69c6      	ldr	r6, [r0, #28]
 800f618:	4605      	mov	r5, r0
 800f61a:	460c      	mov	r4, r1
 800f61c:	b976      	cbnz	r6, 800f63c <_Bfree+0x28>
 800f61e:	2010      	movs	r0, #16
 800f620:	f001 f864 	bl	80106ec <malloc>
 800f624:	4602      	mov	r2, r0
 800f626:	61e8      	str	r0, [r5, #28]
 800f628:	b920      	cbnz	r0, 800f634 <_Bfree+0x20>
 800f62a:	4b09      	ldr	r3, [pc, #36]	@ (800f650 <_Bfree+0x3c>)
 800f62c:	4809      	ldr	r0, [pc, #36]	@ (800f654 <_Bfree+0x40>)
 800f62e:	218f      	movs	r1, #143	@ 0x8f
 800f630:	f001 f82a 	bl	8010688 <__assert_func>
 800f634:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f638:	6006      	str	r6, [r0, #0]
 800f63a:	60c6      	str	r6, [r0, #12]
 800f63c:	b13c      	cbz	r4, 800f64e <_Bfree+0x3a>
 800f63e:	69eb      	ldr	r3, [r5, #28]
 800f640:	6862      	ldr	r2, [r4, #4]
 800f642:	68db      	ldr	r3, [r3, #12]
 800f644:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f648:	6021      	str	r1, [r4, #0]
 800f64a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f64e:	bd70      	pop	{r4, r5, r6, pc}
 800f650:	080119d9 	.word	0x080119d9
 800f654:	080119f0 	.word	0x080119f0

0800f658 <__multadd>:
 800f658:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f65c:	690d      	ldr	r5, [r1, #16]
 800f65e:	4607      	mov	r7, r0
 800f660:	460c      	mov	r4, r1
 800f662:	461e      	mov	r6, r3
 800f664:	f101 0c14 	add.w	ip, r1, #20
 800f668:	2000      	movs	r0, #0
 800f66a:	f8dc 3000 	ldr.w	r3, [ip]
 800f66e:	b299      	uxth	r1, r3
 800f670:	fb02 6101 	mla	r1, r2, r1, r6
 800f674:	0c1e      	lsrs	r6, r3, #16
 800f676:	0c0b      	lsrs	r3, r1, #16
 800f678:	fb02 3306 	mla	r3, r2, r6, r3
 800f67c:	b289      	uxth	r1, r1
 800f67e:	3001      	adds	r0, #1
 800f680:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f684:	4285      	cmp	r5, r0
 800f686:	f84c 1b04 	str.w	r1, [ip], #4
 800f68a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f68e:	dcec      	bgt.n	800f66a <__multadd+0x12>
 800f690:	b30e      	cbz	r6, 800f6d6 <__multadd+0x7e>
 800f692:	68a3      	ldr	r3, [r4, #8]
 800f694:	42ab      	cmp	r3, r5
 800f696:	dc19      	bgt.n	800f6cc <__multadd+0x74>
 800f698:	6861      	ldr	r1, [r4, #4]
 800f69a:	4638      	mov	r0, r7
 800f69c:	3101      	adds	r1, #1
 800f69e:	f7ff ff79 	bl	800f594 <_Balloc>
 800f6a2:	4680      	mov	r8, r0
 800f6a4:	b928      	cbnz	r0, 800f6b2 <__multadd+0x5a>
 800f6a6:	4602      	mov	r2, r0
 800f6a8:	4b0c      	ldr	r3, [pc, #48]	@ (800f6dc <__multadd+0x84>)
 800f6aa:	480d      	ldr	r0, [pc, #52]	@ (800f6e0 <__multadd+0x88>)
 800f6ac:	21ba      	movs	r1, #186	@ 0xba
 800f6ae:	f000 ffeb 	bl	8010688 <__assert_func>
 800f6b2:	6922      	ldr	r2, [r4, #16]
 800f6b4:	3202      	adds	r2, #2
 800f6b6:	f104 010c 	add.w	r1, r4, #12
 800f6ba:	0092      	lsls	r2, r2, #2
 800f6bc:	300c      	adds	r0, #12
 800f6be:	f7ff fb06 	bl	800ecce <memcpy>
 800f6c2:	4621      	mov	r1, r4
 800f6c4:	4638      	mov	r0, r7
 800f6c6:	f7ff ffa5 	bl	800f614 <_Bfree>
 800f6ca:	4644      	mov	r4, r8
 800f6cc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f6d0:	3501      	adds	r5, #1
 800f6d2:	615e      	str	r6, [r3, #20]
 800f6d4:	6125      	str	r5, [r4, #16]
 800f6d6:	4620      	mov	r0, r4
 800f6d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f6dc:	08011968 	.word	0x08011968
 800f6e0:	080119f0 	.word	0x080119f0

0800f6e4 <__s2b>:
 800f6e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f6e8:	460c      	mov	r4, r1
 800f6ea:	4615      	mov	r5, r2
 800f6ec:	461f      	mov	r7, r3
 800f6ee:	2209      	movs	r2, #9
 800f6f0:	3308      	adds	r3, #8
 800f6f2:	4606      	mov	r6, r0
 800f6f4:	fb93 f3f2 	sdiv	r3, r3, r2
 800f6f8:	2100      	movs	r1, #0
 800f6fa:	2201      	movs	r2, #1
 800f6fc:	429a      	cmp	r2, r3
 800f6fe:	db09      	blt.n	800f714 <__s2b+0x30>
 800f700:	4630      	mov	r0, r6
 800f702:	f7ff ff47 	bl	800f594 <_Balloc>
 800f706:	b940      	cbnz	r0, 800f71a <__s2b+0x36>
 800f708:	4602      	mov	r2, r0
 800f70a:	4b19      	ldr	r3, [pc, #100]	@ (800f770 <__s2b+0x8c>)
 800f70c:	4819      	ldr	r0, [pc, #100]	@ (800f774 <__s2b+0x90>)
 800f70e:	21d3      	movs	r1, #211	@ 0xd3
 800f710:	f000 ffba 	bl	8010688 <__assert_func>
 800f714:	0052      	lsls	r2, r2, #1
 800f716:	3101      	adds	r1, #1
 800f718:	e7f0      	b.n	800f6fc <__s2b+0x18>
 800f71a:	9b08      	ldr	r3, [sp, #32]
 800f71c:	6143      	str	r3, [r0, #20]
 800f71e:	2d09      	cmp	r5, #9
 800f720:	f04f 0301 	mov.w	r3, #1
 800f724:	6103      	str	r3, [r0, #16]
 800f726:	dd16      	ble.n	800f756 <__s2b+0x72>
 800f728:	f104 0909 	add.w	r9, r4, #9
 800f72c:	46c8      	mov	r8, r9
 800f72e:	442c      	add	r4, r5
 800f730:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f734:	4601      	mov	r1, r0
 800f736:	3b30      	subs	r3, #48	@ 0x30
 800f738:	220a      	movs	r2, #10
 800f73a:	4630      	mov	r0, r6
 800f73c:	f7ff ff8c 	bl	800f658 <__multadd>
 800f740:	45a0      	cmp	r8, r4
 800f742:	d1f5      	bne.n	800f730 <__s2b+0x4c>
 800f744:	f1a5 0408 	sub.w	r4, r5, #8
 800f748:	444c      	add	r4, r9
 800f74a:	1b2d      	subs	r5, r5, r4
 800f74c:	1963      	adds	r3, r4, r5
 800f74e:	42bb      	cmp	r3, r7
 800f750:	db04      	blt.n	800f75c <__s2b+0x78>
 800f752:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f756:	340a      	adds	r4, #10
 800f758:	2509      	movs	r5, #9
 800f75a:	e7f6      	b.n	800f74a <__s2b+0x66>
 800f75c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f760:	4601      	mov	r1, r0
 800f762:	3b30      	subs	r3, #48	@ 0x30
 800f764:	220a      	movs	r2, #10
 800f766:	4630      	mov	r0, r6
 800f768:	f7ff ff76 	bl	800f658 <__multadd>
 800f76c:	e7ee      	b.n	800f74c <__s2b+0x68>
 800f76e:	bf00      	nop
 800f770:	08011968 	.word	0x08011968
 800f774:	080119f0 	.word	0x080119f0

0800f778 <__hi0bits>:
 800f778:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f77c:	4603      	mov	r3, r0
 800f77e:	bf36      	itet	cc
 800f780:	0403      	lslcc	r3, r0, #16
 800f782:	2000      	movcs	r0, #0
 800f784:	2010      	movcc	r0, #16
 800f786:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f78a:	bf3c      	itt	cc
 800f78c:	021b      	lslcc	r3, r3, #8
 800f78e:	3008      	addcc	r0, #8
 800f790:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f794:	bf3c      	itt	cc
 800f796:	011b      	lslcc	r3, r3, #4
 800f798:	3004      	addcc	r0, #4
 800f79a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f79e:	bf3c      	itt	cc
 800f7a0:	009b      	lslcc	r3, r3, #2
 800f7a2:	3002      	addcc	r0, #2
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	db05      	blt.n	800f7b4 <__hi0bits+0x3c>
 800f7a8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f7ac:	f100 0001 	add.w	r0, r0, #1
 800f7b0:	bf08      	it	eq
 800f7b2:	2020      	moveq	r0, #32
 800f7b4:	4770      	bx	lr

0800f7b6 <__lo0bits>:
 800f7b6:	6803      	ldr	r3, [r0, #0]
 800f7b8:	4602      	mov	r2, r0
 800f7ba:	f013 0007 	ands.w	r0, r3, #7
 800f7be:	d00b      	beq.n	800f7d8 <__lo0bits+0x22>
 800f7c0:	07d9      	lsls	r1, r3, #31
 800f7c2:	d421      	bmi.n	800f808 <__lo0bits+0x52>
 800f7c4:	0798      	lsls	r0, r3, #30
 800f7c6:	bf49      	itett	mi
 800f7c8:	085b      	lsrmi	r3, r3, #1
 800f7ca:	089b      	lsrpl	r3, r3, #2
 800f7cc:	2001      	movmi	r0, #1
 800f7ce:	6013      	strmi	r3, [r2, #0]
 800f7d0:	bf5c      	itt	pl
 800f7d2:	6013      	strpl	r3, [r2, #0]
 800f7d4:	2002      	movpl	r0, #2
 800f7d6:	4770      	bx	lr
 800f7d8:	b299      	uxth	r1, r3
 800f7da:	b909      	cbnz	r1, 800f7e0 <__lo0bits+0x2a>
 800f7dc:	0c1b      	lsrs	r3, r3, #16
 800f7de:	2010      	movs	r0, #16
 800f7e0:	b2d9      	uxtb	r1, r3
 800f7e2:	b909      	cbnz	r1, 800f7e8 <__lo0bits+0x32>
 800f7e4:	3008      	adds	r0, #8
 800f7e6:	0a1b      	lsrs	r3, r3, #8
 800f7e8:	0719      	lsls	r1, r3, #28
 800f7ea:	bf04      	itt	eq
 800f7ec:	091b      	lsreq	r3, r3, #4
 800f7ee:	3004      	addeq	r0, #4
 800f7f0:	0799      	lsls	r1, r3, #30
 800f7f2:	bf04      	itt	eq
 800f7f4:	089b      	lsreq	r3, r3, #2
 800f7f6:	3002      	addeq	r0, #2
 800f7f8:	07d9      	lsls	r1, r3, #31
 800f7fa:	d403      	bmi.n	800f804 <__lo0bits+0x4e>
 800f7fc:	085b      	lsrs	r3, r3, #1
 800f7fe:	f100 0001 	add.w	r0, r0, #1
 800f802:	d003      	beq.n	800f80c <__lo0bits+0x56>
 800f804:	6013      	str	r3, [r2, #0]
 800f806:	4770      	bx	lr
 800f808:	2000      	movs	r0, #0
 800f80a:	4770      	bx	lr
 800f80c:	2020      	movs	r0, #32
 800f80e:	4770      	bx	lr

0800f810 <__i2b>:
 800f810:	b510      	push	{r4, lr}
 800f812:	460c      	mov	r4, r1
 800f814:	2101      	movs	r1, #1
 800f816:	f7ff febd 	bl	800f594 <_Balloc>
 800f81a:	4602      	mov	r2, r0
 800f81c:	b928      	cbnz	r0, 800f82a <__i2b+0x1a>
 800f81e:	4b05      	ldr	r3, [pc, #20]	@ (800f834 <__i2b+0x24>)
 800f820:	4805      	ldr	r0, [pc, #20]	@ (800f838 <__i2b+0x28>)
 800f822:	f240 1145 	movw	r1, #325	@ 0x145
 800f826:	f000 ff2f 	bl	8010688 <__assert_func>
 800f82a:	2301      	movs	r3, #1
 800f82c:	6144      	str	r4, [r0, #20]
 800f82e:	6103      	str	r3, [r0, #16]
 800f830:	bd10      	pop	{r4, pc}
 800f832:	bf00      	nop
 800f834:	08011968 	.word	0x08011968
 800f838:	080119f0 	.word	0x080119f0

0800f83c <__multiply>:
 800f83c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f840:	4614      	mov	r4, r2
 800f842:	690a      	ldr	r2, [r1, #16]
 800f844:	6923      	ldr	r3, [r4, #16]
 800f846:	429a      	cmp	r2, r3
 800f848:	bfa8      	it	ge
 800f84a:	4623      	movge	r3, r4
 800f84c:	460f      	mov	r7, r1
 800f84e:	bfa4      	itt	ge
 800f850:	460c      	movge	r4, r1
 800f852:	461f      	movge	r7, r3
 800f854:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800f858:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800f85c:	68a3      	ldr	r3, [r4, #8]
 800f85e:	6861      	ldr	r1, [r4, #4]
 800f860:	eb0a 0609 	add.w	r6, sl, r9
 800f864:	42b3      	cmp	r3, r6
 800f866:	b085      	sub	sp, #20
 800f868:	bfb8      	it	lt
 800f86a:	3101      	addlt	r1, #1
 800f86c:	f7ff fe92 	bl	800f594 <_Balloc>
 800f870:	b930      	cbnz	r0, 800f880 <__multiply+0x44>
 800f872:	4602      	mov	r2, r0
 800f874:	4b44      	ldr	r3, [pc, #272]	@ (800f988 <__multiply+0x14c>)
 800f876:	4845      	ldr	r0, [pc, #276]	@ (800f98c <__multiply+0x150>)
 800f878:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f87c:	f000 ff04 	bl	8010688 <__assert_func>
 800f880:	f100 0514 	add.w	r5, r0, #20
 800f884:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f888:	462b      	mov	r3, r5
 800f88a:	2200      	movs	r2, #0
 800f88c:	4543      	cmp	r3, r8
 800f88e:	d321      	bcc.n	800f8d4 <__multiply+0x98>
 800f890:	f107 0114 	add.w	r1, r7, #20
 800f894:	f104 0214 	add.w	r2, r4, #20
 800f898:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800f89c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800f8a0:	9302      	str	r3, [sp, #8]
 800f8a2:	1b13      	subs	r3, r2, r4
 800f8a4:	3b15      	subs	r3, #21
 800f8a6:	f023 0303 	bic.w	r3, r3, #3
 800f8aa:	3304      	adds	r3, #4
 800f8ac:	f104 0715 	add.w	r7, r4, #21
 800f8b0:	42ba      	cmp	r2, r7
 800f8b2:	bf38      	it	cc
 800f8b4:	2304      	movcc	r3, #4
 800f8b6:	9301      	str	r3, [sp, #4]
 800f8b8:	9b02      	ldr	r3, [sp, #8]
 800f8ba:	9103      	str	r1, [sp, #12]
 800f8bc:	428b      	cmp	r3, r1
 800f8be:	d80c      	bhi.n	800f8da <__multiply+0x9e>
 800f8c0:	2e00      	cmp	r6, #0
 800f8c2:	dd03      	ble.n	800f8cc <__multiply+0x90>
 800f8c4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f8c8:	2b00      	cmp	r3, #0
 800f8ca:	d05b      	beq.n	800f984 <__multiply+0x148>
 800f8cc:	6106      	str	r6, [r0, #16]
 800f8ce:	b005      	add	sp, #20
 800f8d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8d4:	f843 2b04 	str.w	r2, [r3], #4
 800f8d8:	e7d8      	b.n	800f88c <__multiply+0x50>
 800f8da:	f8b1 a000 	ldrh.w	sl, [r1]
 800f8de:	f1ba 0f00 	cmp.w	sl, #0
 800f8e2:	d024      	beq.n	800f92e <__multiply+0xf2>
 800f8e4:	f104 0e14 	add.w	lr, r4, #20
 800f8e8:	46a9      	mov	r9, r5
 800f8ea:	f04f 0c00 	mov.w	ip, #0
 800f8ee:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f8f2:	f8d9 3000 	ldr.w	r3, [r9]
 800f8f6:	fa1f fb87 	uxth.w	fp, r7
 800f8fa:	b29b      	uxth	r3, r3
 800f8fc:	fb0a 330b 	mla	r3, sl, fp, r3
 800f900:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800f904:	f8d9 7000 	ldr.w	r7, [r9]
 800f908:	4463      	add	r3, ip
 800f90a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800f90e:	fb0a c70b 	mla	r7, sl, fp, ip
 800f912:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800f916:	b29b      	uxth	r3, r3
 800f918:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800f91c:	4572      	cmp	r2, lr
 800f91e:	f849 3b04 	str.w	r3, [r9], #4
 800f922:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800f926:	d8e2      	bhi.n	800f8ee <__multiply+0xb2>
 800f928:	9b01      	ldr	r3, [sp, #4]
 800f92a:	f845 c003 	str.w	ip, [r5, r3]
 800f92e:	9b03      	ldr	r3, [sp, #12]
 800f930:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f934:	3104      	adds	r1, #4
 800f936:	f1b9 0f00 	cmp.w	r9, #0
 800f93a:	d021      	beq.n	800f980 <__multiply+0x144>
 800f93c:	682b      	ldr	r3, [r5, #0]
 800f93e:	f104 0c14 	add.w	ip, r4, #20
 800f942:	46ae      	mov	lr, r5
 800f944:	f04f 0a00 	mov.w	sl, #0
 800f948:	f8bc b000 	ldrh.w	fp, [ip]
 800f94c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800f950:	fb09 770b 	mla	r7, r9, fp, r7
 800f954:	4457      	add	r7, sl
 800f956:	b29b      	uxth	r3, r3
 800f958:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800f95c:	f84e 3b04 	str.w	r3, [lr], #4
 800f960:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f964:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f968:	f8be 3000 	ldrh.w	r3, [lr]
 800f96c:	fb09 330a 	mla	r3, r9, sl, r3
 800f970:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800f974:	4562      	cmp	r2, ip
 800f976:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f97a:	d8e5      	bhi.n	800f948 <__multiply+0x10c>
 800f97c:	9f01      	ldr	r7, [sp, #4]
 800f97e:	51eb      	str	r3, [r5, r7]
 800f980:	3504      	adds	r5, #4
 800f982:	e799      	b.n	800f8b8 <__multiply+0x7c>
 800f984:	3e01      	subs	r6, #1
 800f986:	e79b      	b.n	800f8c0 <__multiply+0x84>
 800f988:	08011968 	.word	0x08011968
 800f98c:	080119f0 	.word	0x080119f0

0800f990 <__pow5mult>:
 800f990:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f994:	4615      	mov	r5, r2
 800f996:	f012 0203 	ands.w	r2, r2, #3
 800f99a:	4607      	mov	r7, r0
 800f99c:	460e      	mov	r6, r1
 800f99e:	d007      	beq.n	800f9b0 <__pow5mult+0x20>
 800f9a0:	4c25      	ldr	r4, [pc, #148]	@ (800fa38 <__pow5mult+0xa8>)
 800f9a2:	3a01      	subs	r2, #1
 800f9a4:	2300      	movs	r3, #0
 800f9a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f9aa:	f7ff fe55 	bl	800f658 <__multadd>
 800f9ae:	4606      	mov	r6, r0
 800f9b0:	10ad      	asrs	r5, r5, #2
 800f9b2:	d03d      	beq.n	800fa30 <__pow5mult+0xa0>
 800f9b4:	69fc      	ldr	r4, [r7, #28]
 800f9b6:	b97c      	cbnz	r4, 800f9d8 <__pow5mult+0x48>
 800f9b8:	2010      	movs	r0, #16
 800f9ba:	f000 fe97 	bl	80106ec <malloc>
 800f9be:	4602      	mov	r2, r0
 800f9c0:	61f8      	str	r0, [r7, #28]
 800f9c2:	b928      	cbnz	r0, 800f9d0 <__pow5mult+0x40>
 800f9c4:	4b1d      	ldr	r3, [pc, #116]	@ (800fa3c <__pow5mult+0xac>)
 800f9c6:	481e      	ldr	r0, [pc, #120]	@ (800fa40 <__pow5mult+0xb0>)
 800f9c8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f9cc:	f000 fe5c 	bl	8010688 <__assert_func>
 800f9d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f9d4:	6004      	str	r4, [r0, #0]
 800f9d6:	60c4      	str	r4, [r0, #12]
 800f9d8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f9dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f9e0:	b94c      	cbnz	r4, 800f9f6 <__pow5mult+0x66>
 800f9e2:	f240 2171 	movw	r1, #625	@ 0x271
 800f9e6:	4638      	mov	r0, r7
 800f9e8:	f7ff ff12 	bl	800f810 <__i2b>
 800f9ec:	2300      	movs	r3, #0
 800f9ee:	f8c8 0008 	str.w	r0, [r8, #8]
 800f9f2:	4604      	mov	r4, r0
 800f9f4:	6003      	str	r3, [r0, #0]
 800f9f6:	f04f 0900 	mov.w	r9, #0
 800f9fa:	07eb      	lsls	r3, r5, #31
 800f9fc:	d50a      	bpl.n	800fa14 <__pow5mult+0x84>
 800f9fe:	4631      	mov	r1, r6
 800fa00:	4622      	mov	r2, r4
 800fa02:	4638      	mov	r0, r7
 800fa04:	f7ff ff1a 	bl	800f83c <__multiply>
 800fa08:	4631      	mov	r1, r6
 800fa0a:	4680      	mov	r8, r0
 800fa0c:	4638      	mov	r0, r7
 800fa0e:	f7ff fe01 	bl	800f614 <_Bfree>
 800fa12:	4646      	mov	r6, r8
 800fa14:	106d      	asrs	r5, r5, #1
 800fa16:	d00b      	beq.n	800fa30 <__pow5mult+0xa0>
 800fa18:	6820      	ldr	r0, [r4, #0]
 800fa1a:	b938      	cbnz	r0, 800fa2c <__pow5mult+0x9c>
 800fa1c:	4622      	mov	r2, r4
 800fa1e:	4621      	mov	r1, r4
 800fa20:	4638      	mov	r0, r7
 800fa22:	f7ff ff0b 	bl	800f83c <__multiply>
 800fa26:	6020      	str	r0, [r4, #0]
 800fa28:	f8c0 9000 	str.w	r9, [r0]
 800fa2c:	4604      	mov	r4, r0
 800fa2e:	e7e4      	b.n	800f9fa <__pow5mult+0x6a>
 800fa30:	4630      	mov	r0, r6
 800fa32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fa36:	bf00      	nop
 800fa38:	08011a4c 	.word	0x08011a4c
 800fa3c:	080119d9 	.word	0x080119d9
 800fa40:	080119f0 	.word	0x080119f0

0800fa44 <__lshift>:
 800fa44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fa48:	460c      	mov	r4, r1
 800fa4a:	6849      	ldr	r1, [r1, #4]
 800fa4c:	6923      	ldr	r3, [r4, #16]
 800fa4e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800fa52:	68a3      	ldr	r3, [r4, #8]
 800fa54:	4607      	mov	r7, r0
 800fa56:	4691      	mov	r9, r2
 800fa58:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fa5c:	f108 0601 	add.w	r6, r8, #1
 800fa60:	42b3      	cmp	r3, r6
 800fa62:	db0b      	blt.n	800fa7c <__lshift+0x38>
 800fa64:	4638      	mov	r0, r7
 800fa66:	f7ff fd95 	bl	800f594 <_Balloc>
 800fa6a:	4605      	mov	r5, r0
 800fa6c:	b948      	cbnz	r0, 800fa82 <__lshift+0x3e>
 800fa6e:	4602      	mov	r2, r0
 800fa70:	4b28      	ldr	r3, [pc, #160]	@ (800fb14 <__lshift+0xd0>)
 800fa72:	4829      	ldr	r0, [pc, #164]	@ (800fb18 <__lshift+0xd4>)
 800fa74:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800fa78:	f000 fe06 	bl	8010688 <__assert_func>
 800fa7c:	3101      	adds	r1, #1
 800fa7e:	005b      	lsls	r3, r3, #1
 800fa80:	e7ee      	b.n	800fa60 <__lshift+0x1c>
 800fa82:	2300      	movs	r3, #0
 800fa84:	f100 0114 	add.w	r1, r0, #20
 800fa88:	f100 0210 	add.w	r2, r0, #16
 800fa8c:	4618      	mov	r0, r3
 800fa8e:	4553      	cmp	r3, sl
 800fa90:	db33      	blt.n	800fafa <__lshift+0xb6>
 800fa92:	6920      	ldr	r0, [r4, #16]
 800fa94:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fa98:	f104 0314 	add.w	r3, r4, #20
 800fa9c:	f019 091f 	ands.w	r9, r9, #31
 800faa0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800faa4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800faa8:	d02b      	beq.n	800fb02 <__lshift+0xbe>
 800faaa:	f1c9 0e20 	rsb	lr, r9, #32
 800faae:	468a      	mov	sl, r1
 800fab0:	2200      	movs	r2, #0
 800fab2:	6818      	ldr	r0, [r3, #0]
 800fab4:	fa00 f009 	lsl.w	r0, r0, r9
 800fab8:	4310      	orrs	r0, r2
 800faba:	f84a 0b04 	str.w	r0, [sl], #4
 800fabe:	f853 2b04 	ldr.w	r2, [r3], #4
 800fac2:	459c      	cmp	ip, r3
 800fac4:	fa22 f20e 	lsr.w	r2, r2, lr
 800fac8:	d8f3      	bhi.n	800fab2 <__lshift+0x6e>
 800faca:	ebac 0304 	sub.w	r3, ip, r4
 800face:	3b15      	subs	r3, #21
 800fad0:	f023 0303 	bic.w	r3, r3, #3
 800fad4:	3304      	adds	r3, #4
 800fad6:	f104 0015 	add.w	r0, r4, #21
 800fada:	4584      	cmp	ip, r0
 800fadc:	bf38      	it	cc
 800fade:	2304      	movcc	r3, #4
 800fae0:	50ca      	str	r2, [r1, r3]
 800fae2:	b10a      	cbz	r2, 800fae8 <__lshift+0xa4>
 800fae4:	f108 0602 	add.w	r6, r8, #2
 800fae8:	3e01      	subs	r6, #1
 800faea:	4638      	mov	r0, r7
 800faec:	612e      	str	r6, [r5, #16]
 800faee:	4621      	mov	r1, r4
 800faf0:	f7ff fd90 	bl	800f614 <_Bfree>
 800faf4:	4628      	mov	r0, r5
 800faf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fafa:	f842 0f04 	str.w	r0, [r2, #4]!
 800fafe:	3301      	adds	r3, #1
 800fb00:	e7c5      	b.n	800fa8e <__lshift+0x4a>
 800fb02:	3904      	subs	r1, #4
 800fb04:	f853 2b04 	ldr.w	r2, [r3], #4
 800fb08:	f841 2f04 	str.w	r2, [r1, #4]!
 800fb0c:	459c      	cmp	ip, r3
 800fb0e:	d8f9      	bhi.n	800fb04 <__lshift+0xc0>
 800fb10:	e7ea      	b.n	800fae8 <__lshift+0xa4>
 800fb12:	bf00      	nop
 800fb14:	08011968 	.word	0x08011968
 800fb18:	080119f0 	.word	0x080119f0

0800fb1c <__mcmp>:
 800fb1c:	690a      	ldr	r2, [r1, #16]
 800fb1e:	4603      	mov	r3, r0
 800fb20:	6900      	ldr	r0, [r0, #16]
 800fb22:	1a80      	subs	r0, r0, r2
 800fb24:	b530      	push	{r4, r5, lr}
 800fb26:	d10e      	bne.n	800fb46 <__mcmp+0x2a>
 800fb28:	3314      	adds	r3, #20
 800fb2a:	3114      	adds	r1, #20
 800fb2c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800fb30:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800fb34:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800fb38:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fb3c:	4295      	cmp	r5, r2
 800fb3e:	d003      	beq.n	800fb48 <__mcmp+0x2c>
 800fb40:	d205      	bcs.n	800fb4e <__mcmp+0x32>
 800fb42:	f04f 30ff 	mov.w	r0, #4294967295
 800fb46:	bd30      	pop	{r4, r5, pc}
 800fb48:	42a3      	cmp	r3, r4
 800fb4a:	d3f3      	bcc.n	800fb34 <__mcmp+0x18>
 800fb4c:	e7fb      	b.n	800fb46 <__mcmp+0x2a>
 800fb4e:	2001      	movs	r0, #1
 800fb50:	e7f9      	b.n	800fb46 <__mcmp+0x2a>
	...

0800fb54 <__mdiff>:
 800fb54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb58:	4689      	mov	r9, r1
 800fb5a:	4606      	mov	r6, r0
 800fb5c:	4611      	mov	r1, r2
 800fb5e:	4648      	mov	r0, r9
 800fb60:	4614      	mov	r4, r2
 800fb62:	f7ff ffdb 	bl	800fb1c <__mcmp>
 800fb66:	1e05      	subs	r5, r0, #0
 800fb68:	d112      	bne.n	800fb90 <__mdiff+0x3c>
 800fb6a:	4629      	mov	r1, r5
 800fb6c:	4630      	mov	r0, r6
 800fb6e:	f7ff fd11 	bl	800f594 <_Balloc>
 800fb72:	4602      	mov	r2, r0
 800fb74:	b928      	cbnz	r0, 800fb82 <__mdiff+0x2e>
 800fb76:	4b3f      	ldr	r3, [pc, #252]	@ (800fc74 <__mdiff+0x120>)
 800fb78:	f240 2137 	movw	r1, #567	@ 0x237
 800fb7c:	483e      	ldr	r0, [pc, #248]	@ (800fc78 <__mdiff+0x124>)
 800fb7e:	f000 fd83 	bl	8010688 <__assert_func>
 800fb82:	2301      	movs	r3, #1
 800fb84:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fb88:	4610      	mov	r0, r2
 800fb8a:	b003      	add	sp, #12
 800fb8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb90:	bfbc      	itt	lt
 800fb92:	464b      	movlt	r3, r9
 800fb94:	46a1      	movlt	r9, r4
 800fb96:	4630      	mov	r0, r6
 800fb98:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800fb9c:	bfba      	itte	lt
 800fb9e:	461c      	movlt	r4, r3
 800fba0:	2501      	movlt	r5, #1
 800fba2:	2500      	movge	r5, #0
 800fba4:	f7ff fcf6 	bl	800f594 <_Balloc>
 800fba8:	4602      	mov	r2, r0
 800fbaa:	b918      	cbnz	r0, 800fbb4 <__mdiff+0x60>
 800fbac:	4b31      	ldr	r3, [pc, #196]	@ (800fc74 <__mdiff+0x120>)
 800fbae:	f240 2145 	movw	r1, #581	@ 0x245
 800fbb2:	e7e3      	b.n	800fb7c <__mdiff+0x28>
 800fbb4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800fbb8:	6926      	ldr	r6, [r4, #16]
 800fbba:	60c5      	str	r5, [r0, #12]
 800fbbc:	f109 0310 	add.w	r3, r9, #16
 800fbc0:	f109 0514 	add.w	r5, r9, #20
 800fbc4:	f104 0e14 	add.w	lr, r4, #20
 800fbc8:	f100 0b14 	add.w	fp, r0, #20
 800fbcc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800fbd0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800fbd4:	9301      	str	r3, [sp, #4]
 800fbd6:	46d9      	mov	r9, fp
 800fbd8:	f04f 0c00 	mov.w	ip, #0
 800fbdc:	9b01      	ldr	r3, [sp, #4]
 800fbde:	f85e 0b04 	ldr.w	r0, [lr], #4
 800fbe2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800fbe6:	9301      	str	r3, [sp, #4]
 800fbe8:	fa1f f38a 	uxth.w	r3, sl
 800fbec:	4619      	mov	r1, r3
 800fbee:	b283      	uxth	r3, r0
 800fbf0:	1acb      	subs	r3, r1, r3
 800fbf2:	0c00      	lsrs	r0, r0, #16
 800fbf4:	4463      	add	r3, ip
 800fbf6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800fbfa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800fbfe:	b29b      	uxth	r3, r3
 800fc00:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800fc04:	4576      	cmp	r6, lr
 800fc06:	f849 3b04 	str.w	r3, [r9], #4
 800fc0a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fc0e:	d8e5      	bhi.n	800fbdc <__mdiff+0x88>
 800fc10:	1b33      	subs	r3, r6, r4
 800fc12:	3b15      	subs	r3, #21
 800fc14:	f023 0303 	bic.w	r3, r3, #3
 800fc18:	3415      	adds	r4, #21
 800fc1a:	3304      	adds	r3, #4
 800fc1c:	42a6      	cmp	r6, r4
 800fc1e:	bf38      	it	cc
 800fc20:	2304      	movcc	r3, #4
 800fc22:	441d      	add	r5, r3
 800fc24:	445b      	add	r3, fp
 800fc26:	461e      	mov	r6, r3
 800fc28:	462c      	mov	r4, r5
 800fc2a:	4544      	cmp	r4, r8
 800fc2c:	d30e      	bcc.n	800fc4c <__mdiff+0xf8>
 800fc2e:	f108 0103 	add.w	r1, r8, #3
 800fc32:	1b49      	subs	r1, r1, r5
 800fc34:	f021 0103 	bic.w	r1, r1, #3
 800fc38:	3d03      	subs	r5, #3
 800fc3a:	45a8      	cmp	r8, r5
 800fc3c:	bf38      	it	cc
 800fc3e:	2100      	movcc	r1, #0
 800fc40:	440b      	add	r3, r1
 800fc42:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fc46:	b191      	cbz	r1, 800fc6e <__mdiff+0x11a>
 800fc48:	6117      	str	r7, [r2, #16]
 800fc4a:	e79d      	b.n	800fb88 <__mdiff+0x34>
 800fc4c:	f854 1b04 	ldr.w	r1, [r4], #4
 800fc50:	46e6      	mov	lr, ip
 800fc52:	0c08      	lsrs	r0, r1, #16
 800fc54:	fa1c fc81 	uxtah	ip, ip, r1
 800fc58:	4471      	add	r1, lr
 800fc5a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800fc5e:	b289      	uxth	r1, r1
 800fc60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800fc64:	f846 1b04 	str.w	r1, [r6], #4
 800fc68:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fc6c:	e7dd      	b.n	800fc2a <__mdiff+0xd6>
 800fc6e:	3f01      	subs	r7, #1
 800fc70:	e7e7      	b.n	800fc42 <__mdiff+0xee>
 800fc72:	bf00      	nop
 800fc74:	08011968 	.word	0x08011968
 800fc78:	080119f0 	.word	0x080119f0

0800fc7c <__ulp>:
 800fc7c:	b082      	sub	sp, #8
 800fc7e:	ed8d 0b00 	vstr	d0, [sp]
 800fc82:	9a01      	ldr	r2, [sp, #4]
 800fc84:	4b0f      	ldr	r3, [pc, #60]	@ (800fcc4 <__ulp+0x48>)
 800fc86:	4013      	ands	r3, r2
 800fc88:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	dc08      	bgt.n	800fca2 <__ulp+0x26>
 800fc90:	425b      	negs	r3, r3
 800fc92:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800fc96:	ea4f 5223 	mov.w	r2, r3, asr #20
 800fc9a:	da04      	bge.n	800fca6 <__ulp+0x2a>
 800fc9c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800fca0:	4113      	asrs	r3, r2
 800fca2:	2200      	movs	r2, #0
 800fca4:	e008      	b.n	800fcb8 <__ulp+0x3c>
 800fca6:	f1a2 0314 	sub.w	r3, r2, #20
 800fcaa:	2b1e      	cmp	r3, #30
 800fcac:	bfda      	itte	le
 800fcae:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800fcb2:	40da      	lsrle	r2, r3
 800fcb4:	2201      	movgt	r2, #1
 800fcb6:	2300      	movs	r3, #0
 800fcb8:	4619      	mov	r1, r3
 800fcba:	4610      	mov	r0, r2
 800fcbc:	ec41 0b10 	vmov	d0, r0, r1
 800fcc0:	b002      	add	sp, #8
 800fcc2:	4770      	bx	lr
 800fcc4:	7ff00000 	.word	0x7ff00000

0800fcc8 <__b2d>:
 800fcc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fccc:	6906      	ldr	r6, [r0, #16]
 800fcce:	f100 0814 	add.w	r8, r0, #20
 800fcd2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800fcd6:	1f37      	subs	r7, r6, #4
 800fcd8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800fcdc:	4610      	mov	r0, r2
 800fcde:	f7ff fd4b 	bl	800f778 <__hi0bits>
 800fce2:	f1c0 0320 	rsb	r3, r0, #32
 800fce6:	280a      	cmp	r0, #10
 800fce8:	600b      	str	r3, [r1, #0]
 800fcea:	491b      	ldr	r1, [pc, #108]	@ (800fd58 <__b2d+0x90>)
 800fcec:	dc15      	bgt.n	800fd1a <__b2d+0x52>
 800fcee:	f1c0 0c0b 	rsb	ip, r0, #11
 800fcf2:	fa22 f30c 	lsr.w	r3, r2, ip
 800fcf6:	45b8      	cmp	r8, r7
 800fcf8:	ea43 0501 	orr.w	r5, r3, r1
 800fcfc:	bf34      	ite	cc
 800fcfe:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800fd02:	2300      	movcs	r3, #0
 800fd04:	3015      	adds	r0, #21
 800fd06:	fa02 f000 	lsl.w	r0, r2, r0
 800fd0a:	fa23 f30c 	lsr.w	r3, r3, ip
 800fd0e:	4303      	orrs	r3, r0
 800fd10:	461c      	mov	r4, r3
 800fd12:	ec45 4b10 	vmov	d0, r4, r5
 800fd16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fd1a:	45b8      	cmp	r8, r7
 800fd1c:	bf3a      	itte	cc
 800fd1e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800fd22:	f1a6 0708 	subcc.w	r7, r6, #8
 800fd26:	2300      	movcs	r3, #0
 800fd28:	380b      	subs	r0, #11
 800fd2a:	d012      	beq.n	800fd52 <__b2d+0x8a>
 800fd2c:	f1c0 0120 	rsb	r1, r0, #32
 800fd30:	fa23 f401 	lsr.w	r4, r3, r1
 800fd34:	4082      	lsls	r2, r0
 800fd36:	4322      	orrs	r2, r4
 800fd38:	4547      	cmp	r7, r8
 800fd3a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800fd3e:	bf8c      	ite	hi
 800fd40:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800fd44:	2200      	movls	r2, #0
 800fd46:	4083      	lsls	r3, r0
 800fd48:	40ca      	lsrs	r2, r1
 800fd4a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800fd4e:	4313      	orrs	r3, r2
 800fd50:	e7de      	b.n	800fd10 <__b2d+0x48>
 800fd52:	ea42 0501 	orr.w	r5, r2, r1
 800fd56:	e7db      	b.n	800fd10 <__b2d+0x48>
 800fd58:	3ff00000 	.word	0x3ff00000

0800fd5c <__d2b>:
 800fd5c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fd60:	460f      	mov	r7, r1
 800fd62:	2101      	movs	r1, #1
 800fd64:	ec59 8b10 	vmov	r8, r9, d0
 800fd68:	4616      	mov	r6, r2
 800fd6a:	f7ff fc13 	bl	800f594 <_Balloc>
 800fd6e:	4604      	mov	r4, r0
 800fd70:	b930      	cbnz	r0, 800fd80 <__d2b+0x24>
 800fd72:	4602      	mov	r2, r0
 800fd74:	4b23      	ldr	r3, [pc, #140]	@ (800fe04 <__d2b+0xa8>)
 800fd76:	4824      	ldr	r0, [pc, #144]	@ (800fe08 <__d2b+0xac>)
 800fd78:	f240 310f 	movw	r1, #783	@ 0x30f
 800fd7c:	f000 fc84 	bl	8010688 <__assert_func>
 800fd80:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800fd84:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fd88:	b10d      	cbz	r5, 800fd8e <__d2b+0x32>
 800fd8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800fd8e:	9301      	str	r3, [sp, #4]
 800fd90:	f1b8 0300 	subs.w	r3, r8, #0
 800fd94:	d023      	beq.n	800fdde <__d2b+0x82>
 800fd96:	4668      	mov	r0, sp
 800fd98:	9300      	str	r3, [sp, #0]
 800fd9a:	f7ff fd0c 	bl	800f7b6 <__lo0bits>
 800fd9e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800fda2:	b1d0      	cbz	r0, 800fdda <__d2b+0x7e>
 800fda4:	f1c0 0320 	rsb	r3, r0, #32
 800fda8:	fa02 f303 	lsl.w	r3, r2, r3
 800fdac:	430b      	orrs	r3, r1
 800fdae:	40c2      	lsrs	r2, r0
 800fdb0:	6163      	str	r3, [r4, #20]
 800fdb2:	9201      	str	r2, [sp, #4]
 800fdb4:	9b01      	ldr	r3, [sp, #4]
 800fdb6:	61a3      	str	r3, [r4, #24]
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	bf0c      	ite	eq
 800fdbc:	2201      	moveq	r2, #1
 800fdbe:	2202      	movne	r2, #2
 800fdc0:	6122      	str	r2, [r4, #16]
 800fdc2:	b1a5      	cbz	r5, 800fdee <__d2b+0x92>
 800fdc4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800fdc8:	4405      	add	r5, r0
 800fdca:	603d      	str	r5, [r7, #0]
 800fdcc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800fdd0:	6030      	str	r0, [r6, #0]
 800fdd2:	4620      	mov	r0, r4
 800fdd4:	b003      	add	sp, #12
 800fdd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fdda:	6161      	str	r1, [r4, #20]
 800fddc:	e7ea      	b.n	800fdb4 <__d2b+0x58>
 800fdde:	a801      	add	r0, sp, #4
 800fde0:	f7ff fce9 	bl	800f7b6 <__lo0bits>
 800fde4:	9b01      	ldr	r3, [sp, #4]
 800fde6:	6163      	str	r3, [r4, #20]
 800fde8:	3020      	adds	r0, #32
 800fdea:	2201      	movs	r2, #1
 800fdec:	e7e8      	b.n	800fdc0 <__d2b+0x64>
 800fdee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fdf2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800fdf6:	6038      	str	r0, [r7, #0]
 800fdf8:	6918      	ldr	r0, [r3, #16]
 800fdfa:	f7ff fcbd 	bl	800f778 <__hi0bits>
 800fdfe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fe02:	e7e5      	b.n	800fdd0 <__d2b+0x74>
 800fe04:	08011968 	.word	0x08011968
 800fe08:	080119f0 	.word	0x080119f0

0800fe0c <__ratio>:
 800fe0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe10:	b085      	sub	sp, #20
 800fe12:	e9cd 1000 	strd	r1, r0, [sp]
 800fe16:	a902      	add	r1, sp, #8
 800fe18:	f7ff ff56 	bl	800fcc8 <__b2d>
 800fe1c:	9800      	ldr	r0, [sp, #0]
 800fe1e:	a903      	add	r1, sp, #12
 800fe20:	ec55 4b10 	vmov	r4, r5, d0
 800fe24:	f7ff ff50 	bl	800fcc8 <__b2d>
 800fe28:	9b01      	ldr	r3, [sp, #4]
 800fe2a:	6919      	ldr	r1, [r3, #16]
 800fe2c:	9b00      	ldr	r3, [sp, #0]
 800fe2e:	691b      	ldr	r3, [r3, #16]
 800fe30:	1ac9      	subs	r1, r1, r3
 800fe32:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800fe36:	1a9b      	subs	r3, r3, r2
 800fe38:	ec5b ab10 	vmov	sl, fp, d0
 800fe3c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	bfce      	itee	gt
 800fe44:	462a      	movgt	r2, r5
 800fe46:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800fe4a:	465a      	movle	r2, fp
 800fe4c:	462f      	mov	r7, r5
 800fe4e:	46d9      	mov	r9, fp
 800fe50:	bfcc      	ite	gt
 800fe52:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800fe56:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800fe5a:	464b      	mov	r3, r9
 800fe5c:	4652      	mov	r2, sl
 800fe5e:	4620      	mov	r0, r4
 800fe60:	4639      	mov	r1, r7
 800fe62:	f7f0 fd13 	bl	800088c <__aeabi_ddiv>
 800fe66:	ec41 0b10 	vmov	d0, r0, r1
 800fe6a:	b005      	add	sp, #20
 800fe6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fe70 <__copybits>:
 800fe70:	3901      	subs	r1, #1
 800fe72:	b570      	push	{r4, r5, r6, lr}
 800fe74:	1149      	asrs	r1, r1, #5
 800fe76:	6914      	ldr	r4, [r2, #16]
 800fe78:	3101      	adds	r1, #1
 800fe7a:	f102 0314 	add.w	r3, r2, #20
 800fe7e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800fe82:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800fe86:	1f05      	subs	r5, r0, #4
 800fe88:	42a3      	cmp	r3, r4
 800fe8a:	d30c      	bcc.n	800fea6 <__copybits+0x36>
 800fe8c:	1aa3      	subs	r3, r4, r2
 800fe8e:	3b11      	subs	r3, #17
 800fe90:	f023 0303 	bic.w	r3, r3, #3
 800fe94:	3211      	adds	r2, #17
 800fe96:	42a2      	cmp	r2, r4
 800fe98:	bf88      	it	hi
 800fe9a:	2300      	movhi	r3, #0
 800fe9c:	4418      	add	r0, r3
 800fe9e:	2300      	movs	r3, #0
 800fea0:	4288      	cmp	r0, r1
 800fea2:	d305      	bcc.n	800feb0 <__copybits+0x40>
 800fea4:	bd70      	pop	{r4, r5, r6, pc}
 800fea6:	f853 6b04 	ldr.w	r6, [r3], #4
 800feaa:	f845 6f04 	str.w	r6, [r5, #4]!
 800feae:	e7eb      	b.n	800fe88 <__copybits+0x18>
 800feb0:	f840 3b04 	str.w	r3, [r0], #4
 800feb4:	e7f4      	b.n	800fea0 <__copybits+0x30>

0800feb6 <__any_on>:
 800feb6:	f100 0214 	add.w	r2, r0, #20
 800feba:	6900      	ldr	r0, [r0, #16]
 800febc:	114b      	asrs	r3, r1, #5
 800febe:	4298      	cmp	r0, r3
 800fec0:	b510      	push	{r4, lr}
 800fec2:	db11      	blt.n	800fee8 <__any_on+0x32>
 800fec4:	dd0a      	ble.n	800fedc <__any_on+0x26>
 800fec6:	f011 011f 	ands.w	r1, r1, #31
 800feca:	d007      	beq.n	800fedc <__any_on+0x26>
 800fecc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800fed0:	fa24 f001 	lsr.w	r0, r4, r1
 800fed4:	fa00 f101 	lsl.w	r1, r0, r1
 800fed8:	428c      	cmp	r4, r1
 800feda:	d10b      	bne.n	800fef4 <__any_on+0x3e>
 800fedc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800fee0:	4293      	cmp	r3, r2
 800fee2:	d803      	bhi.n	800feec <__any_on+0x36>
 800fee4:	2000      	movs	r0, #0
 800fee6:	bd10      	pop	{r4, pc}
 800fee8:	4603      	mov	r3, r0
 800feea:	e7f7      	b.n	800fedc <__any_on+0x26>
 800feec:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fef0:	2900      	cmp	r1, #0
 800fef2:	d0f5      	beq.n	800fee0 <__any_on+0x2a>
 800fef4:	2001      	movs	r0, #1
 800fef6:	e7f6      	b.n	800fee6 <__any_on+0x30>

0800fef8 <__ascii_wctomb>:
 800fef8:	4603      	mov	r3, r0
 800fefa:	4608      	mov	r0, r1
 800fefc:	b141      	cbz	r1, 800ff10 <__ascii_wctomb+0x18>
 800fefe:	2aff      	cmp	r2, #255	@ 0xff
 800ff00:	d904      	bls.n	800ff0c <__ascii_wctomb+0x14>
 800ff02:	228a      	movs	r2, #138	@ 0x8a
 800ff04:	601a      	str	r2, [r3, #0]
 800ff06:	f04f 30ff 	mov.w	r0, #4294967295
 800ff0a:	4770      	bx	lr
 800ff0c:	700a      	strb	r2, [r1, #0]
 800ff0e:	2001      	movs	r0, #1
 800ff10:	4770      	bx	lr

0800ff12 <__ssputs_r>:
 800ff12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ff16:	688e      	ldr	r6, [r1, #8]
 800ff18:	461f      	mov	r7, r3
 800ff1a:	42be      	cmp	r6, r7
 800ff1c:	680b      	ldr	r3, [r1, #0]
 800ff1e:	4682      	mov	sl, r0
 800ff20:	460c      	mov	r4, r1
 800ff22:	4690      	mov	r8, r2
 800ff24:	d82d      	bhi.n	800ff82 <__ssputs_r+0x70>
 800ff26:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ff2a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ff2e:	d026      	beq.n	800ff7e <__ssputs_r+0x6c>
 800ff30:	6965      	ldr	r5, [r4, #20]
 800ff32:	6909      	ldr	r1, [r1, #16]
 800ff34:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ff38:	eba3 0901 	sub.w	r9, r3, r1
 800ff3c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ff40:	1c7b      	adds	r3, r7, #1
 800ff42:	444b      	add	r3, r9
 800ff44:	106d      	asrs	r5, r5, #1
 800ff46:	429d      	cmp	r5, r3
 800ff48:	bf38      	it	cc
 800ff4a:	461d      	movcc	r5, r3
 800ff4c:	0553      	lsls	r3, r2, #21
 800ff4e:	d527      	bpl.n	800ffa0 <__ssputs_r+0x8e>
 800ff50:	4629      	mov	r1, r5
 800ff52:	f7ff fa81 	bl	800f458 <_malloc_r>
 800ff56:	4606      	mov	r6, r0
 800ff58:	b360      	cbz	r0, 800ffb4 <__ssputs_r+0xa2>
 800ff5a:	6921      	ldr	r1, [r4, #16]
 800ff5c:	464a      	mov	r2, r9
 800ff5e:	f7fe feb6 	bl	800ecce <memcpy>
 800ff62:	89a3      	ldrh	r3, [r4, #12]
 800ff64:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ff68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ff6c:	81a3      	strh	r3, [r4, #12]
 800ff6e:	6126      	str	r6, [r4, #16]
 800ff70:	6165      	str	r5, [r4, #20]
 800ff72:	444e      	add	r6, r9
 800ff74:	eba5 0509 	sub.w	r5, r5, r9
 800ff78:	6026      	str	r6, [r4, #0]
 800ff7a:	60a5      	str	r5, [r4, #8]
 800ff7c:	463e      	mov	r6, r7
 800ff7e:	42be      	cmp	r6, r7
 800ff80:	d900      	bls.n	800ff84 <__ssputs_r+0x72>
 800ff82:	463e      	mov	r6, r7
 800ff84:	6820      	ldr	r0, [r4, #0]
 800ff86:	4632      	mov	r2, r6
 800ff88:	4641      	mov	r1, r8
 800ff8a:	f000 fb53 	bl	8010634 <memmove>
 800ff8e:	68a3      	ldr	r3, [r4, #8]
 800ff90:	1b9b      	subs	r3, r3, r6
 800ff92:	60a3      	str	r3, [r4, #8]
 800ff94:	6823      	ldr	r3, [r4, #0]
 800ff96:	4433      	add	r3, r6
 800ff98:	6023      	str	r3, [r4, #0]
 800ff9a:	2000      	movs	r0, #0
 800ff9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ffa0:	462a      	mov	r2, r5
 800ffa2:	f000 fbab 	bl	80106fc <_realloc_r>
 800ffa6:	4606      	mov	r6, r0
 800ffa8:	2800      	cmp	r0, #0
 800ffaa:	d1e0      	bne.n	800ff6e <__ssputs_r+0x5c>
 800ffac:	6921      	ldr	r1, [r4, #16]
 800ffae:	4650      	mov	r0, sl
 800ffb0:	f7fe feac 	bl	800ed0c <_free_r>
 800ffb4:	230c      	movs	r3, #12
 800ffb6:	f8ca 3000 	str.w	r3, [sl]
 800ffba:	89a3      	ldrh	r3, [r4, #12]
 800ffbc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ffc0:	81a3      	strh	r3, [r4, #12]
 800ffc2:	f04f 30ff 	mov.w	r0, #4294967295
 800ffc6:	e7e9      	b.n	800ff9c <__ssputs_r+0x8a>

0800ffc8 <_svfiprintf_r>:
 800ffc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffcc:	4698      	mov	r8, r3
 800ffce:	898b      	ldrh	r3, [r1, #12]
 800ffd0:	061b      	lsls	r3, r3, #24
 800ffd2:	b09d      	sub	sp, #116	@ 0x74
 800ffd4:	4607      	mov	r7, r0
 800ffd6:	460d      	mov	r5, r1
 800ffd8:	4614      	mov	r4, r2
 800ffda:	d510      	bpl.n	800fffe <_svfiprintf_r+0x36>
 800ffdc:	690b      	ldr	r3, [r1, #16]
 800ffde:	b973      	cbnz	r3, 800fffe <_svfiprintf_r+0x36>
 800ffe0:	2140      	movs	r1, #64	@ 0x40
 800ffe2:	f7ff fa39 	bl	800f458 <_malloc_r>
 800ffe6:	6028      	str	r0, [r5, #0]
 800ffe8:	6128      	str	r0, [r5, #16]
 800ffea:	b930      	cbnz	r0, 800fffa <_svfiprintf_r+0x32>
 800ffec:	230c      	movs	r3, #12
 800ffee:	603b      	str	r3, [r7, #0]
 800fff0:	f04f 30ff 	mov.w	r0, #4294967295
 800fff4:	b01d      	add	sp, #116	@ 0x74
 800fff6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fffa:	2340      	movs	r3, #64	@ 0x40
 800fffc:	616b      	str	r3, [r5, #20]
 800fffe:	2300      	movs	r3, #0
 8010000:	9309      	str	r3, [sp, #36]	@ 0x24
 8010002:	2320      	movs	r3, #32
 8010004:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010008:	f8cd 800c 	str.w	r8, [sp, #12]
 801000c:	2330      	movs	r3, #48	@ 0x30
 801000e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80101ac <_svfiprintf_r+0x1e4>
 8010012:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010016:	f04f 0901 	mov.w	r9, #1
 801001a:	4623      	mov	r3, r4
 801001c:	469a      	mov	sl, r3
 801001e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010022:	b10a      	cbz	r2, 8010028 <_svfiprintf_r+0x60>
 8010024:	2a25      	cmp	r2, #37	@ 0x25
 8010026:	d1f9      	bne.n	801001c <_svfiprintf_r+0x54>
 8010028:	ebba 0b04 	subs.w	fp, sl, r4
 801002c:	d00b      	beq.n	8010046 <_svfiprintf_r+0x7e>
 801002e:	465b      	mov	r3, fp
 8010030:	4622      	mov	r2, r4
 8010032:	4629      	mov	r1, r5
 8010034:	4638      	mov	r0, r7
 8010036:	f7ff ff6c 	bl	800ff12 <__ssputs_r>
 801003a:	3001      	adds	r0, #1
 801003c:	f000 80a7 	beq.w	801018e <_svfiprintf_r+0x1c6>
 8010040:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010042:	445a      	add	r2, fp
 8010044:	9209      	str	r2, [sp, #36]	@ 0x24
 8010046:	f89a 3000 	ldrb.w	r3, [sl]
 801004a:	2b00      	cmp	r3, #0
 801004c:	f000 809f 	beq.w	801018e <_svfiprintf_r+0x1c6>
 8010050:	2300      	movs	r3, #0
 8010052:	f04f 32ff 	mov.w	r2, #4294967295
 8010056:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801005a:	f10a 0a01 	add.w	sl, sl, #1
 801005e:	9304      	str	r3, [sp, #16]
 8010060:	9307      	str	r3, [sp, #28]
 8010062:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010066:	931a      	str	r3, [sp, #104]	@ 0x68
 8010068:	4654      	mov	r4, sl
 801006a:	2205      	movs	r2, #5
 801006c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010070:	484e      	ldr	r0, [pc, #312]	@ (80101ac <_svfiprintf_r+0x1e4>)
 8010072:	f7f0 f8d5 	bl	8000220 <memchr>
 8010076:	9a04      	ldr	r2, [sp, #16]
 8010078:	b9d8      	cbnz	r0, 80100b2 <_svfiprintf_r+0xea>
 801007a:	06d0      	lsls	r0, r2, #27
 801007c:	bf44      	itt	mi
 801007e:	2320      	movmi	r3, #32
 8010080:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010084:	0711      	lsls	r1, r2, #28
 8010086:	bf44      	itt	mi
 8010088:	232b      	movmi	r3, #43	@ 0x2b
 801008a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801008e:	f89a 3000 	ldrb.w	r3, [sl]
 8010092:	2b2a      	cmp	r3, #42	@ 0x2a
 8010094:	d015      	beq.n	80100c2 <_svfiprintf_r+0xfa>
 8010096:	9a07      	ldr	r2, [sp, #28]
 8010098:	4654      	mov	r4, sl
 801009a:	2000      	movs	r0, #0
 801009c:	f04f 0c0a 	mov.w	ip, #10
 80100a0:	4621      	mov	r1, r4
 80100a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80100a6:	3b30      	subs	r3, #48	@ 0x30
 80100a8:	2b09      	cmp	r3, #9
 80100aa:	d94b      	bls.n	8010144 <_svfiprintf_r+0x17c>
 80100ac:	b1b0      	cbz	r0, 80100dc <_svfiprintf_r+0x114>
 80100ae:	9207      	str	r2, [sp, #28]
 80100b0:	e014      	b.n	80100dc <_svfiprintf_r+0x114>
 80100b2:	eba0 0308 	sub.w	r3, r0, r8
 80100b6:	fa09 f303 	lsl.w	r3, r9, r3
 80100ba:	4313      	orrs	r3, r2
 80100bc:	9304      	str	r3, [sp, #16]
 80100be:	46a2      	mov	sl, r4
 80100c0:	e7d2      	b.n	8010068 <_svfiprintf_r+0xa0>
 80100c2:	9b03      	ldr	r3, [sp, #12]
 80100c4:	1d19      	adds	r1, r3, #4
 80100c6:	681b      	ldr	r3, [r3, #0]
 80100c8:	9103      	str	r1, [sp, #12]
 80100ca:	2b00      	cmp	r3, #0
 80100cc:	bfbb      	ittet	lt
 80100ce:	425b      	neglt	r3, r3
 80100d0:	f042 0202 	orrlt.w	r2, r2, #2
 80100d4:	9307      	strge	r3, [sp, #28]
 80100d6:	9307      	strlt	r3, [sp, #28]
 80100d8:	bfb8      	it	lt
 80100da:	9204      	strlt	r2, [sp, #16]
 80100dc:	7823      	ldrb	r3, [r4, #0]
 80100de:	2b2e      	cmp	r3, #46	@ 0x2e
 80100e0:	d10a      	bne.n	80100f8 <_svfiprintf_r+0x130>
 80100e2:	7863      	ldrb	r3, [r4, #1]
 80100e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80100e6:	d132      	bne.n	801014e <_svfiprintf_r+0x186>
 80100e8:	9b03      	ldr	r3, [sp, #12]
 80100ea:	1d1a      	adds	r2, r3, #4
 80100ec:	681b      	ldr	r3, [r3, #0]
 80100ee:	9203      	str	r2, [sp, #12]
 80100f0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80100f4:	3402      	adds	r4, #2
 80100f6:	9305      	str	r3, [sp, #20]
 80100f8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80101bc <_svfiprintf_r+0x1f4>
 80100fc:	7821      	ldrb	r1, [r4, #0]
 80100fe:	2203      	movs	r2, #3
 8010100:	4650      	mov	r0, sl
 8010102:	f7f0 f88d 	bl	8000220 <memchr>
 8010106:	b138      	cbz	r0, 8010118 <_svfiprintf_r+0x150>
 8010108:	9b04      	ldr	r3, [sp, #16]
 801010a:	eba0 000a 	sub.w	r0, r0, sl
 801010e:	2240      	movs	r2, #64	@ 0x40
 8010110:	4082      	lsls	r2, r0
 8010112:	4313      	orrs	r3, r2
 8010114:	3401      	adds	r4, #1
 8010116:	9304      	str	r3, [sp, #16]
 8010118:	f814 1b01 	ldrb.w	r1, [r4], #1
 801011c:	4824      	ldr	r0, [pc, #144]	@ (80101b0 <_svfiprintf_r+0x1e8>)
 801011e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010122:	2206      	movs	r2, #6
 8010124:	f7f0 f87c 	bl	8000220 <memchr>
 8010128:	2800      	cmp	r0, #0
 801012a:	d036      	beq.n	801019a <_svfiprintf_r+0x1d2>
 801012c:	4b21      	ldr	r3, [pc, #132]	@ (80101b4 <_svfiprintf_r+0x1ec>)
 801012e:	bb1b      	cbnz	r3, 8010178 <_svfiprintf_r+0x1b0>
 8010130:	9b03      	ldr	r3, [sp, #12]
 8010132:	3307      	adds	r3, #7
 8010134:	f023 0307 	bic.w	r3, r3, #7
 8010138:	3308      	adds	r3, #8
 801013a:	9303      	str	r3, [sp, #12]
 801013c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801013e:	4433      	add	r3, r6
 8010140:	9309      	str	r3, [sp, #36]	@ 0x24
 8010142:	e76a      	b.n	801001a <_svfiprintf_r+0x52>
 8010144:	fb0c 3202 	mla	r2, ip, r2, r3
 8010148:	460c      	mov	r4, r1
 801014a:	2001      	movs	r0, #1
 801014c:	e7a8      	b.n	80100a0 <_svfiprintf_r+0xd8>
 801014e:	2300      	movs	r3, #0
 8010150:	3401      	adds	r4, #1
 8010152:	9305      	str	r3, [sp, #20]
 8010154:	4619      	mov	r1, r3
 8010156:	f04f 0c0a 	mov.w	ip, #10
 801015a:	4620      	mov	r0, r4
 801015c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010160:	3a30      	subs	r2, #48	@ 0x30
 8010162:	2a09      	cmp	r2, #9
 8010164:	d903      	bls.n	801016e <_svfiprintf_r+0x1a6>
 8010166:	2b00      	cmp	r3, #0
 8010168:	d0c6      	beq.n	80100f8 <_svfiprintf_r+0x130>
 801016a:	9105      	str	r1, [sp, #20]
 801016c:	e7c4      	b.n	80100f8 <_svfiprintf_r+0x130>
 801016e:	fb0c 2101 	mla	r1, ip, r1, r2
 8010172:	4604      	mov	r4, r0
 8010174:	2301      	movs	r3, #1
 8010176:	e7f0      	b.n	801015a <_svfiprintf_r+0x192>
 8010178:	ab03      	add	r3, sp, #12
 801017a:	9300      	str	r3, [sp, #0]
 801017c:	462a      	mov	r2, r5
 801017e:	4b0e      	ldr	r3, [pc, #56]	@ (80101b8 <_svfiprintf_r+0x1f0>)
 8010180:	a904      	add	r1, sp, #16
 8010182:	4638      	mov	r0, r7
 8010184:	f3af 8000 	nop.w
 8010188:	1c42      	adds	r2, r0, #1
 801018a:	4606      	mov	r6, r0
 801018c:	d1d6      	bne.n	801013c <_svfiprintf_r+0x174>
 801018e:	89ab      	ldrh	r3, [r5, #12]
 8010190:	065b      	lsls	r3, r3, #25
 8010192:	f53f af2d 	bmi.w	800fff0 <_svfiprintf_r+0x28>
 8010196:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010198:	e72c      	b.n	800fff4 <_svfiprintf_r+0x2c>
 801019a:	ab03      	add	r3, sp, #12
 801019c:	9300      	str	r3, [sp, #0]
 801019e:	462a      	mov	r2, r5
 80101a0:	4b05      	ldr	r3, [pc, #20]	@ (80101b8 <_svfiprintf_r+0x1f0>)
 80101a2:	a904      	add	r1, sp, #16
 80101a4:	4638      	mov	r0, r7
 80101a6:	f000 f879 	bl	801029c <_printf_i>
 80101aa:	e7ed      	b.n	8010188 <_svfiprintf_r+0x1c0>
 80101ac:	08011c49 	.word	0x08011c49
 80101b0:	08011c53 	.word	0x08011c53
 80101b4:	00000000 	.word	0x00000000
 80101b8:	0800ff13 	.word	0x0800ff13
 80101bc:	08011c4f 	.word	0x08011c4f

080101c0 <_printf_common>:
 80101c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80101c4:	4616      	mov	r6, r2
 80101c6:	4698      	mov	r8, r3
 80101c8:	688a      	ldr	r2, [r1, #8]
 80101ca:	690b      	ldr	r3, [r1, #16]
 80101cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80101d0:	4293      	cmp	r3, r2
 80101d2:	bfb8      	it	lt
 80101d4:	4613      	movlt	r3, r2
 80101d6:	6033      	str	r3, [r6, #0]
 80101d8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80101dc:	4607      	mov	r7, r0
 80101de:	460c      	mov	r4, r1
 80101e0:	b10a      	cbz	r2, 80101e6 <_printf_common+0x26>
 80101e2:	3301      	adds	r3, #1
 80101e4:	6033      	str	r3, [r6, #0]
 80101e6:	6823      	ldr	r3, [r4, #0]
 80101e8:	0699      	lsls	r1, r3, #26
 80101ea:	bf42      	ittt	mi
 80101ec:	6833      	ldrmi	r3, [r6, #0]
 80101ee:	3302      	addmi	r3, #2
 80101f0:	6033      	strmi	r3, [r6, #0]
 80101f2:	6825      	ldr	r5, [r4, #0]
 80101f4:	f015 0506 	ands.w	r5, r5, #6
 80101f8:	d106      	bne.n	8010208 <_printf_common+0x48>
 80101fa:	f104 0a19 	add.w	sl, r4, #25
 80101fe:	68e3      	ldr	r3, [r4, #12]
 8010200:	6832      	ldr	r2, [r6, #0]
 8010202:	1a9b      	subs	r3, r3, r2
 8010204:	42ab      	cmp	r3, r5
 8010206:	dc26      	bgt.n	8010256 <_printf_common+0x96>
 8010208:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801020c:	6822      	ldr	r2, [r4, #0]
 801020e:	3b00      	subs	r3, #0
 8010210:	bf18      	it	ne
 8010212:	2301      	movne	r3, #1
 8010214:	0692      	lsls	r2, r2, #26
 8010216:	d42b      	bmi.n	8010270 <_printf_common+0xb0>
 8010218:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801021c:	4641      	mov	r1, r8
 801021e:	4638      	mov	r0, r7
 8010220:	47c8      	blx	r9
 8010222:	3001      	adds	r0, #1
 8010224:	d01e      	beq.n	8010264 <_printf_common+0xa4>
 8010226:	6823      	ldr	r3, [r4, #0]
 8010228:	6922      	ldr	r2, [r4, #16]
 801022a:	f003 0306 	and.w	r3, r3, #6
 801022e:	2b04      	cmp	r3, #4
 8010230:	bf02      	ittt	eq
 8010232:	68e5      	ldreq	r5, [r4, #12]
 8010234:	6833      	ldreq	r3, [r6, #0]
 8010236:	1aed      	subeq	r5, r5, r3
 8010238:	68a3      	ldr	r3, [r4, #8]
 801023a:	bf0c      	ite	eq
 801023c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010240:	2500      	movne	r5, #0
 8010242:	4293      	cmp	r3, r2
 8010244:	bfc4      	itt	gt
 8010246:	1a9b      	subgt	r3, r3, r2
 8010248:	18ed      	addgt	r5, r5, r3
 801024a:	2600      	movs	r6, #0
 801024c:	341a      	adds	r4, #26
 801024e:	42b5      	cmp	r5, r6
 8010250:	d11a      	bne.n	8010288 <_printf_common+0xc8>
 8010252:	2000      	movs	r0, #0
 8010254:	e008      	b.n	8010268 <_printf_common+0xa8>
 8010256:	2301      	movs	r3, #1
 8010258:	4652      	mov	r2, sl
 801025a:	4641      	mov	r1, r8
 801025c:	4638      	mov	r0, r7
 801025e:	47c8      	blx	r9
 8010260:	3001      	adds	r0, #1
 8010262:	d103      	bne.n	801026c <_printf_common+0xac>
 8010264:	f04f 30ff 	mov.w	r0, #4294967295
 8010268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801026c:	3501      	adds	r5, #1
 801026e:	e7c6      	b.n	80101fe <_printf_common+0x3e>
 8010270:	18e1      	adds	r1, r4, r3
 8010272:	1c5a      	adds	r2, r3, #1
 8010274:	2030      	movs	r0, #48	@ 0x30
 8010276:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801027a:	4422      	add	r2, r4
 801027c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010280:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010284:	3302      	adds	r3, #2
 8010286:	e7c7      	b.n	8010218 <_printf_common+0x58>
 8010288:	2301      	movs	r3, #1
 801028a:	4622      	mov	r2, r4
 801028c:	4641      	mov	r1, r8
 801028e:	4638      	mov	r0, r7
 8010290:	47c8      	blx	r9
 8010292:	3001      	adds	r0, #1
 8010294:	d0e6      	beq.n	8010264 <_printf_common+0xa4>
 8010296:	3601      	adds	r6, #1
 8010298:	e7d9      	b.n	801024e <_printf_common+0x8e>
	...

0801029c <_printf_i>:
 801029c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80102a0:	7e0f      	ldrb	r7, [r1, #24]
 80102a2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80102a4:	2f78      	cmp	r7, #120	@ 0x78
 80102a6:	4691      	mov	r9, r2
 80102a8:	4680      	mov	r8, r0
 80102aa:	460c      	mov	r4, r1
 80102ac:	469a      	mov	sl, r3
 80102ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80102b2:	d807      	bhi.n	80102c4 <_printf_i+0x28>
 80102b4:	2f62      	cmp	r7, #98	@ 0x62
 80102b6:	d80a      	bhi.n	80102ce <_printf_i+0x32>
 80102b8:	2f00      	cmp	r7, #0
 80102ba:	f000 80d2 	beq.w	8010462 <_printf_i+0x1c6>
 80102be:	2f58      	cmp	r7, #88	@ 0x58
 80102c0:	f000 80b9 	beq.w	8010436 <_printf_i+0x19a>
 80102c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80102c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80102cc:	e03a      	b.n	8010344 <_printf_i+0xa8>
 80102ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80102d2:	2b15      	cmp	r3, #21
 80102d4:	d8f6      	bhi.n	80102c4 <_printf_i+0x28>
 80102d6:	a101      	add	r1, pc, #4	@ (adr r1, 80102dc <_printf_i+0x40>)
 80102d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80102dc:	08010335 	.word	0x08010335
 80102e0:	08010349 	.word	0x08010349
 80102e4:	080102c5 	.word	0x080102c5
 80102e8:	080102c5 	.word	0x080102c5
 80102ec:	080102c5 	.word	0x080102c5
 80102f0:	080102c5 	.word	0x080102c5
 80102f4:	08010349 	.word	0x08010349
 80102f8:	080102c5 	.word	0x080102c5
 80102fc:	080102c5 	.word	0x080102c5
 8010300:	080102c5 	.word	0x080102c5
 8010304:	080102c5 	.word	0x080102c5
 8010308:	08010449 	.word	0x08010449
 801030c:	08010373 	.word	0x08010373
 8010310:	08010403 	.word	0x08010403
 8010314:	080102c5 	.word	0x080102c5
 8010318:	080102c5 	.word	0x080102c5
 801031c:	0801046b 	.word	0x0801046b
 8010320:	080102c5 	.word	0x080102c5
 8010324:	08010373 	.word	0x08010373
 8010328:	080102c5 	.word	0x080102c5
 801032c:	080102c5 	.word	0x080102c5
 8010330:	0801040b 	.word	0x0801040b
 8010334:	6833      	ldr	r3, [r6, #0]
 8010336:	1d1a      	adds	r2, r3, #4
 8010338:	681b      	ldr	r3, [r3, #0]
 801033a:	6032      	str	r2, [r6, #0]
 801033c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010340:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010344:	2301      	movs	r3, #1
 8010346:	e09d      	b.n	8010484 <_printf_i+0x1e8>
 8010348:	6833      	ldr	r3, [r6, #0]
 801034a:	6820      	ldr	r0, [r4, #0]
 801034c:	1d19      	adds	r1, r3, #4
 801034e:	6031      	str	r1, [r6, #0]
 8010350:	0606      	lsls	r6, r0, #24
 8010352:	d501      	bpl.n	8010358 <_printf_i+0xbc>
 8010354:	681d      	ldr	r5, [r3, #0]
 8010356:	e003      	b.n	8010360 <_printf_i+0xc4>
 8010358:	0645      	lsls	r5, r0, #25
 801035a:	d5fb      	bpl.n	8010354 <_printf_i+0xb8>
 801035c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010360:	2d00      	cmp	r5, #0
 8010362:	da03      	bge.n	801036c <_printf_i+0xd0>
 8010364:	232d      	movs	r3, #45	@ 0x2d
 8010366:	426d      	negs	r5, r5
 8010368:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801036c:	4859      	ldr	r0, [pc, #356]	@ (80104d4 <_printf_i+0x238>)
 801036e:	230a      	movs	r3, #10
 8010370:	e011      	b.n	8010396 <_printf_i+0xfa>
 8010372:	6821      	ldr	r1, [r4, #0]
 8010374:	6833      	ldr	r3, [r6, #0]
 8010376:	0608      	lsls	r0, r1, #24
 8010378:	f853 5b04 	ldr.w	r5, [r3], #4
 801037c:	d402      	bmi.n	8010384 <_printf_i+0xe8>
 801037e:	0649      	lsls	r1, r1, #25
 8010380:	bf48      	it	mi
 8010382:	b2ad      	uxthmi	r5, r5
 8010384:	2f6f      	cmp	r7, #111	@ 0x6f
 8010386:	4853      	ldr	r0, [pc, #332]	@ (80104d4 <_printf_i+0x238>)
 8010388:	6033      	str	r3, [r6, #0]
 801038a:	bf14      	ite	ne
 801038c:	230a      	movne	r3, #10
 801038e:	2308      	moveq	r3, #8
 8010390:	2100      	movs	r1, #0
 8010392:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010396:	6866      	ldr	r6, [r4, #4]
 8010398:	60a6      	str	r6, [r4, #8]
 801039a:	2e00      	cmp	r6, #0
 801039c:	bfa2      	ittt	ge
 801039e:	6821      	ldrge	r1, [r4, #0]
 80103a0:	f021 0104 	bicge.w	r1, r1, #4
 80103a4:	6021      	strge	r1, [r4, #0]
 80103a6:	b90d      	cbnz	r5, 80103ac <_printf_i+0x110>
 80103a8:	2e00      	cmp	r6, #0
 80103aa:	d04b      	beq.n	8010444 <_printf_i+0x1a8>
 80103ac:	4616      	mov	r6, r2
 80103ae:	fbb5 f1f3 	udiv	r1, r5, r3
 80103b2:	fb03 5711 	mls	r7, r3, r1, r5
 80103b6:	5dc7      	ldrb	r7, [r0, r7]
 80103b8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80103bc:	462f      	mov	r7, r5
 80103be:	42bb      	cmp	r3, r7
 80103c0:	460d      	mov	r5, r1
 80103c2:	d9f4      	bls.n	80103ae <_printf_i+0x112>
 80103c4:	2b08      	cmp	r3, #8
 80103c6:	d10b      	bne.n	80103e0 <_printf_i+0x144>
 80103c8:	6823      	ldr	r3, [r4, #0]
 80103ca:	07df      	lsls	r7, r3, #31
 80103cc:	d508      	bpl.n	80103e0 <_printf_i+0x144>
 80103ce:	6923      	ldr	r3, [r4, #16]
 80103d0:	6861      	ldr	r1, [r4, #4]
 80103d2:	4299      	cmp	r1, r3
 80103d4:	bfde      	ittt	le
 80103d6:	2330      	movle	r3, #48	@ 0x30
 80103d8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80103dc:	f106 36ff 	addle.w	r6, r6, #4294967295
 80103e0:	1b92      	subs	r2, r2, r6
 80103e2:	6122      	str	r2, [r4, #16]
 80103e4:	f8cd a000 	str.w	sl, [sp]
 80103e8:	464b      	mov	r3, r9
 80103ea:	aa03      	add	r2, sp, #12
 80103ec:	4621      	mov	r1, r4
 80103ee:	4640      	mov	r0, r8
 80103f0:	f7ff fee6 	bl	80101c0 <_printf_common>
 80103f4:	3001      	adds	r0, #1
 80103f6:	d14a      	bne.n	801048e <_printf_i+0x1f2>
 80103f8:	f04f 30ff 	mov.w	r0, #4294967295
 80103fc:	b004      	add	sp, #16
 80103fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010402:	6823      	ldr	r3, [r4, #0]
 8010404:	f043 0320 	orr.w	r3, r3, #32
 8010408:	6023      	str	r3, [r4, #0]
 801040a:	4833      	ldr	r0, [pc, #204]	@ (80104d8 <_printf_i+0x23c>)
 801040c:	2778      	movs	r7, #120	@ 0x78
 801040e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010412:	6823      	ldr	r3, [r4, #0]
 8010414:	6831      	ldr	r1, [r6, #0]
 8010416:	061f      	lsls	r7, r3, #24
 8010418:	f851 5b04 	ldr.w	r5, [r1], #4
 801041c:	d402      	bmi.n	8010424 <_printf_i+0x188>
 801041e:	065f      	lsls	r7, r3, #25
 8010420:	bf48      	it	mi
 8010422:	b2ad      	uxthmi	r5, r5
 8010424:	6031      	str	r1, [r6, #0]
 8010426:	07d9      	lsls	r1, r3, #31
 8010428:	bf44      	itt	mi
 801042a:	f043 0320 	orrmi.w	r3, r3, #32
 801042e:	6023      	strmi	r3, [r4, #0]
 8010430:	b11d      	cbz	r5, 801043a <_printf_i+0x19e>
 8010432:	2310      	movs	r3, #16
 8010434:	e7ac      	b.n	8010390 <_printf_i+0xf4>
 8010436:	4827      	ldr	r0, [pc, #156]	@ (80104d4 <_printf_i+0x238>)
 8010438:	e7e9      	b.n	801040e <_printf_i+0x172>
 801043a:	6823      	ldr	r3, [r4, #0]
 801043c:	f023 0320 	bic.w	r3, r3, #32
 8010440:	6023      	str	r3, [r4, #0]
 8010442:	e7f6      	b.n	8010432 <_printf_i+0x196>
 8010444:	4616      	mov	r6, r2
 8010446:	e7bd      	b.n	80103c4 <_printf_i+0x128>
 8010448:	6833      	ldr	r3, [r6, #0]
 801044a:	6825      	ldr	r5, [r4, #0]
 801044c:	6961      	ldr	r1, [r4, #20]
 801044e:	1d18      	adds	r0, r3, #4
 8010450:	6030      	str	r0, [r6, #0]
 8010452:	062e      	lsls	r6, r5, #24
 8010454:	681b      	ldr	r3, [r3, #0]
 8010456:	d501      	bpl.n	801045c <_printf_i+0x1c0>
 8010458:	6019      	str	r1, [r3, #0]
 801045a:	e002      	b.n	8010462 <_printf_i+0x1c6>
 801045c:	0668      	lsls	r0, r5, #25
 801045e:	d5fb      	bpl.n	8010458 <_printf_i+0x1bc>
 8010460:	8019      	strh	r1, [r3, #0]
 8010462:	2300      	movs	r3, #0
 8010464:	6123      	str	r3, [r4, #16]
 8010466:	4616      	mov	r6, r2
 8010468:	e7bc      	b.n	80103e4 <_printf_i+0x148>
 801046a:	6833      	ldr	r3, [r6, #0]
 801046c:	1d1a      	adds	r2, r3, #4
 801046e:	6032      	str	r2, [r6, #0]
 8010470:	681e      	ldr	r6, [r3, #0]
 8010472:	6862      	ldr	r2, [r4, #4]
 8010474:	2100      	movs	r1, #0
 8010476:	4630      	mov	r0, r6
 8010478:	f7ef fed2 	bl	8000220 <memchr>
 801047c:	b108      	cbz	r0, 8010482 <_printf_i+0x1e6>
 801047e:	1b80      	subs	r0, r0, r6
 8010480:	6060      	str	r0, [r4, #4]
 8010482:	6863      	ldr	r3, [r4, #4]
 8010484:	6123      	str	r3, [r4, #16]
 8010486:	2300      	movs	r3, #0
 8010488:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801048c:	e7aa      	b.n	80103e4 <_printf_i+0x148>
 801048e:	6923      	ldr	r3, [r4, #16]
 8010490:	4632      	mov	r2, r6
 8010492:	4649      	mov	r1, r9
 8010494:	4640      	mov	r0, r8
 8010496:	47d0      	blx	sl
 8010498:	3001      	adds	r0, #1
 801049a:	d0ad      	beq.n	80103f8 <_printf_i+0x15c>
 801049c:	6823      	ldr	r3, [r4, #0]
 801049e:	079b      	lsls	r3, r3, #30
 80104a0:	d413      	bmi.n	80104ca <_printf_i+0x22e>
 80104a2:	68e0      	ldr	r0, [r4, #12]
 80104a4:	9b03      	ldr	r3, [sp, #12]
 80104a6:	4298      	cmp	r0, r3
 80104a8:	bfb8      	it	lt
 80104aa:	4618      	movlt	r0, r3
 80104ac:	e7a6      	b.n	80103fc <_printf_i+0x160>
 80104ae:	2301      	movs	r3, #1
 80104b0:	4632      	mov	r2, r6
 80104b2:	4649      	mov	r1, r9
 80104b4:	4640      	mov	r0, r8
 80104b6:	47d0      	blx	sl
 80104b8:	3001      	adds	r0, #1
 80104ba:	d09d      	beq.n	80103f8 <_printf_i+0x15c>
 80104bc:	3501      	adds	r5, #1
 80104be:	68e3      	ldr	r3, [r4, #12]
 80104c0:	9903      	ldr	r1, [sp, #12]
 80104c2:	1a5b      	subs	r3, r3, r1
 80104c4:	42ab      	cmp	r3, r5
 80104c6:	dcf2      	bgt.n	80104ae <_printf_i+0x212>
 80104c8:	e7eb      	b.n	80104a2 <_printf_i+0x206>
 80104ca:	2500      	movs	r5, #0
 80104cc:	f104 0619 	add.w	r6, r4, #25
 80104d0:	e7f5      	b.n	80104be <_printf_i+0x222>
 80104d2:	bf00      	nop
 80104d4:	08011c5a 	.word	0x08011c5a
 80104d8:	08011c6b 	.word	0x08011c6b

080104dc <__sflush_r>:
 80104dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80104e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80104e4:	0716      	lsls	r6, r2, #28
 80104e6:	4605      	mov	r5, r0
 80104e8:	460c      	mov	r4, r1
 80104ea:	d454      	bmi.n	8010596 <__sflush_r+0xba>
 80104ec:	684b      	ldr	r3, [r1, #4]
 80104ee:	2b00      	cmp	r3, #0
 80104f0:	dc02      	bgt.n	80104f8 <__sflush_r+0x1c>
 80104f2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80104f4:	2b00      	cmp	r3, #0
 80104f6:	dd48      	ble.n	801058a <__sflush_r+0xae>
 80104f8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80104fa:	2e00      	cmp	r6, #0
 80104fc:	d045      	beq.n	801058a <__sflush_r+0xae>
 80104fe:	2300      	movs	r3, #0
 8010500:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010504:	682f      	ldr	r7, [r5, #0]
 8010506:	6a21      	ldr	r1, [r4, #32]
 8010508:	602b      	str	r3, [r5, #0]
 801050a:	d030      	beq.n	801056e <__sflush_r+0x92>
 801050c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801050e:	89a3      	ldrh	r3, [r4, #12]
 8010510:	0759      	lsls	r1, r3, #29
 8010512:	d505      	bpl.n	8010520 <__sflush_r+0x44>
 8010514:	6863      	ldr	r3, [r4, #4]
 8010516:	1ad2      	subs	r2, r2, r3
 8010518:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801051a:	b10b      	cbz	r3, 8010520 <__sflush_r+0x44>
 801051c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801051e:	1ad2      	subs	r2, r2, r3
 8010520:	2300      	movs	r3, #0
 8010522:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010524:	6a21      	ldr	r1, [r4, #32]
 8010526:	4628      	mov	r0, r5
 8010528:	47b0      	blx	r6
 801052a:	1c43      	adds	r3, r0, #1
 801052c:	89a3      	ldrh	r3, [r4, #12]
 801052e:	d106      	bne.n	801053e <__sflush_r+0x62>
 8010530:	6829      	ldr	r1, [r5, #0]
 8010532:	291d      	cmp	r1, #29
 8010534:	d82b      	bhi.n	801058e <__sflush_r+0xb2>
 8010536:	4a2a      	ldr	r2, [pc, #168]	@ (80105e0 <__sflush_r+0x104>)
 8010538:	410a      	asrs	r2, r1
 801053a:	07d6      	lsls	r6, r2, #31
 801053c:	d427      	bmi.n	801058e <__sflush_r+0xb2>
 801053e:	2200      	movs	r2, #0
 8010540:	6062      	str	r2, [r4, #4]
 8010542:	04d9      	lsls	r1, r3, #19
 8010544:	6922      	ldr	r2, [r4, #16]
 8010546:	6022      	str	r2, [r4, #0]
 8010548:	d504      	bpl.n	8010554 <__sflush_r+0x78>
 801054a:	1c42      	adds	r2, r0, #1
 801054c:	d101      	bne.n	8010552 <__sflush_r+0x76>
 801054e:	682b      	ldr	r3, [r5, #0]
 8010550:	b903      	cbnz	r3, 8010554 <__sflush_r+0x78>
 8010552:	6560      	str	r0, [r4, #84]	@ 0x54
 8010554:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010556:	602f      	str	r7, [r5, #0]
 8010558:	b1b9      	cbz	r1, 801058a <__sflush_r+0xae>
 801055a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801055e:	4299      	cmp	r1, r3
 8010560:	d002      	beq.n	8010568 <__sflush_r+0x8c>
 8010562:	4628      	mov	r0, r5
 8010564:	f7fe fbd2 	bl	800ed0c <_free_r>
 8010568:	2300      	movs	r3, #0
 801056a:	6363      	str	r3, [r4, #52]	@ 0x34
 801056c:	e00d      	b.n	801058a <__sflush_r+0xae>
 801056e:	2301      	movs	r3, #1
 8010570:	4628      	mov	r0, r5
 8010572:	47b0      	blx	r6
 8010574:	4602      	mov	r2, r0
 8010576:	1c50      	adds	r0, r2, #1
 8010578:	d1c9      	bne.n	801050e <__sflush_r+0x32>
 801057a:	682b      	ldr	r3, [r5, #0]
 801057c:	2b00      	cmp	r3, #0
 801057e:	d0c6      	beq.n	801050e <__sflush_r+0x32>
 8010580:	2b1d      	cmp	r3, #29
 8010582:	d001      	beq.n	8010588 <__sflush_r+0xac>
 8010584:	2b16      	cmp	r3, #22
 8010586:	d11e      	bne.n	80105c6 <__sflush_r+0xea>
 8010588:	602f      	str	r7, [r5, #0]
 801058a:	2000      	movs	r0, #0
 801058c:	e022      	b.n	80105d4 <__sflush_r+0xf8>
 801058e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010592:	b21b      	sxth	r3, r3
 8010594:	e01b      	b.n	80105ce <__sflush_r+0xf2>
 8010596:	690f      	ldr	r7, [r1, #16]
 8010598:	2f00      	cmp	r7, #0
 801059a:	d0f6      	beq.n	801058a <__sflush_r+0xae>
 801059c:	0793      	lsls	r3, r2, #30
 801059e:	680e      	ldr	r6, [r1, #0]
 80105a0:	bf08      	it	eq
 80105a2:	694b      	ldreq	r3, [r1, #20]
 80105a4:	600f      	str	r7, [r1, #0]
 80105a6:	bf18      	it	ne
 80105a8:	2300      	movne	r3, #0
 80105aa:	eba6 0807 	sub.w	r8, r6, r7
 80105ae:	608b      	str	r3, [r1, #8]
 80105b0:	f1b8 0f00 	cmp.w	r8, #0
 80105b4:	dde9      	ble.n	801058a <__sflush_r+0xae>
 80105b6:	6a21      	ldr	r1, [r4, #32]
 80105b8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80105ba:	4643      	mov	r3, r8
 80105bc:	463a      	mov	r2, r7
 80105be:	4628      	mov	r0, r5
 80105c0:	47b0      	blx	r6
 80105c2:	2800      	cmp	r0, #0
 80105c4:	dc08      	bgt.n	80105d8 <__sflush_r+0xfc>
 80105c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80105ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80105ce:	81a3      	strh	r3, [r4, #12]
 80105d0:	f04f 30ff 	mov.w	r0, #4294967295
 80105d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80105d8:	4407      	add	r7, r0
 80105da:	eba8 0800 	sub.w	r8, r8, r0
 80105de:	e7e7      	b.n	80105b0 <__sflush_r+0xd4>
 80105e0:	dfbffffe 	.word	0xdfbffffe

080105e4 <_fflush_r>:
 80105e4:	b538      	push	{r3, r4, r5, lr}
 80105e6:	690b      	ldr	r3, [r1, #16]
 80105e8:	4605      	mov	r5, r0
 80105ea:	460c      	mov	r4, r1
 80105ec:	b913      	cbnz	r3, 80105f4 <_fflush_r+0x10>
 80105ee:	2500      	movs	r5, #0
 80105f0:	4628      	mov	r0, r5
 80105f2:	bd38      	pop	{r3, r4, r5, pc}
 80105f4:	b118      	cbz	r0, 80105fe <_fflush_r+0x1a>
 80105f6:	6a03      	ldr	r3, [r0, #32]
 80105f8:	b90b      	cbnz	r3, 80105fe <_fflush_r+0x1a>
 80105fa:	f7fe fa09 	bl	800ea10 <__sinit>
 80105fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010602:	2b00      	cmp	r3, #0
 8010604:	d0f3      	beq.n	80105ee <_fflush_r+0xa>
 8010606:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010608:	07d0      	lsls	r0, r2, #31
 801060a:	d404      	bmi.n	8010616 <_fflush_r+0x32>
 801060c:	0599      	lsls	r1, r3, #22
 801060e:	d402      	bmi.n	8010616 <_fflush_r+0x32>
 8010610:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010612:	f7fe fb5a 	bl	800ecca <__retarget_lock_acquire_recursive>
 8010616:	4628      	mov	r0, r5
 8010618:	4621      	mov	r1, r4
 801061a:	f7ff ff5f 	bl	80104dc <__sflush_r>
 801061e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010620:	07da      	lsls	r2, r3, #31
 8010622:	4605      	mov	r5, r0
 8010624:	d4e4      	bmi.n	80105f0 <_fflush_r+0xc>
 8010626:	89a3      	ldrh	r3, [r4, #12]
 8010628:	059b      	lsls	r3, r3, #22
 801062a:	d4e1      	bmi.n	80105f0 <_fflush_r+0xc>
 801062c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801062e:	f7fe fb4d 	bl	800eccc <__retarget_lock_release_recursive>
 8010632:	e7dd      	b.n	80105f0 <_fflush_r+0xc>

08010634 <memmove>:
 8010634:	4288      	cmp	r0, r1
 8010636:	b510      	push	{r4, lr}
 8010638:	eb01 0402 	add.w	r4, r1, r2
 801063c:	d902      	bls.n	8010644 <memmove+0x10>
 801063e:	4284      	cmp	r4, r0
 8010640:	4623      	mov	r3, r4
 8010642:	d807      	bhi.n	8010654 <memmove+0x20>
 8010644:	1e43      	subs	r3, r0, #1
 8010646:	42a1      	cmp	r1, r4
 8010648:	d008      	beq.n	801065c <memmove+0x28>
 801064a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801064e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010652:	e7f8      	b.n	8010646 <memmove+0x12>
 8010654:	4402      	add	r2, r0
 8010656:	4601      	mov	r1, r0
 8010658:	428a      	cmp	r2, r1
 801065a:	d100      	bne.n	801065e <memmove+0x2a>
 801065c:	bd10      	pop	{r4, pc}
 801065e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010662:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010666:	e7f7      	b.n	8010658 <memmove+0x24>

08010668 <_sbrk_r>:
 8010668:	b538      	push	{r3, r4, r5, lr}
 801066a:	4d06      	ldr	r5, [pc, #24]	@ (8010684 <_sbrk_r+0x1c>)
 801066c:	2300      	movs	r3, #0
 801066e:	4604      	mov	r4, r0
 8010670:	4608      	mov	r0, r1
 8010672:	602b      	str	r3, [r5, #0]
 8010674:	f7f3 f8c8 	bl	8003808 <_sbrk>
 8010678:	1c43      	adds	r3, r0, #1
 801067a:	d102      	bne.n	8010682 <_sbrk_r+0x1a>
 801067c:	682b      	ldr	r3, [r5, #0]
 801067e:	b103      	cbz	r3, 8010682 <_sbrk_r+0x1a>
 8010680:	6023      	str	r3, [r4, #0]
 8010682:	bd38      	pop	{r3, r4, r5, pc}
 8010684:	200026e0 	.word	0x200026e0

08010688 <__assert_func>:
 8010688:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801068a:	4614      	mov	r4, r2
 801068c:	461a      	mov	r2, r3
 801068e:	4b09      	ldr	r3, [pc, #36]	@ (80106b4 <__assert_func+0x2c>)
 8010690:	681b      	ldr	r3, [r3, #0]
 8010692:	4605      	mov	r5, r0
 8010694:	68d8      	ldr	r0, [r3, #12]
 8010696:	b954      	cbnz	r4, 80106ae <__assert_func+0x26>
 8010698:	4b07      	ldr	r3, [pc, #28]	@ (80106b8 <__assert_func+0x30>)
 801069a:	461c      	mov	r4, r3
 801069c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80106a0:	9100      	str	r1, [sp, #0]
 80106a2:	462b      	mov	r3, r5
 80106a4:	4905      	ldr	r1, [pc, #20]	@ (80106bc <__assert_func+0x34>)
 80106a6:	f000 f857 	bl	8010758 <fiprintf>
 80106aa:	f000 f867 	bl	801077c <abort>
 80106ae:	4b04      	ldr	r3, [pc, #16]	@ (80106c0 <__assert_func+0x38>)
 80106b0:	e7f4      	b.n	801069c <__assert_func+0x14>
 80106b2:	bf00      	nop
 80106b4:	200001b4 	.word	0x200001b4
 80106b8:	08011cb7 	.word	0x08011cb7
 80106bc:	08011c89 	.word	0x08011c89
 80106c0:	08011c7c 	.word	0x08011c7c

080106c4 <_calloc_r>:
 80106c4:	b570      	push	{r4, r5, r6, lr}
 80106c6:	fba1 5402 	umull	r5, r4, r1, r2
 80106ca:	b93c      	cbnz	r4, 80106dc <_calloc_r+0x18>
 80106cc:	4629      	mov	r1, r5
 80106ce:	f7fe fec3 	bl	800f458 <_malloc_r>
 80106d2:	4606      	mov	r6, r0
 80106d4:	b928      	cbnz	r0, 80106e2 <_calloc_r+0x1e>
 80106d6:	2600      	movs	r6, #0
 80106d8:	4630      	mov	r0, r6
 80106da:	bd70      	pop	{r4, r5, r6, pc}
 80106dc:	220c      	movs	r2, #12
 80106de:	6002      	str	r2, [r0, #0]
 80106e0:	e7f9      	b.n	80106d6 <_calloc_r+0x12>
 80106e2:	462a      	mov	r2, r5
 80106e4:	4621      	mov	r1, r4
 80106e6:	f7fe fa65 	bl	800ebb4 <memset>
 80106ea:	e7f5      	b.n	80106d8 <_calloc_r+0x14>

080106ec <malloc>:
 80106ec:	4b02      	ldr	r3, [pc, #8]	@ (80106f8 <malloc+0xc>)
 80106ee:	4601      	mov	r1, r0
 80106f0:	6818      	ldr	r0, [r3, #0]
 80106f2:	f7fe beb1 	b.w	800f458 <_malloc_r>
 80106f6:	bf00      	nop
 80106f8:	200001b4 	.word	0x200001b4

080106fc <_realloc_r>:
 80106fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010700:	4680      	mov	r8, r0
 8010702:	4615      	mov	r5, r2
 8010704:	460c      	mov	r4, r1
 8010706:	b921      	cbnz	r1, 8010712 <_realloc_r+0x16>
 8010708:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801070c:	4611      	mov	r1, r2
 801070e:	f7fe bea3 	b.w	800f458 <_malloc_r>
 8010712:	b92a      	cbnz	r2, 8010720 <_realloc_r+0x24>
 8010714:	f7fe fafa 	bl	800ed0c <_free_r>
 8010718:	2400      	movs	r4, #0
 801071a:	4620      	mov	r0, r4
 801071c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010720:	f000 f833 	bl	801078a <_malloc_usable_size_r>
 8010724:	4285      	cmp	r5, r0
 8010726:	4606      	mov	r6, r0
 8010728:	d802      	bhi.n	8010730 <_realloc_r+0x34>
 801072a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801072e:	d8f4      	bhi.n	801071a <_realloc_r+0x1e>
 8010730:	4629      	mov	r1, r5
 8010732:	4640      	mov	r0, r8
 8010734:	f7fe fe90 	bl	800f458 <_malloc_r>
 8010738:	4607      	mov	r7, r0
 801073a:	2800      	cmp	r0, #0
 801073c:	d0ec      	beq.n	8010718 <_realloc_r+0x1c>
 801073e:	42b5      	cmp	r5, r6
 8010740:	462a      	mov	r2, r5
 8010742:	4621      	mov	r1, r4
 8010744:	bf28      	it	cs
 8010746:	4632      	movcs	r2, r6
 8010748:	f7fe fac1 	bl	800ecce <memcpy>
 801074c:	4621      	mov	r1, r4
 801074e:	4640      	mov	r0, r8
 8010750:	f7fe fadc 	bl	800ed0c <_free_r>
 8010754:	463c      	mov	r4, r7
 8010756:	e7e0      	b.n	801071a <_realloc_r+0x1e>

08010758 <fiprintf>:
 8010758:	b40e      	push	{r1, r2, r3}
 801075a:	b503      	push	{r0, r1, lr}
 801075c:	4601      	mov	r1, r0
 801075e:	ab03      	add	r3, sp, #12
 8010760:	4805      	ldr	r0, [pc, #20]	@ (8010778 <fiprintf+0x20>)
 8010762:	f853 2b04 	ldr.w	r2, [r3], #4
 8010766:	6800      	ldr	r0, [r0, #0]
 8010768:	9301      	str	r3, [sp, #4]
 801076a:	f000 f83f 	bl	80107ec <_vfiprintf_r>
 801076e:	b002      	add	sp, #8
 8010770:	f85d eb04 	ldr.w	lr, [sp], #4
 8010774:	b003      	add	sp, #12
 8010776:	4770      	bx	lr
 8010778:	200001b4 	.word	0x200001b4

0801077c <abort>:
 801077c:	b508      	push	{r3, lr}
 801077e:	2006      	movs	r0, #6
 8010780:	f000 fa08 	bl	8010b94 <raise>
 8010784:	2001      	movs	r0, #1
 8010786:	f7f2 ffc7 	bl	8003718 <_exit>

0801078a <_malloc_usable_size_r>:
 801078a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801078e:	1f18      	subs	r0, r3, #4
 8010790:	2b00      	cmp	r3, #0
 8010792:	bfbc      	itt	lt
 8010794:	580b      	ldrlt	r3, [r1, r0]
 8010796:	18c0      	addlt	r0, r0, r3
 8010798:	4770      	bx	lr

0801079a <__sfputc_r>:
 801079a:	6893      	ldr	r3, [r2, #8]
 801079c:	3b01      	subs	r3, #1
 801079e:	2b00      	cmp	r3, #0
 80107a0:	b410      	push	{r4}
 80107a2:	6093      	str	r3, [r2, #8]
 80107a4:	da08      	bge.n	80107b8 <__sfputc_r+0x1e>
 80107a6:	6994      	ldr	r4, [r2, #24]
 80107a8:	42a3      	cmp	r3, r4
 80107aa:	db01      	blt.n	80107b0 <__sfputc_r+0x16>
 80107ac:	290a      	cmp	r1, #10
 80107ae:	d103      	bne.n	80107b8 <__sfputc_r+0x1e>
 80107b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80107b4:	f000 b932 	b.w	8010a1c <__swbuf_r>
 80107b8:	6813      	ldr	r3, [r2, #0]
 80107ba:	1c58      	adds	r0, r3, #1
 80107bc:	6010      	str	r0, [r2, #0]
 80107be:	7019      	strb	r1, [r3, #0]
 80107c0:	4608      	mov	r0, r1
 80107c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80107c6:	4770      	bx	lr

080107c8 <__sfputs_r>:
 80107c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107ca:	4606      	mov	r6, r0
 80107cc:	460f      	mov	r7, r1
 80107ce:	4614      	mov	r4, r2
 80107d0:	18d5      	adds	r5, r2, r3
 80107d2:	42ac      	cmp	r4, r5
 80107d4:	d101      	bne.n	80107da <__sfputs_r+0x12>
 80107d6:	2000      	movs	r0, #0
 80107d8:	e007      	b.n	80107ea <__sfputs_r+0x22>
 80107da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80107de:	463a      	mov	r2, r7
 80107e0:	4630      	mov	r0, r6
 80107e2:	f7ff ffda 	bl	801079a <__sfputc_r>
 80107e6:	1c43      	adds	r3, r0, #1
 80107e8:	d1f3      	bne.n	80107d2 <__sfputs_r+0xa>
 80107ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080107ec <_vfiprintf_r>:
 80107ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107f0:	460d      	mov	r5, r1
 80107f2:	b09d      	sub	sp, #116	@ 0x74
 80107f4:	4614      	mov	r4, r2
 80107f6:	4698      	mov	r8, r3
 80107f8:	4606      	mov	r6, r0
 80107fa:	b118      	cbz	r0, 8010804 <_vfiprintf_r+0x18>
 80107fc:	6a03      	ldr	r3, [r0, #32]
 80107fe:	b90b      	cbnz	r3, 8010804 <_vfiprintf_r+0x18>
 8010800:	f7fe f906 	bl	800ea10 <__sinit>
 8010804:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010806:	07d9      	lsls	r1, r3, #31
 8010808:	d405      	bmi.n	8010816 <_vfiprintf_r+0x2a>
 801080a:	89ab      	ldrh	r3, [r5, #12]
 801080c:	059a      	lsls	r2, r3, #22
 801080e:	d402      	bmi.n	8010816 <_vfiprintf_r+0x2a>
 8010810:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010812:	f7fe fa5a 	bl	800ecca <__retarget_lock_acquire_recursive>
 8010816:	89ab      	ldrh	r3, [r5, #12]
 8010818:	071b      	lsls	r3, r3, #28
 801081a:	d501      	bpl.n	8010820 <_vfiprintf_r+0x34>
 801081c:	692b      	ldr	r3, [r5, #16]
 801081e:	b99b      	cbnz	r3, 8010848 <_vfiprintf_r+0x5c>
 8010820:	4629      	mov	r1, r5
 8010822:	4630      	mov	r0, r6
 8010824:	f000 f938 	bl	8010a98 <__swsetup_r>
 8010828:	b170      	cbz	r0, 8010848 <_vfiprintf_r+0x5c>
 801082a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801082c:	07dc      	lsls	r4, r3, #31
 801082e:	d504      	bpl.n	801083a <_vfiprintf_r+0x4e>
 8010830:	f04f 30ff 	mov.w	r0, #4294967295
 8010834:	b01d      	add	sp, #116	@ 0x74
 8010836:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801083a:	89ab      	ldrh	r3, [r5, #12]
 801083c:	0598      	lsls	r0, r3, #22
 801083e:	d4f7      	bmi.n	8010830 <_vfiprintf_r+0x44>
 8010840:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010842:	f7fe fa43 	bl	800eccc <__retarget_lock_release_recursive>
 8010846:	e7f3      	b.n	8010830 <_vfiprintf_r+0x44>
 8010848:	2300      	movs	r3, #0
 801084a:	9309      	str	r3, [sp, #36]	@ 0x24
 801084c:	2320      	movs	r3, #32
 801084e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010852:	f8cd 800c 	str.w	r8, [sp, #12]
 8010856:	2330      	movs	r3, #48	@ 0x30
 8010858:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010a08 <_vfiprintf_r+0x21c>
 801085c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010860:	f04f 0901 	mov.w	r9, #1
 8010864:	4623      	mov	r3, r4
 8010866:	469a      	mov	sl, r3
 8010868:	f813 2b01 	ldrb.w	r2, [r3], #1
 801086c:	b10a      	cbz	r2, 8010872 <_vfiprintf_r+0x86>
 801086e:	2a25      	cmp	r2, #37	@ 0x25
 8010870:	d1f9      	bne.n	8010866 <_vfiprintf_r+0x7a>
 8010872:	ebba 0b04 	subs.w	fp, sl, r4
 8010876:	d00b      	beq.n	8010890 <_vfiprintf_r+0xa4>
 8010878:	465b      	mov	r3, fp
 801087a:	4622      	mov	r2, r4
 801087c:	4629      	mov	r1, r5
 801087e:	4630      	mov	r0, r6
 8010880:	f7ff ffa2 	bl	80107c8 <__sfputs_r>
 8010884:	3001      	adds	r0, #1
 8010886:	f000 80a7 	beq.w	80109d8 <_vfiprintf_r+0x1ec>
 801088a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801088c:	445a      	add	r2, fp
 801088e:	9209      	str	r2, [sp, #36]	@ 0x24
 8010890:	f89a 3000 	ldrb.w	r3, [sl]
 8010894:	2b00      	cmp	r3, #0
 8010896:	f000 809f 	beq.w	80109d8 <_vfiprintf_r+0x1ec>
 801089a:	2300      	movs	r3, #0
 801089c:	f04f 32ff 	mov.w	r2, #4294967295
 80108a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80108a4:	f10a 0a01 	add.w	sl, sl, #1
 80108a8:	9304      	str	r3, [sp, #16]
 80108aa:	9307      	str	r3, [sp, #28]
 80108ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80108b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80108b2:	4654      	mov	r4, sl
 80108b4:	2205      	movs	r2, #5
 80108b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80108ba:	4853      	ldr	r0, [pc, #332]	@ (8010a08 <_vfiprintf_r+0x21c>)
 80108bc:	f7ef fcb0 	bl	8000220 <memchr>
 80108c0:	9a04      	ldr	r2, [sp, #16]
 80108c2:	b9d8      	cbnz	r0, 80108fc <_vfiprintf_r+0x110>
 80108c4:	06d1      	lsls	r1, r2, #27
 80108c6:	bf44      	itt	mi
 80108c8:	2320      	movmi	r3, #32
 80108ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80108ce:	0713      	lsls	r3, r2, #28
 80108d0:	bf44      	itt	mi
 80108d2:	232b      	movmi	r3, #43	@ 0x2b
 80108d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80108d8:	f89a 3000 	ldrb.w	r3, [sl]
 80108dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80108de:	d015      	beq.n	801090c <_vfiprintf_r+0x120>
 80108e0:	9a07      	ldr	r2, [sp, #28]
 80108e2:	4654      	mov	r4, sl
 80108e4:	2000      	movs	r0, #0
 80108e6:	f04f 0c0a 	mov.w	ip, #10
 80108ea:	4621      	mov	r1, r4
 80108ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80108f0:	3b30      	subs	r3, #48	@ 0x30
 80108f2:	2b09      	cmp	r3, #9
 80108f4:	d94b      	bls.n	801098e <_vfiprintf_r+0x1a2>
 80108f6:	b1b0      	cbz	r0, 8010926 <_vfiprintf_r+0x13a>
 80108f8:	9207      	str	r2, [sp, #28]
 80108fa:	e014      	b.n	8010926 <_vfiprintf_r+0x13a>
 80108fc:	eba0 0308 	sub.w	r3, r0, r8
 8010900:	fa09 f303 	lsl.w	r3, r9, r3
 8010904:	4313      	orrs	r3, r2
 8010906:	9304      	str	r3, [sp, #16]
 8010908:	46a2      	mov	sl, r4
 801090a:	e7d2      	b.n	80108b2 <_vfiprintf_r+0xc6>
 801090c:	9b03      	ldr	r3, [sp, #12]
 801090e:	1d19      	adds	r1, r3, #4
 8010910:	681b      	ldr	r3, [r3, #0]
 8010912:	9103      	str	r1, [sp, #12]
 8010914:	2b00      	cmp	r3, #0
 8010916:	bfbb      	ittet	lt
 8010918:	425b      	neglt	r3, r3
 801091a:	f042 0202 	orrlt.w	r2, r2, #2
 801091e:	9307      	strge	r3, [sp, #28]
 8010920:	9307      	strlt	r3, [sp, #28]
 8010922:	bfb8      	it	lt
 8010924:	9204      	strlt	r2, [sp, #16]
 8010926:	7823      	ldrb	r3, [r4, #0]
 8010928:	2b2e      	cmp	r3, #46	@ 0x2e
 801092a:	d10a      	bne.n	8010942 <_vfiprintf_r+0x156>
 801092c:	7863      	ldrb	r3, [r4, #1]
 801092e:	2b2a      	cmp	r3, #42	@ 0x2a
 8010930:	d132      	bne.n	8010998 <_vfiprintf_r+0x1ac>
 8010932:	9b03      	ldr	r3, [sp, #12]
 8010934:	1d1a      	adds	r2, r3, #4
 8010936:	681b      	ldr	r3, [r3, #0]
 8010938:	9203      	str	r2, [sp, #12]
 801093a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801093e:	3402      	adds	r4, #2
 8010940:	9305      	str	r3, [sp, #20]
 8010942:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010a18 <_vfiprintf_r+0x22c>
 8010946:	7821      	ldrb	r1, [r4, #0]
 8010948:	2203      	movs	r2, #3
 801094a:	4650      	mov	r0, sl
 801094c:	f7ef fc68 	bl	8000220 <memchr>
 8010950:	b138      	cbz	r0, 8010962 <_vfiprintf_r+0x176>
 8010952:	9b04      	ldr	r3, [sp, #16]
 8010954:	eba0 000a 	sub.w	r0, r0, sl
 8010958:	2240      	movs	r2, #64	@ 0x40
 801095a:	4082      	lsls	r2, r0
 801095c:	4313      	orrs	r3, r2
 801095e:	3401      	adds	r4, #1
 8010960:	9304      	str	r3, [sp, #16]
 8010962:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010966:	4829      	ldr	r0, [pc, #164]	@ (8010a0c <_vfiprintf_r+0x220>)
 8010968:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801096c:	2206      	movs	r2, #6
 801096e:	f7ef fc57 	bl	8000220 <memchr>
 8010972:	2800      	cmp	r0, #0
 8010974:	d03f      	beq.n	80109f6 <_vfiprintf_r+0x20a>
 8010976:	4b26      	ldr	r3, [pc, #152]	@ (8010a10 <_vfiprintf_r+0x224>)
 8010978:	bb1b      	cbnz	r3, 80109c2 <_vfiprintf_r+0x1d6>
 801097a:	9b03      	ldr	r3, [sp, #12]
 801097c:	3307      	adds	r3, #7
 801097e:	f023 0307 	bic.w	r3, r3, #7
 8010982:	3308      	adds	r3, #8
 8010984:	9303      	str	r3, [sp, #12]
 8010986:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010988:	443b      	add	r3, r7
 801098a:	9309      	str	r3, [sp, #36]	@ 0x24
 801098c:	e76a      	b.n	8010864 <_vfiprintf_r+0x78>
 801098e:	fb0c 3202 	mla	r2, ip, r2, r3
 8010992:	460c      	mov	r4, r1
 8010994:	2001      	movs	r0, #1
 8010996:	e7a8      	b.n	80108ea <_vfiprintf_r+0xfe>
 8010998:	2300      	movs	r3, #0
 801099a:	3401      	adds	r4, #1
 801099c:	9305      	str	r3, [sp, #20]
 801099e:	4619      	mov	r1, r3
 80109a0:	f04f 0c0a 	mov.w	ip, #10
 80109a4:	4620      	mov	r0, r4
 80109a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80109aa:	3a30      	subs	r2, #48	@ 0x30
 80109ac:	2a09      	cmp	r2, #9
 80109ae:	d903      	bls.n	80109b8 <_vfiprintf_r+0x1cc>
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	d0c6      	beq.n	8010942 <_vfiprintf_r+0x156>
 80109b4:	9105      	str	r1, [sp, #20]
 80109b6:	e7c4      	b.n	8010942 <_vfiprintf_r+0x156>
 80109b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80109bc:	4604      	mov	r4, r0
 80109be:	2301      	movs	r3, #1
 80109c0:	e7f0      	b.n	80109a4 <_vfiprintf_r+0x1b8>
 80109c2:	ab03      	add	r3, sp, #12
 80109c4:	9300      	str	r3, [sp, #0]
 80109c6:	462a      	mov	r2, r5
 80109c8:	4b12      	ldr	r3, [pc, #72]	@ (8010a14 <_vfiprintf_r+0x228>)
 80109ca:	a904      	add	r1, sp, #16
 80109cc:	4630      	mov	r0, r6
 80109ce:	f3af 8000 	nop.w
 80109d2:	4607      	mov	r7, r0
 80109d4:	1c78      	adds	r0, r7, #1
 80109d6:	d1d6      	bne.n	8010986 <_vfiprintf_r+0x19a>
 80109d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80109da:	07d9      	lsls	r1, r3, #31
 80109dc:	d405      	bmi.n	80109ea <_vfiprintf_r+0x1fe>
 80109de:	89ab      	ldrh	r3, [r5, #12]
 80109e0:	059a      	lsls	r2, r3, #22
 80109e2:	d402      	bmi.n	80109ea <_vfiprintf_r+0x1fe>
 80109e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80109e6:	f7fe f971 	bl	800eccc <__retarget_lock_release_recursive>
 80109ea:	89ab      	ldrh	r3, [r5, #12]
 80109ec:	065b      	lsls	r3, r3, #25
 80109ee:	f53f af1f 	bmi.w	8010830 <_vfiprintf_r+0x44>
 80109f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80109f4:	e71e      	b.n	8010834 <_vfiprintf_r+0x48>
 80109f6:	ab03      	add	r3, sp, #12
 80109f8:	9300      	str	r3, [sp, #0]
 80109fa:	462a      	mov	r2, r5
 80109fc:	4b05      	ldr	r3, [pc, #20]	@ (8010a14 <_vfiprintf_r+0x228>)
 80109fe:	a904      	add	r1, sp, #16
 8010a00:	4630      	mov	r0, r6
 8010a02:	f7ff fc4b 	bl	801029c <_printf_i>
 8010a06:	e7e4      	b.n	80109d2 <_vfiprintf_r+0x1e6>
 8010a08:	08011c49 	.word	0x08011c49
 8010a0c:	08011c53 	.word	0x08011c53
 8010a10:	00000000 	.word	0x00000000
 8010a14:	080107c9 	.word	0x080107c9
 8010a18:	08011c4f 	.word	0x08011c4f

08010a1c <__swbuf_r>:
 8010a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a1e:	460e      	mov	r6, r1
 8010a20:	4614      	mov	r4, r2
 8010a22:	4605      	mov	r5, r0
 8010a24:	b118      	cbz	r0, 8010a2e <__swbuf_r+0x12>
 8010a26:	6a03      	ldr	r3, [r0, #32]
 8010a28:	b90b      	cbnz	r3, 8010a2e <__swbuf_r+0x12>
 8010a2a:	f7fd fff1 	bl	800ea10 <__sinit>
 8010a2e:	69a3      	ldr	r3, [r4, #24]
 8010a30:	60a3      	str	r3, [r4, #8]
 8010a32:	89a3      	ldrh	r3, [r4, #12]
 8010a34:	071a      	lsls	r2, r3, #28
 8010a36:	d501      	bpl.n	8010a3c <__swbuf_r+0x20>
 8010a38:	6923      	ldr	r3, [r4, #16]
 8010a3a:	b943      	cbnz	r3, 8010a4e <__swbuf_r+0x32>
 8010a3c:	4621      	mov	r1, r4
 8010a3e:	4628      	mov	r0, r5
 8010a40:	f000 f82a 	bl	8010a98 <__swsetup_r>
 8010a44:	b118      	cbz	r0, 8010a4e <__swbuf_r+0x32>
 8010a46:	f04f 37ff 	mov.w	r7, #4294967295
 8010a4a:	4638      	mov	r0, r7
 8010a4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010a4e:	6823      	ldr	r3, [r4, #0]
 8010a50:	6922      	ldr	r2, [r4, #16]
 8010a52:	1a98      	subs	r0, r3, r2
 8010a54:	6963      	ldr	r3, [r4, #20]
 8010a56:	b2f6      	uxtb	r6, r6
 8010a58:	4283      	cmp	r3, r0
 8010a5a:	4637      	mov	r7, r6
 8010a5c:	dc05      	bgt.n	8010a6a <__swbuf_r+0x4e>
 8010a5e:	4621      	mov	r1, r4
 8010a60:	4628      	mov	r0, r5
 8010a62:	f7ff fdbf 	bl	80105e4 <_fflush_r>
 8010a66:	2800      	cmp	r0, #0
 8010a68:	d1ed      	bne.n	8010a46 <__swbuf_r+0x2a>
 8010a6a:	68a3      	ldr	r3, [r4, #8]
 8010a6c:	3b01      	subs	r3, #1
 8010a6e:	60a3      	str	r3, [r4, #8]
 8010a70:	6823      	ldr	r3, [r4, #0]
 8010a72:	1c5a      	adds	r2, r3, #1
 8010a74:	6022      	str	r2, [r4, #0]
 8010a76:	701e      	strb	r6, [r3, #0]
 8010a78:	6962      	ldr	r2, [r4, #20]
 8010a7a:	1c43      	adds	r3, r0, #1
 8010a7c:	429a      	cmp	r2, r3
 8010a7e:	d004      	beq.n	8010a8a <__swbuf_r+0x6e>
 8010a80:	89a3      	ldrh	r3, [r4, #12]
 8010a82:	07db      	lsls	r3, r3, #31
 8010a84:	d5e1      	bpl.n	8010a4a <__swbuf_r+0x2e>
 8010a86:	2e0a      	cmp	r6, #10
 8010a88:	d1df      	bne.n	8010a4a <__swbuf_r+0x2e>
 8010a8a:	4621      	mov	r1, r4
 8010a8c:	4628      	mov	r0, r5
 8010a8e:	f7ff fda9 	bl	80105e4 <_fflush_r>
 8010a92:	2800      	cmp	r0, #0
 8010a94:	d0d9      	beq.n	8010a4a <__swbuf_r+0x2e>
 8010a96:	e7d6      	b.n	8010a46 <__swbuf_r+0x2a>

08010a98 <__swsetup_r>:
 8010a98:	b538      	push	{r3, r4, r5, lr}
 8010a9a:	4b29      	ldr	r3, [pc, #164]	@ (8010b40 <__swsetup_r+0xa8>)
 8010a9c:	4605      	mov	r5, r0
 8010a9e:	6818      	ldr	r0, [r3, #0]
 8010aa0:	460c      	mov	r4, r1
 8010aa2:	b118      	cbz	r0, 8010aac <__swsetup_r+0x14>
 8010aa4:	6a03      	ldr	r3, [r0, #32]
 8010aa6:	b90b      	cbnz	r3, 8010aac <__swsetup_r+0x14>
 8010aa8:	f7fd ffb2 	bl	800ea10 <__sinit>
 8010aac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010ab0:	0719      	lsls	r1, r3, #28
 8010ab2:	d422      	bmi.n	8010afa <__swsetup_r+0x62>
 8010ab4:	06da      	lsls	r2, r3, #27
 8010ab6:	d407      	bmi.n	8010ac8 <__swsetup_r+0x30>
 8010ab8:	2209      	movs	r2, #9
 8010aba:	602a      	str	r2, [r5, #0]
 8010abc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010ac0:	81a3      	strh	r3, [r4, #12]
 8010ac2:	f04f 30ff 	mov.w	r0, #4294967295
 8010ac6:	e033      	b.n	8010b30 <__swsetup_r+0x98>
 8010ac8:	0758      	lsls	r0, r3, #29
 8010aca:	d512      	bpl.n	8010af2 <__swsetup_r+0x5a>
 8010acc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010ace:	b141      	cbz	r1, 8010ae2 <__swsetup_r+0x4a>
 8010ad0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010ad4:	4299      	cmp	r1, r3
 8010ad6:	d002      	beq.n	8010ade <__swsetup_r+0x46>
 8010ad8:	4628      	mov	r0, r5
 8010ada:	f7fe f917 	bl	800ed0c <_free_r>
 8010ade:	2300      	movs	r3, #0
 8010ae0:	6363      	str	r3, [r4, #52]	@ 0x34
 8010ae2:	89a3      	ldrh	r3, [r4, #12]
 8010ae4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010ae8:	81a3      	strh	r3, [r4, #12]
 8010aea:	2300      	movs	r3, #0
 8010aec:	6063      	str	r3, [r4, #4]
 8010aee:	6923      	ldr	r3, [r4, #16]
 8010af0:	6023      	str	r3, [r4, #0]
 8010af2:	89a3      	ldrh	r3, [r4, #12]
 8010af4:	f043 0308 	orr.w	r3, r3, #8
 8010af8:	81a3      	strh	r3, [r4, #12]
 8010afa:	6923      	ldr	r3, [r4, #16]
 8010afc:	b94b      	cbnz	r3, 8010b12 <__swsetup_r+0x7a>
 8010afe:	89a3      	ldrh	r3, [r4, #12]
 8010b00:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010b04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010b08:	d003      	beq.n	8010b12 <__swsetup_r+0x7a>
 8010b0a:	4621      	mov	r1, r4
 8010b0c:	4628      	mov	r0, r5
 8010b0e:	f000 f883 	bl	8010c18 <__smakebuf_r>
 8010b12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010b16:	f013 0201 	ands.w	r2, r3, #1
 8010b1a:	d00a      	beq.n	8010b32 <__swsetup_r+0x9a>
 8010b1c:	2200      	movs	r2, #0
 8010b1e:	60a2      	str	r2, [r4, #8]
 8010b20:	6962      	ldr	r2, [r4, #20]
 8010b22:	4252      	negs	r2, r2
 8010b24:	61a2      	str	r2, [r4, #24]
 8010b26:	6922      	ldr	r2, [r4, #16]
 8010b28:	b942      	cbnz	r2, 8010b3c <__swsetup_r+0xa4>
 8010b2a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010b2e:	d1c5      	bne.n	8010abc <__swsetup_r+0x24>
 8010b30:	bd38      	pop	{r3, r4, r5, pc}
 8010b32:	0799      	lsls	r1, r3, #30
 8010b34:	bf58      	it	pl
 8010b36:	6962      	ldrpl	r2, [r4, #20]
 8010b38:	60a2      	str	r2, [r4, #8]
 8010b3a:	e7f4      	b.n	8010b26 <__swsetup_r+0x8e>
 8010b3c:	2000      	movs	r0, #0
 8010b3e:	e7f7      	b.n	8010b30 <__swsetup_r+0x98>
 8010b40:	200001b4 	.word	0x200001b4

08010b44 <_raise_r>:
 8010b44:	291f      	cmp	r1, #31
 8010b46:	b538      	push	{r3, r4, r5, lr}
 8010b48:	4605      	mov	r5, r0
 8010b4a:	460c      	mov	r4, r1
 8010b4c:	d904      	bls.n	8010b58 <_raise_r+0x14>
 8010b4e:	2316      	movs	r3, #22
 8010b50:	6003      	str	r3, [r0, #0]
 8010b52:	f04f 30ff 	mov.w	r0, #4294967295
 8010b56:	bd38      	pop	{r3, r4, r5, pc}
 8010b58:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010b5a:	b112      	cbz	r2, 8010b62 <_raise_r+0x1e>
 8010b5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010b60:	b94b      	cbnz	r3, 8010b76 <_raise_r+0x32>
 8010b62:	4628      	mov	r0, r5
 8010b64:	f000 f830 	bl	8010bc8 <_getpid_r>
 8010b68:	4622      	mov	r2, r4
 8010b6a:	4601      	mov	r1, r0
 8010b6c:	4628      	mov	r0, r5
 8010b6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010b72:	f000 b817 	b.w	8010ba4 <_kill_r>
 8010b76:	2b01      	cmp	r3, #1
 8010b78:	d00a      	beq.n	8010b90 <_raise_r+0x4c>
 8010b7a:	1c59      	adds	r1, r3, #1
 8010b7c:	d103      	bne.n	8010b86 <_raise_r+0x42>
 8010b7e:	2316      	movs	r3, #22
 8010b80:	6003      	str	r3, [r0, #0]
 8010b82:	2001      	movs	r0, #1
 8010b84:	e7e7      	b.n	8010b56 <_raise_r+0x12>
 8010b86:	2100      	movs	r1, #0
 8010b88:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010b8c:	4620      	mov	r0, r4
 8010b8e:	4798      	blx	r3
 8010b90:	2000      	movs	r0, #0
 8010b92:	e7e0      	b.n	8010b56 <_raise_r+0x12>

08010b94 <raise>:
 8010b94:	4b02      	ldr	r3, [pc, #8]	@ (8010ba0 <raise+0xc>)
 8010b96:	4601      	mov	r1, r0
 8010b98:	6818      	ldr	r0, [r3, #0]
 8010b9a:	f7ff bfd3 	b.w	8010b44 <_raise_r>
 8010b9e:	bf00      	nop
 8010ba0:	200001b4 	.word	0x200001b4

08010ba4 <_kill_r>:
 8010ba4:	b538      	push	{r3, r4, r5, lr}
 8010ba6:	4d07      	ldr	r5, [pc, #28]	@ (8010bc4 <_kill_r+0x20>)
 8010ba8:	2300      	movs	r3, #0
 8010baa:	4604      	mov	r4, r0
 8010bac:	4608      	mov	r0, r1
 8010bae:	4611      	mov	r1, r2
 8010bb0:	602b      	str	r3, [r5, #0]
 8010bb2:	f7f2 fda1 	bl	80036f8 <_kill>
 8010bb6:	1c43      	adds	r3, r0, #1
 8010bb8:	d102      	bne.n	8010bc0 <_kill_r+0x1c>
 8010bba:	682b      	ldr	r3, [r5, #0]
 8010bbc:	b103      	cbz	r3, 8010bc0 <_kill_r+0x1c>
 8010bbe:	6023      	str	r3, [r4, #0]
 8010bc0:	bd38      	pop	{r3, r4, r5, pc}
 8010bc2:	bf00      	nop
 8010bc4:	200026e0 	.word	0x200026e0

08010bc8 <_getpid_r>:
 8010bc8:	f7f2 bd8e 	b.w	80036e8 <_getpid>

08010bcc <__swhatbuf_r>:
 8010bcc:	b570      	push	{r4, r5, r6, lr}
 8010bce:	460c      	mov	r4, r1
 8010bd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010bd4:	2900      	cmp	r1, #0
 8010bd6:	b096      	sub	sp, #88	@ 0x58
 8010bd8:	4615      	mov	r5, r2
 8010bda:	461e      	mov	r6, r3
 8010bdc:	da0d      	bge.n	8010bfa <__swhatbuf_r+0x2e>
 8010bde:	89a3      	ldrh	r3, [r4, #12]
 8010be0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010be4:	f04f 0100 	mov.w	r1, #0
 8010be8:	bf14      	ite	ne
 8010bea:	2340      	movne	r3, #64	@ 0x40
 8010bec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010bf0:	2000      	movs	r0, #0
 8010bf2:	6031      	str	r1, [r6, #0]
 8010bf4:	602b      	str	r3, [r5, #0]
 8010bf6:	b016      	add	sp, #88	@ 0x58
 8010bf8:	bd70      	pop	{r4, r5, r6, pc}
 8010bfa:	466a      	mov	r2, sp
 8010bfc:	f000 f848 	bl	8010c90 <_fstat_r>
 8010c00:	2800      	cmp	r0, #0
 8010c02:	dbec      	blt.n	8010bde <__swhatbuf_r+0x12>
 8010c04:	9901      	ldr	r1, [sp, #4]
 8010c06:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010c0a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010c0e:	4259      	negs	r1, r3
 8010c10:	4159      	adcs	r1, r3
 8010c12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010c16:	e7eb      	b.n	8010bf0 <__swhatbuf_r+0x24>

08010c18 <__smakebuf_r>:
 8010c18:	898b      	ldrh	r3, [r1, #12]
 8010c1a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010c1c:	079d      	lsls	r5, r3, #30
 8010c1e:	4606      	mov	r6, r0
 8010c20:	460c      	mov	r4, r1
 8010c22:	d507      	bpl.n	8010c34 <__smakebuf_r+0x1c>
 8010c24:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010c28:	6023      	str	r3, [r4, #0]
 8010c2a:	6123      	str	r3, [r4, #16]
 8010c2c:	2301      	movs	r3, #1
 8010c2e:	6163      	str	r3, [r4, #20]
 8010c30:	b003      	add	sp, #12
 8010c32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010c34:	ab01      	add	r3, sp, #4
 8010c36:	466a      	mov	r2, sp
 8010c38:	f7ff ffc8 	bl	8010bcc <__swhatbuf_r>
 8010c3c:	9f00      	ldr	r7, [sp, #0]
 8010c3e:	4605      	mov	r5, r0
 8010c40:	4639      	mov	r1, r7
 8010c42:	4630      	mov	r0, r6
 8010c44:	f7fe fc08 	bl	800f458 <_malloc_r>
 8010c48:	b948      	cbnz	r0, 8010c5e <__smakebuf_r+0x46>
 8010c4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010c4e:	059a      	lsls	r2, r3, #22
 8010c50:	d4ee      	bmi.n	8010c30 <__smakebuf_r+0x18>
 8010c52:	f023 0303 	bic.w	r3, r3, #3
 8010c56:	f043 0302 	orr.w	r3, r3, #2
 8010c5a:	81a3      	strh	r3, [r4, #12]
 8010c5c:	e7e2      	b.n	8010c24 <__smakebuf_r+0xc>
 8010c5e:	89a3      	ldrh	r3, [r4, #12]
 8010c60:	6020      	str	r0, [r4, #0]
 8010c62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010c66:	81a3      	strh	r3, [r4, #12]
 8010c68:	9b01      	ldr	r3, [sp, #4]
 8010c6a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010c6e:	b15b      	cbz	r3, 8010c88 <__smakebuf_r+0x70>
 8010c70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010c74:	4630      	mov	r0, r6
 8010c76:	f000 f81d 	bl	8010cb4 <_isatty_r>
 8010c7a:	b128      	cbz	r0, 8010c88 <__smakebuf_r+0x70>
 8010c7c:	89a3      	ldrh	r3, [r4, #12]
 8010c7e:	f023 0303 	bic.w	r3, r3, #3
 8010c82:	f043 0301 	orr.w	r3, r3, #1
 8010c86:	81a3      	strh	r3, [r4, #12]
 8010c88:	89a3      	ldrh	r3, [r4, #12]
 8010c8a:	431d      	orrs	r5, r3
 8010c8c:	81a5      	strh	r5, [r4, #12]
 8010c8e:	e7cf      	b.n	8010c30 <__smakebuf_r+0x18>

08010c90 <_fstat_r>:
 8010c90:	b538      	push	{r3, r4, r5, lr}
 8010c92:	4d07      	ldr	r5, [pc, #28]	@ (8010cb0 <_fstat_r+0x20>)
 8010c94:	2300      	movs	r3, #0
 8010c96:	4604      	mov	r4, r0
 8010c98:	4608      	mov	r0, r1
 8010c9a:	4611      	mov	r1, r2
 8010c9c:	602b      	str	r3, [r5, #0]
 8010c9e:	f7f2 fd8b 	bl	80037b8 <_fstat>
 8010ca2:	1c43      	adds	r3, r0, #1
 8010ca4:	d102      	bne.n	8010cac <_fstat_r+0x1c>
 8010ca6:	682b      	ldr	r3, [r5, #0]
 8010ca8:	b103      	cbz	r3, 8010cac <_fstat_r+0x1c>
 8010caa:	6023      	str	r3, [r4, #0]
 8010cac:	bd38      	pop	{r3, r4, r5, pc}
 8010cae:	bf00      	nop
 8010cb0:	200026e0 	.word	0x200026e0

08010cb4 <_isatty_r>:
 8010cb4:	b538      	push	{r3, r4, r5, lr}
 8010cb6:	4d06      	ldr	r5, [pc, #24]	@ (8010cd0 <_isatty_r+0x1c>)
 8010cb8:	2300      	movs	r3, #0
 8010cba:	4604      	mov	r4, r0
 8010cbc:	4608      	mov	r0, r1
 8010cbe:	602b      	str	r3, [r5, #0]
 8010cc0:	f7f2 fd8a 	bl	80037d8 <_isatty>
 8010cc4:	1c43      	adds	r3, r0, #1
 8010cc6:	d102      	bne.n	8010cce <_isatty_r+0x1a>
 8010cc8:	682b      	ldr	r3, [r5, #0]
 8010cca:	b103      	cbz	r3, 8010cce <_isatty_r+0x1a>
 8010ccc:	6023      	str	r3, [r4, #0]
 8010cce:	bd38      	pop	{r3, r4, r5, pc}
 8010cd0:	200026e0 	.word	0x200026e0

08010cd4 <_init>:
 8010cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010cd6:	bf00      	nop
 8010cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010cda:	bc08      	pop	{r3}
 8010cdc:	469e      	mov	lr, r3
 8010cde:	4770      	bx	lr

08010ce0 <_fini>:
 8010ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ce2:	bf00      	nop
 8010ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010ce6:	bc08      	pop	{r3}
 8010ce8:	469e      	mov	lr, r3
 8010cea:	4770      	bx	lr
