# Design-of-Instruction-Decoder-and-pipelining-model-for-RISC_V-architecture
