#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Jun  8 10:18:29 2023
# Process ID: 17048
# Current directory: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22456 C:\Users\hari2\Desktop\CSE\Pro.Con\Lap\Nano_processor\Nano_processor.xpr
# Log file: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/vivado.log
# Journal file: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 912.691 ; gain = 159.711
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4 -scripts_only
add_files -fileset constrs_1 -norecurse C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/zsd.xdc
export_ip_user_files -of_objects  [get_files C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/zsd.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/zsd.xdc
file mkdir C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.srcs/constrs_1
file mkdir C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.srcs/constrs_1/new
close [ open C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.srcs/constrs_1/new/Basy3.xdc w ]
add_files -fileset constrs_1 C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.srcs/constrs_1/new/Basy3.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4 -scripts_only
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jun  8 10:56:49 2023] Launched synth_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Jun  8 10:58:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Thu Jun  8 11:01:31 2023] Launched synth_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/synth_1/runme.log
[Thu Jun  8 11:01:31 2023] Launched impl_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun  8 11:16:07 2023] Launched synth_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/synth_1/runme.log
[Thu Jun  8 11:16:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Jun  8 11:19:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun  8 11:19:48 2023] Launched synth_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/synth_1/runme.log
[Thu Jun  8 11:19:48 2023] Launched impl_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun  8 11:24:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/synth_1/runme.log
[Thu Jun  8 11:24:02 2023] Launched impl_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun  8 11:28:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/synth_1/runme.log
[Thu Jun  8 11:28:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun  8 11:31:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/synth_1/runme.log
[Thu Jun  8 11:31:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun  8 11:38:21 2023] Launched synth_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/synth_1/runme.log
[Thu Jun  8 11:38:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1796.688 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1796.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1870.508 ; gain = 882.242
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target {localhost:3121/xilinx_tcf/Digilent/210183A8A8D0A}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A8D0A
set_property PROGRAM.FILE {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/Nano_Processor.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/Nano_Processor.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [lindex [get_cfgmem_parts {28f00am29ew-bpi-x16}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/Nano_Processor.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A8D0A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun  8 12:02:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/synth_1/runme.log
[Thu Jun  8 12:02:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 4
[Thu Jun  8 12:02:58 2023] Launched synth_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/synth_1/runme.log
close_hw
close_design
launch_runs impl_1 -jobs 4
[Thu Jun  8 12:03:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun  8 12:05:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2603.926 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A8D0A
set_property PROGRAM.FILE {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/Nano_Processor.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {28f00am29ew-bpi-x16}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/Nano_Processor.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/Nano_Processor.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.srcs/sources_1/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.srcs/sources_1/new/P_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity P_ROM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3c9a0984235448538b42acff47789ecd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_behav xil_defaultlib.TB_Nano -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.P_ROM [p_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Ins_Decoder [ins_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1 [mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_Way_4_Bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_Way_4_Bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_3 [add_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_Way_3_Bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano
Built simulation snapshot TB_Nano_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim/xsim.dir/TB_Nano_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun  8 12:08:39 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2603.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_behav -key {Behavioral:sim_1:Functional:TB_Nano} -tclbatch {TB_Nano.tcl} -view {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg
source TB_Nano.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2603.926 ; gain = 0.000
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A8D0A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A8DAA
set_property PROGRAM.FILE {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/Nano_Processor.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {28f00am29ew-bpi-x16}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/Nano_Processor.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3c9a0984235448538b42acff47789ecd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_behav xil_defaultlib.TB_Nano -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_behav -key {Behavioral:sim_1:Functional:TB_Nano} -tclbatch {TB_Nano.tcl} -view {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg
source TB_Nano.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2603.926 ; gain = 0.000
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A8DAA
current_wave_config {TB_Nano_behav.wcfg}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'TB_Nano_behav.wcfg'.
add_wave {{/TB_Nano/UUT/ProgramCounter/Memory}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
current_wave_config {TB_Nano_behav.wcfg}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'TB_Nano_behav.wcfg'.
add_wave {{/TB_Nano/UUT/ProgramCounter/Memory}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
current_wave_config {TB_Nano_behav.wcfg}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'TB_Nano_behav.wcfg'.
add_wave {{/TB_Nano/UUT/ProgramCounter/Memory}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
save_wave_config {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg}
current_wave_config {TB_Nano_behav.wcfg}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'TB_Nano_behav.wcfg'.
C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg
add_wave {{/TB_Nano/UUT/ProgramCounter/Memory}} 
save_wave_config {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3c9a0984235448538b42acff47789ecd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_behav xil_defaultlib.TB_Nano -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3c9a0984235448538b42acff47789ecd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_behav xil_defaultlib.TB_Nano -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3c9a0984235448538b42acff47789ecd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_behav xil_defaultlib.TB_Nano -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_behav -key {Behavioral:sim_1:Functional:TB_Nano} -tclbatch {TB_Nano.tcl} -view {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg
source TB_Nano.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top TB_Program_counter [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Program_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Program_counter_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3c9a0984235448538b42acff47789ecd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Program_counter_behav xil_defaultlib.TB_Program_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_program_counter
Built simulation snapshot TB_Program_counter_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim/xsim.dir/TB_Program_counter_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun  8 14:41:30 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Program_counter_behav -key {Behavioral:sim_1:Functional:TB_Program_counter} -tclbatch {TB_Program_counter.tcl} -view {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg
WARNING: Simulation object /TB_Nano/Clk was not found in the design.
WARNING: Simulation object /TB_Nano/Reset was not found in the design.
WARNING: Simulation object /TB_Nano/Zero was not found in the design.
WARNING: Simulation object /TB_Nano/Overflow was not found in the design.
WARNING: Simulation object /TB_Nano/Led_out was not found in the design.
WARNING: Simulation object /TB_Nano/Anode was not found in the design.
WARNING: Simulation object /TB_Nano/To_7_seg was not found in the design.
WARNING: Simulation object /TB_Nano/UUT/ProgramCounter/Memory was not found in the design.
source TB_Program_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Program_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2603.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Program_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Program_counter_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3c9a0984235448538b42acff47789ecd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Program_counter_behav xil_defaultlib.TB_Program_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Program_counter_behav -key {Behavioral:sim_1:Functional:TB_Program_counter} -tclbatch {TB_Program_counter.tcl} -view {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg
WARNING: Simulation object /TB_Nano/Clk was not found in the design.
WARNING: Simulation object /TB_Nano/Reset was not found in the design.
WARNING: Simulation object /TB_Nano/Zero was not found in the design.
WARNING: Simulation object /TB_Nano/Overflow was not found in the design.
WARNING: Simulation object /TB_Nano/Led_out was not found in the design.
WARNING: Simulation object /TB_Nano/Anode was not found in the design.
WARNING: Simulation object /TB_Nano/To_7_seg was not found in the design.
WARNING: Simulation object /TB_Nano/UUT/ProgramCounter/Memory was not found in the design.
source TB_Program_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Program_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Program_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Program_counter_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3c9a0984235448538b42acff47789ecd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Program_counter_behav xil_defaultlib.TB_Program_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2603.926 ; gain = 0.000
set_property top TB_Mux_2_3 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Mux_2_3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Mux_2_3_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3c9a0984235448538b42acff47789ecd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Mux_2_3_behav xil_defaultlib.TB_Mux_2_3 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Mux_2_3_behav -key {Behavioral:sim_1:Functional:TB_Mux_2_3} -tclbatch {TB_Mux_2_3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Mux_2_3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Mux_2_3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun  8 14:52:08 2023] Launched synth_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/synth_1/runme.log
[Thu Jun  8 14:52:08 2023] Launched impl_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A8DAA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/Nano_Processor.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A8DAA
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun  8 14:59:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/synth_1/runme.log
[Thu Jun  8 14:59:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A8DAA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property top TB_Nano [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.srcs/sources_1/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.srcs/sources_1/new/P_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity P_ROM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3c9a0984235448538b42acff47789ecd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_behav xil_defaultlib.TB_Nano -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.P_ROM [p_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Ins_Decoder [ins_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1 [mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_Way_4_Bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_Way_4_Bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_3 [add_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_Way_3_Bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano
Built simulation snapshot TB_Nano_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_behav -key {Behavioral:sim_1:Functional:TB_Nano} -tclbatch {TB_Nano.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Nano.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2649.758 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/TB_Nano/UUT/ProgramCounter/Memory}} 
save_wave_config {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg
WARNING: [filemgmt 56-12] File 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg' cannot be added to the project because it already exists in the project, skipping this file
set_property xsim.view {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg} [get_filesets sim_1]
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3c9a0984235448538b42acff47789ecd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_behav xil_defaultlib.TB_Nano -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2650.152 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/Nano_Processor.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun  8 15:03:33 2023] Launched synth_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/synth_1/runme.log
[Thu Jun  8 15:03:33 2023] Launched impl_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A8DAA
current_wave_config {TB_Nano_behav.wcfg}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'TB_Nano_behav.wcfg'.
add_wave {{/TB_Nano/UUT/Adder_3_Bit}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
current_wave_config {TB_Nano_behav.wcfg}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'TB_Nano_behav.wcfg'.
add_wave {{/TB_Nano/UUT/Adder_3_Bit/I_Out}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
current_wave_config {TB_Nano_behav.wcfg}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'TB_Nano_behav.wcfg'.
add_wave {{/TB_Nano/UUT/Adder_3_Bit/I_In}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
save_wave_config {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg}
current_wave_config {TB_Nano_behav.wcfg}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'TB_Nano_behav.wcfg'.
C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg
add_wave {{/TB_Nano/UUT/Adder_3_Bit/I_In}} 
current_wave_config {TB_Nano_behav.wcfg}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'TB_Nano_behav.wcfg'.
C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg
add_wave {{/TB_Nano/UUT/Adder_3_Bit/I_Out}} 
current_wave_config {TB_Nano_behav.wcfg*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'TB_Nano_behav.wcfg*'.
C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg
add_wave {{/TB_Nano/UUT/Mux_2_3/A}} 
current_wave_config {TB_Nano_behav.wcfg*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'TB_Nano_behav.wcfg*'.
C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg
add_wave {{/TB_Nano/UUT/Mux_2_3/B}} 
current_wave_config {TB_Nano_behav.wcfg*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'TB_Nano_behav.wcfg*'.
C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg
add_wave {{/TB_Nano/UUT/Mux_2_3/JF}} 
current_wave_config {TB_Nano_behav.wcfg*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'TB_Nano_behav.wcfg*'.
C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg
add_wave {{/TB_Nano/UUT/Mux_2_3/Q}} 
save_wave_config {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg}
save_wave_config {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/TB_Nano_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Lab 5/Lab 5.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3c9a0984235448538b42acff47789ecd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_behav xil_defaultlib.TB_Nano -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.P_ROM [p_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Ins_Decoder [ins_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1 [mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_Way_4_Bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_Way_4_Bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_3 [add_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_Way_3_Bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano
Built simulation snapshot TB_Nano_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2699.508 ; gain = 0.000
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A8DAA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A8DAA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A8DAA
set_property PROGRAM.FILE {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/Nano_Processor.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {28f00am29ew-bpi-x16}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/Nano_Processor.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A8DAA
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun  8 15:09:09 2023] Launched synth_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/synth_1/runme.log
[Thu Jun  8 15:09:09 2023] Launched impl_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Lab 5/Lab 5.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3c9a0984235448538b42acff47789ecd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_behav xil_defaultlib.TB_Nano -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.P_ROM [p_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Ins_Decoder [ins_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1 [mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_Way_4_Bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_Way_4_Bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_3 [add_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_Way_3_Bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano
Built simulation snapshot TB_Nano_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A8DAA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/Nano_Processor.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun  8 15:12:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/synth_1/runme.log
[Thu Jun  8 15:12:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A8DAA
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 2965.074 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 2965.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183A8A8D0Ajsn-Basys3-210183A8A8DAA" may be locked by another hw_server.
open_hw_target {localhost:3121/xilinx_tcf/Digilent/210183A8A8DAA}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A8DAA
set_property PROGRAM.FILE {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/Nano_Processor.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {28f00am29ew-bpi-x16}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/Nano_Processor.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A8DAA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A8DAA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A8DAA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A8DAA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/Nano_Processor.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A8DAA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A8DAA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A8DAA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A8DAA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/Nano_Processor.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A8DAA
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun  8 15:56:57 2023] Launched synth_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/synth_1/runme.log
[Thu Jun  8 15:56:57 2023] Launched impl_1...
Run output will be captured here: C:/Users/hari2/Desktop/CSE/Pro.Con/Lap/Nano_processor/Nano_processor.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A8DAA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A8DAA
