#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc7e060cfe0 .scope module, "t_sub" "t_sub" 2 1;
 .timescale 0 0;
v0x7fc7e0620060_0 .net "S", 3 0, L_0x7fc7e0621bd0;  1 drivers
v0x7fc7e06200f0_0 .var "a", 3 0;
v0x7fc7e0620180_0 .var "b", 3 0;
v0x7fc7e0620250_0 .var "cin", 0 0;
RS_0x109d5b0c8 .resolv tri, L_0x7fc7e0620880, L_0x7fc7e0620ef0, L_0x7fc7e0621490, L_0x7fc7e0621aa0, L_0x7fc7e06228c0;
v0x7fc7e06202e0_0 .net8 "cout", 0 0, RS_0x109d5b0c8;  5 drivers
S_0x7fc7e060d140 .scope module, "mine" "sub4" 2 8, 3 1 0, S_0x7fc7e060cfe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "S"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc7e0622480 .functor BUFZ 1, v0x7fc7e0620250_0, C4<0>, C4<0>, C4<0>;
v0x7fc7e061f7c0_0 .net "S", 3 0, L_0x7fc7e0621bd0;  alias, 1 drivers
v0x7fc7e061f850_0 .net *"_s12", 0 0, L_0x7fc7e0622480;  1 drivers
v0x7fc7e061f8e0_0 .net *"_s16", 0 0, L_0x7fc7e06224f0;  1 drivers
v0x7fc7e061f980_0 .net *"_s20", 0 0, L_0x7fc7e0622590;  1 drivers
v0x7fc7e061fa30_0 .net *"_s25", 0 0, L_0x7fc7e0622770;  1 drivers
v0x7fc7e061fb20_0 .net "a", 3 0, v0x7fc7e06200f0_0;  1 drivers
v0x7fc7e061fbd0_0 .net "b", 3 0, v0x7fc7e0620180_0;  1 drivers
v0x7fc7e061fc80_0 .net "cin", 0 0, v0x7fc7e0620250_0;  1 drivers
v0x7fc7e061fd90_0 .net8 "cout", 0 0, RS_0x109d5b0c8;  alias, 5 drivers
v0x7fc7e061ff20_0 .net "in", 3 0, L_0x7fc7e0622690;  1 drivers
o0x109d5bba8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fc7e061ffb0_0 .net "out", 3 0, o0x109d5bba8;  0 drivers
L_0x7fc7e0621bd0 .concat [ 1 1 1 1], L_0x7fc7e0620660, L_0x7fc7e0620c20, L_0x7fc7e0621270, L_0x7fc7e0621890;
L_0x7fc7e0621db0 .part v0x7fc7e06200f0_0, 0, 1;
L_0x7fc7e0621e90 .part v0x7fc7e06200f0_0, 1, 1;
L_0x7fc7e0621f30 .part v0x7fc7e06200f0_0, 2, 1;
L_0x7fc7e0622050 .part v0x7fc7e06200f0_0, 3, 1;
L_0x7fc7e06220f0 .part v0x7fc7e0620180_0, 0, 1;
L_0x7fc7e0622190 .part v0x7fc7e0620180_0, 1, 1;
L_0x7fc7e0622270 .part v0x7fc7e0620180_0, 2, 1;
L_0x7fc7e0622390 .part v0x7fc7e0620180_0, 3, 1;
L_0x7fc7e06224f0 .part o0x109d5bba8, 0, 1;
L_0x7fc7e0622590 .part o0x109d5bba8, 1, 1;
L_0x7fc7e0622690 .concat8 [ 1 1 1 1], L_0x7fc7e0622480, L_0x7fc7e06224f0, L_0x7fc7e0622590, L_0x7fc7e0622770;
L_0x7fc7e0622770 .part o0x109d5bba8, 2, 1;
L_0x7fc7e06228c0 .part L_0x7fc7e0622690, 3, 1;
S_0x7fc7e060d320 .scope module, "my_adder[0]" "cfulladder" 3 9, 4 1 0, S_0x7fc7e060d140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc7e06203b0 .functor XOR 1, L_0x7fc7e0621db0, L_0x7fc7e06220f0, C4<0>, C4<0>;
L_0x7fc7e0620480 .functor NOT 1, L_0x7fc7e0621db0, C4<0>, C4<0>, C4<0>;
L_0x7fc7e0620550 .functor AND 1, L_0x7fc7e0620480, L_0x7fc7e06220f0, C4<1>, C4<1>;
L_0x7fc7e0620660 .functor XOR 1, L_0x7fc7e06203b0, v0x7fc7e0620250_0, C4<0>, C4<0>;
L_0x7fc7e0620730 .functor NOT 1, L_0x7fc7e06203b0, C4<0>, C4<0>, C4<0>;
L_0x7fc7e06207d0 .functor AND 1, v0x7fc7e0620250_0, L_0x7fc7e0620730, C4<1>, C4<1>;
L_0x7fc7e0620880 .functor OR 1, L_0x7fc7e0620550, L_0x7fc7e06207d0, C4<0>, C4<0>;
v0x7fc7e060d550_0 .net "S", 0 0, L_0x7fc7e0620660;  1 drivers
v0x7fc7e061d480_0 .net "a", 0 0, L_0x7fc7e0621db0;  1 drivers
v0x7fc7e061d520_0 .net "b", 0 0, L_0x7fc7e06220f0;  1 drivers
v0x7fc7e061d5b0_0 .net "cin", 0 0, v0x7fc7e0620250_0;  alias, 1 drivers
v0x7fc7e061d650_0 .net8 "cout", 0 0, RS_0x109d5b0c8;  alias, 5 drivers
v0x7fc7e061d730_0 .net "my_and1", 0 0, L_0x7fc7e0620550;  1 drivers
v0x7fc7e061d7d0_0 .net "my_and2", 0 0, L_0x7fc7e06207d0;  1 drivers
v0x7fc7e061d870_0 .net "my_not1", 0 0, L_0x7fc7e0620480;  1 drivers
v0x7fc7e061d910_0 .net "my_not2", 0 0, L_0x7fc7e0620730;  1 drivers
v0x7fc7e061da20_0 .net "my_xor1", 0 0, L_0x7fc7e06203b0;  1 drivers
S_0x7fc7e061db30 .scope module, "my_adder[1]" "cfulladder" 3 9, 4 1 0, S_0x7fc7e060d140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc7e06209b0 .functor XOR 1, L_0x7fc7e0621e90, L_0x7fc7e0622190, C4<0>, C4<0>;
L_0x7fc7e0620a40 .functor NOT 1, L_0x7fc7e0621e90, C4<0>, C4<0>, C4<0>;
L_0x7fc7e0620b10 .functor AND 1, L_0x7fc7e0620a40, L_0x7fc7e0622190, C4<1>, C4<1>;
L_0x7fc7e0620c20 .functor XOR 1, L_0x7fc7e06209b0, v0x7fc7e0620250_0, C4<0>, C4<0>;
L_0x7fc7e0620dd0 .functor NOT 1, L_0x7fc7e06209b0, C4<0>, C4<0>, C4<0>;
L_0x7fc7e0620e40 .functor AND 1, v0x7fc7e0620250_0, L_0x7fc7e0620dd0, C4<1>, C4<1>;
L_0x7fc7e0620ef0 .functor OR 1, L_0x7fc7e0620b10, L_0x7fc7e0620e40, C4<0>, C4<0>;
v0x7fc7e061dd60_0 .net "S", 0 0, L_0x7fc7e0620c20;  1 drivers
v0x7fc7e061ddf0_0 .net "a", 0 0, L_0x7fc7e0621e90;  1 drivers
v0x7fc7e061de80_0 .net "b", 0 0, L_0x7fc7e0622190;  1 drivers
v0x7fc7e061df30_0 .net "cin", 0 0, v0x7fc7e0620250_0;  alias, 1 drivers
v0x7fc7e061dfe0_0 .net8 "cout", 0 0, RS_0x109d5b0c8;  alias, 5 drivers
v0x7fc7e061e0b0_0 .net "my_and1", 0 0, L_0x7fc7e0620b10;  1 drivers
v0x7fc7e061e140_0 .net "my_and2", 0 0, L_0x7fc7e0620e40;  1 drivers
v0x7fc7e061e1d0_0 .net "my_not1", 0 0, L_0x7fc7e0620a40;  1 drivers
v0x7fc7e061e270_0 .net "my_not2", 0 0, L_0x7fc7e0620dd0;  1 drivers
v0x7fc7e061e390_0 .net "my_xor1", 0 0, L_0x7fc7e06209b0;  1 drivers
S_0x7fc7e061e4b0 .scope module, "my_adder[2]" "cfulladder" 3 9, 4 1 0, S_0x7fc7e060d140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc7e0620fe0 .functor XOR 1, L_0x7fc7e0621f30, L_0x7fc7e0622270, C4<0>, C4<0>;
L_0x7fc7e0621090 .functor NOT 1, L_0x7fc7e0621f30, C4<0>, C4<0>, C4<0>;
L_0x7fc7e0621160 .functor AND 1, L_0x7fc7e0621090, L_0x7fc7e0622270, C4<1>, C4<1>;
L_0x7fc7e0621270 .functor XOR 1, L_0x7fc7e0620fe0, v0x7fc7e0620250_0, C4<0>, C4<0>;
L_0x7fc7e0621340 .functor NOT 1, L_0x7fc7e0620fe0, C4<0>, C4<0>, C4<0>;
L_0x7fc7e06213e0 .functor AND 1, v0x7fc7e0620250_0, L_0x7fc7e0621340, C4<1>, C4<1>;
L_0x7fc7e0621490 .functor OR 1, L_0x7fc7e0621160, L_0x7fc7e06213e0, C4<0>, C4<0>;
v0x7fc7e061e6e0_0 .net "S", 0 0, L_0x7fc7e0621270;  1 drivers
v0x7fc7e061e770_0 .net "a", 0 0, L_0x7fc7e0621f30;  1 drivers
v0x7fc7e061e810_0 .net "b", 0 0, L_0x7fc7e0622270;  1 drivers
v0x7fc7e061e8c0_0 .net "cin", 0 0, v0x7fc7e0620250_0;  alias, 1 drivers
v0x7fc7e061e990_0 .net8 "cout", 0 0, RS_0x109d5b0c8;  alias, 5 drivers
v0x7fc7e061eaa0_0 .net "my_and1", 0 0, L_0x7fc7e0621160;  1 drivers
v0x7fc7e061eb30_0 .net "my_and2", 0 0, L_0x7fc7e06213e0;  1 drivers
v0x7fc7e061ebc0_0 .net "my_not1", 0 0, L_0x7fc7e0621090;  1 drivers
v0x7fc7e061ec50_0 .net "my_not2", 0 0, L_0x7fc7e0621340;  1 drivers
v0x7fc7e061ed60_0 .net "my_xor1", 0 0, L_0x7fc7e0620fe0;  1 drivers
S_0x7fc7e061ee60 .scope module, "my_adder[3]" "cfulladder" 3 9, 4 1 0, S_0x7fc7e060d140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc7e0621640 .functor XOR 1, L_0x7fc7e0622050, L_0x7fc7e0622390, C4<0>, C4<0>;
L_0x7fc7e06216b0 .functor NOT 1, L_0x7fc7e0622050, C4<0>, C4<0>, C4<0>;
L_0x7fc7e0621780 .functor AND 1, L_0x7fc7e06216b0, L_0x7fc7e0622390, C4<1>, C4<1>;
L_0x7fc7e0621890 .functor XOR 1, L_0x7fc7e0621640, v0x7fc7e0620250_0, C4<0>, C4<0>;
L_0x7fc7e0621960 .functor NOT 1, L_0x7fc7e0621640, C4<0>, C4<0>, C4<0>;
L_0x7fc7e06219d0 .functor AND 1, v0x7fc7e0620250_0, L_0x7fc7e0621960, C4<1>, C4<1>;
L_0x7fc7e0621aa0 .functor OR 1, L_0x7fc7e0621780, L_0x7fc7e06219d0, C4<0>, C4<0>;
v0x7fc7e061f090_0 .net "S", 0 0, L_0x7fc7e0621890;  1 drivers
v0x7fc7e061f120_0 .net "a", 0 0, L_0x7fc7e0622050;  1 drivers
v0x7fc7e061f1b0_0 .net "b", 0 0, L_0x7fc7e0622390;  1 drivers
v0x7fc7e061f260_0 .net "cin", 0 0, v0x7fc7e0620250_0;  alias, 1 drivers
v0x7fc7e061f2f0_0 .net8 "cout", 0 0, RS_0x109d5b0c8;  alias, 5 drivers
v0x7fc7e061f3c0_0 .net "my_and1", 0 0, L_0x7fc7e0621780;  1 drivers
v0x7fc7e061f460_0 .net "my_and2", 0 0, L_0x7fc7e06219d0;  1 drivers
v0x7fc7e061f500_0 .net "my_not1", 0 0, L_0x7fc7e06216b0;  1 drivers
v0x7fc7e061f5a0_0 .net "my_not2", 0 0, L_0x7fc7e0621960;  1 drivers
v0x7fc7e061f6b0_0 .net "my_xor1", 0 0, L_0x7fc7e0621640;  1 drivers
    .scope S_0x7fc7e060cfe0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc7e06200f0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc7e0620180_0, 0, 4;
    %pushi/vec4 7, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x7fc7e06200f0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fc7e06200f0_0, 0, 4;
    %load/vec4 v0x7fc7e0620180_0;
    %addi 2, 0, 4;
    %store/vec4 v0x7fc7e0620180_0, 0, 4;
    %delay 5, 0;
    %vpi_call 2 19 "$display", "time:%d A:%d  B:%d  S:%d  cout:%d", $time, v0x7fc7e06200f0_0, v0x7fc7e0620180_0, v0x7fc7e0620060_0, v0x7fc7e06202e0_0 {0 0 0};
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "t_sub.v";
    "sub4.v";
    "cfulladder.v";
