// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "depthwise_conv2d_fix_1.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic depthwise_conv2d_fix_1::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic depthwise_conv2d_fix_1::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_state1 = "1";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_pp0_stage1 = "100";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_pp0_stage2 = "1000";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_pp0_stage3 = "10000";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_pp0_stage4 = "100000";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_state20 = "1000000";
const bool depthwise_conv2d_fix_1::ap_const_boolean_1 = true;
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_5 = "101";
const bool depthwise_conv2d_fix_1::ap_const_boolean_0 = false;
const sc_lv<1> depthwise_conv2d_fix_1::ap_const_lv1_0 = "0";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_1 = "1";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_2 = "10";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_3 = "11";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_4 = "100";
const sc_lv<1> depthwise_conv2d_fix_1::ap_const_lv1_1 = "1";
const sc_lv<11> depthwise_conv2d_fix_1::ap_const_lv11_0 = "00000000000";
const sc_lv<4> depthwise_conv2d_fix_1::ap_const_lv4_0 = "0000";
const sc_lv<8> depthwise_conv2d_fix_1::ap_const_lv8_0 = "00000000";
const sc_lv<64> depthwise_conv2d_fix_1::ap_const_lv64_0 = "0000000000000000000000000000000000000000000000000000000000000000";
const sc_lv<3> depthwise_conv2d_fix_1::ap_const_lv3_0 = "000";
const sc_lv<4> depthwise_conv2d_fix_1::ap_const_lv4_1 = "1";
const sc_lv<8> depthwise_conv2d_fix_1::ap_const_lv8_1 = "1";
const sc_lv<11> depthwise_conv2d_fix_1::ap_const_lv11_1 = "1";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_2 = "10";
const sc_lv<2> depthwise_conv2d_fix_1::ap_const_lv2_1 = "1";
const sc_lv<2> depthwise_conv2d_fix_1::ap_const_lv2_2 = "10";
const sc_lv<2> depthwise_conv2d_fix_1::ap_const_lv2_3 = "11";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_1 = "1";
const sc_lv<4> depthwise_conv2d_fix_1::ap_const_lv4_2 = "10";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_E = "1110";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_1D = "11101";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_6 = "110";

depthwise_conv2d_fix_1::depthwise_conv2d_fix_1(sc_module_name name) : sc_module(name), mVcdFile(0) {
    network_mux_32_16_3_1_x_U77 = new network_mux_32_16_3_1_x<1,3,16,16,16,2,16>("network_mux_32_16_3_1_x_U77");
    network_mux_32_16_3_1_x_U77->clk(ap_clk);
    network_mux_32_16_3_1_x_U77->reset(ap_rst);
    network_mux_32_16_3_1_x_U77->din0(kernel_load_reg_1236);
    network_mux_32_16_3_1_x_U77->din1(kernel1_load_reg_1244);
    network_mux_32_16_3_1_x_U77->din2(kernel2_load_reg_1252);
    network_mux_32_16_3_1_x_U77->din3(trunc_ln28_reg_1081_pp0_iter1_reg);
    network_mux_32_16_3_1_x_U77->ce(ap_var_for_const0);
    network_mux_32_16_3_1_x_U77->dout(grp_fu_614_p5);
    network_mux_32_16_3_1_x_U78 = new network_mux_32_16_3_1_x<1,3,16,16,16,2,16>("network_mux_32_16_3_1_x_U78");
    network_mux_32_16_3_1_x_U78->clk(ap_clk);
    network_mux_32_16_3_1_x_U78->reset(ap_rst);
    network_mux_32_16_3_1_x_U78->din0(kernel_load_reg_1236);
    network_mux_32_16_3_1_x_U78->din1(kernel1_load_reg_1244);
    network_mux_32_16_3_1_x_U78->din2(kernel2_load_reg_1252);
    network_mux_32_16_3_1_x_U78->din3(add_ln28_reg_1197);
    network_mux_32_16_3_1_x_U78->ce(ap_var_for_const0);
    network_mux_32_16_3_1_x_U78->dout(grp_fu_626_p5);
    network_mux_32_16_3_1_x_U79 = new network_mux_32_16_3_1_x<1,3,16,16,16,2,16>("network_mux_32_16_3_1_x_U79");
    network_mux_32_16_3_1_x_U79->clk(ap_clk);
    network_mux_32_16_3_1_x_U79->reset(ap_rst);
    network_mux_32_16_3_1_x_U79->din0(kernel_load_reg_1236);
    network_mux_32_16_3_1_x_U79->din1(kernel1_load_reg_1244);
    network_mux_32_16_3_1_x_U79->din2(kernel2_load_reg_1252);
    network_mux_32_16_3_1_x_U79->din3(xor_ln28_reg_1202);
    network_mux_32_16_3_1_x_U79->ce(ap_var_for_const0);
    network_mux_32_16_3_1_x_U79->dout(grp_fu_639_p5);
    network_mux_32_16_3_1_x_U80 = new network_mux_32_16_3_1_x<1,3,16,16,16,2,16>("network_mux_32_16_3_1_x_U80");
    network_mux_32_16_3_1_x_U80->clk(ap_clk);
    network_mux_32_16_3_1_x_U80->reset(ap_rst);
    network_mux_32_16_3_1_x_U80->din0(kernel_load_reg_1236);
    network_mux_32_16_3_1_x_U80->din1(kernel1_load_reg_1244);
    network_mux_32_16_3_1_x_U80->din2(kernel2_load_reg_1252);
    network_mux_32_16_3_1_x_U80->din3(add_ln28_6_reg_1207);
    network_mux_32_16_3_1_x_U80->ce(ap_var_for_const0);
    network_mux_32_16_3_1_x_U80->dout(grp_fu_647_p5);
    network_mac_muladd_5ns_7ns_4ns_11_1_1_U81 = new network_mac_muladd_5ns_7ns_4ns_11_1_1<1,1,5,7,4,11>("network_mac_muladd_5ns_7ns_4ns_11_1_1_U81");
    network_mac_muladd_5ns_7ns_4ns_11_1_1_U81->din0(grp_fu_899_p0);
    network_mac_muladd_5ns_7ns_4ns_11_1_1_U81->din1(grp_fu_899_p1);
    network_mac_muladd_5ns_7ns_4ns_11_1_1_U81->din2(grp_fu_899_p2);
    network_mac_muladd_5ns_7ns_4ns_11_1_1_U81->dout(grp_fu_899_p3);
    network_mul_mul_16s_16s_30_1_1_U82 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U82");
    network_mul_mul_16s_16s_30_1_1_U82->din0(reg_312);
    network_mul_mul_16s_16s_30_1_1_U82->din1(tmp_9_reg_1328);
    network_mul_mul_16s_16s_30_1_1_U82->dout(mul_ln34_9_fu_905_p2);
    network_mul_mul_16s_16s_30_1_1_U83 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U83");
    network_mul_mul_16s_16s_30_1_1_U83->din0(reg_317);
    network_mul_mul_16s_16s_30_1_1_U83->din1(tmp_s_reg_1333);
    network_mul_mul_16s_16s_30_1_1_U83->dout(mul_ln34_10_fu_911_p2);
    network_mul_mul_16s_16s_30_1_1_U84 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U84");
    network_mul_mul_16s_16s_30_1_1_U84->din0(reg_312);
    network_mul_mul_16s_16s_30_1_1_U84->din1(tmp_4_reg_1343);
    network_mul_mul_16s_16s_30_1_1_U84->dout(mul_ln34_15_fu_917_p2);
    network_mul_mul_16s_16s_30_1_1_U85 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U85");
    network_mul_mul_16s_16s_30_1_1_U85->din0(reg_317);
    network_mul_mul_16s_16s_30_1_1_U85->din1(tmp_5_reg_1353);
    network_mul_mul_16s_16s_30_1_1_U85->dout(mul_ln34_16_fu_923_p2);
    network_mul_mul_16s_16s_30_1_1_U86 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U86");
    network_mul_mul_16s_16s_30_1_1_U86->din0(reg_312);
    network_mul_mul_16s_16s_30_1_1_U86->din1(mul_ln34_11_fu_929_p1);
    network_mul_mul_16s_16s_30_1_1_U86->dout(mul_ln34_11_fu_929_p2);
    network_mul_mul_16s_16s_30_1_1_U87 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U87");
    network_mul_mul_16s_16s_30_1_1_U87->din0(reg_317);
    network_mul_mul_16s_16s_30_1_1_U87->din1(mul_ln34_17_fu_934_p1);
    network_mul_mul_16s_16s_30_1_1_U87->dout(mul_ln34_17_fu_934_p2);
    network_mul_mul_16s_16s_30_1_1_U88 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U88");
    network_mul_mul_16s_16s_30_1_1_U88->din0(reg_312);
    network_mul_mul_16s_16s_30_1_1_U88->din1(mul_ln34_12_fu_939_p1);
    network_mul_mul_16s_16s_30_1_1_U88->dout(mul_ln34_12_fu_939_p2);
    network_mul_mul_16s_16s_30_1_1_U89 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U89");
    network_mul_mul_16s_16s_30_1_1_U89->din0(reg_317);
    network_mul_mul_16s_16s_30_1_1_U89->din1(mul_ln34_13_fu_944_p1);
    network_mul_mul_16s_16s_30_1_1_U89->dout(mul_ln34_13_fu_944_p2);
    network_mul_mul_16s_16s_30_1_1_U90 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U90");
    network_mul_mul_16s_16s_30_1_1_U90->din0(reg_312);
    network_mul_mul_16s_16s_30_1_1_U90->din1(mul_ln34_14_fu_949_p1);
    network_mul_mul_16s_16s_30_1_1_U90->dout(mul_ln34_14_fu_949_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln21_fu_461_p2);
    sensitive << ( indvar_flatten39_reg_254 );

    SC_METHOD(thread_add_ln22_2_fu_399_p2);
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_282_p4 );

    SC_METHOD(thread_add_ln28_6_fu_568_p2);
    sensitive << ( trunc_ln28_reg_1081 );

    SC_METHOD(thread_add_ln28_fu_558_p2);
    sensitive << ( trunc_ln28_reg_1081 );

    SC_METHOD(thread_add_ln34_14_fu_597_p2);
    sensitive << ( tmp5_0_0_mid2_reg_1174 );
    sensitive << ( zext_ln34_23_fu_594_p1 );

    SC_METHOD(thread_add_ln34_15_fu_634_p2);
    sensitive << ( out_w_0_mid2_reg_1135 );

    SC_METHOD(thread_add_ln34_16_fu_666_p2);
    sensitive << ( tmp5_0_0_mid2_reg_1174 );
    sensitive << ( zext_ln34_25_fu_663_p1 );

    SC_METHOD(thread_add_ln34_17_fu_691_p2);
    sensitive << ( zext_ln34_21_reg_1224 );
    sensitive << ( tmp5_1_0_mid2_reg_1271 );

    SC_METHOD(thread_add_ln34_18_fu_695_p2);
    sensitive << ( zext_ln34_23_reg_1260 );
    sensitive << ( tmp5_1_0_mid2_reg_1271 );

    SC_METHOD(thread_add_ln34_19_fu_699_p2);
    sensitive << ( tmp5_1_0_mid2_reg_1271 );
    sensitive << ( zext_ln34_25_reg_1303 );

    SC_METHOD(thread_add_ln34_20_fu_655_p2);
    sensitive << ( tmp5_2_0_mid2_reg_1217 );
    sensitive << ( zext_ln34_21_reg_1224 );

    SC_METHOD(thread_add_ln34_21_fu_659_p2);
    sensitive << ( tmp5_2_0_mid2_reg_1217 );
    sensitive << ( zext_ln34_23_reg_1260 );

    SC_METHOD(thread_add_ln34_22_fu_679_p2);
    sensitive << ( tmp5_2_0_mid2_reg_1217 );
    sensitive << ( zext_ln34_25_fu_663_p1 );

    SC_METHOD(thread_add_ln34_fu_589_p2);
    sensitive << ( tmp5_0_0_mid2_reg_1174 );
    sensitive << ( zext_ln34_21_fu_586_p1 );

    SC_METHOD(thread_add_ln40_10_fu_857_p2);
    sensitive << ( trunc_ln40_s_reg_1474 );
    sensitive << ( trunc_ln40_8_fu_831_p4 );

    SC_METHOD(thread_add_ln40_11_fu_862_p2);
    sensitive << ( trunc_ln40_9_reg_1414 );
    sensitive << ( add_ln40_10_fu_857_p2 );

    SC_METHOD(thread_add_ln40_12_fu_886_p2);
    sensitive << ( add_ln40_9_reg_1504 );
    sensitive << ( add_ln40_11_reg_1509 );

    SC_METHOD(thread_add_ln40_13_fu_876_p2);
    sensitive << ( trunc_ln40_1_reg_1494 );
    sensitive << ( trunc_ln40_2_fu_867_p4 );

    SC_METHOD(thread_add_ln40_14_fu_821_p2);
    sensitive << ( trunc_ln40_4_reg_1459 );
    sensitive << ( trunc_ln40_5_fu_812_p4 );

    SC_METHOD(thread_add_ln40_15_fu_826_p2);
    sensitive << ( trunc_ln40_3_reg_1454 );
    sensitive << ( add_ln40_14_fu_821_p2 );

    SC_METHOD(thread_add_ln40_16_fu_881_p2);
    sensitive << ( add_ln40_15_reg_1489 );
    sensitive << ( add_ln40_13_fu_876_p2 );

    SC_METHOD(thread_add_ln40_17_fu_890_p2);
    sensitive << ( add_ln40_16_reg_1514 );
    sensitive << ( add_ln40_12_fu_886_p2 );

    SC_METHOD(thread_add_ln40_9_fu_853_p2);
    sensitive << ( trunc_ln_reg_1409 );
    sensitive << ( bias_load_reg_1469 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state20);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_pp0_stage2);

    SC_METHOD(thread_ap_block_pp0_stage2_11001);

    SC_METHOD(thread_ap_block_pp0_stage2_subdone);

    SC_METHOD(thread_ap_block_pp0_stage3);

    SC_METHOD(thread_ap_block_pp0_stage3_11001);

    SC_METHOD(thread_ap_block_pp0_stage3_subdone);

    SC_METHOD(thread_ap_block_pp0_stage4);

    SC_METHOD(thread_ap_block_pp0_stage4_11001);

    SC_METHOD(thread_ap_block_pp0_stage4_subdone);

    SC_METHOD(thread_ap_block_state10_pp0_stage3_iter1);

    SC_METHOD(thread_ap_block_state11_pp0_stage4_iter1);

    SC_METHOD(thread_ap_block_state12_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state13_pp0_stage1_iter2);

    SC_METHOD(thread_ap_block_state14_pp0_stage2_iter2);

    SC_METHOD(thread_ap_block_state15_pp0_stage3_iter2);

    SC_METHOD(thread_ap_block_state16_pp0_stage4_iter2);

    SC_METHOD(thread_ap_block_state17_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state18_pp0_stage1_iter3);

    SC_METHOD(thread_ap_block_state19_pp0_stage2_iter3);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage2_iter0);

    SC_METHOD(thread_ap_block_state5_pp0_stage3_iter0);

    SC_METHOD(thread_ap_block_state6_pp0_stage4_iter0);

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state8_pp0_stage1_iter1);

    SC_METHOD(thread_ap_block_state9_pp0_stage2_iter1);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state5);
    sensitive << ( icmp_ln21_reg_1024 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state20 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten39_phi_fu_258_p4);
    sensitive << ( indvar_flatten39_reg_254 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln21_reg_1024 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( add_ln21_reg_1124 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten_phi_fu_282_p4);
    sensitive << ( indvar_flatten_reg_278 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln21_reg_1024 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( select_ln22_2_reg_1169 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_d_0_phi_fu_270_p4);
    sensitive << ( out_d_0_reg_266 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln21_reg_1024 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( select_ln28_9_reg_1064 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_h_0_phi_fu_293_p4);
    sensitive << ( out_h_0_reg_289 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln21_reg_1024_pp0_iter1_reg );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( select_ln22_reg_1152 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_ap_phi_mux_out_w_0_phi_fu_304_p4);
    sensitive << ( out_w_0_reg_300 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln21_reg_1024_pp0_iter1_reg );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( out_w_reg_1191 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state20 );

    SC_METHOD(thread_bias_address0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln28_fu_765_p1 );

    SC_METHOD(thread_bias_ce0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );

    SC_METHOD(thread_empty_50_fu_342_p1);
    sensitive << ( output_height );

    SC_METHOD(thread_empty_52_fu_476_p2);
    sensitive << ( icmp_ln22_reg_1034 );
    sensitive << ( select_ln28_14_reg_1100 );

    SC_METHOD(thread_empty_fu_338_p1);
    sensitive << ( output_width );

    SC_METHOD(thread_grp_fu_899_p0);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln21_reg_1024_pp0_iter1_reg );
    sensitive << ( zext_ln40_1_cast_reg_988 );
    sensitive << ( ap_block_pp0_stage4 );

    SC_METHOD(thread_grp_fu_899_p1);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln21_reg_1024_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( grp_fu_899_p10 );

    SC_METHOD(thread_grp_fu_899_p10);
    sensitive << ( tmp7_mid2_v_v_reg_1186 );

    SC_METHOD(thread_grp_fu_899_p2);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln21_reg_1024_pp0_iter1_reg );
    sensitive << ( zext_ln34_21_reg_1224 );
    sensitive << ( ap_block_pp0_stage4 );

    SC_METHOD(thread_icmp_ln21_fu_383_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_6_reg_1003 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_indvar_flatten39_phi_fu_258_p4 );

    SC_METHOD(thread_icmp_ln22_fu_394_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( mul_ln5_reg_998 );
    sensitive << ( icmp_ln21_fu_383_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_282_p4 );

    SC_METHOD(thread_icmp_ln23_2_fu_434_p2);
    sensitive << ( icmp_ln21_reg_1024 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( empty_reg_993 );
    sensitive << ( icmp_ln22_reg_1034 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_304_p4 );

    SC_METHOD(thread_icmp_ln23_fu_368_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( empty_fu_338_p1 );

    SC_METHOD(thread_input_r_address0);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln34_24_fu_622_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln34_31_fu_675_p1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln34_32_fu_703_p1 );
    sensitive << ( zext_ln34_27_fu_721_p1 );
    sensitive << ( zext_ln34_29_fu_753_p1 );

    SC_METHOD(thread_input_r_address1);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln34_22_fu_610_p1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln34_30_fu_671_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln34_26_fu_687_p1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln34_28_fu_725_p1 );

    SC_METHOD(thread_input_r_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );

    SC_METHOD(thread_input_r_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );

    SC_METHOD(thread_kernel1_address0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_kernel1_ce0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_kernel2_address0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_kernel2_ce0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_kernel_address0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_kernel_ce0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_mul_ln34_11_fu_929_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( sext_ln34_18_reg_1419 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_mul_ln34_12_fu_939_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( sext_ln34_20_reg_1424 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_mul_ln34_13_fu_944_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( sext_ln34_14_reg_1378 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_mul_ln34_14_fu_949_p1);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( sext_ln34_16_reg_1389 );
    sensitive << ( ap_block_pp0_stage4 );

    SC_METHOD(thread_mul_ln34_17_fu_934_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( sext_ln34_14_reg_1378 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_mul_ln34_18_fu_425_p0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( zext_ln34_reg_969 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_mul_ln34_18_fu_425_p1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( mul_ln34_18_fu_425_p10 );

    SC_METHOD(thread_mul_ln34_18_fu_425_p10);
    sensitive << ( out_d_reg_1028 );

    SC_METHOD(thread_mul_ln34_18_fu_425_p2);
    sensitive << ( mul_ln34_18_fu_425_p0 );
    sensitive << ( mul_ln34_18_fu_425_p1 );

    SC_METHOD(thread_mul_ln34_fu_378_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( mul_ln34_fu_378_p00 );

    SC_METHOD(thread_mul_ln34_fu_378_p00);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_270_p4 );

    SC_METHOD(thread_mul_ln34_fu_378_p1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln34_reg_969 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_mul_ln34_fu_378_p2);
    sensitive << ( mul_ln34_fu_378_p0 );
    sensitive << ( mul_ln34_fu_378_p1 );

    SC_METHOD(thread_mul_ln40_2_fu_472_p0);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( zext_ln40_reg_982 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_mul_ln40_2_fu_472_p1);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln40_4_reg_1070 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_mul_ln40_2_fu_472_p2);
    sensitive << ( mul_ln40_2_fu_472_p0 );
    sensitive << ( mul_ln40_2_fu_472_p1 );

    SC_METHOD(thread_mul_ln40_fu_439_p0);
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( zext_ln40_2_reg_1013 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_mul_ln40_fu_439_p1);
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( zext_ln40_reg_982 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_mul_ln40_fu_439_p2);
    sensitive << ( mul_ln40_fu_439_p0 );
    sensitive << ( mul_ln40_fu_439_p1 );

    SC_METHOD(thread_mul_ln5_fu_354_p0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( mul_ln5_fu_354_p00 );

    SC_METHOD(thread_mul_ln5_fu_354_p00);
    sensitive << ( empty_50_fu_342_p1 );

    SC_METHOD(thread_mul_ln5_fu_354_p1);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( mul_ln5_fu_354_p10 );

    SC_METHOD(thread_mul_ln5_fu_354_p10);
    sensitive << ( empty_fu_338_p1 );

    SC_METHOD(thread_mul_ln5_fu_354_p2);
    sensitive << ( mul_ln5_fu_354_p0 );
    sensitive << ( mul_ln5_fu_354_p1 );

    SC_METHOD(thread_out_d_fu_388_p2);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_270_p4 );

    SC_METHOD(thread_out_h_fu_448_p2);
    sensitive << ( select_ln28_reg_1058 );

    SC_METHOD(thread_out_w_0_mid2_fu_480_p3);
    sensitive << ( out_w_0_reg_300 );
    sensitive << ( empty_52_fu_476_p2 );

    SC_METHOD(thread_out_w_fu_553_p2);
    sensitive << ( out_w_0_mid2_reg_1135 );

    SC_METHOD(thread_output_r_address0);
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln40_3_fu_895_p1 );

    SC_METHOD(thread_output_r_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_output_r_d0);
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( add_ln40_17_reg_1519 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_output_r_we0);
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( icmp_ln21_reg_1024_pp0_iter3_reg );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_select_ln22_2_fu_523_p3);
    sensitive << ( icmp_ln22_reg_1034 );
    sensitive << ( add_ln22_2_reg_1047 );

    SC_METHOD(thread_select_ln22_fu_497_p3);
    sensitive << ( select_ln28_reg_1058 );
    sensitive << ( select_ln28_14_reg_1100 );
    sensitive << ( out_h_reg_1108 );

    SC_METHOD(thread_select_ln28_10_fu_467_p3);
    sensitive << ( mul_ln34_reg_1018 );
    sensitive << ( icmp_ln22_reg_1034 );
    sensitive << ( mul_ln34_18_reg_1075 );

    SC_METHOD(thread_select_ln28_11_fu_502_p3);
    sensitive << ( icmp_ln22_reg_1034 );
    sensitive << ( mul_ln40_reg_1094 );
    sensitive << ( mul_ln40_2_reg_1129 );

    SC_METHOD(thread_select_ln28_12_fu_507_p3);
    sensitive << ( icmp_ln22_reg_1034 );
    sensitive << ( mul_ln34_18_reg_1075 );
    sensitive << ( tmp_0_0_reg_1114 );

    SC_METHOD(thread_select_ln28_13_fu_529_p3);
    sensitive << ( icmp_ln22_reg_1034 );
    sensitive << ( tmp6_reg_1119 );
    sensitive << ( mul_ln40_2_reg_1129 );

    SC_METHOD(thread_select_ln28_14_fu_443_p3);
    sensitive << ( icmp_ln23_reg_1008 );
    sensitive << ( icmp_ln22_reg_1034 );
    sensitive << ( icmp_ln23_2_reg_1089 );

    SC_METHOD(thread_select_ln28_9_fu_416_p3);
    sensitive << ( out_d_0_reg_266 );
    sensitive << ( out_d_reg_1028 );
    sensitive << ( icmp_ln22_reg_1034 );

    SC_METHOD(thread_select_ln28_fu_409_p3);
    sensitive << ( icmp_ln22_reg_1034 );
    sensitive << ( ap_phi_mux_out_h_0_phi_fu_293_p4 );

    SC_METHOD(thread_sext_ln34_14_fu_711_p1);
    sensitive << ( tmp_9_reg_1328 );

    SC_METHOD(thread_sext_ln34_16_fu_718_p1);
    sensitive << ( tmp_s_reg_1333 );

    SC_METHOD(thread_sext_ln34_18_fu_747_p1);
    sensitive << ( tmp_4_reg_1343 );

    SC_METHOD(thread_sext_ln34_20_fu_750_p1);
    sensitive << ( tmp_5_reg_1353 );

    SC_METHOD(thread_tmp5_0_0_mid2_fu_537_p0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln34_2_cast14_reg_975 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_tmp5_0_0_mid2_fu_537_p1);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp5_0_0_mid2_fu_537_p10 );

    SC_METHOD(thread_tmp5_0_0_mid2_fu_537_p10);
    sensitive << ( tmp5_0_0_mid2_v_v_reg_1157 );

    SC_METHOD(thread_tmp5_0_0_mid2_fu_537_p2);
    sensitive << ( tmp5_0_0_mid2_fu_537_p0 );
    sensitive << ( tmp5_0_0_mid2_fu_537_p1 );

    SC_METHOD(thread_tmp5_0_0_mid2_v_v_fu_512_p3);
    sensitive << ( select_ln28_14_reg_1100 );
    sensitive << ( tmp_0_0_mid1_reg_1147 );
    sensitive << ( select_ln28_12_fu_507_p3 );

    SC_METHOD(thread_tmp5_1_0_mid2_fu_605_p0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( zext_ln34_2_cast14_reg_975 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_tmp5_1_0_mid2_fu_605_p1);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( tmp5_1_0_mid2_fu_605_p10 );

    SC_METHOD(thread_tmp5_1_0_mid2_fu_605_p10);
    sensitive << ( tmp5_1_0_mid2_v_v_reg_1212 );

    SC_METHOD(thread_tmp5_1_0_mid2_fu_605_p2);
    sensitive << ( tmp5_1_0_mid2_fu_605_p0 );
    sensitive << ( tmp5_1_0_mid2_fu_605_p1 );

    SC_METHOD(thread_tmp5_1_0_mid2_v_v_fu_573_p2);
    sensitive << ( tmp5_0_0_mid2_v_v_reg_1157 );

    SC_METHOD(thread_tmp5_2_0_mid2_fu_581_p0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( zext_ln34_2_cast14_reg_975 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_tmp5_2_0_mid2_fu_581_p1);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp5_2_0_mid2_fu_581_p10 );

    SC_METHOD(thread_tmp5_2_0_mid2_fu_581_p10);
    sensitive << ( tmp5_2_0_mid2_v_v_reg_1181 );

    SC_METHOD(thread_tmp5_2_0_mid2_fu_581_p2);
    sensitive << ( tmp5_2_0_mid2_fu_581_p0 );
    sensitive << ( tmp5_2_0_mid2_fu_581_p1 );

    SC_METHOD(thread_tmp5_2_0_mid2_v_v_fu_542_p2);
    sensitive << ( tmp5_0_0_mid2_v_v_reg_1157 );

    SC_METHOD(thread_tmp6_fu_457_p2);
    sensitive << ( zext_ln34_4_cast_reg_1052 );
    sensitive << ( mul_ln40_reg_1094 );

    SC_METHOD(thread_tmp6_mid1_fu_518_p2);
    sensitive << ( zext_ln34_4_cast_mid_reg_1142 );
    sensitive << ( select_ln28_11_fu_502_p3 );

    SC_METHOD(thread_tmp7_mid2_v_v_fu_547_p3);
    sensitive << ( select_ln28_14_reg_1100 );
    sensitive << ( tmp6_mid1_reg_1164 );
    sensitive << ( select_ln28_13_fu_529_p3 );

    SC_METHOD(thread_tmp_0_0_fu_453_p2);
    sensitive << ( mul_ln34_reg_1018 );
    sensitive << ( zext_ln34_4_cast_reg_1052 );

    SC_METHOD(thread_tmp_0_0_mid1_fu_491_p2);
    sensitive << ( zext_ln34_4_cast_mid_fu_488_p1 );
    sensitive << ( select_ln28_10_fu_467_p3 );

    SC_METHOD(thread_tmp_6_fu_360_p3);
    sensitive << ( mul_ln5_fu_354_p2 );

    SC_METHOD(thread_trunc_ln28_fu_430_p1);
    sensitive << ( select_ln28_9_fu_416_p3 );

    SC_METHOD(thread_trunc_ln40_2_fu_867_p4);
    sensitive << ( mul_ln34_14_reg_1499 );

    SC_METHOD(thread_trunc_ln40_5_fu_812_p4);
    sensitive << ( mul_ln34_17_reg_1464 );

    SC_METHOD(thread_trunc_ln40_8_fu_831_p4);
    sensitive << ( mul_ln34_12_reg_1479 );

    SC_METHOD(thread_xor_ln28_fu_563_p2);
    sensitive << ( trunc_ln28_reg_1081 );

    SC_METHOD(thread_zext_ln28_fu_765_p1);
    sensitive << ( select_ln28_9_reg_1064_pp0_iter2_reg );

    SC_METHOD(thread_zext_ln34_21_fu_586_p1);
    sensitive << ( out_w_0_mid2_reg_1135 );

    SC_METHOD(thread_zext_ln34_22_fu_610_p1);
    sensitive << ( add_ln34_reg_1231 );

    SC_METHOD(thread_zext_ln34_23_fu_594_p1);
    sensitive << ( out_w_reg_1191 );

    SC_METHOD(thread_zext_ln34_24_fu_622_p1);
    sensitive << ( add_ln34_14_reg_1266 );

    SC_METHOD(thread_zext_ln34_25_fu_663_p1);
    sensitive << ( add_ln34_15_reg_1288 );

    SC_METHOD(thread_zext_ln34_26_fu_687_p1);
    sensitive << ( add_ln34_16_reg_1308 );

    SC_METHOD(thread_zext_ln34_27_fu_721_p1);
    sensitive << ( add_ln34_17_reg_1348 );

    SC_METHOD(thread_zext_ln34_28_fu_725_p1);
    sensitive << ( add_ln34_18_reg_1358 );

    SC_METHOD(thread_zext_ln34_29_fu_753_p1);
    sensitive << ( add_ln34_19_reg_1363 );

    SC_METHOD(thread_zext_ln34_2_cast14_fu_326_p1);
    sensitive << ( input_width );

    SC_METHOD(thread_zext_ln34_30_fu_671_p1);
    sensitive << ( add_ln34_20_reg_1293 );

    SC_METHOD(thread_zext_ln34_31_fu_675_p1);
    sensitive << ( add_ln34_21_reg_1298 );

    SC_METHOD(thread_zext_ln34_32_fu_703_p1);
    sensitive << ( add_ln34_22_reg_1323 );

    SC_METHOD(thread_zext_ln34_4_cast_fu_405_p1);
    sensitive << ( ap_phi_mux_out_h_0_phi_fu_293_p4 );

    SC_METHOD(thread_zext_ln34_4_cast_mid_fu_488_p1);
    sensitive << ( out_h_reg_1108 );

    SC_METHOD(thread_zext_ln34_fu_322_p1);
    sensitive << ( input_height );

    SC_METHOD(thread_zext_ln40_1_cast_fu_334_p1);
    sensitive << ( output_width );

    SC_METHOD(thread_zext_ln40_2_fu_374_p1);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_270_p4 );

    SC_METHOD(thread_zext_ln40_3_fu_895_p1);
    sensitive << ( add_ln40_reg_1373_pp0_iter2_reg );

    SC_METHOD(thread_zext_ln40_4_fu_422_p1);
    sensitive << ( out_d_reg_1028 );

    SC_METHOD(thread_zext_ln40_fu_330_p1);
    sensitive << ( output_height );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln21_reg_1024 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage3_subdone );
    sensitive << ( ap_block_pp0_stage4_subdone );
    sensitive << ( ap_block_pp0_stage2_subdone );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_block_pp0_stage1_subdone );

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "0000001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "depthwise_conv2d_fix_1_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, input_height, "(port)input_height");
    sc_trace(mVcdFile, input_width, "(port)input_width");
    sc_trace(mVcdFile, input_r_address0, "(port)input_r_address0");
    sc_trace(mVcdFile, input_r_ce0, "(port)input_r_ce0");
    sc_trace(mVcdFile, input_r_q0, "(port)input_r_q0");
    sc_trace(mVcdFile, input_r_address1, "(port)input_r_address1");
    sc_trace(mVcdFile, input_r_ce1, "(port)input_r_ce1");
    sc_trace(mVcdFile, input_r_q1, "(port)input_r_q1");
    sc_trace(mVcdFile, output_height, "(port)output_height");
    sc_trace(mVcdFile, output_width, "(port)output_width");
    sc_trace(mVcdFile, output_r_address0, "(port)output_r_address0");
    sc_trace(mVcdFile, output_r_ce0, "(port)output_r_ce0");
    sc_trace(mVcdFile, output_r_we0, "(port)output_r_we0");
    sc_trace(mVcdFile, output_r_d0, "(port)output_r_d0");
    sc_trace(mVcdFile, bias_address0, "(port)bias_address0");
    sc_trace(mVcdFile, bias_ce0, "(port)bias_ce0");
    sc_trace(mVcdFile, bias_q0, "(port)bias_q0");
    sc_trace(mVcdFile, kernel_address0, "(port)kernel_address0");
    sc_trace(mVcdFile, kernel_ce0, "(port)kernel_ce0");
    sc_trace(mVcdFile, kernel_q0, "(port)kernel_q0");
    sc_trace(mVcdFile, kernel1_address0, "(port)kernel1_address0");
    sc_trace(mVcdFile, kernel1_ce0, "(port)kernel1_ce0");
    sc_trace(mVcdFile, kernel1_q0, "(port)kernel1_q0");
    sc_trace(mVcdFile, kernel2_address0, "(port)kernel2_address0");
    sc_trace(mVcdFile, kernel2_ce0, "(port)kernel2_ce0");
    sc_trace(mVcdFile, kernel2_q0, "(port)kernel2_q0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten39_reg_254, "indvar_flatten39_reg_254");
    sc_trace(mVcdFile, out_d_0_reg_266, "out_d_0_reg_266");
    sc_trace(mVcdFile, indvar_flatten_reg_278, "indvar_flatten_reg_278");
    sc_trace(mVcdFile, out_h_0_reg_289, "out_h_0_reg_289");
    sc_trace(mVcdFile, out_w_0_reg_300, "out_w_0_reg_300");
    sc_trace(mVcdFile, reg_312, "reg_312");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage4, "ap_CS_fsm_pp0_stage4");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage4_iter0, "ap_block_state6_pp0_stage4_iter0");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage4_iter1, "ap_block_state11_pp0_stage4_iter1");
    sc_trace(mVcdFile, ap_block_state16_pp0_stage4_iter2, "ap_block_state16_pp0_stage4_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage4_11001, "ap_block_pp0_stage4_11001");
    sc_trace(mVcdFile, icmp_ln21_reg_1024, "icmp_ln21_reg_1024");
    sc_trace(mVcdFile, icmp_ln21_reg_1024_pp0_iter1_reg, "icmp_ln21_reg_1024_pp0_iter1_reg");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter1, "ap_block_state7_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state12_pp0_stage0_iter2, "ap_block_state12_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state17_pp0_stage0_iter3, "ap_block_state17_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage1_iter0, "ap_block_state3_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage1_iter1, "ap_block_state8_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_state13_pp0_stage1_iter2, "ap_block_state13_pp0_stage1_iter2");
    sc_trace(mVcdFile, ap_block_state18_pp0_stage1_iter3, "ap_block_state18_pp0_stage1_iter3");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, icmp_ln21_reg_1024_pp0_iter2_reg, "icmp_ln21_reg_1024_pp0_iter2_reg");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage2, "ap_CS_fsm_pp0_stage2");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage2_iter0, "ap_block_state4_pp0_stage2_iter0");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage2_iter1, "ap_block_state9_pp0_stage2_iter1");
    sc_trace(mVcdFile, ap_block_state14_pp0_stage2_iter2, "ap_block_state14_pp0_stage2_iter2");
    sc_trace(mVcdFile, ap_block_state19_pp0_stage2_iter3, "ap_block_state19_pp0_stage2_iter3");
    sc_trace(mVcdFile, ap_block_pp0_stage2_11001, "ap_block_pp0_stage2_11001");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage3, "ap_CS_fsm_pp0_stage3");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage3_iter0, "ap_block_state5_pp0_stage3_iter0");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage3_iter1, "ap_block_state10_pp0_stage3_iter1");
    sc_trace(mVcdFile, ap_block_state15_pp0_stage3_iter2, "ap_block_state15_pp0_stage3_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage3_11001, "ap_block_pp0_stage3_11001");
    sc_trace(mVcdFile, reg_317, "reg_317");
    sc_trace(mVcdFile, zext_ln34_fu_322_p1, "zext_ln34_fu_322_p1");
    sc_trace(mVcdFile, zext_ln34_reg_969, "zext_ln34_reg_969");
    sc_trace(mVcdFile, zext_ln34_2_cast14_fu_326_p1, "zext_ln34_2_cast14_fu_326_p1");
    sc_trace(mVcdFile, zext_ln34_2_cast14_reg_975, "zext_ln34_2_cast14_reg_975");
    sc_trace(mVcdFile, zext_ln40_fu_330_p1, "zext_ln40_fu_330_p1");
    sc_trace(mVcdFile, zext_ln40_reg_982, "zext_ln40_reg_982");
    sc_trace(mVcdFile, zext_ln40_1_cast_fu_334_p1, "zext_ln40_1_cast_fu_334_p1");
    sc_trace(mVcdFile, zext_ln40_1_cast_reg_988, "zext_ln40_1_cast_reg_988");
    sc_trace(mVcdFile, empty_fu_338_p1, "empty_fu_338_p1");
    sc_trace(mVcdFile, empty_reg_993, "empty_reg_993");
    sc_trace(mVcdFile, mul_ln5_fu_354_p2, "mul_ln5_fu_354_p2");
    sc_trace(mVcdFile, mul_ln5_reg_998, "mul_ln5_reg_998");
    sc_trace(mVcdFile, tmp_6_fu_360_p3, "tmp_6_fu_360_p3");
    sc_trace(mVcdFile, tmp_6_reg_1003, "tmp_6_reg_1003");
    sc_trace(mVcdFile, icmp_ln23_fu_368_p2, "icmp_ln23_fu_368_p2");
    sc_trace(mVcdFile, icmp_ln23_reg_1008, "icmp_ln23_reg_1008");
    sc_trace(mVcdFile, zext_ln40_2_fu_374_p1, "zext_ln40_2_fu_374_p1");
    sc_trace(mVcdFile, zext_ln40_2_reg_1013, "zext_ln40_2_reg_1013");
    sc_trace(mVcdFile, mul_ln34_fu_378_p2, "mul_ln34_fu_378_p2");
    sc_trace(mVcdFile, mul_ln34_reg_1018, "mul_ln34_reg_1018");
    sc_trace(mVcdFile, icmp_ln21_fu_383_p2, "icmp_ln21_fu_383_p2");
    sc_trace(mVcdFile, icmp_ln21_reg_1024_pp0_iter3_reg, "icmp_ln21_reg_1024_pp0_iter3_reg");
    sc_trace(mVcdFile, out_d_fu_388_p2, "out_d_fu_388_p2");
    sc_trace(mVcdFile, out_d_reg_1028, "out_d_reg_1028");
    sc_trace(mVcdFile, icmp_ln22_fu_394_p2, "icmp_ln22_fu_394_p2");
    sc_trace(mVcdFile, icmp_ln22_reg_1034, "icmp_ln22_reg_1034");
    sc_trace(mVcdFile, add_ln22_2_fu_399_p2, "add_ln22_2_fu_399_p2");
    sc_trace(mVcdFile, add_ln22_2_reg_1047, "add_ln22_2_reg_1047");
    sc_trace(mVcdFile, zext_ln34_4_cast_fu_405_p1, "zext_ln34_4_cast_fu_405_p1");
    sc_trace(mVcdFile, zext_ln34_4_cast_reg_1052, "zext_ln34_4_cast_reg_1052");
    sc_trace(mVcdFile, select_ln28_fu_409_p3, "select_ln28_fu_409_p3");
    sc_trace(mVcdFile, select_ln28_reg_1058, "select_ln28_reg_1058");
    sc_trace(mVcdFile, select_ln28_9_fu_416_p3, "select_ln28_9_fu_416_p3");
    sc_trace(mVcdFile, select_ln28_9_reg_1064, "select_ln28_9_reg_1064");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, select_ln28_9_reg_1064_pp0_iter1_reg, "select_ln28_9_reg_1064_pp0_iter1_reg");
    sc_trace(mVcdFile, select_ln28_9_reg_1064_pp0_iter2_reg, "select_ln28_9_reg_1064_pp0_iter2_reg");
    sc_trace(mVcdFile, zext_ln40_4_fu_422_p1, "zext_ln40_4_fu_422_p1");
    sc_trace(mVcdFile, zext_ln40_4_reg_1070, "zext_ln40_4_reg_1070");
    sc_trace(mVcdFile, mul_ln34_18_fu_425_p2, "mul_ln34_18_fu_425_p2");
    sc_trace(mVcdFile, mul_ln34_18_reg_1075, "mul_ln34_18_reg_1075");
    sc_trace(mVcdFile, trunc_ln28_fu_430_p1, "trunc_ln28_fu_430_p1");
    sc_trace(mVcdFile, trunc_ln28_reg_1081, "trunc_ln28_reg_1081");
    sc_trace(mVcdFile, trunc_ln28_reg_1081_pp0_iter1_reg, "trunc_ln28_reg_1081_pp0_iter1_reg");
    sc_trace(mVcdFile, icmp_ln23_2_fu_434_p2, "icmp_ln23_2_fu_434_p2");
    sc_trace(mVcdFile, icmp_ln23_2_reg_1089, "icmp_ln23_2_reg_1089");
    sc_trace(mVcdFile, mul_ln40_fu_439_p2, "mul_ln40_fu_439_p2");
    sc_trace(mVcdFile, mul_ln40_reg_1094, "mul_ln40_reg_1094");
    sc_trace(mVcdFile, select_ln28_14_fu_443_p3, "select_ln28_14_fu_443_p3");
    sc_trace(mVcdFile, select_ln28_14_reg_1100, "select_ln28_14_reg_1100");
    sc_trace(mVcdFile, out_h_fu_448_p2, "out_h_fu_448_p2");
    sc_trace(mVcdFile, out_h_reg_1108, "out_h_reg_1108");
    sc_trace(mVcdFile, tmp_0_0_fu_453_p2, "tmp_0_0_fu_453_p2");
    sc_trace(mVcdFile, tmp_0_0_reg_1114, "tmp_0_0_reg_1114");
    sc_trace(mVcdFile, tmp6_fu_457_p2, "tmp6_fu_457_p2");
    sc_trace(mVcdFile, tmp6_reg_1119, "tmp6_reg_1119");
    sc_trace(mVcdFile, add_ln21_fu_461_p2, "add_ln21_fu_461_p2");
    sc_trace(mVcdFile, add_ln21_reg_1124, "add_ln21_reg_1124");
    sc_trace(mVcdFile, mul_ln40_2_fu_472_p2, "mul_ln40_2_fu_472_p2");
    sc_trace(mVcdFile, mul_ln40_2_reg_1129, "mul_ln40_2_reg_1129");
    sc_trace(mVcdFile, out_w_0_mid2_fu_480_p3, "out_w_0_mid2_fu_480_p3");
    sc_trace(mVcdFile, out_w_0_mid2_reg_1135, "out_w_0_mid2_reg_1135");
    sc_trace(mVcdFile, zext_ln34_4_cast_mid_fu_488_p1, "zext_ln34_4_cast_mid_fu_488_p1");
    sc_trace(mVcdFile, zext_ln34_4_cast_mid_reg_1142, "zext_ln34_4_cast_mid_reg_1142");
    sc_trace(mVcdFile, tmp_0_0_mid1_fu_491_p2, "tmp_0_0_mid1_fu_491_p2");
    sc_trace(mVcdFile, tmp_0_0_mid1_reg_1147, "tmp_0_0_mid1_reg_1147");
    sc_trace(mVcdFile, select_ln22_fu_497_p3, "select_ln22_fu_497_p3");
    sc_trace(mVcdFile, select_ln22_reg_1152, "select_ln22_reg_1152");
    sc_trace(mVcdFile, tmp5_0_0_mid2_v_v_fu_512_p3, "tmp5_0_0_mid2_v_v_fu_512_p3");
    sc_trace(mVcdFile, tmp5_0_0_mid2_v_v_reg_1157, "tmp5_0_0_mid2_v_v_reg_1157");
    sc_trace(mVcdFile, tmp6_mid1_fu_518_p2, "tmp6_mid1_fu_518_p2");
    sc_trace(mVcdFile, tmp6_mid1_reg_1164, "tmp6_mid1_reg_1164");
    sc_trace(mVcdFile, select_ln22_2_fu_523_p3, "select_ln22_2_fu_523_p3");
    sc_trace(mVcdFile, select_ln22_2_reg_1169, "select_ln22_2_reg_1169");
    sc_trace(mVcdFile, tmp5_0_0_mid2_fu_537_p2, "tmp5_0_0_mid2_fu_537_p2");
    sc_trace(mVcdFile, tmp5_0_0_mid2_reg_1174, "tmp5_0_0_mid2_reg_1174");
    sc_trace(mVcdFile, tmp5_2_0_mid2_v_v_fu_542_p2, "tmp5_2_0_mid2_v_v_fu_542_p2");
    sc_trace(mVcdFile, tmp5_2_0_mid2_v_v_reg_1181, "tmp5_2_0_mid2_v_v_reg_1181");
    sc_trace(mVcdFile, tmp7_mid2_v_v_fu_547_p3, "tmp7_mid2_v_v_fu_547_p3");
    sc_trace(mVcdFile, tmp7_mid2_v_v_reg_1186, "tmp7_mid2_v_v_reg_1186");
    sc_trace(mVcdFile, out_w_fu_553_p2, "out_w_fu_553_p2");
    sc_trace(mVcdFile, out_w_reg_1191, "out_w_reg_1191");
    sc_trace(mVcdFile, add_ln28_fu_558_p2, "add_ln28_fu_558_p2");
    sc_trace(mVcdFile, add_ln28_reg_1197, "add_ln28_reg_1197");
    sc_trace(mVcdFile, xor_ln28_fu_563_p2, "xor_ln28_fu_563_p2");
    sc_trace(mVcdFile, xor_ln28_reg_1202, "xor_ln28_reg_1202");
    sc_trace(mVcdFile, add_ln28_6_fu_568_p2, "add_ln28_6_fu_568_p2");
    sc_trace(mVcdFile, add_ln28_6_reg_1207, "add_ln28_6_reg_1207");
    sc_trace(mVcdFile, tmp5_1_0_mid2_v_v_fu_573_p2, "tmp5_1_0_mid2_v_v_fu_573_p2");
    sc_trace(mVcdFile, tmp5_1_0_mid2_v_v_reg_1212, "tmp5_1_0_mid2_v_v_reg_1212");
    sc_trace(mVcdFile, tmp5_2_0_mid2_fu_581_p2, "tmp5_2_0_mid2_fu_581_p2");
    sc_trace(mVcdFile, tmp5_2_0_mid2_reg_1217, "tmp5_2_0_mid2_reg_1217");
    sc_trace(mVcdFile, zext_ln34_21_fu_586_p1, "zext_ln34_21_fu_586_p1");
    sc_trace(mVcdFile, zext_ln34_21_reg_1224, "zext_ln34_21_reg_1224");
    sc_trace(mVcdFile, add_ln34_fu_589_p2, "add_ln34_fu_589_p2");
    sc_trace(mVcdFile, add_ln34_reg_1231, "add_ln34_reg_1231");
    sc_trace(mVcdFile, kernel_load_reg_1236, "kernel_load_reg_1236");
    sc_trace(mVcdFile, kernel1_load_reg_1244, "kernel1_load_reg_1244");
    sc_trace(mVcdFile, kernel2_load_reg_1252, "kernel2_load_reg_1252");
    sc_trace(mVcdFile, zext_ln34_23_fu_594_p1, "zext_ln34_23_fu_594_p1");
    sc_trace(mVcdFile, zext_ln34_23_reg_1260, "zext_ln34_23_reg_1260");
    sc_trace(mVcdFile, add_ln34_14_fu_597_p2, "add_ln34_14_fu_597_p2");
    sc_trace(mVcdFile, add_ln34_14_reg_1266, "add_ln34_14_reg_1266");
    sc_trace(mVcdFile, tmp5_1_0_mid2_fu_605_p2, "tmp5_1_0_mid2_fu_605_p2");
    sc_trace(mVcdFile, tmp5_1_0_mid2_reg_1271, "tmp5_1_0_mid2_reg_1271");
    sc_trace(mVcdFile, add_ln34_15_fu_634_p2, "add_ln34_15_fu_634_p2");
    sc_trace(mVcdFile, add_ln34_15_reg_1288, "add_ln34_15_reg_1288");
    sc_trace(mVcdFile, add_ln34_20_fu_655_p2, "add_ln34_20_fu_655_p2");
    sc_trace(mVcdFile, add_ln34_20_reg_1293, "add_ln34_20_reg_1293");
    sc_trace(mVcdFile, add_ln34_21_fu_659_p2, "add_ln34_21_fu_659_p2");
    sc_trace(mVcdFile, add_ln34_21_reg_1298, "add_ln34_21_reg_1298");
    sc_trace(mVcdFile, zext_ln34_25_fu_663_p1, "zext_ln34_25_fu_663_p1");
    sc_trace(mVcdFile, zext_ln34_25_reg_1303, "zext_ln34_25_reg_1303");
    sc_trace(mVcdFile, add_ln34_16_fu_666_p2, "add_ln34_16_fu_666_p2");
    sc_trace(mVcdFile, add_ln34_16_reg_1308, "add_ln34_16_reg_1308");
    sc_trace(mVcdFile, add_ln34_22_fu_679_p2, "add_ln34_22_fu_679_p2");
    sc_trace(mVcdFile, add_ln34_22_reg_1323, "add_ln34_22_reg_1323");
    sc_trace(mVcdFile, grp_fu_614_p5, "grp_fu_614_p5");
    sc_trace(mVcdFile, tmp_9_reg_1328, "tmp_9_reg_1328");
    sc_trace(mVcdFile, grp_fu_626_p5, "grp_fu_626_p5");
    sc_trace(mVcdFile, tmp_s_reg_1333, "tmp_s_reg_1333");
    sc_trace(mVcdFile, grp_fu_639_p5, "grp_fu_639_p5");
    sc_trace(mVcdFile, tmp_4_reg_1343, "tmp_4_reg_1343");
    sc_trace(mVcdFile, add_ln34_17_fu_691_p2, "add_ln34_17_fu_691_p2");
    sc_trace(mVcdFile, add_ln34_17_reg_1348, "add_ln34_17_reg_1348");
    sc_trace(mVcdFile, grp_fu_647_p5, "grp_fu_647_p5");
    sc_trace(mVcdFile, tmp_5_reg_1353, "tmp_5_reg_1353");
    sc_trace(mVcdFile, add_ln34_18_fu_695_p2, "add_ln34_18_fu_695_p2");
    sc_trace(mVcdFile, add_ln34_18_reg_1358, "add_ln34_18_reg_1358");
    sc_trace(mVcdFile, add_ln34_19_fu_699_p2, "add_ln34_19_fu_699_p2");
    sc_trace(mVcdFile, add_ln34_19_reg_1363, "add_ln34_19_reg_1363");
    sc_trace(mVcdFile, grp_fu_899_p3, "grp_fu_899_p3");
    sc_trace(mVcdFile, add_ln40_reg_1373, "add_ln40_reg_1373");
    sc_trace(mVcdFile, add_ln40_reg_1373_pp0_iter2_reg, "add_ln40_reg_1373_pp0_iter2_reg");
    sc_trace(mVcdFile, sext_ln34_14_fu_711_p1, "sext_ln34_14_fu_711_p1");
    sc_trace(mVcdFile, sext_ln34_14_reg_1378, "sext_ln34_14_reg_1378");
    sc_trace(mVcdFile, mul_ln34_9_fu_905_p2, "mul_ln34_9_fu_905_p2");
    sc_trace(mVcdFile, mul_ln34_9_reg_1384, "mul_ln34_9_reg_1384");
    sc_trace(mVcdFile, sext_ln34_16_fu_718_p1, "sext_ln34_16_fu_718_p1");
    sc_trace(mVcdFile, sext_ln34_16_reg_1389, "sext_ln34_16_reg_1389");
    sc_trace(mVcdFile, mul_ln34_10_fu_911_p2, "mul_ln34_10_fu_911_p2");
    sc_trace(mVcdFile, mul_ln34_10_reg_1394, "mul_ln34_10_reg_1394");
    sc_trace(mVcdFile, trunc_ln_reg_1409, "trunc_ln_reg_1409");
    sc_trace(mVcdFile, trunc_ln40_9_reg_1414, "trunc_ln40_9_reg_1414");
    sc_trace(mVcdFile, sext_ln34_18_fu_747_p1, "sext_ln34_18_fu_747_p1");
    sc_trace(mVcdFile, sext_ln34_18_reg_1419, "sext_ln34_18_reg_1419");
    sc_trace(mVcdFile, sext_ln34_20_fu_750_p1, "sext_ln34_20_fu_750_p1");
    sc_trace(mVcdFile, sext_ln34_20_reg_1424, "sext_ln34_20_reg_1424");
    sc_trace(mVcdFile, mul_ln34_15_fu_917_p2, "mul_ln34_15_fu_917_p2");
    sc_trace(mVcdFile, mul_ln34_15_reg_1434, "mul_ln34_15_reg_1434");
    sc_trace(mVcdFile, mul_ln34_16_fu_923_p2, "mul_ln34_16_fu_923_p2");
    sc_trace(mVcdFile, mul_ln34_16_reg_1439, "mul_ln34_16_reg_1439");
    sc_trace(mVcdFile, mul_ln34_11_fu_929_p2, "mul_ln34_11_fu_929_p2");
    sc_trace(mVcdFile, mul_ln34_11_reg_1449, "mul_ln34_11_reg_1449");
    sc_trace(mVcdFile, trunc_ln40_3_reg_1454, "trunc_ln40_3_reg_1454");
    sc_trace(mVcdFile, trunc_ln40_4_reg_1459, "trunc_ln40_4_reg_1459");
    sc_trace(mVcdFile, mul_ln34_17_fu_934_p2, "mul_ln34_17_fu_934_p2");
    sc_trace(mVcdFile, mul_ln34_17_reg_1464, "mul_ln34_17_reg_1464");
    sc_trace(mVcdFile, bias_load_reg_1469, "bias_load_reg_1469");
    sc_trace(mVcdFile, trunc_ln40_s_reg_1474, "trunc_ln40_s_reg_1474");
    sc_trace(mVcdFile, mul_ln34_12_fu_939_p2, "mul_ln34_12_fu_939_p2");
    sc_trace(mVcdFile, mul_ln34_12_reg_1479, "mul_ln34_12_reg_1479");
    sc_trace(mVcdFile, mul_ln34_13_fu_944_p2, "mul_ln34_13_fu_944_p2");
    sc_trace(mVcdFile, mul_ln34_13_reg_1484, "mul_ln34_13_reg_1484");
    sc_trace(mVcdFile, add_ln40_15_fu_826_p2, "add_ln40_15_fu_826_p2");
    sc_trace(mVcdFile, add_ln40_15_reg_1489, "add_ln40_15_reg_1489");
    sc_trace(mVcdFile, trunc_ln40_1_reg_1494, "trunc_ln40_1_reg_1494");
    sc_trace(mVcdFile, mul_ln34_14_fu_949_p2, "mul_ln34_14_fu_949_p2");
    sc_trace(mVcdFile, mul_ln34_14_reg_1499, "mul_ln34_14_reg_1499");
    sc_trace(mVcdFile, add_ln40_9_fu_853_p2, "add_ln40_9_fu_853_p2");
    sc_trace(mVcdFile, add_ln40_9_reg_1504, "add_ln40_9_reg_1504");
    sc_trace(mVcdFile, add_ln40_11_fu_862_p2, "add_ln40_11_fu_862_p2");
    sc_trace(mVcdFile, add_ln40_11_reg_1509, "add_ln40_11_reg_1509");
    sc_trace(mVcdFile, add_ln40_16_fu_881_p2, "add_ln40_16_fu_881_p2");
    sc_trace(mVcdFile, add_ln40_16_reg_1514, "add_ln40_16_reg_1514");
    sc_trace(mVcdFile, add_ln40_17_fu_890_p2, "add_ln40_17_fu_890_p2");
    sc_trace(mVcdFile, add_ln40_17_reg_1519, "add_ln40_17_reg_1519");
    sc_trace(mVcdFile, ap_block_pp0_stage3_subdone, "ap_block_pp0_stage3_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state5, "ap_condition_pp0_exit_iter0_state5");
    sc_trace(mVcdFile, ap_block_pp0_stage4_subdone, "ap_block_pp0_stage4_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage2_subdone, "ap_block_pp0_stage2_subdone");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten39_phi_fu_258_p4, "ap_phi_mux_indvar_flatten39_phi_fu_258_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_out_d_0_phi_fu_270_p4, "ap_phi_mux_out_d_0_phi_fu_270_p4");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten_phi_fu_282_p4, "ap_phi_mux_indvar_flatten_phi_fu_282_p4");
    sc_trace(mVcdFile, ap_phi_mux_out_h_0_phi_fu_293_p4, "ap_phi_mux_out_h_0_phi_fu_293_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, ap_phi_mux_out_w_0_phi_fu_304_p4, "ap_phi_mux_out_w_0_phi_fu_304_p4");
    sc_trace(mVcdFile, zext_ln34_22_fu_610_p1, "zext_ln34_22_fu_610_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage2, "ap_block_pp0_stage2");
    sc_trace(mVcdFile, zext_ln34_24_fu_622_p1, "zext_ln34_24_fu_622_p1");
    sc_trace(mVcdFile, zext_ln34_30_fu_671_p1, "zext_ln34_30_fu_671_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage3, "ap_block_pp0_stage3");
    sc_trace(mVcdFile, zext_ln34_31_fu_675_p1, "zext_ln34_31_fu_675_p1");
    sc_trace(mVcdFile, zext_ln34_26_fu_687_p1, "zext_ln34_26_fu_687_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage4, "ap_block_pp0_stage4");
    sc_trace(mVcdFile, zext_ln34_32_fu_703_p1, "zext_ln34_32_fu_703_p1");
    sc_trace(mVcdFile, zext_ln34_27_fu_721_p1, "zext_ln34_27_fu_721_p1");
    sc_trace(mVcdFile, zext_ln34_28_fu_725_p1, "zext_ln34_28_fu_725_p1");
    sc_trace(mVcdFile, zext_ln34_29_fu_753_p1, "zext_ln34_29_fu_753_p1");
    sc_trace(mVcdFile, zext_ln28_fu_765_p1, "zext_ln28_fu_765_p1");
    sc_trace(mVcdFile, zext_ln40_3_fu_895_p1, "zext_ln40_3_fu_895_p1");
    sc_trace(mVcdFile, empty_50_fu_342_p1, "empty_50_fu_342_p1");
    sc_trace(mVcdFile, mul_ln5_fu_354_p0, "mul_ln5_fu_354_p0");
    sc_trace(mVcdFile, mul_ln5_fu_354_p1, "mul_ln5_fu_354_p1");
    sc_trace(mVcdFile, mul_ln34_fu_378_p0, "mul_ln34_fu_378_p0");
    sc_trace(mVcdFile, mul_ln34_fu_378_p1, "mul_ln34_fu_378_p1");
    sc_trace(mVcdFile, mul_ln34_18_fu_425_p0, "mul_ln34_18_fu_425_p0");
    sc_trace(mVcdFile, mul_ln34_18_fu_425_p1, "mul_ln34_18_fu_425_p1");
    sc_trace(mVcdFile, mul_ln40_fu_439_p0, "mul_ln40_fu_439_p0");
    sc_trace(mVcdFile, mul_ln40_fu_439_p1, "mul_ln40_fu_439_p1");
    sc_trace(mVcdFile, mul_ln40_2_fu_472_p0, "mul_ln40_2_fu_472_p0");
    sc_trace(mVcdFile, mul_ln40_2_fu_472_p1, "mul_ln40_2_fu_472_p1");
    sc_trace(mVcdFile, empty_52_fu_476_p2, "empty_52_fu_476_p2");
    sc_trace(mVcdFile, select_ln28_10_fu_467_p3, "select_ln28_10_fu_467_p3");
    sc_trace(mVcdFile, select_ln28_12_fu_507_p3, "select_ln28_12_fu_507_p3");
    sc_trace(mVcdFile, select_ln28_11_fu_502_p3, "select_ln28_11_fu_502_p3");
    sc_trace(mVcdFile, tmp5_0_0_mid2_fu_537_p0, "tmp5_0_0_mid2_fu_537_p0");
    sc_trace(mVcdFile, tmp5_0_0_mid2_fu_537_p1, "tmp5_0_0_mid2_fu_537_p1");
    sc_trace(mVcdFile, select_ln28_13_fu_529_p3, "select_ln28_13_fu_529_p3");
    sc_trace(mVcdFile, tmp5_2_0_mid2_fu_581_p0, "tmp5_2_0_mid2_fu_581_p0");
    sc_trace(mVcdFile, tmp5_2_0_mid2_fu_581_p1, "tmp5_2_0_mid2_fu_581_p1");
    sc_trace(mVcdFile, tmp5_1_0_mid2_fu_605_p0, "tmp5_1_0_mid2_fu_605_p0");
    sc_trace(mVcdFile, tmp5_1_0_mid2_fu_605_p1, "tmp5_1_0_mid2_fu_605_p1");
    sc_trace(mVcdFile, trunc_ln40_5_fu_812_p4, "trunc_ln40_5_fu_812_p4");
    sc_trace(mVcdFile, add_ln40_14_fu_821_p2, "add_ln40_14_fu_821_p2");
    sc_trace(mVcdFile, trunc_ln40_8_fu_831_p4, "trunc_ln40_8_fu_831_p4");
    sc_trace(mVcdFile, add_ln40_10_fu_857_p2, "add_ln40_10_fu_857_p2");
    sc_trace(mVcdFile, trunc_ln40_2_fu_867_p4, "trunc_ln40_2_fu_867_p4");
    sc_trace(mVcdFile, add_ln40_13_fu_876_p2, "add_ln40_13_fu_876_p2");
    sc_trace(mVcdFile, add_ln40_12_fu_886_p2, "add_ln40_12_fu_886_p2");
    sc_trace(mVcdFile, grp_fu_899_p0, "grp_fu_899_p0");
    sc_trace(mVcdFile, grp_fu_899_p1, "grp_fu_899_p1");
    sc_trace(mVcdFile, grp_fu_899_p2, "grp_fu_899_p2");
    sc_trace(mVcdFile, mul_ln34_11_fu_929_p1, "mul_ln34_11_fu_929_p1");
    sc_trace(mVcdFile, mul_ln34_17_fu_934_p1, "mul_ln34_17_fu_934_p1");
    sc_trace(mVcdFile, mul_ln34_12_fu_939_p1, "mul_ln34_12_fu_939_p1");
    sc_trace(mVcdFile, mul_ln34_13_fu_944_p1, "mul_ln34_13_fu_944_p1");
    sc_trace(mVcdFile, mul_ln34_14_fu_949_p1, "mul_ln34_14_fu_949_p1");
    sc_trace(mVcdFile, ap_CS_fsm_state20, "ap_CS_fsm_state20");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, grp_fu_899_p10, "grp_fu_899_p10");
    sc_trace(mVcdFile, mul_ln34_18_fu_425_p10, "mul_ln34_18_fu_425_p10");
    sc_trace(mVcdFile, mul_ln34_fu_378_p00, "mul_ln34_fu_378_p00");
    sc_trace(mVcdFile, mul_ln5_fu_354_p00, "mul_ln5_fu_354_p00");
    sc_trace(mVcdFile, mul_ln5_fu_354_p10, "mul_ln5_fu_354_p10");
    sc_trace(mVcdFile, tmp5_0_0_mid2_fu_537_p10, "tmp5_0_0_mid2_fu_537_p10");
    sc_trace(mVcdFile, tmp5_1_0_mid2_fu_605_p10, "tmp5_1_0_mid2_fu_605_p10");
    sc_trace(mVcdFile, tmp5_2_0_mid2_fu_581_p10, "tmp5_2_0_mid2_fu_581_p10");
#endif

    }
}

depthwise_conv2d_fix_1::~depthwise_conv2d_fix_1() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete network_mux_32_16_3_1_x_U77;
    delete network_mux_32_16_3_1_x_U78;
    delete network_mux_32_16_3_1_x_U79;
    delete network_mux_32_16_3_1_x_U80;
    delete network_mac_muladd_5ns_7ns_4ns_11_1_1_U81;
    delete network_mul_mul_16s_16s_30_1_1_U82;
    delete network_mul_mul_16s_16s_30_1_1_U83;
    delete network_mul_mul_16s_16s_30_1_1_U84;
    delete network_mul_mul_16s_16s_30_1_1_U85;
    delete network_mul_mul_16s_16s_30_1_1_U86;
    delete network_mul_mul_16s_16s_30_1_1_U87;
    delete network_mul_mul_16s_16s_30_1_1_U88;
    delete network_mul_mul_16s_16s_30_1_1_U89;
    delete network_mul_mul_16s_16s_30_1_1_U90;
}

void depthwise_conv2d_fix_1::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void depthwise_conv2d_fix_1::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state5.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0)) || 
             (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0)))) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter3 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln21_reg_1024.read(), ap_const_lv1_0))) {
        indvar_flatten39_reg_254 = add_ln21_reg_1124.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten39_reg_254 = ap_const_lv11_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln21_reg_1024.read(), ap_const_lv1_0))) {
        indvar_flatten_reg_278 = select_ln22_2_reg_1169.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten_reg_278 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln21_reg_1024.read(), ap_const_lv1_0))) {
        out_d_0_reg_266 = select_ln28_9_reg_1064.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_d_0_reg_266 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln21_reg_1024_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        out_h_0_reg_289 = select_ln22_reg_1152.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_h_0_reg_289 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln21_reg_1024_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        out_w_0_reg_300 = out_w_reg_1191.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_w_0_reg_300 = ap_const_lv4_0;
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_reg_1024_pp0_iter2_reg.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_reg_1024_pp0_iter2_reg.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)))) {
        reg_312 = input_r_q0.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(icmp_ln21_reg_1024_pp0_iter1_reg.read(), ap_const_lv1_0)) || 
                (esl_seteq<1,1,1>(icmp_ln21_reg_1024_pp0_iter1_reg.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_reg_1024_pp0_iter2_reg.read())))) {
        reg_312 = input_r_q1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_reg_1024_pp0_iter2_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        reg_317 = input_r_q1.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(icmp_ln21_reg_1024_pp0_iter1_reg.read(), ap_const_lv1_0)) || 
                (esl_seteq<1,1,1>(icmp_ln21_reg_1024_pp0_iter1_reg.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_reg_1024_pp0_iter2_reg.read())))) {
        reg_317 = input_r_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        add_ln21_reg_1124 = add_ln21_fu_461_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_fu_383_p2.read()))) {
        add_ln22_2_reg_1047 = add_ln22_2_fu_399_p2.read();
        icmp_ln22_reg_1034 = icmp_ln22_fu_394_p2.read();
        out_d_reg_1028 = out_d_fu_388_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln21_reg_1024_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        add_ln28_6_reg_1207 = add_ln28_6_fu_568_p2.read();
        add_ln28_reg_1197 = add_ln28_fu_558_p2.read();
        add_ln34_14_reg_1266 = add_ln34_14_fu_597_p2.read();
        add_ln34_reg_1231 = add_ln34_fu_589_p2.read();
        kernel1_load_reg_1244 = kernel1_q0.read();
        kernel2_load_reg_1252 = kernel2_q0.read();
        kernel_load_reg_1236 = kernel_q0.read();
        tmp5_1_0_mid2_v_v_reg_1212 = tmp5_1_0_mid2_v_v_fu_573_p2.read();
        tmp5_2_0_mid2_reg_1217 = tmp5_2_0_mid2_fu_581_p2.read();
        xor_ln28_reg_1202 = xor_ln28_fu_563_p2.read();
        zext_ln34_21_reg_1224 = zext_ln34_21_fu_586_p1.read();
        zext_ln34_23_reg_1260 = zext_ln34_23_fu_594_p1.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln21_reg_1024_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        add_ln34_15_reg_1288 = add_ln34_15_fu_634_p2.read();
        add_ln34_20_reg_1293 = add_ln34_20_fu_655_p2.read();
        add_ln34_21_reg_1298 = add_ln34_21_fu_659_p2.read();
        tmp5_1_0_mid2_reg_1271 = tmp5_1_0_mid2_fu_605_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln21_reg_1024_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0))) {
        add_ln34_16_reg_1308 = add_ln34_16_fu_666_p2.read();
        add_ln34_22_reg_1323 = add_ln34_22_fu_679_p2.read();
        zext_ln34_25_reg_1303 = zext_ln34_25_fu_663_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1024_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        add_ln34_17_reg_1348 = add_ln34_17_fu_691_p2.read();
        add_ln34_18_reg_1358 = add_ln34_18_fu_695_p2.read();
        add_ln34_19_reg_1363 = add_ln34_19_fu_699_p2.read();
        tmp_4_reg_1343 = grp_fu_639_p5.read();
        tmp_5_reg_1353 = grp_fu_647_p5.read();
        tmp_9_reg_1328 = grp_fu_614_p5.read();
        tmp_s_reg_1333 = grp_fu_626_p5.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_reg_1024_pp0_iter2_reg.read()))) {
        add_ln40_11_reg_1509 = add_ln40_11_fu_862_p2.read();
        add_ln40_9_reg_1504 = add_ln40_9_fu_853_p2.read();
        mul_ln34_14_reg_1499 = mul_ln34_14_fu_949_p2.read();
        trunc_ln40_1_reg_1494 = mul_ln34_13_reg_1484.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_reg_1024_pp0_iter2_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0))) {
        add_ln40_15_reg_1489 = add_ln40_15_fu_826_p2.read();
        bias_load_reg_1469 = bias_q0.read();
        mul_ln34_12_reg_1479 = mul_ln34_12_fu_939_p2.read();
        mul_ln34_13_reg_1484 = mul_ln34_13_fu_944_p2.read();
        trunc_ln40_s_reg_1474 = mul_ln34_11_reg_1449.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_reg_1024_pp0_iter2_reg.read()))) {
        add_ln40_16_reg_1514 = add_ln40_16_fu_881_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_reg_1024_pp0_iter3_reg.read()))) {
        add_ln40_17_reg_1519 = add_ln40_17_fu_890_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1024_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        add_ln40_reg_1373 = grp_fu_899_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
        add_ln40_reg_1373_pp0_iter2_reg = add_ln40_reg_1373.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        empty_reg_993 = empty_fu_338_p1.read();
        icmp_ln23_reg_1008 = icmp_ln23_fu_368_p2.read();
        mul_ln5_reg_998 = mul_ln5_fu_354_p2.read();
        tmp_6_reg_1003 = tmp_6_fu_360_p3.read();
        zext_ln34_2_cast14_reg_975 = zext_ln34_2_cast14_fu_326_p1.read();
        zext_ln34_reg_969 = zext_ln34_fu_322_p1.read();
        zext_ln40_1_cast_reg_988 = zext_ln40_1_cast_fu_334_p1.read();
        zext_ln40_reg_982 = zext_ln40_fu_330_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln21_reg_1024 = icmp_ln21_fu_383_p2.read();
        icmp_ln21_reg_1024_pp0_iter1_reg = icmp_ln21_reg_1024.read();
        icmp_ln21_reg_1024_pp0_iter2_reg = icmp_ln21_reg_1024_pp0_iter1_reg.read();
        icmp_ln21_reg_1024_pp0_iter3_reg = icmp_ln21_reg_1024_pp0_iter2_reg.read();
        mul_ln34_reg_1018 = mul_ln34_fu_378_p2.read();
        zext_ln40_2_reg_1013 = zext_ln40_2_fu_374_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1024.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln22_reg_1034.read()))) {
        icmp_ln23_2_reg_1089 = icmp_ln23_2_fu_434_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln21_reg_1024_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        mul_ln34_10_reg_1394 = mul_ln34_10_fu_911_p2.read();
        mul_ln34_9_reg_1384 = mul_ln34_9_fu_905_p2.read();
        sext_ln34_14_reg_1378 = sext_ln34_14_fu_711_p1.read();
        sext_ln34_16_reg_1389 = sext_ln34_16_fu_718_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_reg_1024_pp0_iter2_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        mul_ln34_11_reg_1449 = mul_ln34_11_fu_929_p2.read();
        mul_ln34_17_reg_1464 = mul_ln34_17_fu_934_p2.read();
        trunc_ln40_3_reg_1454 = mul_ln34_15_reg_1434.read().range(29, 14);
        trunc_ln40_4_reg_1459 = mul_ln34_16_reg_1439.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_reg_1024_pp0_iter2_reg.read()))) {
        mul_ln34_15_reg_1434 = mul_ln34_15_fu_917_p2.read();
        mul_ln34_16_reg_1439 = mul_ln34_16_fu_923_p2.read();
        sext_ln34_18_reg_1419 = sext_ln34_18_fu_747_p1.read();
        sext_ln34_20_reg_1424 = sext_ln34_20_fu_750_p1.read();
        trunc_ln40_9_reg_1414 = mul_ln34_10_reg_1394.read().range(29, 14);
        trunc_ln_reg_1409 = mul_ln34_9_reg_1384.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1024.read(), ap_const_lv1_0))) {
        mul_ln34_18_reg_1075 = mul_ln34_18_fu_425_p2.read();
        select_ln28_reg_1058 = select_ln28_fu_409_p3.read();
        trunc_ln28_reg_1081 = trunc_ln28_fu_430_p1.read();
        zext_ln40_4_reg_1070 = zext_ln40_4_fu_422_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1024.read(), ap_const_lv1_0))) {
        mul_ln40_2_reg_1129 = mul_ln40_2_fu_472_p2.read();
        out_w_0_mid2_reg_1135 = out_w_0_mid2_fu_480_p3.read();
        zext_ln34_4_cast_mid_reg_1142 = zext_ln34_4_cast_mid_fu_488_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        mul_ln40_reg_1094 = mul_ln40_fu_439_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1024.read(), ap_const_lv1_0))) {
        out_h_reg_1108 = out_h_fu_448_p2.read();
        select_ln28_14_reg_1100 = select_ln28_14_fu_443_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1024.read(), ap_const_lv1_0))) {
        out_w_reg_1191 = out_w_fu_553_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1024.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        select_ln22_2_reg_1169 = select_ln22_2_fu_523_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1024.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        select_ln22_reg_1152 = select_ln22_fu_497_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1024.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        select_ln28_9_reg_1064 = select_ln28_9_fu_416_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        select_ln28_9_reg_1064_pp0_iter1_reg = select_ln28_9_reg_1064.read();
        select_ln28_9_reg_1064_pp0_iter2_reg = select_ln28_9_reg_1064_pp0_iter1_reg.read();
        trunc_ln28_reg_1081_pp0_iter1_reg = trunc_ln28_reg_1081.read();
        zext_ln34_4_cast_reg_1052 = zext_ln34_4_cast_fu_405_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1024.read(), ap_const_lv1_0))) {
        tmp5_0_0_mid2_reg_1174 = tmp5_0_0_mid2_fu_537_p2.read();
        tmp5_2_0_mid2_v_v_reg_1181 = tmp5_2_0_mid2_v_v_fu_542_p2.read();
        tmp7_mid2_v_v_reg_1186 = tmp7_mid2_v_v_fu_547_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1024.read(), ap_const_lv1_0))) {
        tmp5_0_0_mid2_v_v_reg_1157 = tmp5_0_0_mid2_v_v_fu_512_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1024.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(select_ln28_14_reg_1100.read(), ap_const_lv1_1))) {
        tmp6_mid1_reg_1164 = tmp6_mid1_fu_518_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln22_reg_1034.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, select_ln28_14_reg_1100.read()))) {
        tmp6_reg_1119 = tmp6_fu_457_p2.read();
        tmp_0_0_reg_1114 = tmp_0_0_fu_453_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1024.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(select_ln28_14_reg_1100.read(), ap_const_lv1_1))) {
        tmp_0_0_mid1_reg_1147 = tmp_0_0_mid1_fu_491_p2.read();
    }
}

void depthwise_conv2d_fix_1::thread_add_ln21_fu_461_p2() {
    add_ln21_fu_461_p2 = (!indvar_flatten39_reg_254.read().is_01() || !ap_const_lv11_1.is_01())? sc_lv<11>(): (sc_biguint<11>(indvar_flatten39_reg_254.read()) + sc_biguint<11>(ap_const_lv11_1));
}

void depthwise_conv2d_fix_1::thread_add_ln22_2_fu_399_p2() {
    add_ln22_2_fu_399_p2 = (!ap_const_lv8_1.is_01() || !ap_phi_mux_indvar_flatten_phi_fu_282_p4.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_1) + sc_biguint<8>(ap_phi_mux_indvar_flatten_phi_fu_282_p4.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln28_6_fu_568_p2() {
    add_ln28_6_fu_568_p2 = (!ap_const_lv2_3.is_01() || !trunc_ln28_reg_1081.read().is_01())? sc_lv<2>(): (sc_bigint<2>(ap_const_lv2_3) + sc_biguint<2>(trunc_ln28_reg_1081.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln28_fu_558_p2() {
    add_ln28_fu_558_p2 = (!ap_const_lv2_1.is_01() || !trunc_ln28_reg_1081.read().is_01())? sc_lv<2>(): (sc_biguint<2>(ap_const_lv2_1) + sc_biguint<2>(trunc_ln28_reg_1081.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln34_14_fu_597_p2() {
    add_ln34_14_fu_597_p2 = (!tmp5_0_0_mid2_reg_1174.read().is_01() || !zext_ln34_23_fu_594_p1.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp5_0_0_mid2_reg_1174.read()) + sc_biguint<11>(zext_ln34_23_fu_594_p1.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln34_15_fu_634_p2() {
    add_ln34_15_fu_634_p2 = (!ap_const_lv4_2.is_01() || !out_w_0_mid2_reg_1135.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_2) + sc_biguint<4>(out_w_0_mid2_reg_1135.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln34_16_fu_666_p2() {
    add_ln34_16_fu_666_p2 = (!tmp5_0_0_mid2_reg_1174.read().is_01() || !zext_ln34_25_fu_663_p1.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp5_0_0_mid2_reg_1174.read()) + sc_biguint<11>(zext_ln34_25_fu_663_p1.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln34_17_fu_691_p2() {
    add_ln34_17_fu_691_p2 = (!tmp5_1_0_mid2_reg_1271.read().is_01() || !zext_ln34_21_reg_1224.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp5_1_0_mid2_reg_1271.read()) + sc_biguint<11>(zext_ln34_21_reg_1224.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln34_18_fu_695_p2() {
    add_ln34_18_fu_695_p2 = (!tmp5_1_0_mid2_reg_1271.read().is_01() || !zext_ln34_23_reg_1260.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp5_1_0_mid2_reg_1271.read()) + sc_biguint<11>(zext_ln34_23_reg_1260.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln34_19_fu_699_p2() {
    add_ln34_19_fu_699_p2 = (!tmp5_1_0_mid2_reg_1271.read().is_01() || !zext_ln34_25_reg_1303.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp5_1_0_mid2_reg_1271.read()) + sc_biguint<11>(zext_ln34_25_reg_1303.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln34_20_fu_655_p2() {
    add_ln34_20_fu_655_p2 = (!tmp5_2_0_mid2_reg_1217.read().is_01() || !zext_ln34_21_reg_1224.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp5_2_0_mid2_reg_1217.read()) + sc_biguint<11>(zext_ln34_21_reg_1224.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln34_21_fu_659_p2() {
    add_ln34_21_fu_659_p2 = (!tmp5_2_0_mid2_reg_1217.read().is_01() || !zext_ln34_23_reg_1260.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp5_2_0_mid2_reg_1217.read()) + sc_biguint<11>(zext_ln34_23_reg_1260.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln34_22_fu_679_p2() {
    add_ln34_22_fu_679_p2 = (!tmp5_2_0_mid2_reg_1217.read().is_01() || !zext_ln34_25_fu_663_p1.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp5_2_0_mid2_reg_1217.read()) + sc_biguint<11>(zext_ln34_25_fu_663_p1.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln34_fu_589_p2() {
    add_ln34_fu_589_p2 = (!tmp5_0_0_mid2_reg_1174.read().is_01() || !zext_ln34_21_fu_586_p1.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp5_0_0_mid2_reg_1174.read()) + sc_biguint<11>(zext_ln34_21_fu_586_p1.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_10_fu_857_p2() {
    add_ln40_10_fu_857_p2 = (!trunc_ln40_s_reg_1474.read().is_01() || !trunc_ln40_8_fu_831_p4.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln40_s_reg_1474.read()) + sc_biguint<16>(trunc_ln40_8_fu_831_p4.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_11_fu_862_p2() {
    add_ln40_11_fu_862_p2 = (!add_ln40_10_fu_857_p2.read().is_01() || !trunc_ln40_9_reg_1414.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln40_10_fu_857_p2.read()) + sc_biguint<16>(trunc_ln40_9_reg_1414.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_12_fu_886_p2() {
    add_ln40_12_fu_886_p2 = (!add_ln40_11_reg_1509.read().is_01() || !add_ln40_9_reg_1504.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln40_11_reg_1509.read()) + sc_biguint<16>(add_ln40_9_reg_1504.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_13_fu_876_p2() {
    add_ln40_13_fu_876_p2 = (!trunc_ln40_1_reg_1494.read().is_01() || !trunc_ln40_2_fu_867_p4.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln40_1_reg_1494.read()) + sc_biguint<16>(trunc_ln40_2_fu_867_p4.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_14_fu_821_p2() {
    add_ln40_14_fu_821_p2 = (!trunc_ln40_4_reg_1459.read().is_01() || !trunc_ln40_5_fu_812_p4.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln40_4_reg_1459.read()) + sc_biguint<16>(trunc_ln40_5_fu_812_p4.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_15_fu_826_p2() {
    add_ln40_15_fu_826_p2 = (!add_ln40_14_fu_821_p2.read().is_01() || !trunc_ln40_3_reg_1454.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln40_14_fu_821_p2.read()) + sc_biguint<16>(trunc_ln40_3_reg_1454.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_16_fu_881_p2() {
    add_ln40_16_fu_881_p2 = (!add_ln40_15_reg_1489.read().is_01() || !add_ln40_13_fu_876_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln40_15_reg_1489.read()) + sc_biguint<16>(add_ln40_13_fu_876_p2.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_17_fu_890_p2() {
    add_ln40_17_fu_890_p2 = (!add_ln40_16_reg_1514.read().is_01() || !add_ln40_12_fu_886_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln40_16_reg_1514.read()) + sc_biguint<16>(add_ln40_12_fu_886_p2.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_9_fu_853_p2() {
    add_ln40_9_fu_853_p2 = (!bias_load_reg_1469.read().is_01() || !trunc_ln_reg_1409.read().is_01())? sc_lv<16>(): (sc_biguint<16>(bias_load_reg_1469.read()) + sc_biguint<16>(trunc_ln_reg_1409.read()));
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[2];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_pp0_stage2() {
    ap_CS_fsm_pp0_stage2 = ap_CS_fsm.read()[3];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_pp0_stage3() {
    ap_CS_fsm_pp0_stage3 = ap_CS_fsm.read()[4];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_pp0_stage4() {
    ap_CS_fsm_pp0_stage4 = ap_CS_fsm.read()[5];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_state20() {
    ap_CS_fsm_state20 = ap_CS_fsm.read()[6];
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage2() {
    ap_block_pp0_stage2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage2_11001() {
    ap_block_pp0_stage2_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage2_subdone() {
    ap_block_pp0_stage2_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage3() {
    ap_block_pp0_stage3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage3_11001() {
    ap_block_pp0_stage3_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage3_subdone() {
    ap_block_pp0_stage3_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage4() {
    ap_block_pp0_stage4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage4_11001() {
    ap_block_pp0_stage4_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage4_subdone() {
    ap_block_pp0_stage4_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state10_pp0_stage3_iter1() {
    ap_block_state10_pp0_stage3_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state11_pp0_stage4_iter1() {
    ap_block_state11_pp0_stage4_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state12_pp0_stage0_iter2() {
    ap_block_state12_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state13_pp0_stage1_iter2() {
    ap_block_state13_pp0_stage1_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state14_pp0_stage2_iter2() {
    ap_block_state14_pp0_stage2_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state15_pp0_stage3_iter2() {
    ap_block_state15_pp0_stage3_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state16_pp0_stage4_iter2() {
    ap_block_state16_pp0_stage4_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state17_pp0_stage0_iter3() {
    ap_block_state17_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state18_pp0_stage1_iter3() {
    ap_block_state18_pp0_stage1_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state19_pp0_stage2_iter3() {
    ap_block_state19_pp0_stage2_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state3_pp0_stage1_iter0() {
    ap_block_state3_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state4_pp0_stage2_iter0() {
    ap_block_state4_pp0_stage2_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state5_pp0_stage3_iter0() {
    ap_block_state5_pp0_stage3_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state6_pp0_stage4_iter0() {
    ap_block_state6_pp0_stage4_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state7_pp0_stage0_iter1() {
    ap_block_state7_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state8_pp0_stage1_iter1() {
    ap_block_state8_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state9_pp0_stage2_iter1() {
    ap_block_state9_pp0_stage2_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_condition_pp0_exit_iter0_state5() {
    if (esl_seteq<1,1,1>(icmp_ln21_reg_1024.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state5 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state5 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state20.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void depthwise_conv2d_fix_1::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_ap_phi_mux_indvar_flatten39_phi_fu_258_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln21_reg_1024.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_indvar_flatten39_phi_fu_258_p4 = add_ln21_reg_1124.read();
    } else {
        ap_phi_mux_indvar_flatten39_phi_fu_258_p4 = indvar_flatten39_reg_254.read();
    }
}

void depthwise_conv2d_fix_1::thread_ap_phi_mux_indvar_flatten_phi_fu_282_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln21_reg_1024.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_indvar_flatten_phi_fu_282_p4 = select_ln22_2_reg_1169.read();
    } else {
        ap_phi_mux_indvar_flatten_phi_fu_282_p4 = indvar_flatten_reg_278.read();
    }
}

void depthwise_conv2d_fix_1::thread_ap_phi_mux_out_d_0_phi_fu_270_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln21_reg_1024.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_d_0_phi_fu_270_p4 = select_ln28_9_reg_1064.read();
    } else {
        ap_phi_mux_out_d_0_phi_fu_270_p4 = out_d_0_reg_266.read();
    }
}

void depthwise_conv2d_fix_1::thread_ap_phi_mux_out_h_0_phi_fu_293_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln21_reg_1024_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_h_0_phi_fu_293_p4 = select_ln22_reg_1152.read();
    } else {
        ap_phi_mux_out_h_0_phi_fu_293_p4 = out_h_0_reg_289.read();
    }
}

void depthwise_conv2d_fix_1::thread_ap_phi_mux_out_w_0_phi_fu_304_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln21_reg_1024_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_w_0_phi_fu_304_p4 = out_w_reg_1191.read();
    } else {
        ap_phi_mux_out_w_0_phi_fu_304_p4 = out_w_0_reg_300.read();
    }
}

void depthwise_conv2d_fix_1::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state20.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_bias_address0() {
    bias_address0 =  (sc_lv<3>) (zext_ln28_fu_765_p1.read());
}

void depthwise_conv2d_fix_1::thread_bias_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        bias_ce0 = ap_const_logic_1;
    } else {
        bias_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_empty_50_fu_342_p1() {
    empty_50_fu_342_p1 = output_height.read().range(4-1, 0);
}

void depthwise_conv2d_fix_1::thread_empty_52_fu_476_p2() {
    empty_52_fu_476_p2 = (select_ln28_14_reg_1100.read() | icmp_ln22_reg_1034.read());
}

void depthwise_conv2d_fix_1::thread_empty_fu_338_p1() {
    empty_fu_338_p1 = output_width.read().range(4-1, 0);
}

void depthwise_conv2d_fix_1::thread_grp_fu_899_p0() {
    grp_fu_899_p0 =  (sc_lv<5>) (zext_ln40_1_cast_reg_988.read());
}

void depthwise_conv2d_fix_1::thread_grp_fu_899_p1() {
    grp_fu_899_p1 =  (sc_lv<7>) (grp_fu_899_p10.read());
}

void depthwise_conv2d_fix_1::thread_grp_fu_899_p10() {
    grp_fu_899_p10 = esl_zext<11,7>(tmp7_mid2_v_v_reg_1186.read());
}

void depthwise_conv2d_fix_1::thread_grp_fu_899_p2() {
    grp_fu_899_p2 =  (sc_lv<4>) (zext_ln34_21_reg_1224.read());
}

void depthwise_conv2d_fix_1::thread_icmp_ln21_fu_383_p2() {
    icmp_ln21_fu_383_p2 = (!ap_phi_mux_indvar_flatten39_phi_fu_258_p4.read().is_01() || !tmp_6_reg_1003.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten39_phi_fu_258_p4.read() == tmp_6_reg_1003.read());
}

void depthwise_conv2d_fix_1::thread_icmp_ln22_fu_394_p2() {
    icmp_ln22_fu_394_p2 = (!ap_phi_mux_indvar_flatten_phi_fu_282_p4.read().is_01() || !mul_ln5_reg_998.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten_phi_fu_282_p4.read() == mul_ln5_reg_998.read());
}

void depthwise_conv2d_fix_1::thread_icmp_ln23_2_fu_434_p2() {
    icmp_ln23_2_fu_434_p2 = (!ap_phi_mux_out_w_0_phi_fu_304_p4.read().is_01() || !empty_reg_993.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_out_w_0_phi_fu_304_p4.read() == empty_reg_993.read());
}

void depthwise_conv2d_fix_1::thread_icmp_ln23_fu_368_p2() {
    icmp_ln23_fu_368_p2 = (!empty_fu_338_p1.read().is_01() || !ap_const_lv4_0.is_01())? sc_lv<1>(): sc_lv<1>(empty_fu_338_p1.read() == ap_const_lv4_0);
}

void depthwise_conv2d_fix_1::thread_input_r_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln34_29_fu_753_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln34_27_fu_721_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln34_32_fu_703_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln34_31_fu_675_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln34_24_fu_622_p1.read());
    } else {
        input_r_address0 = "XXXXXXXXXXXXXX";
    }
}

void depthwise_conv2d_fix_1::thread_input_r_address1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln34_28_fu_725_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln34_26_fu_687_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln34_30_fu_671_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln34_22_fu_610_p1.read());
    } else {
        input_r_address1 = "XXXXXXXXXXXXXX";
    }
}

void depthwise_conv2d_fix_1::thread_input_r_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)))) {
        input_r_ce0 = ap_const_logic_1;
    } else {
        input_r_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_input_r_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)))) {
        input_r_ce1 = ap_const_logic_1;
    } else {
        input_r_ce1 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_kernel1_address0() {
    kernel1_address0 =  (sc_lv<5>) (ap_const_lv64_0);
}

void depthwise_conv2d_fix_1::thread_kernel1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        kernel1_ce0 = ap_const_logic_1;
    } else {
        kernel1_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_kernel2_address0() {
    kernel2_address0 =  (sc_lv<5>) (ap_const_lv64_0);
}

void depthwise_conv2d_fix_1::thread_kernel2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        kernel2_ce0 = ap_const_logic_1;
    } else {
        kernel2_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_kernel_address0() {
    kernel_address0 =  (sc_lv<5>) (ap_const_lv64_0);
}

void depthwise_conv2d_fix_1::thread_kernel_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        kernel_ce0 = ap_const_logic_1;
    } else {
        kernel_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_mul_ln34_11_fu_929_p1() {
    mul_ln34_11_fu_929_p1 =  (sc_lv<16>) (sext_ln34_18_reg_1419.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln34_12_fu_939_p1() {
    mul_ln34_12_fu_939_p1 =  (sc_lv<16>) (sext_ln34_20_reg_1424.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln34_13_fu_944_p1() {
    mul_ln34_13_fu_944_p1 =  (sc_lv<16>) (sext_ln34_14_reg_1378.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln34_14_fu_949_p1() {
    mul_ln34_14_fu_949_p1 =  (sc_lv<16>) (sext_ln34_16_reg_1389.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln34_17_fu_934_p1() {
    mul_ln34_17_fu_934_p1 =  (sc_lv<16>) (sext_ln34_14_reg_1378.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln34_18_fu_425_p0() {
    mul_ln34_18_fu_425_p0 =  (sc_lv<6>) (zext_ln34_reg_969.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln34_18_fu_425_p1() {
    mul_ln34_18_fu_425_p1 =  (sc_lv<4>) (mul_ln34_18_fu_425_p10.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln34_18_fu_425_p10() {
    mul_ln34_18_fu_425_p10 = esl_zext<7,4>(out_d_reg_1028.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln34_18_fu_425_p2() {
    mul_ln34_18_fu_425_p2 = (!mul_ln34_18_fu_425_p0.read().is_01() || !mul_ln34_18_fu_425_p1.read().is_01())? sc_lv<7>(): sc_biguint<6>(mul_ln34_18_fu_425_p0.read()) * sc_biguint<4>(mul_ln34_18_fu_425_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln34_fu_378_p0() {
    mul_ln34_fu_378_p0 =  (sc_lv<4>) (mul_ln34_fu_378_p00.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln34_fu_378_p00() {
    mul_ln34_fu_378_p00 = esl_zext<7,4>(ap_phi_mux_out_d_0_phi_fu_270_p4.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln34_fu_378_p1() {
    mul_ln34_fu_378_p1 =  (sc_lv<6>) (zext_ln34_reg_969.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln34_fu_378_p2() {
    mul_ln34_fu_378_p2 = (!mul_ln34_fu_378_p0.read().is_01() || !mul_ln34_fu_378_p1.read().is_01())? sc_lv<7>(): sc_biguint<4>(mul_ln34_fu_378_p0.read()) * sc_biguint<6>(mul_ln34_fu_378_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln40_2_fu_472_p0() {
    mul_ln40_2_fu_472_p0 =  (sc_lv<5>) (zext_ln40_reg_982.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln40_2_fu_472_p1() {
    mul_ln40_2_fu_472_p1 =  (sc_lv<4>) (zext_ln40_4_reg_1070.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln40_2_fu_472_p2() {
    mul_ln40_2_fu_472_p2 = (!mul_ln40_2_fu_472_p0.read().is_01() || !mul_ln40_2_fu_472_p1.read().is_01())? sc_lv<7>(): sc_biguint<5>(mul_ln40_2_fu_472_p0.read()) * sc_biguint<4>(mul_ln40_2_fu_472_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln40_fu_439_p0() {
    mul_ln40_fu_439_p0 =  (sc_lv<4>) (zext_ln40_2_reg_1013.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln40_fu_439_p1() {
    mul_ln40_fu_439_p1 =  (sc_lv<5>) (zext_ln40_reg_982.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln40_fu_439_p2() {
    mul_ln40_fu_439_p2 = (!mul_ln40_fu_439_p0.read().is_01() || !mul_ln40_fu_439_p1.read().is_01())? sc_lv<7>(): sc_biguint<4>(mul_ln40_fu_439_p0.read()) * sc_biguint<5>(mul_ln40_fu_439_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln5_fu_354_p0() {
    mul_ln5_fu_354_p0 =  (sc_lv<4>) (mul_ln5_fu_354_p00.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln5_fu_354_p00() {
    mul_ln5_fu_354_p00 = esl_zext<8,4>(empty_50_fu_342_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln5_fu_354_p1() {
    mul_ln5_fu_354_p1 =  (sc_lv<4>) (mul_ln5_fu_354_p10.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln5_fu_354_p10() {
    mul_ln5_fu_354_p10 = esl_zext<8,4>(empty_fu_338_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln5_fu_354_p2() {
    mul_ln5_fu_354_p2 = (!mul_ln5_fu_354_p0.read().is_01() || !mul_ln5_fu_354_p1.read().is_01())? sc_lv<8>(): sc_biguint<4>(mul_ln5_fu_354_p0.read()) * sc_biguint<4>(mul_ln5_fu_354_p1.read());
}

void depthwise_conv2d_fix_1::thread_out_d_fu_388_p2() {
    out_d_fu_388_p2 = (!ap_const_lv4_1.is_01() || !ap_phi_mux_out_d_0_phi_fu_270_p4.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_1) + sc_biguint<4>(ap_phi_mux_out_d_0_phi_fu_270_p4.read()));
}

void depthwise_conv2d_fix_1::thread_out_h_fu_448_p2() {
    out_h_fu_448_p2 = (!ap_const_lv4_1.is_01() || !select_ln28_reg_1058.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_1) + sc_biguint<4>(select_ln28_reg_1058.read()));
}

void depthwise_conv2d_fix_1::thread_out_w_0_mid2_fu_480_p3() {
    out_w_0_mid2_fu_480_p3 = (!empty_52_fu_476_p2.read()[0].is_01())? sc_lv<4>(): ((empty_52_fu_476_p2.read()[0].to_bool())? ap_const_lv4_0: out_w_0_reg_300.read());
}

void depthwise_conv2d_fix_1::thread_out_w_fu_553_p2() {
    out_w_fu_553_p2 = (!ap_const_lv4_1.is_01() || !out_w_0_mid2_reg_1135.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_1) + sc_biguint<4>(out_w_0_mid2_reg_1135.read()));
}

void depthwise_conv2d_fix_1::thread_output_r_address0() {
    output_r_address0 =  (sc_lv<14>) (zext_ln40_3_fu_895_p1.read());
}

void depthwise_conv2d_fix_1::thread_output_r_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()))) {
        output_r_ce0 = ap_const_logic_1;
    } else {
        output_r_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_output_r_d0() {
    output_r_d0 = add_ln40_17_reg_1519.read();
}

void depthwise_conv2d_fix_1::thread_output_r_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_reg_1024_pp0_iter3_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()))) {
        output_r_we0 = ap_const_logic_1;
    } else {
        output_r_we0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_select_ln22_2_fu_523_p3() {
    select_ln22_2_fu_523_p3 = (!icmp_ln22_reg_1034.read()[0].is_01())? sc_lv<8>(): ((icmp_ln22_reg_1034.read()[0].to_bool())? ap_const_lv8_1: add_ln22_2_reg_1047.read());
}

void depthwise_conv2d_fix_1::thread_select_ln22_fu_497_p3() {
    select_ln22_fu_497_p3 = (!select_ln28_14_reg_1100.read()[0].is_01())? sc_lv<4>(): ((select_ln28_14_reg_1100.read()[0].to_bool())? out_h_reg_1108.read(): select_ln28_reg_1058.read());
}

void depthwise_conv2d_fix_1::thread_select_ln28_10_fu_467_p3() {
    select_ln28_10_fu_467_p3 = (!icmp_ln22_reg_1034.read()[0].is_01())? sc_lv<7>(): ((icmp_ln22_reg_1034.read()[0].to_bool())? mul_ln34_18_reg_1075.read(): mul_ln34_reg_1018.read());
}

void depthwise_conv2d_fix_1::thread_select_ln28_11_fu_502_p3() {
    select_ln28_11_fu_502_p3 = (!icmp_ln22_reg_1034.read()[0].is_01())? sc_lv<7>(): ((icmp_ln22_reg_1034.read()[0].to_bool())? mul_ln40_2_reg_1129.read(): mul_ln40_reg_1094.read());
}

void depthwise_conv2d_fix_1::thread_select_ln28_12_fu_507_p3() {
    select_ln28_12_fu_507_p3 = (!icmp_ln22_reg_1034.read()[0].is_01())? sc_lv<7>(): ((icmp_ln22_reg_1034.read()[0].to_bool())? mul_ln34_18_reg_1075.read(): tmp_0_0_reg_1114.read());
}

void depthwise_conv2d_fix_1::thread_select_ln28_13_fu_529_p3() {
    select_ln28_13_fu_529_p3 = (!icmp_ln22_reg_1034.read()[0].is_01())? sc_lv<7>(): ((icmp_ln22_reg_1034.read()[0].to_bool())? mul_ln40_2_reg_1129.read(): tmp6_reg_1119.read());
}

void depthwise_conv2d_fix_1::thread_select_ln28_14_fu_443_p3() {
    select_ln28_14_fu_443_p3 = (!icmp_ln22_reg_1034.read()[0].is_01())? sc_lv<1>(): ((icmp_ln22_reg_1034.read()[0].to_bool())? icmp_ln23_reg_1008.read(): icmp_ln23_2_reg_1089.read());
}

void depthwise_conv2d_fix_1::thread_select_ln28_9_fu_416_p3() {
    select_ln28_9_fu_416_p3 = (!icmp_ln22_reg_1034.read()[0].is_01())? sc_lv<4>(): ((icmp_ln22_reg_1034.read()[0].to_bool())? out_d_reg_1028.read(): out_d_0_reg_266.read());
}

void depthwise_conv2d_fix_1::thread_select_ln28_fu_409_p3() {
    select_ln28_fu_409_p3 = (!icmp_ln22_reg_1034.read()[0].is_01())? sc_lv<4>(): ((icmp_ln22_reg_1034.read()[0].to_bool())? ap_const_lv4_0: ap_phi_mux_out_h_0_phi_fu_293_p4.read());
}

void depthwise_conv2d_fix_1::thread_sext_ln34_14_fu_711_p1() {
    sext_ln34_14_fu_711_p1 = esl_sext<30,16>(tmp_9_reg_1328.read());
}

void depthwise_conv2d_fix_1::thread_sext_ln34_16_fu_718_p1() {
    sext_ln34_16_fu_718_p1 = esl_sext<30,16>(tmp_s_reg_1333.read());
}

void depthwise_conv2d_fix_1::thread_sext_ln34_18_fu_747_p1() {
    sext_ln34_18_fu_747_p1 = esl_sext<30,16>(tmp_4_reg_1343.read());
}

void depthwise_conv2d_fix_1::thread_sext_ln34_20_fu_750_p1() {
    sext_ln34_20_fu_750_p1 = esl_sext<30,16>(tmp_5_reg_1353.read());
}

void depthwise_conv2d_fix_1::thread_tmp5_0_0_mid2_fu_537_p0() {
    tmp5_0_0_mid2_fu_537_p0 =  (sc_lv<6>) (zext_ln34_2_cast14_reg_975.read());
}

void depthwise_conv2d_fix_1::thread_tmp5_0_0_mid2_fu_537_p1() {
    tmp5_0_0_mid2_fu_537_p1 =  (sc_lv<7>) (tmp5_0_0_mid2_fu_537_p10.read());
}

void depthwise_conv2d_fix_1::thread_tmp5_0_0_mid2_fu_537_p10() {
    tmp5_0_0_mid2_fu_537_p10 = esl_zext<11,7>(tmp5_0_0_mid2_v_v_reg_1157.read());
}

void depthwise_conv2d_fix_1::thread_tmp5_0_0_mid2_fu_537_p2() {
    tmp5_0_0_mid2_fu_537_p2 = (!tmp5_0_0_mid2_fu_537_p0.read().is_01() || !tmp5_0_0_mid2_fu_537_p1.read().is_01())? sc_lv<11>(): sc_biguint<6>(tmp5_0_0_mid2_fu_537_p0.read()) * sc_biguint<7>(tmp5_0_0_mid2_fu_537_p1.read());
}

void depthwise_conv2d_fix_1::thread_tmp5_0_0_mid2_v_v_fu_512_p3() {
    tmp5_0_0_mid2_v_v_fu_512_p3 = (!select_ln28_14_reg_1100.read()[0].is_01())? sc_lv<7>(): ((select_ln28_14_reg_1100.read()[0].to_bool())? tmp_0_0_mid1_reg_1147.read(): select_ln28_12_fu_507_p3.read());
}

void depthwise_conv2d_fix_1::thread_tmp5_1_0_mid2_fu_605_p0() {
    tmp5_1_0_mid2_fu_605_p0 =  (sc_lv<6>) (zext_ln34_2_cast14_reg_975.read());
}

void depthwise_conv2d_fix_1::thread_tmp5_1_0_mid2_fu_605_p1() {
    tmp5_1_0_mid2_fu_605_p1 =  (sc_lv<7>) (tmp5_1_0_mid2_fu_605_p10.read());
}

void depthwise_conv2d_fix_1::thread_tmp5_1_0_mid2_fu_605_p10() {
    tmp5_1_0_mid2_fu_605_p10 = esl_zext<11,7>(tmp5_1_0_mid2_v_v_reg_1212.read());
}

void depthwise_conv2d_fix_1::thread_tmp5_1_0_mid2_fu_605_p2() {
    tmp5_1_0_mid2_fu_605_p2 = (!tmp5_1_0_mid2_fu_605_p0.read().is_01() || !tmp5_1_0_mid2_fu_605_p1.read().is_01())? sc_lv<11>(): sc_biguint<6>(tmp5_1_0_mid2_fu_605_p0.read()) * sc_biguint<7>(tmp5_1_0_mid2_fu_605_p1.read());
}

void depthwise_conv2d_fix_1::thread_tmp5_1_0_mid2_v_v_fu_573_p2() {
    tmp5_1_0_mid2_v_v_fu_573_p2 = (!ap_const_lv7_1.is_01() || !tmp5_0_0_mid2_v_v_reg_1157.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_1) + sc_biguint<7>(tmp5_0_0_mid2_v_v_reg_1157.read()));
}

void depthwise_conv2d_fix_1::thread_tmp5_2_0_mid2_fu_581_p0() {
    tmp5_2_0_mid2_fu_581_p0 =  (sc_lv<6>) (zext_ln34_2_cast14_reg_975.read());
}

void depthwise_conv2d_fix_1::thread_tmp5_2_0_mid2_fu_581_p1() {
    tmp5_2_0_mid2_fu_581_p1 =  (sc_lv<7>) (tmp5_2_0_mid2_fu_581_p10.read());
}

void depthwise_conv2d_fix_1::thread_tmp5_2_0_mid2_fu_581_p10() {
    tmp5_2_0_mid2_fu_581_p10 = esl_zext<11,7>(tmp5_2_0_mid2_v_v_reg_1181.read());
}

void depthwise_conv2d_fix_1::thread_tmp5_2_0_mid2_fu_581_p2() {
    tmp5_2_0_mid2_fu_581_p2 = (!tmp5_2_0_mid2_fu_581_p0.read().is_01() || !tmp5_2_0_mid2_fu_581_p1.read().is_01())? sc_lv<11>(): sc_biguint<6>(tmp5_2_0_mid2_fu_581_p0.read()) * sc_biguint<7>(tmp5_2_0_mid2_fu_581_p1.read());
}

void depthwise_conv2d_fix_1::thread_tmp5_2_0_mid2_v_v_fu_542_p2() {
    tmp5_2_0_mid2_v_v_fu_542_p2 = (!ap_const_lv7_2.is_01() || !tmp5_0_0_mid2_v_v_reg_1157.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_2) + sc_biguint<7>(tmp5_0_0_mid2_v_v_reg_1157.read()));
}

void depthwise_conv2d_fix_1::thread_tmp6_fu_457_p2() {
    tmp6_fu_457_p2 = (!mul_ln40_reg_1094.read().is_01() || !zext_ln34_4_cast_reg_1052.read().is_01())? sc_lv<7>(): (sc_biguint<7>(mul_ln40_reg_1094.read()) + sc_biguint<7>(zext_ln34_4_cast_reg_1052.read()));
}

void depthwise_conv2d_fix_1::thread_tmp6_mid1_fu_518_p2() {
    tmp6_mid1_fu_518_p2 = (!zext_ln34_4_cast_mid_reg_1142.read().is_01() || !select_ln28_11_fu_502_p3.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln34_4_cast_mid_reg_1142.read()) + sc_biguint<7>(select_ln28_11_fu_502_p3.read()));
}

void depthwise_conv2d_fix_1::thread_tmp7_mid2_v_v_fu_547_p3() {
    tmp7_mid2_v_v_fu_547_p3 = (!select_ln28_14_reg_1100.read()[0].is_01())? sc_lv<7>(): ((select_ln28_14_reg_1100.read()[0].to_bool())? tmp6_mid1_reg_1164.read(): select_ln28_13_fu_529_p3.read());
}

void depthwise_conv2d_fix_1::thread_tmp_0_0_fu_453_p2() {
    tmp_0_0_fu_453_p2 = (!mul_ln34_reg_1018.read().is_01() || !zext_ln34_4_cast_reg_1052.read().is_01())? sc_lv<7>(): (sc_biguint<7>(mul_ln34_reg_1018.read()) + sc_biguint<7>(zext_ln34_4_cast_reg_1052.read()));
}

void depthwise_conv2d_fix_1::thread_tmp_0_0_mid1_fu_491_p2() {
    tmp_0_0_mid1_fu_491_p2 = (!zext_ln34_4_cast_mid_fu_488_p1.read().is_01() || !select_ln28_10_fu_467_p3.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln34_4_cast_mid_fu_488_p1.read()) + sc_biguint<7>(select_ln28_10_fu_467_p3.read()));
}

void depthwise_conv2d_fix_1::thread_tmp_6_fu_360_p3() {
    tmp_6_fu_360_p3 = esl_concat<8,3>(mul_ln5_fu_354_p2.read(), ap_const_lv3_0);
}

void depthwise_conv2d_fix_1::thread_trunc_ln28_fu_430_p1() {
    trunc_ln28_fu_430_p1 = select_ln28_9_fu_416_p3.read().range(2-1, 0);
}

void depthwise_conv2d_fix_1::thread_trunc_ln40_2_fu_867_p4() {
    trunc_ln40_2_fu_867_p4 = mul_ln34_14_reg_1499.read().range(29, 14);
}

void depthwise_conv2d_fix_1::thread_trunc_ln40_5_fu_812_p4() {
    trunc_ln40_5_fu_812_p4 = mul_ln34_17_reg_1464.read().range(29, 14);
}

void depthwise_conv2d_fix_1::thread_trunc_ln40_8_fu_831_p4() {
    trunc_ln40_8_fu_831_p4 = mul_ln34_12_reg_1479.read().range(29, 14);
}

void depthwise_conv2d_fix_1::thread_xor_ln28_fu_563_p2() {
    xor_ln28_fu_563_p2 = (trunc_ln28_reg_1081.read() ^ ap_const_lv2_2);
}

void depthwise_conv2d_fix_1::thread_zext_ln28_fu_765_p1() {
    zext_ln28_fu_765_p1 = esl_zext<64,4>(select_ln28_9_reg_1064_pp0_iter2_reg.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln34_21_fu_586_p1() {
    zext_ln34_21_fu_586_p1 = esl_zext<11,4>(out_w_0_mid2_reg_1135.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln34_22_fu_610_p1() {
    zext_ln34_22_fu_610_p1 = esl_zext<64,11>(add_ln34_reg_1231.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln34_23_fu_594_p1() {
    zext_ln34_23_fu_594_p1 = esl_zext<11,4>(out_w_reg_1191.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln34_24_fu_622_p1() {
    zext_ln34_24_fu_622_p1 = esl_zext<64,11>(add_ln34_14_reg_1266.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln34_25_fu_663_p1() {
    zext_ln34_25_fu_663_p1 = esl_zext<11,4>(add_ln34_15_reg_1288.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln34_26_fu_687_p1() {
    zext_ln34_26_fu_687_p1 = esl_zext<64,11>(add_ln34_16_reg_1308.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln34_27_fu_721_p1() {
    zext_ln34_27_fu_721_p1 = esl_zext<64,11>(add_ln34_17_reg_1348.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln34_28_fu_725_p1() {
    zext_ln34_28_fu_725_p1 = esl_zext<64,11>(add_ln34_18_reg_1358.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln34_29_fu_753_p1() {
    zext_ln34_29_fu_753_p1 = esl_zext<64,11>(add_ln34_19_reg_1363.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln34_2_cast14_fu_326_p1() {
    zext_ln34_2_cast14_fu_326_p1 = esl_zext<11,6>(input_width.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln34_30_fu_671_p1() {
    zext_ln34_30_fu_671_p1 = esl_zext<64,11>(add_ln34_20_reg_1293.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln34_31_fu_675_p1() {
    zext_ln34_31_fu_675_p1 = esl_zext<64,11>(add_ln34_21_reg_1298.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln34_32_fu_703_p1() {
    zext_ln34_32_fu_703_p1 = esl_zext<64,11>(add_ln34_22_reg_1323.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln34_4_cast_fu_405_p1() {
    zext_ln34_4_cast_fu_405_p1 = esl_zext<7,4>(ap_phi_mux_out_h_0_phi_fu_293_p4.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln34_4_cast_mid_fu_488_p1() {
    zext_ln34_4_cast_mid_fu_488_p1 = esl_zext<7,4>(out_h_reg_1108.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln34_fu_322_p1() {
    zext_ln34_fu_322_p1 = esl_zext<7,6>(input_height.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_1_cast_fu_334_p1() {
    zext_ln40_1_cast_fu_334_p1 = esl_zext<11,5>(output_width.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_2_fu_374_p1() {
    zext_ln40_2_fu_374_p1 = esl_zext<7,4>(ap_phi_mux_out_d_0_phi_fu_270_p4.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_3_fu_895_p1() {
    zext_ln40_3_fu_895_p1 = esl_zext<64,11>(add_ln40_reg_1373_pp0_iter2_reg.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_4_fu_422_p1() {
    zext_ln40_4_fu_422_p1 = esl_zext<7,4>(out_d_reg_1028.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_fu_330_p1() {
    zext_ln40_fu_330_p1 = esl_zext<7,5>(output_height.read());
}

void depthwise_conv2d_fix_1::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state20;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            }
            break;
        case 16 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1024.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1024.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state20;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            }
            break;
        case 32 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            }
            break;
        case 64 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<7>) ("XXXXXXX");
            break;
    }
}

}

