// Seed: 1266192352
module module_0 #(
    parameter id_1 = 32'd4
);
  tri0 _id_1 = 1;
  wire id_2[id_1 : 1], id_3;
  logic id_4 = -1'b0;
  wire  id_5;
  parameter id_6 = "";
endmodule
module module_1 #(
    parameter id_11 = 32'd78
) (
    input wire id_0[id_11 : -1],
    input uwire id_1,
    input wor id_2[1 : 'b0],
    input wor id_3,
    input tri id_4,
    input tri id_5,
    input wand id_6,
    input wire id_7,
    output tri1 id_8,
    output tri0 id_9,
    input wire id_10,
    input tri _id_11,
    input tri0 id_12,
    input tri id_13,
    output tri id_14,
    input uwire id_15,
    input tri0 id_16,
    input wor id_17,
    input tri1 id_18,
    input supply1 id_19,
    output logic id_20,
    output logic id_21
);
  initial id_20 = -1;
  always begin : LABEL_0
    id_21 <= -1 == id_15;
  end
  if (1) assign id_14 = id_13;
  integer id_23;
  assign id_23 = id_7;
  module_0 modCall_1 ();
  assign modCall_1._id_1 = 0;
endmodule
