{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592286676997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592286677005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 16 12:51:16 2020 " "Processing started: Tue Jun 16 12:51:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592286677005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286677005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286677005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592286677669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592286677669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_devider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_devider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_devider " "Found entity 1: clock_devider" {  } { { "clock_devider.v" "" { Text "C:/intelFPGA_lite/lab3/clock_devider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592286690941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286690941 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "clock_divider_testbench.v(28) " "Verilog HDL syntax warning at clock_divider_testbench.v(28): extra block comment delimiter characters /* within block comment" {  } { { "clock_divider_testbench.v" "" { Text "C:/intelFPGA_lite/lab3/clock_divider_testbench.v" 28 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1592286690941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_testbench " "Found entity 1: clock_divider_testbench" {  } { { "clock_divider_testbench.v" "" { Text "C:/intelFPGA_lite/lab3/clock_divider_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592286690952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286690952 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keep_high1.v(63) " "Verilog HDL information at keep_high1.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1592286690953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keep_high1.v 1 1 " "Found 1 design units, including 1 entities, in source file keep_high1.v" { { "Info" "ISGN_ENTITY_NAME" "1 keep_high1 " "Found entity 1: keep_high1" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592286690954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286690954 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "interface interface.v(1) " "Verilog HDL Declaration warning at interface.v(1): \"interface\" is SystemVerilog-2005 keyword" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1592286690955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.v 1 1 " "Found 1 design units, including 1 entities, in source file interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface " "Found entity 1: interface" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592286690956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286690956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_devider2.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_devider2.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_devider2 " "Found entity 1: clock_devider2" {  } { { "clock_devider2.v" "" { Text "C:/intelFPGA_lite/lab3/clock_devider2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592286690956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286690956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/interface2.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/interface2.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface2 " "Found entity 1: interface2" {  } { { "output_files/interface2.v" "" { Text "C:/intelFPGA_lite/lab3/output_files/interface2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592286690959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286690959 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin_to_bcd2.v(6) " "Verilog HDL information at bin_to_bcd2.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "bin_to_bcd2.v" "" { Text "C:/intelFPGA_lite/lab3/bin_to_bcd2.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1592286690961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd2.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd2 " "Found entity 1: bin_to_bcd2" {  } { { "bin_to_bcd2.v" "" { Text "C:/intelFPGA_lite/lab3/bin_to_bcd2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592286690961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286690961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led7_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file led7_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 led7_decoder " "Found entity 1: led7_decoder" {  } { { "led7_decoder.v" "" { Text "C:/intelFPGA_lite/lab3/led7_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592286690962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286690962 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "interface " "Elaborating entity \"interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592286691046 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..1\] interface.v(6) " "Output port \"LEDR\[17..1\]\" at interface.v(6) has no driver" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1592286691046 "|interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keep_high1 keep_high1:uut " "Elaborating entity \"keep_high1\" for hierarchy \"keep_high1:uut\"" {  } { { "interface.v" "uut" { Text "C:/intelFPGA_lite/lab3/interface.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592286691082 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 keep_high1.v(13) " "Verilog HDL assignment warning at keep_high1.v(13): truncated value with size 32 to match size of target (1)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592286691085 "|interface|keep_high1:uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buffer keep_high1.v(56) " "Verilog HDL Always Construct warning at keep_high1.v(56): inferring latch(es) for variable \"buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592286691086 "|interface|keep_high1:uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j keep_high1.v(56) " "Verilog HDL Always Construct warning at keep_high1.v(56): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592286691086 "|interface|keep_high1:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 keep_high1.v(78) " "Verilog HDL assignment warning at keep_high1.v(78): truncated value with size 32 to match size of target (28)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592286691087 "|interface|keep_high1:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 keep_high1.v(85) " "Verilog HDL assignment warning at keep_high1.v(85): truncated value with size 32 to match size of target (28)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592286691088 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[0\] keep_high1.v(56) " "Inferred latch for \"j\[0\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691089 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[1\] keep_high1.v(56) " "Inferred latch for \"j\[1\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691089 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[2\] keep_high1.v(56) " "Inferred latch for \"j\[2\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691089 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[3\] keep_high1.v(56) " "Inferred latch for \"j\[3\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691103 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[4\] keep_high1.v(56) " "Inferred latch for \"j\[4\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691103 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[5\] keep_high1.v(56) " "Inferred latch for \"j\[5\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691103 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[6\] keep_high1.v(56) " "Inferred latch for \"j\[6\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691103 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[7\] keep_high1.v(56) " "Inferred latch for \"j\[7\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691103 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[8\] keep_high1.v(56) " "Inferred latch for \"j\[8\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691103 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[9\] keep_high1.v(56) " "Inferred latch for \"j\[9\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691103 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[10\] keep_high1.v(56) " "Inferred latch for \"j\[10\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691104 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[11\] keep_high1.v(56) " "Inferred latch for \"j\[11\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691104 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[12\] keep_high1.v(56) " "Inferred latch for \"j\[12\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691104 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[13\] keep_high1.v(56) " "Inferred latch for \"j\[13\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691104 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[14\] keep_high1.v(56) " "Inferred latch for \"j\[14\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691104 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[15\] keep_high1.v(56) " "Inferred latch for \"j\[15\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691104 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[16\] keep_high1.v(56) " "Inferred latch for \"j\[16\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691104 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[17\] keep_high1.v(56) " "Inferred latch for \"j\[17\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691104 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[18\] keep_high1.v(56) " "Inferred latch for \"j\[18\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691105 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[19\] keep_high1.v(56) " "Inferred latch for \"j\[19\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691105 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[20\] keep_high1.v(56) " "Inferred latch for \"j\[20\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691105 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[21\] keep_high1.v(56) " "Inferred latch for \"j\[21\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691105 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[22\] keep_high1.v(56) " "Inferred latch for \"j\[22\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691105 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[23\] keep_high1.v(56) " "Inferred latch for \"j\[23\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691105 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[24\] keep_high1.v(56) " "Inferred latch for \"j\[24\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691105 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[25\] keep_high1.v(56) " "Inferred latch for \"j\[25\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691106 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[26\] keep_high1.v(56) " "Inferred latch for \"j\[26\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691106 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[27\] keep_high1.v(56) " "Inferred latch for \"j\[27\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691106 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[28\] keep_high1.v(56) " "Inferred latch for \"j\[28\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691106 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[29\] keep_high1.v(56) " "Inferred latch for \"j\[29\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691106 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[30\] keep_high1.v(56) " "Inferred latch for \"j\[30\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691106 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[31\] keep_high1.v(56) " "Inferred latch for \"j\[31\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691107 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[0\] keep_high1.v(56) " "Inferred latch for \"buffer\[0\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691107 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[1\] keep_high1.v(56) " "Inferred latch for \"buffer\[1\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691107 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[2\] keep_high1.v(56) " "Inferred latch for \"buffer\[2\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691107 "|interface|keep_high1:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[3\] keep_high1.v(56) " "Inferred latch for \"buffer\[3\]\" at keep_high1.v(56)" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286691107 "|interface|keep_high1:uut"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 9 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1592286691843 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1592286691843 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592286691920 "|interface|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592286691920 "|interface|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592286691920 "|interface|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592286691920 "|interface|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592286691920 "|interface|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592286691920 "|interface|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592286691920 "|interface|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592286691920 "|interface|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592286691920 "|interface|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592286691920 "|interface|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592286691920 "|interface|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592286691920 "|interface|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592286691920 "|interface|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592286691920 "|interface|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592286691920 "|interface|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592286691920 "|interface|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592286691920 "|interface|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1592286691920 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1592286692014 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "keep_high1:uut\|run High " "Register keep_high1:uut\|run will power up to High" {  } { { "keep_high1.v" "" { Text "C:/intelFPGA_lite/lab3/keep_high1.v" 9 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1592286692142 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1592286692142 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/lab3/output_files/lab3.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/lab3/output_files/lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286692662 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592286693071 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592286693071 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592286693320 "|interface|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592286693320 "|interface|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592286693320 "|interface|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592286693320 "|interface|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592286693320 "|interface|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592286693320 "|interface|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592286693320 "|interface|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592286693320 "|interface|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592286693320 "|interface|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592286693320 "|interface|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592286693320 "|interface|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592286693320 "|interface|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592286693320 "|interface|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592286693320 "|interface|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592286693320 "|interface|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592286693320 "|interface|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/lab3/interface.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592286693320 "|interface|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1592286693320 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "168 " "Implemented 168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592286693322 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592286693322 ""} { "Info" "ICUT_CUT_TM_LCELLS" "127 " "Implemented 127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592286693322 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592286693322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592286693473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 16 12:51:33 2020 " "Processing ended: Tue Jun 16 12:51:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592286693473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592286693473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592286693473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592286693473 ""}
