\hypertarget{struct_s_m_b_u_s___init_type_def}{}\section{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_s_m_b_u_s___init_type_def}\index{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def@{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_s_m_b_u_s___init_type_def_acd4afe05c37d7924e50f6795641dbd70}{Timing}
\item 
uint32\+\_\+t \hyperlink{struct_s_m_b_u_s___init_type_def_a686738e87b5427853f153bcf9344bd63}{Analog\+Filter}
\item 
uint32\+\_\+t \hyperlink{struct_s_m_b_u_s___init_type_def_a8abec5c168e27bf11b2808c1450bdeda}{Own\+Address1}
\item 
uint32\+\_\+t \hyperlink{struct_s_m_b_u_s___init_type_def_aa7afcb44ef1f351763d7dc69ba0f4f8c}{Addressing\+Mode}
\item 
uint32\+\_\+t \hyperlink{struct_s_m_b_u_s___init_type_def_aabb4e156aa4af60dfaf591419e9b1a07}{Dual\+Address\+Mode}
\item 
uint32\+\_\+t \hyperlink{struct_s_m_b_u_s___init_type_def_a6300c7a7e1b7d5444226a1bd55744f53}{Own\+Address2}
\item 
uint32\+\_\+t \hyperlink{struct_s_m_b_u_s___init_type_def_a4fb48639ef769c55e617e6b97e63a531}{Own\+Address2\+Masks}
\item 
uint32\+\_\+t \hyperlink{struct_s_m_b_u_s___init_type_def_afc70f58c0935194064d720779fbf22b5}{General\+Call\+Mode}
\item 
uint32\+\_\+t \hyperlink{struct_s_m_b_u_s___init_type_def_a47971fd08a9784eddaa3d83fb998030c}{No\+Stretch\+Mode}
\item 
uint32\+\_\+t \hyperlink{struct_s_m_b_u_s___init_type_def_a83000ad39e33f28f05cd52e714d72373}{Packet\+Error\+Check\+Mode}
\item 
uint32\+\_\+t \hyperlink{struct_s_m_b_u_s___init_type_def_a3fdc14ef0737148ca9f769fc1e42846e}{Peripheral\+Mode}
\item 
uint32\+\_\+t \hyperlink{struct_s_m_b_u_s___init_type_def_a7fda7115824afc18c97a7a2f32886177}{S\+M\+Bus\+Timeout}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\mbox{\Hypertarget{struct_s_m_b_u_s___init_type_def_aa7afcb44ef1f351763d7dc69ba0f4f8c}\label{struct_s_m_b_u_s___init_type_def_aa7afcb44ef1f351763d7dc69ba0f4f8c}} 
\index{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def@{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}!Addressing\+Mode@{Addressing\+Mode}}
\index{Addressing\+Mode@{Addressing\+Mode}!S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def@{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{Addressing\+Mode}{AddressingMode}}
{\footnotesize\ttfamily uint32\+\_\+t Addressing\+Mode}

Specifies if 7-\/bit or 10-\/bit addressing mode for master is selected. This parameter can be a value of \hyperlink{group___s_m_b_u_s__addressing__mode}{S\+M\+B\+US addressing mode} \mbox{\Hypertarget{struct_s_m_b_u_s___init_type_def_a686738e87b5427853f153bcf9344bd63}\label{struct_s_m_b_u_s___init_type_def_a686738e87b5427853f153bcf9344bd63}} 
\index{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def@{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}!Analog\+Filter@{Analog\+Filter}}
\index{Analog\+Filter@{Analog\+Filter}!S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def@{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{Analog\+Filter}{AnalogFilter}}
{\footnotesize\ttfamily uint32\+\_\+t Analog\+Filter}

Specifies if Analog Filter is enable or not. This parameter can be a value of \hyperlink{group___s_m_b_u_s___analog___filter}{S\+M\+B\+US Analog Filter} \mbox{\Hypertarget{struct_s_m_b_u_s___init_type_def_aabb4e156aa4af60dfaf591419e9b1a07}\label{struct_s_m_b_u_s___init_type_def_aabb4e156aa4af60dfaf591419e9b1a07}} 
\index{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def@{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}!Dual\+Address\+Mode@{Dual\+Address\+Mode}}
\index{Dual\+Address\+Mode@{Dual\+Address\+Mode}!S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def@{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{Dual\+Address\+Mode}{DualAddressMode}}
{\footnotesize\ttfamily uint32\+\_\+t Dual\+Address\+Mode}

Specifies if dual addressing mode is selected. This parameter can be a value of \hyperlink{group___s_m_b_u_s__dual__addressing__mode}{S\+M\+B\+US dual addressing mode} \mbox{\Hypertarget{struct_s_m_b_u_s___init_type_def_afc70f58c0935194064d720779fbf22b5}\label{struct_s_m_b_u_s___init_type_def_afc70f58c0935194064d720779fbf22b5}} 
\index{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def@{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}!General\+Call\+Mode@{General\+Call\+Mode}}
\index{General\+Call\+Mode@{General\+Call\+Mode}!S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def@{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{General\+Call\+Mode}{GeneralCallMode}}
{\footnotesize\ttfamily uint32\+\_\+t General\+Call\+Mode}

Specifies if general call mode is selected. This parameter can be a value of \hyperlink{group___s_m_b_u_s__general__call__addressing__mode}{S\+M\+B\+US general call addressing mode}. \mbox{\Hypertarget{struct_s_m_b_u_s___init_type_def_a47971fd08a9784eddaa3d83fb998030c}\label{struct_s_m_b_u_s___init_type_def_a47971fd08a9784eddaa3d83fb998030c}} 
\index{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def@{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}!No\+Stretch\+Mode@{No\+Stretch\+Mode}}
\index{No\+Stretch\+Mode@{No\+Stretch\+Mode}!S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def@{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{No\+Stretch\+Mode}{NoStretchMode}}
{\footnotesize\ttfamily uint32\+\_\+t No\+Stretch\+Mode}

Specifies if nostretch mode is selected. This parameter can be a value of \hyperlink{group___s_m_b_u_s__nostretch__mode}{S\+M\+B\+US nostretch mode} \mbox{\Hypertarget{struct_s_m_b_u_s___init_type_def_a8abec5c168e27bf11b2808c1450bdeda}\label{struct_s_m_b_u_s___init_type_def_a8abec5c168e27bf11b2808c1450bdeda}} 
\index{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def@{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}!Own\+Address1@{Own\+Address1}}
\index{Own\+Address1@{Own\+Address1}!S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def@{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{Own\+Address1}{OwnAddress1}}
{\footnotesize\ttfamily uint32\+\_\+t Own\+Address1}

Specifies the first device own address. This parameter can be a 7-\/bit or 10-\/bit address. \mbox{\Hypertarget{struct_s_m_b_u_s___init_type_def_a6300c7a7e1b7d5444226a1bd55744f53}\label{struct_s_m_b_u_s___init_type_def_a6300c7a7e1b7d5444226a1bd55744f53}} 
\index{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def@{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}!Own\+Address2@{Own\+Address2}}
\index{Own\+Address2@{Own\+Address2}!S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def@{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{Own\+Address2}{OwnAddress2}}
{\footnotesize\ttfamily uint32\+\_\+t Own\+Address2}

Specifies the second device own address if dual addressing mode is selected This parameter can be a 7-\/bit address. \mbox{\Hypertarget{struct_s_m_b_u_s___init_type_def_a4fb48639ef769c55e617e6b97e63a531}\label{struct_s_m_b_u_s___init_type_def_a4fb48639ef769c55e617e6b97e63a531}} 
\index{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def@{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}!Own\+Address2\+Masks@{Own\+Address2\+Masks}}
\index{Own\+Address2\+Masks@{Own\+Address2\+Masks}!S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def@{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{Own\+Address2\+Masks}{OwnAddress2Masks}}
{\footnotesize\ttfamily uint32\+\_\+t Own\+Address2\+Masks}

Specifies the acknoledge mask address second device own address if dual addressing mode is selected This parameter can be a value of \hyperlink{group___s_m_b_u_s__own__address2__masks}{S\+M\+B\+US ownaddress2 masks}. \mbox{\Hypertarget{struct_s_m_b_u_s___init_type_def_a83000ad39e33f28f05cd52e714d72373}\label{struct_s_m_b_u_s___init_type_def_a83000ad39e33f28f05cd52e714d72373}} 
\index{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def@{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}!Packet\+Error\+Check\+Mode@{Packet\+Error\+Check\+Mode}}
\index{Packet\+Error\+Check\+Mode@{Packet\+Error\+Check\+Mode}!S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def@{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{Packet\+Error\+Check\+Mode}{PacketErrorCheckMode}}
{\footnotesize\ttfamily uint32\+\_\+t Packet\+Error\+Check\+Mode}

Specifies if Packet Error Check mode is selected. This parameter can be a value of \hyperlink{group___s_m_b_u_s__packet__error__check__mode}{S\+M\+B\+US packet error check mode} \mbox{\Hypertarget{struct_s_m_b_u_s___init_type_def_a3fdc14ef0737148ca9f769fc1e42846e}\label{struct_s_m_b_u_s___init_type_def_a3fdc14ef0737148ca9f769fc1e42846e}} 
\index{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def@{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}!Peripheral\+Mode@{Peripheral\+Mode}}
\index{Peripheral\+Mode@{Peripheral\+Mode}!S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def@{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{Peripheral\+Mode}{PeripheralMode}}
{\footnotesize\ttfamily uint32\+\_\+t Peripheral\+Mode}

Specifies which mode of Periphal is selected. This parameter can be a value of \hyperlink{group___s_m_b_u_s__peripheral__mode}{S\+M\+B\+US peripheral mode} \mbox{\Hypertarget{struct_s_m_b_u_s___init_type_def_a7fda7115824afc18c97a7a2f32886177}\label{struct_s_m_b_u_s___init_type_def_a7fda7115824afc18c97a7a2f32886177}} 
\index{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def@{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}!S\+M\+Bus\+Timeout@{S\+M\+Bus\+Timeout}}
\index{S\+M\+Bus\+Timeout@{S\+M\+Bus\+Timeout}!S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def@{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+M\+Bus\+Timeout}{SMBusTimeout}}
{\footnotesize\ttfamily uint32\+\_\+t S\+M\+Bus\+Timeout}

Specifies the content of the 32 Bits S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+register value. (Enable bits and different timeout values) This parameter calculated by referring to S\+M\+B\+US initialization section in Reference manual \mbox{\Hypertarget{struct_s_m_b_u_s___init_type_def_acd4afe05c37d7924e50f6795641dbd70}\label{struct_s_m_b_u_s___init_type_def_acd4afe05c37d7924e50f6795641dbd70}} 
\index{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def@{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}!Timing@{Timing}}
\index{Timing@{Timing}!S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def@{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{Timing}{Timing}}
{\footnotesize\ttfamily uint32\+\_\+t Timing}

Specifies the S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+I\+N\+G\+R\+\_\+register value. This parameter calculated by referring to S\+M\+B\+US initialization section in Reference manual 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
H\+A\+L\+\_\+\+Driver/\+Inc/\hyperlink{stm32f0xx__hal__smbus_8h}{stm32f0xx\+\_\+hal\+\_\+smbus.\+h}\end{DoxyCompactItemize}
