\hypertarget{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields}{}\section{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+:\+:\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields Struct Reference}
\label{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields}\index{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a1c19f27a39695412159b8c9e676a2ee8}{M0\+UM}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a10c17c9988e842fd22c98c31f6e73b62}{M0\+SM}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a92cd1a6c7fc11890c52658990dc64e6a}{M0\+PE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a93541451f8f786395a8e70414f1e9ddf}{M1\+UM}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a50fdba77fae7d8abbfef0d74db854a2e}{M1\+SM}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a5317c413e9cc36f79df5c901ae7a3a8b}{M1\+PE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a41f7aec94e426c6325d17a3a2482e123}{M2\+UM}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a64277c6e7d8de2d2d7e1a154df13b366}{M2\+SM}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_aa6b0e59c23562158e6f41ddee9626edd}{M2\+PE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_acb4a275665be55d793b72cb1bdfd932c}{M3\+UM}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a1d5c8e3f717bcefc51847efd1151317a}{M3\+SM}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a52fde37199553970da42cb206ce37096}{M3\+PE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a57fd5b97c141616eccfd2a9a51214d24}{M4\+WE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a664d7534bbdd0e750202dc3416152011}{M4\+RE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_acc8b53e8a6535361ad8d690a7142d6d6}{M5\+WE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a9d873c260ef1bbea33493930ff22a8b7}{M5\+RE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a44d9bd01fbd19bacac223529c1983ff6}{M6\+WE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a0c5f96f6100153d066584de8bdc032a9}{M6\+RE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_ac4fe1ddd4e4c31b98f925223264479c1}{M7\+WE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a01d7cb18b7e907d8c957ee72ae0be251}{M7\+RE}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}!M0\+PE@{M0\+PE}}
\index{M0\+PE@{M0\+PE}!\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M0\+PE}{M0PE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields\+::\+M0\+PE}\hypertarget{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a92cd1a6c7fc11890c52658990dc64e6a}{}\label{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a92cd1a6c7fc11890c52658990dc64e6a}
\mbox{[}5\mbox{]} Bus Master 0 Process Identifier Enable \index{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}!M0\+SM@{M0\+SM}}
\index{M0\+SM@{M0\+SM}!\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M0\+SM}{M0SM}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields\+::\+M0\+SM}\hypertarget{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a10c17c9988e842fd22c98c31f6e73b62}{}\label{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a10c17c9988e842fd22c98c31f6e73b62}
\mbox{[}4\+:3\mbox{]} Bus Master 0 Supervisor Mode Access Control \index{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}!M0\+UM@{M0\+UM}}
\index{M0\+UM@{M0\+UM}!\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M0\+UM}{M0UM}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields\+::\+M0\+UM}\hypertarget{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a1c19f27a39695412159b8c9e676a2ee8}{}\label{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a1c19f27a39695412159b8c9e676a2ee8}
\mbox{[}2\+:0\mbox{]} Bus Master 0 User Mode Access Control \index{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}!M1\+PE@{M1\+PE}}
\index{M1\+PE@{M1\+PE}!\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M1\+PE}{M1PE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields\+::\+M1\+PE}\hypertarget{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a5317c413e9cc36f79df5c901ae7a3a8b}{}\label{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a5317c413e9cc36f79df5c901ae7a3a8b}
\mbox{[}11\mbox{]} Bus Master 1 Process Identifier Enable \index{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}!M1\+SM@{M1\+SM}}
\index{M1\+SM@{M1\+SM}!\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M1\+SM}{M1SM}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields\+::\+M1\+SM}\hypertarget{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a50fdba77fae7d8abbfef0d74db854a2e}{}\label{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a50fdba77fae7d8abbfef0d74db854a2e}
\mbox{[}10\+:9\mbox{]} Bus Master 1 Supervisor Mode Access Control \index{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}!M1\+UM@{M1\+UM}}
\index{M1\+UM@{M1\+UM}!\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M1\+UM}{M1UM}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields\+::\+M1\+UM}\hypertarget{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a93541451f8f786395a8e70414f1e9ddf}{}\label{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a93541451f8f786395a8e70414f1e9ddf}
\mbox{[}8\+:6\mbox{]} Bus Master 1 User Mode Access Control \index{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}!M2\+PE@{M2\+PE}}
\index{M2\+PE@{M2\+PE}!\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M2\+PE}{M2PE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields\+::\+M2\+PE}\hypertarget{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_aa6b0e59c23562158e6f41ddee9626edd}{}\label{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_aa6b0e59c23562158e6f41ddee9626edd}
\mbox{[}17\mbox{]} Bus Master 2 Process Identifier Enable \index{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}!M2\+SM@{M2\+SM}}
\index{M2\+SM@{M2\+SM}!\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M2\+SM}{M2SM}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields\+::\+M2\+SM}\hypertarget{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a64277c6e7d8de2d2d7e1a154df13b366}{}\label{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a64277c6e7d8de2d2d7e1a154df13b366}
\mbox{[}16\+:15\mbox{]} Bus Master 2 Supervisor Mode Access Control \index{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}!M2\+UM@{M2\+UM}}
\index{M2\+UM@{M2\+UM}!\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M2\+UM}{M2UM}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields\+::\+M2\+UM}\hypertarget{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a41f7aec94e426c6325d17a3a2482e123}{}\label{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a41f7aec94e426c6325d17a3a2482e123}
\mbox{[}14\+:12\mbox{]} Bus Master 2 User Mode Access Control \index{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}!M3\+PE@{M3\+PE}}
\index{M3\+PE@{M3\+PE}!\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M3\+PE}{M3PE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields\+::\+M3\+PE}\hypertarget{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a52fde37199553970da42cb206ce37096}{}\label{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a52fde37199553970da42cb206ce37096}
\mbox{[}23\mbox{]} Bus Master 3 Process Identifier Enable \index{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}!M3\+SM@{M3\+SM}}
\index{M3\+SM@{M3\+SM}!\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M3\+SM}{M3SM}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields\+::\+M3\+SM}\hypertarget{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a1d5c8e3f717bcefc51847efd1151317a}{}\label{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a1d5c8e3f717bcefc51847efd1151317a}
\mbox{[}22\+:21\mbox{]} Bus Master 3 Supervisor Mode Access Control \index{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}!M3\+UM@{M3\+UM}}
\index{M3\+UM@{M3\+UM}!\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M3\+UM}{M3UM}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields\+::\+M3\+UM}\hypertarget{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_acb4a275665be55d793b72cb1bdfd932c}{}\label{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_acb4a275665be55d793b72cb1bdfd932c}
\mbox{[}20\+:18\mbox{]} Bus Master 3 User Mode Access Control \index{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}!M4\+RE@{M4\+RE}}
\index{M4\+RE@{M4\+RE}!\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M4\+RE}{M4RE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields\+::\+M4\+RE}\hypertarget{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a664d7534bbdd0e750202dc3416152011}{}\label{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a664d7534bbdd0e750202dc3416152011}
\mbox{[}25\mbox{]} Bus Master 4 Read Enable \index{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}!M4\+WE@{M4\+WE}}
\index{M4\+WE@{M4\+WE}!\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M4\+WE}{M4WE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields\+::\+M4\+WE}\hypertarget{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a57fd5b97c141616eccfd2a9a51214d24}{}\label{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a57fd5b97c141616eccfd2a9a51214d24}
\mbox{[}24\mbox{]} Bus Master 4 Write Enable \index{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}!M5\+RE@{M5\+RE}}
\index{M5\+RE@{M5\+RE}!\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M5\+RE}{M5RE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields\+::\+M5\+RE}\hypertarget{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a9d873c260ef1bbea33493930ff22a8b7}{}\label{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a9d873c260ef1bbea33493930ff22a8b7}
\mbox{[}27\mbox{]} Bus Master 5 Read Enable \index{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}!M5\+WE@{M5\+WE}}
\index{M5\+WE@{M5\+WE}!\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M5\+WE}{M5WE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields\+::\+M5\+WE}\hypertarget{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_acc8b53e8a6535361ad8d690a7142d6d6}{}\label{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_acc8b53e8a6535361ad8d690a7142d6d6}
\mbox{[}26\mbox{]} Bus Master 5 Write Enable \index{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}!M6\+RE@{M6\+RE}}
\index{M6\+RE@{M6\+RE}!\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M6\+RE}{M6RE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields\+::\+M6\+RE}\hypertarget{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a0c5f96f6100153d066584de8bdc032a9}{}\label{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a0c5f96f6100153d066584de8bdc032a9}
\mbox{[}29\mbox{]} Bus Master 6 Read Enable \index{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}!M6\+WE@{M6\+WE}}
\index{M6\+WE@{M6\+WE}!\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M6\+WE}{M6WE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields\+::\+M6\+WE}\hypertarget{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a44d9bd01fbd19bacac223529c1983ff6}{}\label{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a44d9bd01fbd19bacac223529c1983ff6}
\mbox{[}28\mbox{]} Bus Master 6 Write Enable \index{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}!M7\+RE@{M7\+RE}}
\index{M7\+RE@{M7\+RE}!\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M7\+RE}{M7RE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields\+::\+M7\+RE}\hypertarget{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a01d7cb18b7e907d8c957ee72ae0be251}{}\label{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_a01d7cb18b7e907d8c957ee72ae0be251}
\mbox{[}31\mbox{]} Bus Master 7 Read Enable \index{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}!M7\+WE@{M7\+WE}}
\index{M7\+WE@{M7\+WE}!\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M7\+WE}{M7WE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields\+::\+M7\+WE}\hypertarget{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_ac4fe1ddd4e4c31b98f925223264479c1}{}\label{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_ac4fe1ddd4e4c31b98f925223264479c1}
\mbox{[}30\mbox{]} Bus Master 7 Write Enable 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mpu.\+h\end{DoxyCompactItemize}
