Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Jun 24 21:18:45 2018
| Host         : Patrick_Dell15 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_counter_control_sets_placed.rpt
| Design       : vga_counter
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              22 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+-------------------+------------------+------------------+----------------+
|   Clock Signal   |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+-------------------+------------------+------------------+----------------+
|  cd/CLK          | hc/h_sync_i_1_n_0 | hc/h_sync_reg_0  |                1 |              1 |
|  cd/CLK          | vc/v_sync0_out    | hc/h_sync_reg_0  |                1 |              1 |
|  cd/CLK          |                   | hc/h_sync_reg_0  |                2 |              2 |
|  clock_IBUF_BUFG |                   | hc/h_sync_reg_0  |                1 |              2 |
|  cd/CLK          | hc/E[0]           | hc/h_sync_reg_0  |                3 |             10 |
|  cd/CLK          | enable_IBUF       | hc/h_sync_reg_0  |                2 |             10 |
+------------------+-------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     2 |
| 10     |                     2 |
+--------+-----------------------+


