[INF:CM0023] Creating log file ../../build/regression/ArrayTypespec/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<40> s<39> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<4> l<1:8> el<1:11>
n<> u<4> t<Module_ansi_header> p<37> c<2> s<36> l<1:1> el<1:12>
n<> u<5> t<IntegerAtomType_Int> p<6> l<2:15> el<2:18>
n<> u<6> t<Data_type> p<7> c<5> l<2:15> el<2:18>
n<> u<7> t<Data_type_or_implicit> p<31> c<6> s<30> l<2:15> el<2:18>
n<P> u<8> t<StringConst> p<29> s<13> l<2:19> el<2:20>
n<2> u<9> t<IntConst> p<10> l<2:22> el<2:23>
n<> u<10> t<Primary_literal> p<11> c<9> l<2:22> el<2:23>
n<> u<11> t<Constant_primary> p<12> c<10> l<2:22> el<2:23>
n<> u<12> t<Constant_expression> p<13> c<11> l<2:22> el<2:23>
n<> u<13> t<Unpacked_dimension> p<29> c<12> s<28> l<2:21> el<2:24>
n<11> u<14> t<IntConst> p<15> l<2:29> el<2:31>
n<> u<15> t<Primary_literal> p<16> c<14> l<2:29> el<2:31>
n<> u<16> t<Primary> p<17> c<15> l<2:29> el<2:31>
n<> u<17> t<Expression> p<22> c<16> s<21> l<2:29> el<2:31>
n<12> u<18> t<IntConst> p<19> l<2:33> el<2:35>
n<> u<19> t<Primary_literal> p<20> c<18> l<2:33> el<2:35>
n<> u<20> t<Primary> p<21> c<19> l<2:33> el<2:35>
n<> u<21> t<Expression> p<22> c<20> l<2:33> el<2:35>
n<> u<22> t<Assignment_pattern> p<23> c<17> l<2:27> el<2:36>
n<> u<23> t<Assignment_pattern_expression> p<24> c<22> l<2:27> el<2:36>
n<> u<24> t<Constant_assignment_pattern_expression> p<25> c<23> l<2:27> el<2:36>
n<> u<25> t<Constant_primary> p<26> c<24> l<2:27> el<2:36>
n<> u<26> t<Constant_expression> p<27> c<25> l<2:27> el<2:36>
n<> u<27> t<Constant_mintypmax_expression> p<28> c<26> l<2:27> el<2:36>
n<> u<28> t<Constant_param_expression> p<29> c<27> l<2:27> el<2:36>
n<> u<29> t<Param_assignment> p<30> c<8> l<2:19> el<2:36>
n<> u<30> t<List_of_param_assignments> p<31> c<29> l<2:19> el<2:36>
n<> u<31> t<Local_parameter_declaration> p<32> c<7> l<2:4> el<2:36>
n<> u<32> t<Package_or_generate_item_declaration> p<33> c<31> l<2:4> el<2:37>
n<> u<33> t<Module_or_generate_item_declaration> p<34> c<32> l<2:4> el<2:37>
n<> u<34> t<Module_common_item> p<35> c<33> l<2:4> el<2:37>
n<> u<35> t<Module_or_generate_item> p<36> c<34> l<2:4> el<2:37>
n<> u<36> t<Non_port_module_item> p<37> c<35> l<2:4> el<2:37>
n<> u<37> t<Module_declaration> p<38> c<4> l<1:1> el<3:10>
n<> u<38> t<Description> p<39> c<37> l<1:1> el<3:10>
n<> u<39> t<Source_text> p<40> c<38> l<1:1> el<3:10>
n<> u<40> t<Top_level_rule> c<1> l<1:1> el<4:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ArrayTypespec/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ArrayTypespec/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ArrayTypespec/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top), id:46
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), id:47 dut.sv:1:1: , endln:3:10, parent:work@top, parID:46
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.P), id:1, line:2:19, endln:2:20, parent:work@top, parID:47
    |vpiSize:1
    |vpiTypespec:
    \_array_typespec: , id:7, parent:work@top.P, parID:1
      |vpiParent:
      \_parameter: (work@top.P), id:1, line:2:19, endln:2:20, parent:work@top, parID:47
      |vpiRange:
      \_range: , id:2, line:2:22, endln:2:23, parent:work@top.P, parID:1
        |vpiParent:
        \_parameter: (work@top.P), id:1, line:2:19, endln:2:20, parent:work@top, parID:47
        |vpiLeftRange:
        \_constant: , id:3, line:2:22, endln:2:23, parID:2
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:2, line:2:22, endln:2:23, parent:work@top.P, parID:1
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , id:5, parID:2
          |vpiParent:
          \_range: , id:2, line:2:22, endln:2:23, parent:work@top.P, parID:1
          |vpiOpType:11
          |vpiOperand:
          \_constant: , id:4, line:2:22, endln:2:23
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_constant: , id:6
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiElemTypespec:
      \_int_typespec: , id:0, line:2:15, endln:2:18
        |vpiSigned:1
    |vpiParent:
    \_module: work@top (work@top), id:47 dut.sv:1:1: , endln:3:10, parent:work@top, parID:46
    |vpiSigned:1
    |vpiRange:
    \_range: , id:2, line:2:22, endln:2:23, parent:work@top.P, parID:1
    |vpiLocalParam:1
    |vpiName:P
    |vpiFullName:work@top.P
  |vpiParamAssign:
  \_param_assign: , id:8, line:2:19, endln:2:36, parent:work@top, parID:47
    |vpiParent:
    \_module: work@top (work@top), id:47 dut.sv:1:1: , endln:3:10, parent:work@top, parID:46
    |vpiRhs:
    \_operation: , id:9, line:2:27, endln:2:36
      |vpiOpType:75
      |vpiOperand:
      \_constant: , id:10, line:2:29, endln:2:31
        |vpiDecompile:11
        |vpiSize:64
        |UINT:11
        |vpiConstType:9
      |vpiOperand:
      \_constant: , id:11, line:2:33, endln:2:35
        |vpiDecompile:12
        |vpiSize:64
        |UINT:12
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.P), id:1, line:2:19, endln:2:20, parent:work@top, parID:47
  |vpiDefName:work@top
  |vpiParent:
  \_design: (work@top), id:46
|uhdmtopModules:
\_module: work@top (work@top), id:48 dut.sv:1:1: , endln:3:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.P), id:49, line:2:19, endln:2:20, parent:work@top, parID:48
    |vpiSize:1
    |vpiTypespec:
    \_array_typespec: , id:50, parent:work@top.P, parID:49
      |vpiParent:
      \_parameter: (work@top.P), id:49, line:2:19, endln:2:20, parent:work@top, parID:48
      |vpiRange:
      \_range: , id:51, line:2:22, endln:2:23, parID:50
        |vpiParent:
        \_array_typespec: , id:50, parent:work@top.P, parID:49
        |vpiLeftRange:
        \_constant: , id:52, line:2:22, endln:2:23, parID:51
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:51, line:2:22, endln:2:23, parID:50
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , id:53, parID:51
          |vpiParent:
          \_range: , id:51, line:2:22, endln:2:23, parID:50
          |vpiOpType:11
          |vpiOperand:
          \_constant: , id:54, line:2:22, endln:2:23, parID:53
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiParent:
            \_operation: , id:53, parID:51
            |vpiConstType:9
          |vpiOperand:
          \_constant: , id:55, parID:53
            |vpiSize:64
            |INT:1
            |vpiParent:
            \_operation: , id:53, parID:51
            |vpiConstType:7
      |vpiElemTypespec:
      \_int_typespec: , id:56, line:2:15, endln:2:18, parID:50
        |vpiParent:
        \_array_typespec: , id:50, parent:work@top.P, parID:49
        |vpiSigned:1
    |vpiParent:
    \_module: work@top (work@top), id:48 dut.sv:1:1: , endln:3:10
    |vpiSigned:1
    |vpiRange:
    \_range: , id:57, line:2:22, endln:2:23, parent:work@top.P, parID:49
      |vpiParent:
      \_parameter: (work@top.P), id:49, line:2:19, endln:2:20, parent:work@top, parID:48
      |vpiLeftRange:
      \_constant: , id:58, line:2:22, endln:2:23, parID:57
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , id:57, line:2:22, endln:2:23, parent:work@top.P, parID:49
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , id:59, parID:57
        |vpiParent:
        \_range: , id:57, line:2:22, endln:2:23, parent:work@top.P, parID:49
        |vpiOpType:11
        |vpiOperand:
        \_constant: , id:60, line:2:22, endln:2:23, parID:59
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiParent:
          \_operation: , id:59, parID:57
          |vpiConstType:9
        |vpiOperand:
        \_constant: , id:61, parID:59
          |vpiSize:64
          |INT:1
          |vpiParent:
          \_operation: , id:59, parID:57
          |vpiConstType:7
    |vpiLocalParam:1
    |vpiName:P
    |vpiFullName:work@top.P
  |vpiParamAssign:
  \_param_assign: , id:17, line:2:19, endln:2:36, parent:work@top, parID:48
    |vpiParent:
    \_module: work@top (work@top), id:48 dut.sv:1:1: , endln:3:10
    |vpiRhs:
    \_operation: , id:34, line:2:27, endln:2:36, parID:17
      |vpiTypespec:
      \_array_typespec: , id:35, parID:34
        |vpiParent:
        \_operation: , id:34, line:2:27, endln:2:36, parID:17
        |vpiRange:
        \_range: , id:36, line:2:22, endln:2:23, parID:35
          |vpiParent:
          \_array_typespec: , id:35, parID:34
          |vpiLeftRange:
          \_constant: , id:37, line:2:22, endln:2:23, parID:36
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , id:36, line:2:22, endln:2:23, parID:35
            |vpiConstType:9
          |vpiRightRange:
          \_operation: , id:38, parID:36
            |vpiParent:
            \_range: , id:36, line:2:22, endln:2:23, parID:35
            |vpiOpType:11
            |vpiOperand:
            \_constant: , id:39, line:2:22, endln:2:23, parID:38
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiParent:
              \_operation: , id:38, parID:36
              |vpiConstType:9
            |vpiOperand:
            \_constant: , id:40, parID:38
              |vpiSize:64
              |INT:1
              |vpiParent:
              \_operation: , id:38, parID:36
              |vpiConstType:7
        |vpiElemTypespec:
        \_int_typespec: , id:41, line:2:15, endln:2:18, parID:35
          |vpiParent:
          \_array_typespec: , id:35, parID:34
          |vpiSigned:1
      |vpiParent:
      \_param_assign: , id:17, line:2:19, endln:2:36, parent:work@top, parID:48
      |vpiOpType:75
      |vpiOperand:
      \_constant: , id:42, line:2:29, endln:2:31, parID:34
        |vpiDecompile:11
        |vpiSize:64
        |UINT:11
        |vpiParent:
        \_operation: , id:34, line:2:27, endln:2:36, parID:17
        |vpiConstType:9
      |vpiOperand:
      \_constant: , id:43, line:2:33, endln:2:35, parID:34
        |vpiDecompile:12
        |vpiSize:64
        |UINT:12
        |vpiParent:
        \_operation: , id:34, line:2:27, endln:2:36, parID:17
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.P), id:49, line:2:19, endln:2:20, parent:work@top, parID:48
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ArrayTypespec/dut.sv | ${SURELOG_DIR}/build/regression/ArrayTypespec/roundtrip/dut_000.sv | 1 | 3 | 

