	component system is
		port (
			clk_clk                : in  std_logic                    := 'X'; -- clk
			confirm_button_export  : in  std_logic                    := 'X'; -- export
			hour_1_export          : out std_logic_vector(6 downto 0);        -- export
			hour_2_export          : out std_logic_vector(6 downto 0);        -- export
			inc_hour_button_export : in  std_logic                    := 'X'; -- export
			inc_min_button_export  : in  std_logic                    := 'X'; -- export
			leds_export            : out std_logic_vector(9 downto 0);        -- export
			min_1_export           : out std_logic_vector(6 downto 0);        -- export
			min_2_export           : out std_logic_vector(6 downto 0);        -- export
			reset_reset_n          : in  std_logic                    := 'X'; -- reset_n
			sec_1_export           : out std_logic_vector(6 downto 0);        -- export
			sec_2_export           : out std_logic_vector(6 downto 0);        -- export
			set_mode_button_export : in  std_logic                    := 'X'  -- export
		);
	end component system;

