/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az406-272
+ date
Wed Oct 18 18:43:58 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1697654638
+ CACTUS_STARTTIME=1697654638
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Oct 18 2023 (18:04:40)
Run date:          Oct 18 2023 (18:43:59+0000)
Run host:          fv-az406-272 (pid=139062)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az406-272
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7088116KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=faee471f-50df-8246-9030-040035ac6952, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.2.0-1012-azure, OSVersion="#12~22.04.1-Ubuntu SMP Thu Sep  7 14:07:14 UTC 2023", HostName=fv-az406-272, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7088116KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#0, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#0, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.0032236 sec
      iterations=10000000... time=0.0305041 sec
      iterations=100000000... time=0.346105 sec
      iterations=300000000... time=0.994013 sec
      iterations=600000000... time=1.99957 sec
      iterations=600000000... time=1.47357 sec
      result: 2.28139 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0028781 sec
      iterations=10000000... time=0.0319443 sec
      iterations=100000000... time=0.320112 sec
      iterations=300000000... time=0.982818 sec
      iterations=600000000... time=2.0284 sec
      result: 9.46557 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0020166 sec
      iterations=10000000... time=0.0212829 sec
      iterations=100000000... time=0.229337 sec
      iterations=500000000... time=1.11052 sec
      result: 7.20383 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.0002131 sec
      iterations=10000... time=0.0015378 sec
      iterations=100000... time=0.0157636 sec
      iterations=1000000... time=0.16312 sec
      iterations=7000000... time=1.15472 sec
      result: 1.6496 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000570301 sec
      iterations=10000... time=0.00599561 sec
      iterations=100000... time=0.0585333 sec
      iterations=1000000... time=0.541821 sec
      iterations=2000000... time=1.08865 sec
      result: 5.44327 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.1e-06 sec
      iterations=10... time=3.9e-06 sec
      iterations=100... time=3.15e-05 sec
      iterations=1000... time=0.000585101 sec
      iterations=10000... time=0.00315441 sec
      iterations=100000... time=0.0336522 sec
      iterations=1000000... time=0.356185 sec
      iterations=3000000... time=1.01807 sec
      result: 72.4191 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=9.1e-06 sec
      iterations=10... time=5.24e-05 sec
      iterations=100... time=0.000523101 sec
      iterations=1000... time=0.00519721 sec
      iterations=10000... time=0.0576008 sec
      iterations=100000... time=0.554459 sec
      iterations=200000... time=1.04938 sec
      result: 37.4714 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.5e-06 sec
      iterations=10000... time=2.74e-05 sec
      iterations=100000... time=0.000281801 sec
      iterations=1000000... time=0.0029885 sec
      iterations=10000000... time=0.0293114 sec
      iterations=100000000... time=0.311739 sec
      iterations=400000000... time=1.2972 sec
      result: 0.405374 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=1.8e-05 sec
      iterations=10000... time=0.0001934 sec
      iterations=100000... time=0.0022162 sec
      iterations=1000000... time=0.0185947 sec
      iterations=10000000... time=0.192302 sec
      iterations=60000000... time=1.20941 sec
      result: 2.5196 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.1e-06 sec
      iterations=10... time=3.6e-06 sec
      iterations=100... time=2.81e-05 sec
      iterations=1000... time=0.000368801 sec
      iterations=10000... time=0.00322531 sec
      iterations=100000... time=0.036505 sec
      iterations=1000000... time=0.313104 sec
      iterations=4000000... time=1.34141 sec
      result: 73.2841 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.9e-06 sec
      iterations=10... time=0.0001081 sec
      iterations=100... time=0.0014969 sec
      iterations=1000... time=0.00880342 sec
      iterations=10000... time=0.0953347 sec
      iterations=100000... time=0.944266 sec
      iterations=200000... time=1.95875 sec
      result: 20.0749 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.0701e-05 sec
      iterations=10... time=0.0003231 sec
      iterations=100... time=0.00313821 sec
      iterations=1000... time=0.0311345 sec
      iterations=10000... time=0.327404 sec
      iterations=30000... time=0.981826 sec
      iterations=60000... time=1.98232 sec
      result: 0.0523023 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=2.71e-05 sec
      iterations=10... time=0.0011316 sec
      iterations=100... time=0.00882632 sec
      iterations=1000... time=0.08846 sec
      iterations=10000... time=0.885021 sec
      iterations=20000... time=1.85781 sec
      result: 0.130982 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00669271 sec
      iterations=10... time=0.0685342 sec
      iterations=100... time=0.720423 sec
      iterations=200... time=1.30503 sec
      result: 0.37706 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00292966 sec
      iterations=10000000... time=0.0310308 sec
      iterations=100000000... time=0.331195 sec
      iterations=300000000... time=0.98009 sec
      iterations=600000000... time=1.97583 sec
      iterations=600000000... time=1.47205 sec
      result: 2.38197 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00312611 sec
      iterations=10000000... time=0.035017 sec
      iterations=100000000... time=0.332756 sec
      iterations=300000000... time=1.00889 sec
      result: 9.51545 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00212456 sec
      iterations=10000000... time=0.0263705 sec
      iterations=100000000... time=0.22123 sec
      iterations=500000000... time=1.08635 sec
      result: 7.36411 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.0001687 sec
      iterations=10000... time=0.001829 sec
      iterations=100000... time=0.0148166 sec
      iterations=1000000... time=0.155498 sec
      iterations=7000000... time=1.13016 sec
      result: 1.61451 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000564401 sec
      iterations=10000... time=0.00569576 sec
      iterations=100000... time=0.0536693 sec
      iterations=1000000... time=0.547056 sec
      iterations=2000000... time=1.08341 sec
      result: 5.41706 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.25e-06 sec
      iterations=10... time=3.95e-06 sec
      iterations=100... time=3.3801e-05 sec
      iterations=1000... time=0.000331801 sec
      iterations=10000... time=0.00300191 sec
      iterations=100000... time=0.0332763 sec
      iterations=1000000... time=0.315006 sec
      iterations=3000000... time=0.958825 sec
      iterations=6000000... time=1.97449 sec
      result: 74.6805 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.25e-06 sec
      iterations=10... time=5.79e-05 sec
      iterations=100... time=0.000618752 sec
      iterations=1000... time=0.00502777 sec
      iterations=10000... time=0.0515605 sec
      iterations=100000... time=0.557483 sec
      iterations=200000... time=1.08545 sec
      result: 36.2262 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.75e-06 sec
      iterations=10000... time=3.435e-05 sec
      iterations=100000... time=0.000334851 sec
      iterations=1000000... time=0.00355056 sec
      iterations=10000000... time=0.030185 sec
      iterations=100000000... time=0.311824 sec
      iterations=400000000... time=1.27657 sec
      result: 0.398928 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=3.2251e-05 sec
      iterations=10000... time=0.000205551 sec
      iterations=100000... time=0.00199991 sec
      iterations=1000000... time=0.0194585 sec
      iterations=10000000... time=0.187438 sec
      iterations=60000000... time=1.22128 sec
      result: 2.54432 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1e-06 sec
      iterations=10... time=5e-06 sec
      iterations=100... time=4.48e-05 sec
      iterations=1000... time=0.000452252 sec
      iterations=10000... time=0.00460687 sec
      iterations=100000... time=0.0492773 sec
      iterations=1000000... time=0.483156 sec
      iterations=2000000... time=0.93106 sec
      iterations=4000000... time=1.85875 sec
      result: 52.887 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=9.95e-06 sec
      iterations=10... time=9.6401e-05 sec
      iterations=100... time=0.00103131 sec
      iterations=1000... time=0.00955021 sec
      iterations=10000... time=0.0974792 sec
      iterations=100000... time=0.973206 sec
      iterations=200000... time=1.94927 sec
      result: 20.1725 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=9.6e-06 sec
      iterations=10... time=8.2551e-05 sec
      iterations=100... time=0.00084776 sec
      iterations=1000... time=0.0082111 sec
      iterations=10000... time=0.0919272 sec
      iterations=100000... time=0.925046 sec
      iterations=200000... time=1.81732 sec
      result: 0.0802279 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=4.74485e-05 sec
      iterations=10... time=0.000493686 sec
      iterations=100... time=0.00541396 sec
      iterations=1000... time=0.0567427 sec
      iterations=10000... time=0.531326 sec
      iterations=20000... time=1.05166 sec
      result: 0.11091 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 1149.5 nsec
    MPI bandwidth: 3.67393 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Oct 18 18:45:02 UTC 2023
+ echo Done.
Done.
  Elapsed time: 63.5 s
