# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../block_ram.srcs/sources_1/new/user_logic.vhd" \

# Do not sort compile order
nosort
