{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612697780884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612697780897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 07 13:36:20 2021 " "Processing started: Sun Feb 07 13:36:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612697780897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697780897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SoCKit_DCC -c SoCKit_DCC " "Command: quartus_map --read_settings_files=on --write_settings_files=off SoCKit_DCC -c SoCKit_DCC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697780897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1612697784559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1612697784559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext_pll_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ext_pll_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ext_pll_ctrl " "Found entity 1: ext_pll_ctrl" {  } { { "EXT_PLL_CTRL.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/EXT_PLL_CTRL.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697802226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697802226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sockit_dcc.v 1 1 " "Found 1 design units, including 1 entities, in source file sockit_dcc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoCKit_DCC " "Found entity 1: SoCKit_DCC" {  } { { "SoCKit_DCC.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697802237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697802237 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SoCKit_DCC_TOP.v(166) " "Verilog HDL information at SoCKit_DCC_TOP.v(166): always construct contains both blocking and non-blocking assignments" {  } { { "SoCKit_DCC_TOP.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v" 166 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1612697802249 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "NCO_1MHz_inst SoCKit_DCC_TOP.v(233) " "Verilog HDL Declaration error at SoCKit_DCC_TOP.v(233): identifier \"NCO_1MHz_inst\" is already declared in the present scope" {  } { { "SoCKit_DCC_TOP.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v" 233 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1612697802249 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "NCO_1MHz_inst SoCKit_DCC_TOP.v(242) " "Verilog HDL Declaration error at SoCKit_DCC_TOP.v(242): identifier \"NCO_1MHz_inst\" is already declared in the present scope" {  } { { "SoCKit_DCC_TOP.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v" 242 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1612697802249 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "NCO_1MHz_inst SoCKit_DCC_TOP.v(251) " "Verilog HDL Declaration error at SoCKit_DCC_TOP.v(251): identifier \"NCO_1MHz_inst\" is already declared in the present scope" {  } { { "SoCKit_DCC_TOP.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v" 251 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1612697802249 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "NCO_1MHz_inst SoCKit_DCC_TOP.v(260) " "Verilog HDL Declaration error at SoCKit_DCC_TOP.v(260): identifier \"NCO_1MHz_inst\" is already declared in the present scope" {  } { { "SoCKit_DCC_TOP.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v" 260 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1612697802249 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "NCO_1MHz_inst SoCKit_DCC_TOP.v(269) " "Verilog HDL Declaration error at SoCKit_DCC_TOP.v(269): identifier \"NCO_1MHz_inst\" is already declared in the present scope" {  } { { "SoCKit_DCC_TOP.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v" 269 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1612697802249 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "NCO_1MHz_inst SoCKit_DCC_TOP.v(278) " "Verilog HDL Declaration error at SoCKit_DCC_TOP.v(278): identifier \"NCO_1MHz_inst\" is already declared in the present scope" {  } { { "SoCKit_DCC_TOP.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v" 278 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1612697802249 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "NCO_1MHz_inst SoCKit_DCC_TOP.v(287) " "Verilog HDL Declaration error at SoCKit_DCC_TOP.v(287): identifier \"NCO_1MHz_inst\" is already declared in the present scope" {  } { { "SoCKit_DCC_TOP.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v" 287 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1612697802250 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "NCO_10MHz_inst SoCKit_DCC_TOP.v(306) " "Verilog HDL Declaration error at SoCKit_DCC_TOP.v(306): identifier \"NCO_10MHz_inst\" is already declared in the present scope" {  } { { "SoCKit_DCC_TOP.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v" 306 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1612697802250 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "NCO_10MHz_inst SoCKit_DCC_TOP.v(315) " "Verilog HDL Declaration error at SoCKit_DCC_TOP.v(315): identifier \"NCO_10MHz_inst\" is already declared in the present scope" {  } { { "SoCKit_DCC_TOP.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v" 315 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1612697802250 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "NCO_10MHz_inst SoCKit_DCC_TOP.v(324) " "Verilog HDL Declaration error at SoCKit_DCC_TOP.v(324): identifier \"NCO_10MHz_inst\" is already declared in the present scope" {  } { { "SoCKit_DCC_TOP.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v" 324 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1612697802250 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "NCO_10MHz_inst SoCKit_DCC_TOP.v(333) " "Verilog HDL Declaration error at SoCKit_DCC_TOP.v(333): identifier \"NCO_10MHz_inst\" is already declared in the present scope" {  } { { "SoCKit_DCC_TOP.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v" 333 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1612697802250 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "NCO_10MHz_inst SoCKit_DCC_TOP.v(342) " "Verilog HDL Declaration error at SoCKit_DCC_TOP.v(342): identifier \"NCO_10MHz_inst\" is already declared in the present scope" {  } { { "SoCKit_DCC_TOP.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v" 342 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1612697802250 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "NCO_10MHz_inst SoCKit_DCC_TOP.v(351) " "Verilog HDL Declaration error at SoCKit_DCC_TOP.v(351): identifier \"NCO_10MHz_inst\" is already declared in the present scope" {  } { { "SoCKit_DCC_TOP.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v" 351 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1612697802250 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "NCO_10MHz_inst SoCKit_DCC_TOP.v(360) " "Verilog HDL Declaration error at SoCKit_DCC_TOP.v(360): identifier \"NCO_10MHz_inst\" is already declared in the present scope" {  } { { "SoCKit_DCC_TOP.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v" 360 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1612697802250 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "SoCKit_DCC_TOP SoCKit_DCC_TOP.v(1) " "Ignored design unit \"SoCKit_DCC_TOP\" at SoCKit_DCC_TOP.v(1) due to previous errors" {  } { { "SoCKit_DCC_TOP.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1612697802251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sockit_dcc_top.v 0 0 " "Found 0 design units, including 0 entities, in source file sockit_dcc_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697802252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/lpm_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/lpm_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_pll " "Found entity 1: lpm_pll" {  } { { "V/lpm_pll.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/lpm_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697802264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697802264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/lpm_nco_st.v 1 1 " "Found 1 design units, including 1 entities, in source file v/lpm_nco_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_nco_st " "Found entity 1: lpm_nco_st" {  } { { "V/lpm_nco_st.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/lpm_nco_st.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697802276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697802276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/lpm_nco.v 1 1 " "Found 1 design units, including 1 entities, in source file v/lpm_nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_nco " "Found entity 1: lpm_nco" {  } { { "V/lpm_nco.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/lpm_nco.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697802287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697802287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/lpm_10m_nco_st.v 1 1 " "Found 1 design units, including 1 entities, in source file v/lpm_10m_nco_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_10M_nco_st " "Found entity 1: lpm_10M_nco_st" {  } { { "V/lpm_10M_nco_st.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/lpm_10M_nco_st.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697802299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697802299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/lpm_10m_nco.v 1 1 " "Found 1 design units, including 1 entities, in source file v/lpm_10m_nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_10M_nco " "Found entity 1: lpm_10M_nco" {  } { { "V/lpm_10M_nco.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/lpm_10M_nco.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697802309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697802309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/add.v 1 1 " "Found 1 design units, including 1 entities, in source file v/add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "V/add.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/add.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697802322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697802322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sine_1.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sine_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_1 " "Found entity 1: sine_1" {  } { { "V/sine_1.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/sine_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697802338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697802338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sine_10.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sine_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_10 " "Found entity 1: sine_10" {  } { { "V/sine_10.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/sine_10.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697802353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697802353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/p_sine.v 1 1 " "Found 1 design units, including 1 entities, in source file v/p_sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_sine " "Found entity 1: p_sine" {  } { { "V/p_sine.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/p_sine.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697802376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697802376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fir_out.v 1 1 " "Found 1 design units, including 1 entities, in source file v/fir_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_out " "Found entity 1: fir_out" {  } { { "V/fir_out.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/fir_out.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697802389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697802389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/a2d_data_a.v 1 1 " "Found 1 design units, including 1 entities, in source file v/a2d_data_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 a2d_data_a " "Found entity 1: a2d_data_a" {  } { { "V/a2d_data_a.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/a2d_data_a.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697802403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697802403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/a2d_data_b.v 1 1 " "Found 1 design units, including 1 entities, in source file v/a2d_data_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 a2d_data_b " "Found entity 1: a2d_data_b" {  } { { "V/a2d_data_b.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/a2d_data_b.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697802419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697802419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fir_3mhz_low.v 1 1 " "Found 1 design units, including 1 entities, in source file v/fir_3mhz_low.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_3MHZ_low " "Found entity 1: FIR_3MHZ_low" {  } { { "V/FIR_3MHZ_low.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697802428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697802428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fir_3mhz_low/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file v/fir_3mhz_low/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "V/FIR_3MHZ_low/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697802442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697802442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fir_3mhz_low/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file v/fir_3mhz_low/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir_3mhz_low) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir_3mhz_low)" {  } { { "V/FIR_3MHZ_low/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697803147 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "V/FIR_3MHZ_low/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697803147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697803147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fir_3mhz_low/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file v/fir_3mhz_low/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir_3mhz_low) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_3mhz_low)" {  } { { "V/FIR_3MHZ_low/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697803156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697803156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fir_3mhz_low/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v/fir_3mhz_low/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "V/FIR_3MHZ_low/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697803165 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "V/FIR_3MHZ_low/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697803165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697803165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fir_3mhz_low/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v/fir_3mhz_low/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "V/FIR_3MHZ_low/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697803176 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "V/FIR_3MHZ_low/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697803176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697803176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fir_3mhz_low/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v/fir_3mhz_low/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "V/FIR_3MHZ_low/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697803184 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "V/FIR_3MHZ_low/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697803184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697803184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fir_3mhz_low/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v/fir_3mhz_low/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "V/FIR_3MHZ_low/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697803193 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "V/FIR_3MHZ_low/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697803193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697803193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fir_3mhz_low/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file v/fir_3mhz_low/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir_3mhz_low) " "Found design unit 1: dspba_library_package (fir_3mhz_low)" {  } { { "V/FIR_3MHZ_low/dspba_library_package.vhd" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697803202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697803202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fir_3mhz_low/dspba_library.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v/fir_3mhz_low/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "V/FIR_3MHZ_low/dspba_library.vhd" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/dspba_library.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697803214 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "V/FIR_3MHZ_low/dspba_library.vhd" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697803214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697803214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fir_3mhz_low/fir_3mhz_low_0002_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v/fir_3mhz_low/fir_3mhz_low_0002_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_3MHZ_low_0002_rtl-normal " "Found design unit 1: FIR_3MHZ_low_0002_rtl-normal" {  } { { "V/FIR_3MHZ_low/FIR_3MHZ_low_0002_rtl.vhd" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/FIR_3MHZ_low_0002_rtl.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697803228 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_3MHZ_low_0002_rtl " "Found entity 1: FIR_3MHZ_low_0002_rtl" {  } { { "V/FIR_3MHZ_low/FIR_3MHZ_low_0002_rtl.vhd" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/FIR_3MHZ_low_0002_rtl.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697803228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697803228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fir_3mhz_low/fir_3mhz_low_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v/fir_3mhz_low/fir_3mhz_low_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_3MHZ_low_0002_ast-struct " "Found design unit 1: FIR_3MHZ_low_0002_ast-struct" {  } { { "V/FIR_3MHZ_low/FIR_3MHZ_low_0002_ast.vhd" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/FIR_3MHZ_low_0002_ast.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697803237 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_3MHZ_low_0002_ast " "Found entity 1: FIR_3MHZ_low_0002_ast" {  } { { "V/FIR_3MHZ_low/FIR_3MHZ_low_0002_ast.vhd" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/FIR_3MHZ_low_0002_ast.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697803237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697803237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fir_3mhz_low/fir_3mhz_low_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v/fir_3mhz_low/fir_3mhz_low_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_3MHZ_low_0002-syn " "Found design unit 1: FIR_3MHZ_low_0002-syn" {  } { { "V/FIR_3MHZ_low/FIR_3MHZ_low_0002.vhd" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/FIR_3MHZ_low_0002.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697803248 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_3MHZ_low_0002 " "Found entity 1: FIR_3MHZ_low_0002" {  } { { "V/FIR_3MHZ_low/FIR_3MHZ_low_0002.vhd" "" { Text "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/FIR_3MHZ_low_0002.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612697803248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697803248 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../Users/ezraa/OneDrive/Desktop/dedicated PhD folder/2020_Thesis/PhD Resources/VHDL/SoCKit_DCC_TOP.v " "Can't analyze file -- file ../../../../Users/ezraa/OneDrive/Desktop/dedicated PhD folder/2020_Thesis/PhD Resources/VHDL/SoCKit_DCC_TOP.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612697803260 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC.map.smsg " "Generated suppressed messages file C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697803411 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 15 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612697803641 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 07 13:36:43 2021 " "Processing ended: Sun Feb 07 13:36:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612697803641 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612697803641 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612697803641 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612697803641 ""}
