{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1457919866191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457919866191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 13 18:44:25 2016 " "Processing started: Sun Mar 13 18:44:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457919866191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1457919866191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1457919866191 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1457919889886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/qsys_lab4.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/qsys_lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4 " "Found entity 1: QSYS_lab4" {  } { { "QSYS_lab4/synthesis/QSYS_lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919908915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "QSYS_lab4/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919908915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "QSYS_lab4/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919908915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_irq_mapper_001 " "Found entity 1: QSYS_lab4_irq_mapper_001" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_irq_mapper_001.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919908915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_irq_mapper " "Found entity 1: QSYS_lab4_irq_mapper" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_irq_mapper.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919908931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_2 " "Found entity 1: QSYS_lab4_mm_interconnect_2" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919908946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_2_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_2_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_2_avalon_st_adapter " "Found entity 1: QSYS_lab4_mm_interconnect_2_avalon_st_adapter" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_avalon_st_adapter.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919908946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_2_avalon_st_adapter_error_adapter_0 " "Found entity 1: QSYS_lab4_mm_interconnect_2_avalon_st_adapter_error_adapter_0" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919908946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "QSYS_lab4/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919908946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "QSYS_lab4/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919908946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "QSYS_lab4/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919908962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908962 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919908962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_2_rsp_mux " "Found entity 1: QSYS_lab4_mm_interconnect_2_rsp_mux" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_rsp_mux.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919908962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_2_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_2_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_2_rsp_demux_001 " "Found entity 1: QSYS_lab4_mm_interconnect_2_rsp_demux_001" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_rsp_demux_001.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919908962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_2_rsp_demux " "Found entity 1: QSYS_lab4_mm_interconnect_2_rsp_demux" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_rsp_demux.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919908962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_2_cmd_mux " "Found entity 1: QSYS_lab4_mm_interconnect_2_cmd_mux" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_cmd_mux.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919908977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_2_cmd_demux " "Found entity 1: QSYS_lab4_mm_interconnect_2_cmd_demux" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_cmd_demux.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919908977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919908977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919908977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908993 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908993 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908993 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908993 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919908993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919908993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919908993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "QSYS_lab4/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919908993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919908993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919909009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "QSYS_lab4/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "QSYS_lab4/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "QSYS_lab4/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909024 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "QSYS_lab4/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QSYS_lab4_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at QSYS_lab4_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919909024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QSYS_lab4_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at QSYS_lab4_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919909024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_2_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_2_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_2_router_002_default_decode " "Found entity 1: QSYS_lab4_mm_interconnect_2_router_002_default_decode" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909024 ""} { "Info" "ISGN_ENTITY_NAME" "2 QSYS_lab4_mm_interconnect_2_router_002 " "Found entity 2: QSYS_lab4_mm_interconnect_2_router_002" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QSYS_lab4_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at QSYS_lab4_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_router.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919909040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QSYS_lab4_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at QSYS_lab4_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_router.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919909040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_2_router_default_decode " "Found entity 1: QSYS_lab4_mm_interconnect_2_router_default_decode" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_router.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909040 ""} { "Info" "ISGN_ENTITY_NAME" "2 QSYS_lab4_mm_interconnect_2_router " "Found entity 2: QSYS_lab4_mm_interconnect_2_router" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_router.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_1 " "Found entity 1: QSYS_lab4_mm_interconnect_1" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_1_avalon_st_adapter " "Found entity 1: QSYS_lab4_mm_interconnect_1_avalon_st_adapter" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_avalon_st_adapter.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: QSYS_lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_1_rsp_mux " "Found entity 1: QSYS_lab4_mm_interconnect_1_rsp_mux" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_1_rsp_demux " "Found entity 1: QSYS_lab4_mm_interconnect_1_rsp_demux" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_1_cmd_mux " "Found entity 1: QSYS_lab4_mm_interconnect_1_cmd_mux" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_1_cmd_demux " "Found entity 1: QSYS_lab4_mm_interconnect_1_cmd_demux" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QSYS_lab4_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at QSYS_lab4_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919909087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QSYS_lab4_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at QSYS_lab4_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919909087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_1_router_003_default_decode " "Found entity 1: QSYS_lab4_mm_interconnect_1_router_003_default_decode" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909087 ""} { "Info" "ISGN_ENTITY_NAME" "2 QSYS_lab4_mm_interconnect_1_router_003 " "Found entity 2: QSYS_lab4_mm_interconnect_1_router_003" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QSYS_lab4_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at QSYS_lab4_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919909087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QSYS_lab4_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at QSYS_lab4_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919909087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_1_router_002_default_decode " "Found entity 1: QSYS_lab4_mm_interconnect_1_router_002_default_decode" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909087 ""} { "Info" "ISGN_ENTITY_NAME" "2 QSYS_lab4_mm_interconnect_1_router_002 " "Found entity 2: QSYS_lab4_mm_interconnect_1_router_002" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QSYS_lab4_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at QSYS_lab4_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919909087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QSYS_lab4_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at QSYS_lab4_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919909087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_1_router_default_decode " "Found entity 1: QSYS_lab4_mm_interconnect_1_router_default_decode" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909087 ""} { "Info" "ISGN_ENTITY_NAME" "2 QSYS_lab4_mm_interconnect_1_router " "Found entity 2: QSYS_lab4_mm_interconnect_1_router" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_0 " "Found entity 1: QSYS_lab4_mm_interconnect_0" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_0_rsp_mux " "Found entity 1: QSYS_lab4_mm_interconnect_0_rsp_mux" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_0_rsp_demux " "Found entity 1: QSYS_lab4_mm_interconnect_0_rsp_demux" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_0_cmd_mux " "Found entity 1: QSYS_lab4_mm_interconnect_0_cmd_mux" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_0_cmd_demux " "Found entity 1: QSYS_lab4_mm_interconnect_0_cmd_demux" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QSYS_lab4_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at QSYS_lab4_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919909118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QSYS_lab4_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at QSYS_lab4_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919909118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_0_router_001_default_decode " "Found entity 1: QSYS_lab4_mm_interconnect_0_router_001_default_decode" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909118 ""} { "Info" "ISGN_ENTITY_NAME" "2 QSYS_lab4_mm_interconnect_0_router_001 " "Found entity 2: QSYS_lab4_mm_interconnect_0_router_001" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QSYS_lab4_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at QSYS_lab4_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919909118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QSYS_lab4_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at QSYS_lab4_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919909118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_mm_interconnect_0_router_default_decode " "Found entity 1: QSYS_lab4_mm_interconnect_0_router_default_decode" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909118 ""} { "Info" "ISGN_ENTITY_NAME" "2 QSYS_lab4_mm_interconnect_0_router " "Found entity 2: QSYS_lab4_mm_interconnect_0_router" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/credit_producer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/credit_producer.v" { { "Info" "ISGN_ENTITY_NAME" "1 credit_producer " "Found entity 1: credit_producer" {  } { { "QSYS_lab4/synthesis/submodules/credit_producer.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/credit_producer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_sysid_qsys_0 " "Found entity 1: QSYS_lab4_sysid_qsys_0" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_sysid_qsys_0.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_sys_sdram_pll_0 " "Found entity 1: QSYS_lab4_sys_sdram_pll_0" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_sys_sdram_pll_0.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "QSYS_lab4/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_sys_sdram_pll_0_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_sys_sdram_pll_0_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_sys_sdram_pll_0_sys_pll " "Found entity 1: QSYS_lab4_sys_sdram_pll_0_sys_pll" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_sys_sdram_pll_0_sys_pll.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_sys_sdram_pll_0_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_switches " "Found entity 1: QSYS_lab4_switches" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_switches.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/sdram_master_reduced_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_master_lab4_rfsm " "Found entity 1: sdram_master_lab4_rfsm" {  } { { "QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_ready_from_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_ready_from_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_ready_from_HPS " "Found entity 1: QSYS_lab4_ready_from_HPS" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_ready_from_HPS.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_ready_from_HPS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_pll_1.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_pll_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_pll_1 " "Found entity 1: QSYS_lab4_pll_1" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_1.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_pll_0 " "Found entity 1: QSYS_lab4_pll_0" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_0.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_leds " "Found entity 1: QSYS_lab4_leds" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_leds.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_jtag_uart_0_sim_scfifo_w " "Found entity 1: QSYS_lab4_jtag_uart_0_sim_scfifo_w" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909180 ""} { "Info" "ISGN_ENTITY_NAME" "2 QSYS_lab4_jtag_uart_0_scfifo_w " "Found entity 2: QSYS_lab4_jtag_uart_0_scfifo_w" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909180 ""} { "Info" "ISGN_ENTITY_NAME" "3 QSYS_lab4_jtag_uart_0_sim_scfifo_r " "Found entity 3: QSYS_lab4_jtag_uart_0_sim_scfifo_r" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909180 ""} { "Info" "ISGN_ENTITY_NAME" "4 QSYS_lab4_jtag_uart_0_scfifo_r " "Found entity 4: QSYS_lab4_jtag_uart_0_scfifo_r" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909180 ""} { "Info" "ISGN_ENTITY_NAME" "5 QSYS_lab4_jtag_uart_0 " "Found entity 5: QSYS_lab4_jtag_uart_0" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_hps_0 " "Found entity 1: QSYS_lab4_hps_0" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_hps_0_hps_io " "Found entity 1: QSYS_lab4_hps_0_hps_io" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0_hps_io.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "QSYS_lab4/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "QSYS_lab4/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "QSYS_lab4/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "QSYS_lab4/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "QSYS_lab4/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_hps_0_hps_io_border " "Found entity 1: QSYS_lab4_hps_0_hps_io_border" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0_hps_io_border.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_hps_0_fpga_interfaces " "Found entity 1: QSYS_lab4_hps_0_fpga_interfaces" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_done_from_sdram_master.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_done_from_sdram_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_done_from_sdram_master " "Found entity 1: QSYS_lab4_done_from_sdram_master" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_done_from_sdram_master.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_done_from_sdram_master.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipvfr131_vfr.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_vfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr " "Found entity 1: alt_vipvfr131_vfr" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipvfr131_vfr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_vfr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_controller " "Found entity 1: alt_vipvfr131_vfr_controller" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_controller.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_control_packet_encoder " "Found entity 1: alt_vipvfr131_vfr_control_packet_encoder" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipvfr131_prc.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_prc.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc " "Found entity 1: alt_vipvfr131_prc" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipvfr131_prc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_prc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_core " "Found entity 1: alt_vipvfr131_prc_core" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909352 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "alt_vipvfr131_prc_read_master alt_vipvfr131_prc_read_master.v(47) " "Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 47 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919909352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_read_master " "Found entity 1: alt_vipvfr131_prc_read_master" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919909352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919909352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipvfr131_common_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_package (qsys_lab4) " "Found design unit 1: alt_vipvfr131_common_package (qsys_lab4)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_package.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910038 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_vipvfr131_common_package-body " "Found design unit 2: alt_vipvfr131_common_package-body" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_package.vhd" 3661 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910054 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo " "Found entity 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_master " "Found entity 1: alt_vipvfr131_common_avalon_mm_master" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipvfr131_common_unpack_data.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_unpack_data " "Found entity 1: alt_vipvfr131_common_unpack_data" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_slave " "Found entity 1: alt_vipvfr131_common_avalon_mm_slave" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipvfr131_common_stream_output.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_stream_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_stream_output " "Found entity 1: alt_vipvfr131_common_stream_output" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_stream_output.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_stream_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_pulling_width_adapter-rtl " "Found design unit 1: alt_vipvfr131_common_pulling_width_adapter-rtl" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910069 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_pulling_width_adapter " "Found entity 1: alt_vipvfr131_common_pulling_width_adapter" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_general_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_general_fifo-rtl" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910069 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_general_fifo " "Found entity 1: alt_vipvfr131_common_general_fifo" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator-rtl " "Found design unit 1: alt_vipvfr131_common_fifo_usedw_calculator-rtl" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910069 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator " "Found entity 1: alt_vipvfr131_common_fifo_usedw_calculator" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_gray_clock_crosser-rtl " "Found design unit 1: alt_vipvfr131_common_gray_clock_crosser-rtl" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910085 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_gray_clock_crosser " "Found entity 1: alt_vipvfr131_common_gray_clock_crosser" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay-rtl " "Found design unit 1: alt_vipvfr131_common_std_logic_vector_delay-rtl" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910085 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay " "Found entity 1: alt_vipvfr131_common_std_logic_vector_delay" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_one_bit_delay-rtl " "Found design unit 1: alt_vipvfr131_common_one_bit_delay-rtl" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910085 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_one_bit_delay " "Found entity 1: alt_vipvfr131_common_one_bit_delay" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_logic_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_logic_fifo-rtl" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910085 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_logic_fifo " "Found entity 1: alt_vipvfr131_common_logic_fifo" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_ram_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_ram_fifo-rtl" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910085 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_ram_fifo " "Found entity 1: alt_vipvfr131_common_ram_fifo" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRS trs alt_vipitc131_IS2Vid.sv(99) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(99): object \"TRS\" differs only in case from object \"trs\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919910101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid.sv(63) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(63): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919910101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid.sv(64) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(64): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919910101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_BLANK h_blank alt_vipitc131_IS2Vid.sv(72) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(72): object \"H_BLANK\" differs only in case from object \"h_blank\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919910101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid.sv(82) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(82): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919910101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid.sv(83) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(83): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919910101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipitc131_is2vid.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_is2vid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid " "Found entity 1: alt_vipitc131_IS2Vid" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_sync_compare " "Found entity 1: alt_vipitc131_IS2Vid_sync_compare" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_calculate_mode " "Found entity 1: alt_vipitc131_IS2Vid_calculate_mode" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipitc131_is2vid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_is2vid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_control " "Found entity 1: alt_vipitc131_IS2Vid_control" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910101 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_IS2Vid_mode_banks.sv(413) " "Verilog HDL information at alt_vipitc131_IS2Vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1457919910116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid_mode_banks.sv(8) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(8): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919910116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid_mode_banks.sv(21) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(21): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919910116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid_mode_banks.sv(23) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(23): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919910116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid_mode_banks.sv(24) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(24): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919910116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_mode_banks " "Found entity 1: alt_vipitc131_IS2Vid_mode_banks" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_statemachine " "Found entity 1: alt_vipitc131_IS2Vid_statemachine" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_fifo " "Found entity 1: alt_vipitc131_common_fifo" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_COUNT max_count alt_vipitc131_common_generic_count.v(3) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(3): object \"MAX_COUNT\" differs only in case from object \"max_count\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_generic_count.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919910116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_VALUE reset_value alt_vipitc131_common_generic_count.v(4) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(4): object \"RESET_VALUE\" differs only in case from object \"reset_value\" in the same scope" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_generic_count.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1457919910116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipitc131_common_generic_count.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_common_generic_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_generic_count " "Found entity 1: alt_vipitc131_common_generic_count" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_generic_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipitc131_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_to_binary " "Found entity 1: alt_vipitc131_common_to_binary" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_common_to_binary.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipitc131_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync " "Found entity 1: alt_vipitc131_common_sync" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_common_sync.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipitc131_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_trigger_sync " "Found entity 1: alt_vipitc131_common_trigger_sync" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910132 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_common_sync_generation.v(61) " "Verilog HDL information at alt_vipitc131_common_sync_generation.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1457919910132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipitc131_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync_generation " "Found entity 1: alt_vipitc131_common_sync_generation" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipitc131_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_frame_counter " "Found entity 1: alt_vipitc131_common_frame_counter" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/alt_vipitc131_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sample_counter " "Found entity 1: alt_vipitc131_common_sample_counter" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_common_sample_counter.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab4/synthesis/submodules/qsys_lab4_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lab4_SDRAM_input_efifo_module " "Found entity 1: QSYS_lab4_SDRAM_input_efifo_module" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_SDRAM.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910147 ""} { "Info" "ISGN_ENTITY_NAME" "2 QSYS_lab4_SDRAM " "Found entity 2: QSYS_lab4_SDRAM" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_SDRAM.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_SDRAM.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_7hex.v 1 1 " "Found 1 design units, including 1 entities, in source file four_7hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_7hex " "Found entity 1: four_7hex" {  } { { "four_7hex.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/four_7hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919910147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919910147 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919910179 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_clock alt_vipvfr131_prc.v(142) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919910179 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_reset alt_vipvfr131_prc.v(143) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919910179 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QSYS_lab4_SDRAM.v(316) " "Verilog HDL or VHDL warning at QSYS_lab4_SDRAM.v(316): conditional expression evaluates to a constant" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_SDRAM.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_SDRAM.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1457919910179 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QSYS_lab4_SDRAM.v(326) " "Verilog HDL or VHDL warning at QSYS_lab4_SDRAM.v(326): conditional expression evaluates to a constant" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_SDRAM.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_SDRAM.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1457919910179 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QSYS_lab4_SDRAM.v(336) " "Verilog HDL or VHDL warning at QSYS_lab4_SDRAM.v(336): conditional expression evaluates to a constant" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_SDRAM.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_SDRAM.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1457919910179 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QSYS_lab4_SDRAM.v(680) " "Verilog HDL or VHDL warning at QSYS_lab4_SDRAM.v(680): conditional expression evaluates to a constant" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_SDRAM.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_SDRAM.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1457919910179 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vipitc131_common_frame_counter alt_vipitc131_common_frame_counter.v(37) " "Verilog HDL Parameter Declaration warning at alt_vipitc131_common_frame_counter.v(37): Parameter Declaration in module \"alt_vipitc131_common_frame_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_frame_counter.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1457919910210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4 " "Elaborating entity \"lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1457919910647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_7hex four_7hex:h0 " "Elaborating entity \"four_7hex\" for hierarchy \"four_7hex:h0\"" {  } { { "lab4.v" "h0" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919910678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4 QSYS_lab4:u0 " "Elaborating entity \"QSYS_lab4\" for hierarchy \"QSYS_lab4:u0\"" {  } { { "lab4.v" "u0" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919910709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_SDRAM QSYS_lab4:u0\|QSYS_lab4_SDRAM:sdram " "Elaborating entity \"QSYS_lab4_SDRAM\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_SDRAM:sdram\"" {  } { { "QSYS_lab4/synthesis/QSYS_lab4.v" "sdram" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_SDRAM_input_efifo_module QSYS_lab4:u0\|QSYS_lab4_SDRAM:sdram\|QSYS_lab4_SDRAM_input_efifo_module:the_QSYS_lab4_SDRAM_input_efifo_module " "Elaborating entity \"QSYS_lab4_SDRAM_input_efifo_module\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_SDRAM:sdram\|QSYS_lab4_SDRAM_input_efifo_module:the_QSYS_lab4_SDRAM_input_efifo_module\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_SDRAM.v" "the_QSYS_lab4_SDRAM_input_efifo_module" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_SDRAM.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0 " "Elaborating entity \"alt_vipitc131_IS2Vid\" for hierarchy \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\"" {  } { { "QSYS_lab4/synthesis/QSYS_lab4.v" "alt_vip_itc_0" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911161 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_of_vsync alt_vipitc131_IS2Vid.sv(299) " "Verilog HDL or VHDL warning at alt_vipitc131_IS2Vid.sv(299): object \"start_of_vsync\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919911224 "|lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alt_vipitc131_IS2Vid.sv(1024) " "Verilog HDL Case Statement warning at alt_vipitc131_IS2Vid.sv(1024): incomplete case statement has no default case item" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1024 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1457919911255 "|lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "enable_resync_sync" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_trigger_sync QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync " "Elaborating entity \"alt_vipitc131_common_trigger_sync\" for hierarchy \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_change_trigger_sync" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_control QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control " "Elaborating entity \"alt_vipitc131_IS2Vid_control\" for hierarchy \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "control" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_mode_banks QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks " "Elaborating entity \"alt_vipitc131_IS2Vid_mode_banks\" for hierarchy \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_banks" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_calculate_mode QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode " "Elaborating entity \"alt_vipitc131_IS2Vid_calculate_mode\" for hierarchy \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "h_counter" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "v_counter" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "genlock_enable_sync" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_fifo QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo " "Elaborating entity \"alt_vipitc131_common_fifo\" for hierarchy \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "input_fifo" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v" "input_fifo" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919911661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Instantiated megafunction \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1924 " "Parameter \"lpm_numwords\" = \"1924\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 33 " "Parameter \"lpm_width\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911661 ""}  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457919911661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_upq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_upq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_upq1 " "Found entity 1: dcfifo_upq1" {  } { { "db/dcfifo_upq1.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/dcfifo_upq1.tdf" 45 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919911739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919911739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_upq1 QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated " "Elaborating entity \"dcfifo_upq1\" for hierarchy \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_qab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_qab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_qab " "Found entity 1: a_gray2bin_qab" {  } { { "db/a_gray2bin_qab.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/a_gray2bin_qab.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919911770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919911770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_qab QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|a_gray2bin_qab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_qab\" for hierarchy \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|a_gray2bin_qab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_upq1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/dcfifo_upq1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pv6 " "Found entity 1: a_graycounter_pv6" {  } { { "db/a_graycounter_pv6.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/a_graycounter_pv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919911863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919911863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pv6 QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|a_graycounter_pv6:rdptr_g1p " "Elaborating entity \"a_graycounter_pv6\" for hierarchy \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|a_graycounter_pv6:rdptr_g1p\"" {  } { { "db/dcfifo_upq1.tdf" "rdptr_g1p" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/dcfifo_upq1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ldc " "Found entity 1: a_graycounter_ldc" {  } { { "db/a_graycounter_ldc.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/a_graycounter_ldc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919911943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919911943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ldc QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|a_graycounter_ldc:wrptr_g1p " "Elaborating entity \"a_graycounter_ldc\" for hierarchy \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|a_graycounter_ldc:wrptr_g1p\"" {  } { { "db/dcfifo_upq1.tdf" "wrptr_g1p" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/dcfifo_upq1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919911943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_us91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_us91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_us91 " "Found entity 1: altsyncram_us91" {  } { { "db/altsyncram_us91.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/altsyncram_us91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919912099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919912099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_us91 QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram " "Elaborating entity \"altsyncram_us91\" for hierarchy \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\"" {  } { { "db/dcfifo_upq1.tdf" "fifo_ram" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/dcfifo_upq1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919912099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919912193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919912193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_upq1.tdf" "rdaclr" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/dcfifo_upq1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919912193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919912224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919912224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|dffpipe_qe9:rs_brp " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|dffpipe_qe9:rs_brp\"" {  } { { "db/dcfifo_upq1.tdf" "rs_brp" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/dcfifo_upq1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919912224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1e8 " "Found entity 1: alt_synch_pipe_1e8" {  } { { "db/alt_synch_pipe_1e8.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/alt_synch_pipe_1e8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919912255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919912255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1e8 QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_1e8\" for hierarchy \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp\"" {  } { { "db/dcfifo_upq1.tdf" "rs_dgwp" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/dcfifo_upq1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919912255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919912287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919912287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp\|dffpipe_re9:dffpipe15 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp\|dffpipe_re9:dffpipe15\"" {  } { { "db/alt_synch_pipe_1e8.tdf" "dffpipe15" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/alt_synch_pipe_1e8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919912287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2e8 " "Found entity 1: alt_synch_pipe_2e8" {  } { { "db/alt_synch_pipe_2e8.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/alt_synch_pipe_2e8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919912318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919912318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2e8 QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_2e8\" for hierarchy \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\"" {  } { { "db/dcfifo_upq1.tdf" "ws_dgrp" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/dcfifo_upq1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919912318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919912349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919912349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\|dffpipe_se9:dffpipe18 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\|dffpipe_se9:dffpipe18\"" {  } { { "db/alt_synch_pipe_2e8.tdf" "dffpipe18" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/alt_synch_pipe_2e8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919912349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/cmpr_uu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919912427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919912427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_upq1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/dcfifo_upq1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919912427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919912536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919912536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_upq1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/dcfifo_upq1.tdf" 106 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919912536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_statemachine QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine " "Elaborating entity \"alt_vipitc131_IS2Vid_statemachine\" for hierarchy \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "statemachine" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919912552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0 " "Elaborating entity \"alt_vipvfr131_vfr\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\"" {  } { { "QSYS_lab4/synthesis/QSYS_lab4.v" "alt_vip_vfr_0" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919912583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc " "Elaborating entity \"alt_vipvfr131_prc\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v" "prc" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919913332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_read_master QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master " "Elaborating entity \"alt_vipvfr131_prc_read_master\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v" "read_master" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_bursting_master_fifo\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "master_fifo" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914096 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1457919914096 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1457919914096 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 261 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1457919914096 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 262 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1457919914096 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919914112 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919914112 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919914112 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919914112 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919914112 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919914112 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919914112 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919914112 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919914112 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919914112 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919914112 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919914112 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919914112 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919914112 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919914112 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919914112 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919914112 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919914112 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919914112 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919914112 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919914112 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "byte_enable_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260) " "VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 260 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1457919914112 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 424 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1457919914112 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 425 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1457919914112 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 437 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1457919914112 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "byte_enable alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1457919914127 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[0\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[0\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919914143 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[1\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[1\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919914143 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[2\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[2\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919914143 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[3\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[3\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919914143 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[4\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[4\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919914143 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[5\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[5\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919914143 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[6\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[6\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919914143 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[7\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[7\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919914143 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[8\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[8\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919914143 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[9\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[9\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919914143 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[10\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[10\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919914143 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[11\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[11\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919914143 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[12\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[12\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919914143 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[13\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[13\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919914143 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[14\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[14\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919914143 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[15\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[15\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919914143 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914190 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_vipvfr131_common_general_fifo.vhd(230) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919914205 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "rdreq_delayer" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914330 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919914330 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919914439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914455 ""}  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457919914455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kvr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kvr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kvr1 " "Found entity 1: altsyncram_kvr1" {  } { { "db/altsyncram_kvr1.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/altsyncram_kvr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919914580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919914580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kvr1 QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_kvr1:auto_generated " "Elaborating entity \"altsyncram_kvr1\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_kvr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914580 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_kvr1.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/altsyncram_kvr1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "QSYS_lab4/synthesis/QSYS_lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 360 0 0 } } { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 167 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1457919914580 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_kvr1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914751 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_fifo_full alt_vipvfr131_common_general_fifo.vhd(264) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919914751 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914798 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_gray_clock_crosser.vhd(70) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 70 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1457919914798 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:reads_this_write_cycle_delayer" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914845 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919914845 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919914892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 51 " "Parameter \"WIDTH_A\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 1 " "Parameter \"WIDTHAD_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2 " "Parameter \"NUMWORDS_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 51 " "Parameter \"WIDTH_B\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2 " "Parameter \"NUMWORDS_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919914892 ""}  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457919914892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gor1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gor1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gor1 " "Found entity 1: altsyncram_gor1" {  } { { "db/altsyncram_gor1.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/altsyncram_gor1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919914985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919914985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gor1 QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated " "Elaborating entity \"altsyncram_gor1\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919915001 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_gor1.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/altsyncram_gor1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "QSYS_lab4/synthesis/QSYS_lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 360 0 0 } } { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 167 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1457919915001 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "usedw_calculator" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919915048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_logic_fifo QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo " "Elaborating entity \"alt_vipvfr131_common_logic_fifo\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919915095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "usedw_calculator" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919915141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919915173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_pulling_width_adapter QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor " "Elaborating entity \"alt_vipvfr131_common_pulling_width_adapter\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "width_adaptor" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919915204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_core QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core " "Elaborating entity \"alt_vipvfr131_prc_core\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v" "prc_core" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919915251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v" "avalon_mm_control_slave" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919915313 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1457919915329 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919915329 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915344 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915344 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915344 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_controller QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller " "Elaborating entity \"alt_vipvfr131_vfr_controller\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v" "controller" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919915375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v" "slave" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919915422 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1457919915438 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919915438 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[18\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[18\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915500 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[17\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[17\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915500 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[16\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[16\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915500 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[15\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[15\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915500 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[14\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[14\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915500 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[13\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[13\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915500 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[12\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[12\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915500 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[11\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[11\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915500 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[10\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[10\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915500 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[9\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[9\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915500 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[8\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[8\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915500 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[7\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[7\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915500 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[6\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[6\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915500 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[5\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[5\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915516 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915516 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915516 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915516 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_control_packet_encoder QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder " "Elaborating entity \"alt_vipvfr131_vfr_control_packet_encoder\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v" "encoder" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919915594 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_data alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1457919915594 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_vipvfr131_vfr_control_packet_encoder.v(82) " "Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919915594 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[7..5\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1457919915609 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[3..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1457919915609 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[7..5\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1457919915609 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[3..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1457919915609 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[4\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[5\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[6\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[6\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[7\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[12\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[12\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[13\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[13\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[14\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[14\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[15\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[15\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[20\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[20\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[21\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[21\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[22\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[22\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[23\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[23\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[28\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[28\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[29\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[29\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[30\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[30\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[31\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[31\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[36\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[36\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[37\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[37\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[38\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[38\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[39\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[39\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[44\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[44\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[45\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[45\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[46\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[46\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[47\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[47\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[52\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[52\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[53\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[53\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[54\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[54\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[55\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[55\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[60\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[60\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[61\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[61\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[62\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[62\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[63\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[63\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[68\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[68\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[69\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[69\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[70\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[70\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[71\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[71\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[72\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[72\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[73\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[73\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[74\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[74\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[75\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[75\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[76\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[76\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[77\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[77\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[78\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[78\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[79\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[79\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[80\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[80\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[81\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[81\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[82\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[82\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[83\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[83\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[84\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[84\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[85\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[85\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[86\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[86\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[87\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[87\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[88\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[88\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[89\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[89\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[90\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[90\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[91\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[91\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[92\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[92\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[93\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[93\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[94\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[94\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[95\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[95\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457919915625 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_stream_output QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter " "Elaborating entity \"alt_vipvfr131_common_stream_output\" for hierarchy \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter\"" {  } { { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v" "outputter" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919915656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_done_from_sdram_master QSYS_lab4:u0\|QSYS_lab4_done_from_sdram_master:done_from_sdram_master " "Elaborating entity \"QSYS_lab4_done_from_sdram_master\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_done_from_sdram_master:done_from_sdram_master\"" {  } { { "QSYS_lab4/synthesis/QSYS_lab4.v" "done_from_sdram_master" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919915687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_hps_0 QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0 " "Elaborating entity \"QSYS_lab4_hps_0\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\"" {  } { { "QSYS_lab4/synthesis/QSYS_lab4.v" "hps_0" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919915703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_hps_0_fpga_interfaces QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"QSYS_lab4_hps_0_fpga_interfaces\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0.v" "fpga_interfaces" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919915781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_hps_0_hps_io QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io " "Elaborating entity \"QSYS_lab4_hps_0_hps_io\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0.v" "hps_io" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919915843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_hps_0_hps_io_border QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border " "Elaborating entity \"QSYS_lab4_hps_0_hps_io_border\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0_hps_io.v" "border" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0_hps_io.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919915875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0_hps_io_border.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919915890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919915984 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919915984 "|lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1457919915984 "|lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919915999 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1457919915999 "|lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919916077 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1457919916077 "|lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919916077 "|lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1457919916093 "|lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1457919916093 "|lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919916280 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919916280 "|lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919916280 "|lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919916311 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1457919916327 "|lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1457919916327 "|lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1457919916327 "|lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1457919916327 "|lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919916358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919916545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919916592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919916623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919916655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919916717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919916733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919916733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919916733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919916733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919916733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919916733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919916733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919916733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919916733 ""}  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457919916733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919916811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919916811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919916811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919916826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919916842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919916873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919917154 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1457919917154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919917169 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "QSYS_lab4/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919917247 "|lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "QSYS_lab4/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919917247 "|lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "QSYS_lab4/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919917247 "|lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "QSYS_lab4/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919917247 "|lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "QSYS_lab4/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919917247 "|lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "QSYS_lab4/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919917247 "|lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919917996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_hps_0:hps_0\|QSYS_lab4_hps_0_hps_io:hps_io\|QSYS_lab4_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "QSYS_lab4/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_jtag_uart_0 QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"QSYS_lab4_jtag_uart_0\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\"" {  } { { "QSYS_lab4/synthesis/QSYS_lab4.v" "jtag_uart_0" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_jtag_uart_0_scfifo_w QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w " "Elaborating entity \"QSYS_lab4_jtag_uart_0_scfifo_w\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" "the_QSYS_lab4_jtag_uart_0_scfifo_w" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" "wfifo" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919918137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918137 ""}  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457919918137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919918215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919918215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/a_dpfifo_a891.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919918230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919918230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919918261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919918261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919918339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919918339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/dpram_7s81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919918433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919918433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/altsyncram_b8s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919918527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919918527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/dpram_7s81.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919918620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919918620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/a_dpfifo_a891.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_jtag_uart_0_scfifo_r QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r " "Elaborating entity \"QSYS_lab4_jtag_uart_0_scfifo_r\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" "the_QSYS_lab4_jtag_uart_0_scfifo_r" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" "QSYS_lab4_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919918870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918870 ""}  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457919918870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918901 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918932 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"QSYS_lab4:u0\|QSYS_lab4_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_leds QSYS_lab4:u0\|QSYS_lab4_leds:leds " "Elaborating entity \"QSYS_lab4_leds\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_leds:leds\"" {  } { { "QSYS_lab4/synthesis/QSYS_lab4.v" "leds" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_pll_0 QSYS_lab4:u0\|QSYS_lab4_pll_0:pll_0 " "Elaborating entity \"QSYS_lab4_pll_0\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_pll_0:pll_0\"" {  } { { "QSYS_lab4/synthesis/QSYS_lab4.v" "pll_0" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919918979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll QSYS_lab4:u0\|QSYS_lab4_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_0.v" "altera_pll_i" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919057 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1457919919073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS_lab4:u0\|QSYS_lab4_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"QSYS_lab4:u0\|QSYS_lab4_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_0.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919919088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS_lab4:u0\|QSYS_lab4_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"QSYS_lab4:u0\|QSYS_lab4_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 130.000000 MHz " "Parameter \"output_clock_frequency0\" = \"130.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""}  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_0.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457919919104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_pll_1 QSYS_lab4:u0\|QSYS_lab4_pll_1:pll_1 " "Elaborating entity \"QSYS_lab4_pll_1\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_pll_1:pll_1\"" {  } { { "QSYS_lab4/synthesis/QSYS_lab4.v" "pll_1" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll QSYS_lab4:u0\|QSYS_lab4_pll_1:pll_1\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_pll_1:pll_1\|altera_pll:altera_pll_i\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_1.v" "altera_pll_i" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_1.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919119 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1457919919151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS_lab4:u0\|QSYS_lab4_pll_1:pll_1\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"QSYS_lab4:u0\|QSYS_lab4_pll_1:pll_1\|altera_pll:altera_pll_i\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_1.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_1.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919919166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS_lab4:u0\|QSYS_lab4_pll_1:pll_1\|altera_pll:altera_pll_i " "Instantiated megafunction \"QSYS_lab4:u0\|QSYS_lab4_pll_1:pll_1\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 65.000000 MHz " "Parameter \"output_clock_frequency0\" = \"65.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""}  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_1.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_1.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457919919182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_ready_from_HPS QSYS_lab4:u0\|QSYS_lab4_ready_from_HPS:ready_from_hps " "Elaborating entity \"QSYS_lab4_ready_from_HPS\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_ready_from_HPS:ready_from_hps\"" {  } { { "QSYS_lab4/synthesis/QSYS_lab4.v" "ready_from_hps" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_master_lab4_rfsm QSYS_lab4:u0\|sdram_master_lab4_rfsm:sdram_master_0 " "Elaborating entity \"sdram_master_lab4_rfsm\" for hierarchy \"QSYS_lab4:u0\|sdram_master_lab4_rfsm:sdram_master_0\"" {  } { { "QSYS_lab4/synthesis/QSYS_lab4.v" "sdram_master_0" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919919197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_master_reduced_fsm.v(38) " "Verilog HDL assignment warning at sdram_master_reduced_fsm.v(38): truncated value with size 32 to match size of target (4)" {  } { { "QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919919213 "|lab4|QSYS_lab4:u0|sdram_master_lab4_rfsm:sdram_master_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_master_reduced_fsm.v(39) " "Verilog HDL assignment warning at sdram_master_reduced_fsm.v(39): truncated value with size 32 to match size of target (4)" {  } { { "QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919919213 "|lab4|QSYS_lab4:u0|sdram_master_lab4_rfsm:sdram_master_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdram_master_reduced_fsm.v(65) " "Verilog HDL assignment warning at sdram_master_reduced_fsm.v(65): truncated value with size 32 to match size of target (1)" {  } { { "QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919919213 "|lab4|QSYS_lab4:u0|sdram_master_lab4_rfsm:sdram_master_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdram_master_reduced_fsm.v(66) " "Verilog HDL assignment warning at sdram_master_reduced_fsm.v(66): truncated value with size 32 to match size of target (1)" {  } { { "QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919919213 "|lab4|QSYS_lab4:u0|sdram_master_lab4_rfsm:sdram_master_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdram_master_reduced_fsm.v(67) " "Verilog HDL assignment warning at sdram_master_reduced_fsm.v(67): truncated value with size 32 to match size of target (1)" {  } { { "QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919919213 "|lab4|QSYS_lab4:u0|sdram_master_lab4_rfsm:sdram_master_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 sdram_master_reduced_fsm.v(81) " "Verilog HDL assignment warning at sdram_master_reduced_fsm.v(81): truncated value with size 32 to match size of target (17)" {  } { { "QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919919213 "|lab4|QSYS_lab4:u0|sdram_master_lab4_rfsm:sdram_master_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sdram_master_reduced_fsm.v(84) " "Verilog HDL assignment warning at sdram_master_reduced_fsm.v(84): truncated value with size 32 to match size of target (18)" {  } { { "QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919919213 "|lab4|QSYS_lab4:u0|sdram_master_lab4_rfsm:sdram_master_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_master_reduced_fsm.v(93) " "Verilog HDL assignment warning at sdram_master_reduced_fsm.v(93): truncated value with size 32 to match size of target (4)" {  } { { "QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919919353 "|lab4|QSYS_lab4:u0|sdram_master_lab4_rfsm:sdram_master_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_master_reduced_fsm.v(112) " "Verilog HDL assignment warning at sdram_master_reduced_fsm.v(112): truncated value with size 32 to match size of target (4)" {  } { { "QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919919353 "|lab4|QSYS_lab4:u0|sdram_master_lab4_rfsm:sdram_master_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_master_reduced_fsm.v(113) " "Verilog HDL assignment warning at sdram_master_reduced_fsm.v(113): truncated value with size 32 to match size of target (4)" {  } { { "QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919919353 "|lab4|QSYS_lab4:u0|sdram_master_lab4_rfsm:sdram_master_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_master_reduced_fsm.v(114) " "Verilog HDL assignment warning at sdram_master_reduced_fsm.v(114): truncated value with size 32 to match size of target (4)" {  } { { "QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919919353 "|lab4|QSYS_lab4:u0|sdram_master_lab4_rfsm:sdram_master_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_master_reduced_fsm.v(115) " "Verilog HDL assignment warning at sdram_master_reduced_fsm.v(115): truncated value with size 32 to match size of target (4)" {  } { { "QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919919353 "|lab4|QSYS_lab4:u0|sdram_master_lab4_rfsm:sdram_master_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_master_reduced_fsm.v(117) " "Verilog HDL assignment warning at sdram_master_reduced_fsm.v(117): truncated value with size 32 to match size of target (4)" {  } { { "QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919919353 "|lab4|QSYS_lab4:u0|sdram_master_lab4_rfsm:sdram_master_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_master_reduced_fsm.v(119) " "Verilog HDL assignment warning at sdram_master_reduced_fsm.v(119): truncated value with size 32 to match size of target (4)" {  } { { "QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919919353 "|lab4|QSYS_lab4:u0|sdram_master_lab4_rfsm:sdram_master_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_master_reduced_fsm.v(120) " "Verilog HDL assignment warning at sdram_master_reduced_fsm.v(120): truncated value with size 32 to match size of target (4)" {  } { { "QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919919353 "|lab4|QSYS_lab4:u0|sdram_master_lab4_rfsm:sdram_master_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_master_reduced_fsm.v(121) " "Verilog HDL assignment warning at sdram_master_reduced_fsm.v(121): truncated value with size 32 to match size of target (4)" {  } { { "QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919919353 "|lab4|QSYS_lab4:u0|sdram_master_lab4_rfsm:sdram_master_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_master_reduced_fsm.v(122) " "Verilog HDL assignment warning at sdram_master_reduced_fsm.v(122): truncated value with size 32 to match size of target (4)" {  } { { "QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/sdram_master_reduced_fsm.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919919353 "|lab4|QSYS_lab4:u0|sdram_master_lab4_rfsm:sdram_master_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_switches QSYS_lab4:u0\|QSYS_lab4_switches:switches " "Elaborating entity \"QSYS_lab4_switches\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_switches:switches\"" {  } { { "QSYS_lab4/synthesis/QSYS_lab4.v" "switches" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_sys_sdram_pll_0 QSYS_lab4:u0\|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"QSYS_lab4_sys_sdram_pll_0\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "QSYS_lab4/synthesis/QSYS_lab4.v" "sys_sdram_pll_0" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_sys_sdram_pll_0_sys_pll QSYS_lab4:u0\|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0\|QSYS_lab4_sys_sdram_pll_0_sys_pll:sys_pll " "Elaborating entity \"QSYS_lab4_sys_sdram_pll_0_sys_pll\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0\|QSYS_lab4_sys_sdram_pll_0_sys_pll:sys_pll\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_sys_sdram_pll_0.v" "sys_pll" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_sys_sdram_pll_0.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll QSYS_lab4:u0\|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0\|QSYS_lab4_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0\|QSYS_lab4_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_sys_sdram_pll_0_sys_pll.v" "altera_pll_i" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920711 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1457919920742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS_lab4:u0\|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0\|QSYS_lab4_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"QSYS_lab4:u0\|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0\|QSYS_lab4_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_sys_sdram_pll_0_sys_pll.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919920757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS_lab4:u0\|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0\|QSYS_lab4_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"QSYS_lab4:u0\|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0\|QSYS_lab4_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920773 ""}  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_sys_sdram_pll_0_sys_pll.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457919920773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal QSYS_lab4:u0\|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_sys_sdram_pll_0.v" "reset_from_locked" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_sys_sdram_pll_0.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_sysid_qsys_0 QSYS_lab4:u0\|QSYS_lab4_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"QSYS_lab4_sysid_qsys_0\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_sysid_qsys_0:sysid_qsys_0\"" {  } { { "QSYS_lab4/synthesis/QSYS_lab4.v" "sysid_qsys_0" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_0 QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"QSYS_lab4_mm_interconnect_0\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\"" {  } { { "QSYS_lab4/synthesis/QSYS_lab4.v" "mm_interconnect_0" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919920804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v" "alt_vip_vfr_0_avalon_master_translator" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919921101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v" "alt_vip_vfr_0_avalon_master_agent" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919921147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v" "hps_0_f2h_axi_slave_agent" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919921179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919921288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919921319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919921366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_0_router QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|QSYS_lab4_mm_interconnect_0_router:router " "Elaborating entity \"QSYS_lab4_mm_interconnect_0_router\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|QSYS_lab4_mm_interconnect_0_router:router\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v" "router" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919921740 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address QSYS_lab4_mm_interconnect_0_router.sv(154) " "Verilog HDL or VHDL warning at QSYS_lab4_mm_interconnect_0_router.sv(154): object \"address\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919921771 "|lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_0_router_default_decode QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|QSYS_lab4_mm_interconnect_0_router:router\|QSYS_lab4_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"QSYS_lab4_mm_interconnect_0_router_default_decode\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|QSYS_lab4_mm_interconnect_0_router:router\|QSYS_lab4_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919921787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_0_router_001 QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|QSYS_lab4_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"QSYS_lab4_mm_interconnect_0_router_001\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|QSYS_lab4_mm_interconnect_0_router_001:router_001\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v" "router_001" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919921803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_0_router_001_default_decode QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|QSYS_lab4_mm_interconnect_0_router_001:router_001\|QSYS_lab4_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"QSYS_lab4_mm_interconnect_0_router_001_default_decode\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|QSYS_lab4_mm_interconnect_0_router_001:router_001\|QSYS_lab4_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919921834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v" "alt_vip_vfr_0_avalon_master_limiter" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919921849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v" "hps_0_f2h_axi_slave_wr_burst_adapter" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919921912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919921959 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (9)" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457919921990 "|lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919922115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919922130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919922146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919922161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919922177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_0_cmd_demux QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|QSYS_lab4_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"QSYS_lab4_mm_interconnect_0_cmd_demux\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|QSYS_lab4_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919922333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_0_cmd_mux QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|QSYS_lab4_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"QSYS_lab4_mm_interconnect_0_cmd_mux\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|QSYS_lab4_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919922380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_0_rsp_demux QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|QSYS_lab4_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"QSYS_lab4_mm_interconnect_0_rsp_demux\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|QSYS_lab4_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919922427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_0_rsp_mux QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|QSYS_lab4_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"QSYS_lab4_mm_interconnect_0_rsp_mux\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|QSYS_lab4_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919922458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|QSYS_lab4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|QSYS_lab4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919922520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|QSYS_lab4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_0:mm_interconnect_0\|QSYS_lab4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919922536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_1 QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"QSYS_lab4_mm_interconnect_1\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\"" {  } { { "QSYS_lab4/synthesis/QSYS_lab4.v" "mm_interconnect_1" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919922536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:sdram_master_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:sdram_master_0_avalon_master_translator\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" "sdram_master_0_avalon_master_translator" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919922801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" "sdram_s1_translator" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919922817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" "hps_0_h2f_axi_master_agent" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919922848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919922926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:sdram_master_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:sdram_master_0_avalon_master_agent\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" "sdram_master_0_avalon_master_agent" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919922973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" "sdram_s1_agent" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919923004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919923066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919923097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919923331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_1_router QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_router:router " "Elaborating entity \"QSYS_lab4_mm_interconnect_1_router\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_router:router\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" "router" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" 759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919923378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_1_router_default_decode QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_router:router\|QSYS_lab4_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"QSYS_lab4_mm_interconnect_1_router_default_decode\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_router:router\|QSYS_lab4_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919923425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_1_router_002 QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"QSYS_lab4_mm_interconnect_1_router_002\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_router_002:router_002\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" "router_002" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919923441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_1_router_002_default_decode QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_router_002:router_002\|QSYS_lab4_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"QSYS_lab4_mm_interconnect_1_router_002_default_decode\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_router_002:router_002\|QSYS_lab4_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919923487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_1_router_003 QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"QSYS_lab4_mm_interconnect_1_router_003\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_router_003:router_003\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" "router_003" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919923503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_1_router_003_default_decode QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_router_003:router_003\|QSYS_lab4_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"QSYS_lab4_mm_interconnect_1_router_003_default_decode\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_router_003:router_003\|QSYS_lab4_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919923519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" "sdram_s1_burst_adapter" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919923519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919923550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919923659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919923675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919923690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919923706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919923706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_1_cmd_demux QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"QSYS_lab4_mm_interconnect_1_cmd_demux\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919923768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_1_cmd_mux QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"QSYS_lab4_mm_interconnect_1_cmd_mux\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919923784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_cmd_mux.sv" "arb" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919923831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919923831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_1_rsp_demux QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"QSYS_lab4_mm_interconnect_1_rsp_demux\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919923846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_1_rsp_mux QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"QSYS_lab4_mm_interconnect_1_rsp_mux\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" 983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919923877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" "hps_0_h2f_axi_master_wr_rsp_width_adapter" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" 1083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919923893 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919923909 "|lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919923909 "|lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457919923909 "|lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" "hps_0_h2f_axi_master_wr_cmd_width_adapter" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" 1215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919924033 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1457919924065 "|lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1457919924065 "|lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919924111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_1_avalon_st_adapter QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"QSYS_lab4_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" "avalon_st_adapter" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v" 1310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919924143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0 QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|QSYS_lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"QSYS_lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|QSYS_lab4_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|QSYS_lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919924143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_2 QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"QSYS_lab4_mm_interconnect_2\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\"" {  } { { "QSYS_lab4/synthesis/QSYS_lab4.v" "mm_interconnect_2" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919924158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919924751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" "alt_vip_vfr_0_avalon_slave_translator" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919924782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919924813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:switches_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:switches_s1_translator\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" "switches_s1_translator" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" 964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919924845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" 1284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919924907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919925001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" 1368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919925032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919925079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919925125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" "jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" 1450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919925188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_2_router QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_router:router " "Elaborating entity \"QSYS_lab4_mm_interconnect_2_router\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_router:router\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" "router" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" 2462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919925313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_2_router_default_decode QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_router:router\|QSYS_lab4_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"QSYS_lab4_mm_interconnect_2_router_default_decode\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_router:router\|QSYS_lab4_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_router.sv" "the_default_decode" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919925359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_2_router_002 QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_router_002:router_002 " "Elaborating entity \"QSYS_lab4_mm_interconnect_2_router_002\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_router_002:router_002\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" "router_002" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" 2494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919925375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_2_router_002_default_decode QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_router_002:router_002\|QSYS_lab4_mm_interconnect_2_router_002_default_decode:the_default_decode " "Elaborating entity \"QSYS_lab4_mm_interconnect_2_router_002_default_decode\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_router_002:router_002\|QSYS_lab4_mm_interconnect_2_router_002_default_decode:the_default_decode\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_router_002.sv" "the_default_decode" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919925406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919925453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" "jtag_uart_0_avalon_jtag_slave_burst_adapter" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" 2740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919925500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919925531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919925640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919925656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919925656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919925671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919925687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_2_cmd_demux QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"QSYS_lab4_mm_interconnect_2_cmd_demux\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" "cmd_demux" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" 3093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919926139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_2_cmd_mux QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"QSYS_lab4_mm_interconnect_2_cmd_mux\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" "cmd_mux" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" 3169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919926171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_cmd_mux.sv" "arb" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919926217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_2_rsp_demux QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"QSYS_lab4_mm_interconnect_2_rsp_demux\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" "rsp_demux" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" 3330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919926280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_2_rsp_demux_001 QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"QSYS_lab4_mm_interconnect_2_rsp_demux_001\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_rsp_demux_001:rsp_demux_001\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" "rsp_demux_001" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" 3353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919926295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_2_rsp_mux QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"QSYS_lab4_mm_interconnect_2_rsp_mux\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" "rsp_mux" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" 3521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919926327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_rsp_mux.sv" "arb" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919926405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919926420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" "crosser" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" 3608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919926436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919926467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919926561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Elaborated megafunction instantiation \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919926561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Instantiated megafunction \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919926561 ""}  } { { "QSYS_lab4/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457919926561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_2_avalon_st_adapter QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"QSYS_lab4_mm_interconnect_2_avalon_st_adapter\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" "avalon_st_adapter" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2.v" 3739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919926607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_mm_interconnect_2_avalon_st_adapter_error_adapter_0 QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|QSYS_lab4_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"QSYS_lab4_mm_interconnect_2_avalon_st_adapter_error_adapter_0\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_2:mm_interconnect_2\|QSYS_lab4_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|QSYS_lab4_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_2_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919926623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_irq_mapper QSYS_lab4:u0\|QSYS_lab4_irq_mapper:irq_mapper " "Elaborating entity \"QSYS_lab4_irq_mapper\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_irq_mapper:irq_mapper\"" {  } { { "QSYS_lab4/synthesis/QSYS_lab4.v" "irq_mapper" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919926685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lab4_irq_mapper_001 QSYS_lab4:u0\|QSYS_lab4_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"QSYS_lab4_irq_mapper_001\" for hierarchy \"QSYS_lab4:u0\|QSYS_lab4_irq_mapper_001:irq_mapper_001\"" {  } { { "QSYS_lab4/synthesis/QSYS_lab4.v" "irq_mapper_001" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919926701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller QSYS_lab4:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"QSYS_lab4:u0\|altera_reset_controller:rst_controller\"" {  } { { "QSYS_lab4/synthesis/QSYS_lab4.v" "rst_controller" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919926701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer QSYS_lab4:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"QSYS_lab4:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919926717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer QSYS_lab4:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"QSYS_lab4:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "QSYS_lab4/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919926732 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1457919935297 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.03.13.18:45:44 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2016.03.13.18:45:44 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1457919944548 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1457919948697 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1457919949041 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1457919951816 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1457919951831 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1457919951863 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1457919951925 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1457919951941 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1457919951941 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1457919952689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919952908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919952908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919952955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919952955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919952955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919952955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919952970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919952970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919953017 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919953017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919953017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919953033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919953033 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[19\] " "Synthesized away node \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_gor1.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/altsyncram_gor1.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "QSYS_lab4/synthesis/QSYS_lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 360 0 0 } } { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919956293 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[20\] " "Synthesized away node \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_gor1.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/altsyncram_gor1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "QSYS_lab4/synthesis/QSYS_lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 360 0 0 } } { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919956293 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[21\] " "Synthesized away node \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_gor1.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/altsyncram_gor1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "QSYS_lab4/synthesis/QSYS_lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 360 0 0 } } { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919956293 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[22\] " "Synthesized away node \"QSYS_lab4:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_gor1.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/altsyncram_gor1.tdf" 746 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "QSYS_lab4/synthesis/QSYS_lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 360 0 0 } } { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919956293 "|lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[25\] " "Synthesized away node \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/altsyncram_us91.tdf" 842 2 0 } } { "db/dcfifo_upq1.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/dcfifo_upq1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "QSYS_lab4/synthesis/QSYS_lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 326 0 0 } } { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919956293 "|lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[26\] " "Synthesized away node \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/altsyncram_us91.tdf" 874 2 0 } } { "db/dcfifo_upq1.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/dcfifo_upq1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "QSYS_lab4/synthesis/QSYS_lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 326 0 0 } } { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919956293 "|lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[27\] " "Synthesized away node \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/altsyncram_us91.tdf" 906 2 0 } } { "db/dcfifo_upq1.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/dcfifo_upq1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "QSYS_lab4/synthesis/QSYS_lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 326 0 0 } } { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919956293 "|lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[28\] " "Synthesized away node \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/altsyncram_us91.tdf" 938 2 0 } } { "db/dcfifo_upq1.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/dcfifo_upq1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "QSYS_lab4/synthesis/QSYS_lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 326 0 0 } } { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919956293 "|lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[29\] " "Synthesized away node \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/altsyncram_us91.tdf" 970 2 0 } } { "db/dcfifo_upq1.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/dcfifo_upq1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "QSYS_lab4/synthesis/QSYS_lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 326 0 0 } } { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919956293 "|lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[30\] " "Synthesized away node \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/altsyncram_us91.tdf" 1002 2 0 } } { "db/dcfifo_upq1.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/dcfifo_upq1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "QSYS_lab4/synthesis/QSYS_lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 326 0 0 } } { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919956293 "|lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[31\] " "Synthesized away node \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/altsyncram_us91.tdf" 1034 2 0 } } { "db/dcfifo_upq1.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/dcfifo_upq1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "QSYS_lab4/synthesis/QSYS_lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 326 0 0 } } { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919956293 "|lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[32\] " "Synthesized away node \"QSYS_lab4:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/altsyncram_us91.tdf" 1066 2 0 } } { "db/dcfifo_upq1.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/dcfifo_upq1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "QSYS_lab4/synthesis/QSYS_lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/QSYS_lab4/synthesis/QSYS_lab4.v" 326 0 0 } } { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919956293 "|lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a32"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1457919956293 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1457919956293 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1457919987357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1457919987357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1457919987357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1457919987357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1457919987357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1457919987357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1457919987357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1457919987357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1457919987357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1457919987357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1457919987357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1457919987357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1457919987357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1457919987357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1457919987357 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1457919987357 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1457919987357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457919987419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"QSYS_lab4:u0\|QSYS_lab4_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919987419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919987419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919987419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919987419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919987419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919987419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919987419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919987419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919987419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919987419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919987419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919987419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919987419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919987419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457919987419 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457919987419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457919987497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457919987497 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "46 " "46 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1457919988839 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920007766 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1457920007766 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457920007781 "|lab4|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457920007781 "|lab4|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457920007781 "|lab4|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457920007781 "|lab4|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1457920007781 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920009965 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "864 " "864 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1457920014739 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "QSYS_lab4_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"QSYS_lab4_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920016205 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/output_files/lab4.map.smsg " "Generated suppressed messages file C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/output_files/lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1457920018171 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "28 0 4 0 0 " "Adding 28 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1457920295983 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920295983 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920299071 "|lab4|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920299071 "|lab4|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920299071 "|lab4|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab4.v" "" { Text "C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4_hps 3-13 bad/lab4.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457920299071 "|lab4|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1457920299071 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17310 " "Implemented 17310 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1457920299134 ""} { "Info" "ICUT_CUT_TM_OPINS" "139 " "Implemented 139 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1457920299134 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "69 " "Implemented 69 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1457920299134 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16197 " "Implemented 16197 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1457920299134 ""} { "Info" "ICUT_CUT_TM_RAMS" "232 " "Implemented 232 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1457920299134 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1457920299134 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1457920299134 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1457920299134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 181 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 181 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1210 " "Peak virtual memory: 1210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457920299602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 13 18:51:39 2016 " "Processing ended: Sun Mar 13 18:51:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457920299602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:14 " "Elapsed time: 00:07:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457920299602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:07 " "Total CPU time (on all processors): 00:08:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457920299602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457920299602 ""}
