<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<board schema_version="2.1" vendor="xilinx.com" name="vcu108" display_name="Virtex-UltraScale VCU108 Evaluation Platform" url="www.xilinx.com/vcu108" preset_file="preset.xml">
  <images>
    <image name="vcu108_board.jpeg" display_name="VCU108 BOARD" sub_type="board">
      <description>VCU108 Board File Image</description>
    </image>
  </images>
  <compatible_board_revisions>
    <revision id="0">1.0</revision>
  </compatible_board_revisions>
  <file_version>1.6</file_version>
  <description>Virtex-UltraScale VCU108 Evaluation Platform</description>
  <parameters>
    <parameter name="heat_sink_type" value="medium" value_type="string"/>
    <parameter name="heat_sink_temperature" value_type="range" value_min="20.0" value_max="30.0"/>
  </parameters>
  <jumpers>
  </jumpers>
  <components>
  
  
  <component name="fmc_hpc0_connector" display_name="FMC_HPC0" type="connector" sub_type="fmc_hpc">
  <pins>
    <pin index="2"  name="fmc_hpc0_dp1_m2c_p"></pin> 
    <pin index="3"  name="fmc_hpc0_dp1_m2c_n"></pin> 
    <pin index="6"  name="fmc_hpc0_dp2_m2c_p"></pin> 
    <pin index="7"  name="fmc_hpc0_dp2_m2c_n"></pin> 
    <pin index="10" name="fmc_hpc0_dp3_m2c_p"></pin> 
    <pin index="11" name="fmc_hpc0_dp3_m2c_n"></pin> 
    <pin index="14" name="fmc_hpc0_dp4_m2c_p"></pin> 
    <pin index="15" name="fmc_hpc0_dp4_m2c_n"></pin> 
    <pin index="18" name="fmc_hpc0_dp5_m2c_p"></pin> 
    <pin index="19" name="fmc_hpc0_dp5_m2c_n"></pin> 
    <pin index="22" name="fmc_hpc0_dp1_c2m_p"></pin> 
    <pin index="23" name="fmc_hpc0_dp1_c2m_n"></pin> 
    <pin index="26" name="fmc_hpc0_dp2_c2m_p"></pin> 
    <pin index="27" name="fmc_hpc0_dp2_c2m_n"></pin> 
    <pin index="30" name="fmc_hpc0_dp3_c2m_p"></pin> 
    <pin index="31" name="fmc_hpc0_dp3_c2m_n"></pin> 
    <pin index="34" name="fmc_hpc0_dp4_c2m_p"></pin> 
    <pin index="35" name="fmc_hpc0_dp4_c2m_n"></pin> 
    <pin index="38" name="fmc_hpc0_dp5_c2m_p"></pin> 
    <pin index="39" name="fmc_hpc0_dp5_c2m_n"></pin> 
    <pin index="52" name="fmc_hpc0_dp7_m2c_p"></pin> 
    <pin index="53" name="fmc_hpc0_dp7_m2c_n"></pin> 
    <pin index="56" name="fmc_hpc0_dp6_m2c_p"></pin> 
    <pin index="57" name="fmc_hpc0_dp6_m2c_n"></pin> 
    <pin index="60" name="fmc_hpc0_gbtclk1_m2c_p"></pin> 
    <pin index="61" name="fmc_hpc0_gbtclk1_m2c_n"></pin> 
    <pin index="72" name="fmc_hpc0_dp7_c2m_p"></pin> 
    <pin index="73" name="fmc_hpc0_dp7_c2m_n"></pin> 
    <pin index="76" name="fmc_hpc0_dp6_c2m_p"></pin> 
    <pin index="77" name="fmc_hpc0_dp6_c2m_n"></pin> 
    <pin index="82" name="fmc_hpc0_dp0_c2m_p"></pin> 
    <pin index="83" name="fmc_hpc0_dp0_c2m_n"></pin> 
    <pin index="86" name="fmc_hpc0_dp0_m2c_p"></pin> 
    <pin index="87" name="fmc_hpc0_dp0_m2c_n"></pin> 
	
    <pin index="90" name="fmc_hpc0_la06_p"></pin> 
    <pin index="91" name="fmc_hpc0_la06_n"></pin> 
    <pin index="94" name="fmc_hpc0_la10_p"></pin> 
    <pin index="95" name="fmc_hpc0_la10_n"></pin> 
    <pin index="98" name="fmc_hpc0_la14_p"></pin> 
    <pin index="99" name="fmc_hpc0_la14_n"></pin> 
	
    <pin index="102" name="fmc_hpc0_la18_cc_p"></pin>
    <pin index="103" name="fmc_hpc0_la18_cc_n"></pin>
	
    <pin index="106" name="fmc_hpc0_la27_p"></pin>
    <pin index="107" name="fmc_hpc0_la27_n"></pin>
	
    <pin index="124" name="fmc_hpc0_gbtclk0_m2c_p"></pin> 
    <pin index="125" name="fmc_hpc0_gbtclk0_m2c_n"></pin> 
	
    <pin index="128" name="fmc_hpc0_la01_cc_p"></pin> 
    <pin index="129" name="fmc_hpc0_la01_cc_n"></pin> 
	
    <pin index="131" name="fmc_hpc0_la05_p"></pin> 
    <pin index="132" name="fmc_hpc0_la05_n"></pin> 
    <pin index="134" name="fmc_hpc0_la09_p"></pin> 
    <pin index="135" name="fmc_hpc0_la09_n"></pin> 
    <pin index="137" name="fmc_hpc0_la13_p"></pin> 
    <pin index="138" name="fmc_hpc0_la13_n"></pin> 
	
    <pin index="140" name="fmc_hpc0_la17_cc_p"></pin> 
    <pin index="141" name="fmc_hpc0_la17_cc_n"></pin> 
	
    <pin index="143" name="fmc_hpc0_la23_p"></pin> 
    <pin index="144" name="fmc_hpc0_la23_n"></pin> 
    <pin index="146" name="fmc_hpc0_la26_p"></pin> 
    <pin index="147" name="fmc_hpc0_la26_n"></pin> 
	
    <pin index="242" name="fmc_hpc0_clk1_m2c_p"></pin> 
    <pin index="243" name="fmc_hpc0_clk1_m2c_n"></pin> 
    <pin index="246" name="fmc_hpc0_la00_cc_p"></pin> 
    <pin index="247" name="fmc_hpc0_la00_cc_n"></pin> 
	
    <pin index="249" name="fmc_hpc0_la03_p"></pin> 
    <pin index="250" name="fmc_hpc0_la03_n"></pin> 
    <pin index="252" name="fmc_hpc0_la08_p"></pin> 
    <pin index="253" name="fmc_hpc0_la08_n"></pin> 
    <pin index="255" name="fmc_hpc0_la12_p"></pin> 
    <pin index="256" name="fmc_hpc0_la12_n"></pin> 
    <pin index="258" name="fmc_hpc0_la16_p"></pin> 
    <pin index="259" name="fmc_hpc0_la16_n"></pin> 
    <pin index="261" name="fmc_hpc0_la20_p"></pin> 
    <pin index="262" name="fmc_hpc0_la20_n"></pin> 
	
    <pin index="264" name="fmc_hpc0_la22_p"></pin> 
    <pin index="265" name="fmc_hpc0_la22_n"></pin> 
    <pin index="267" name="fmc_hpc0_la25_p"></pin> 
    <pin index="268" name="fmc_hpc0_la25_n"></pin> 
    <pin index="270" name="fmc_hpc0_la29_p"></pin> 
    <pin index="271" name="fmc_hpc0_la29_n"></pin> 
    <pin index="273" name="fmc_hpc0_la31_p"></pin> 
    <pin index="274" name="fmc_hpc0_la31_n"></pin> 
    <pin index="276" name="fmc_hpc0_la33_p"></pin> 
    <pin index="277" name="fmc_hpc0_la33_n"></pin> 
	
    <pin index="282" name="fmc_hpc0_prsnt_m2c_b_ls"></pin> 
	
    <pin index="284" name="fmc_hpc0_clk0_m2c_p"></pin> 
    <pin index="285" name="fmc_hpc0_clk0_m2c_n"></pin> 
	
    <pin index="287" name="fmc_hpc0_la02_p"></pin> 
    <pin index="288" name="fmc_hpc0_la02_n"></pin> 
    <pin index="290" name="fmc_hpc0_la04_p"></pin> 
    <pin index="291" name="fmc_hpc0_la04_n"></pin> 
    <pin index="293" name="fmc_hpc0_la07_p"></pin> 
    <pin index="294" name="fmc_hpc0_la07_n"></pin> 
	
    <pin index="296" name="fmc_hpc0_la11_p"></pin> 
    <pin index="297" name="fmc_hpc0_la11_n"></pin> 
    <pin index="299" name="fmc_hpc0_la15_p"></pin> 
    <pin index="300" name="fmc_hpc0_la15_n"></pin> 
    <pin index="302" name="fmc_hpc0_la19_p"></pin> 
    <pin index="303" name="fmc_hpc0_la19_n"></pin> 
    <pin index="305" name="fmc_hpc0_la21_p"></pin> 
    <pin index="306" name="fmc_hpc0_la21_n"></pin> 
    <pin index="308" name="fmc_hpc0_la24_p"></pin> 
    <pin index="309" name="fmc_hpc0_la24_n"></pin> 
    <pin index="311" name="fmc_hpc0_la28_p"></pin> 
    <pin index="312" name="fmc_hpc0_la28_n"></pin> 
    <pin index="314" name="fmc_hpc0_la30_p"></pin> 
    <pin index="315" name="fmc_hpc0_la30_n"></pin> 
    <pin index="317" name="fmc_hpc0_la32_p"></pin>    
    <pin index="318" name="fmc_hpc0_la32_n"></pin>   
	
  </pins>
  </component>
  
  
  <component name="fmc_hpc1_connector" display_name="FMC_HPC1" type="connector" sub_type="fmc_hpc">
  <pins>
    <pin index="2"  name="fmc_hpc1_dp1_m2c_p"></pin> 
    <pin index="3"  name="fmc_hpc1_dp1_m2c_n"></pin> 
    <pin index="6"  name="fmc_hpc1_dp2_m2c_p"></pin> 
    <pin index="7"  name="fmc_hpc1_dp2_m2c_n"></pin> 
    <pin index="10" name="fmc_hpc1_dp3_m2c_p"></pin> 
    <pin index="11" name="fmc_hpc1_dp3_m2c_n"></pin> 
    <pin index="14" name="fmc_hpc1_dp4_m2c_p"></pin> 
    <pin index="15" name="fmc_hpc1_dp4_m2c_n"></pin> 
    <pin index="18" name="fmc_hpc1_dp5_m2c_p"></pin> 
    <pin index="19" name="fmc_hpc1_dp5_m2c_n"></pin> 
    <pin index="22" name="fmc_hpc1_dp1_c2m_p"></pin> 
    <pin index="23" name="fmc_hpc1_dp1_c2m_n"></pin> 
    <pin index="26" name="fmc_hpc1_dp2_c2m_p"></pin> 
    <pin index="27" name="fmc_hpc1_dp2_c2m_n"></pin> 
    <pin index="30" name="fmc_hpc1_dp3_c2m_p"></pin> 
    <pin index="31" name="fmc_hpc1_dp3_c2m_n"></pin> 
    <pin index="34" name="fmc_hpc1_dp4_c2m_p"></pin> 
    <pin index="35" name="fmc_hpc1_dp4_c2m_n"></pin> 
    <pin index="38" name="fmc_hpc1_dp5_c2m_p"></pin> 
    <pin index="39" name="fmc_hpc1_dp5_c2m_n"></pin> 
    <pin index="52" name="fmc_hpc1_dp7_m2c_p"></pin> 
    <pin index="53" name="fmc_hpc1_dp7_m2c_n"></pin> 
    <pin index="56" name="fmc_hpc1_dp6_m2c_p"></pin> 
    <pin index="57" name="fmc_hpc1_dp6_m2c_n"></pin> 
    <pin index="60" name="fmc_hpc1_gbtclk1_m2c_p"></pin> 
    <pin index="61" name="fmc_hpc1_gbtclk1_m2c_n"></pin> 
    <pin index="72" name="fmc_hpc1_dp7_c2m_p"></pin> 
    <pin index="73" name="fmc_hpc1_dp7_c2m_n"></pin> 
    <pin index="76" name="fmc_hpc1_dp6_c2m_p"></pin> 
    <pin index="77" name="fmc_hpc1_dp6_c2m_n"></pin> 
    <pin index="82" name="fmc_hpc1_dp0_c2m_p"></pin> 
    <pin index="83" name="fmc_hpc1_dp0_c2m_n"></pin> 
    <pin index="86" name="fmc_hpc1_dp0_m2c_p"></pin> 
    <pin index="87" name="fmc_hpc1_dp0_m2c_n"></pin> 
    <pin index="90" name="fmc_hpc1_la06_p"></pin> 
    <pin index="91" name="fmc_hpc1_la06_n"></pin> 
    <pin index="94" name="fmc_hpc1_la10_p"></pin> 
    <pin index="95" name="fmc_hpc1_la10_n"></pin> 
    <pin index="98" name="fmc_hpc1_la14_p"></pin> 
    <pin index="99" name="fmc_hpc1_la14_n"></pin> 
    <pin index="102" name="fmc_hpc1_la18_cc_p"></pin>
    <pin index="103" name="fmc_hpc1_la18_cc_n"></pin>
    <pin index="106" name="fmc_hpc1_la27_p"></pin>
    <pin index="107" name="fmc_hpc1_la27_n"></pin>
    <pin index="124" name="fmc_hpc1_gbtclk0_m2c_p"></pin> 
    <pin index="125" name="fmc_hpc1_gbtclk0_m2c_n"></pin> 
    <pin index="128" name="fmc_hpc1_la01_cc_p"></pin> 
    <pin index="129" name="fmc_hpc1_la01_cc_n"></pin> 
    <pin index="131" name="fmc_hpc1_la05_p"></pin> 
    <pin index="132" name="fmc_hpc1_la05_n"></pin> 
    <pin index="134" name="fmc_hpc1_la09_p"></pin> 
    <pin index="135" name="fmc_hpc1_la09_n"></pin> 
    <pin index="137" name="fmc_hpc1_la13_p"></pin> 
    <pin index="138" name="fmc_hpc1_la13_n"></pin> 
    <pin index="140" name="fmc_hpc1_la17_cc_p"></pin> 
    <pin index="141" name="fmc_hpc1_la17_cc_n"></pin> 
    <pin index="143" name="fmc_hpc1_la23_p"></pin> 
    <pin index="144" name="fmc_hpc1_la23_n"></pin> 
    <pin index="146" name="fmc_hpc1_la26_p"></pin> 
    <pin index="147" name="fmc_hpc1_la26_n"></pin> 
    <pin index="242" name="fmc_hpc1_clk1_m2c_p"></pin> 
    <pin index="243" name="fmc_hpc1_clk1_m2c_n"></pin> 
    <pin index="246" name="fmc_hpc1_la00_cc_p"></pin> 
    <pin index="247" name="fmc_hpc1_la00_cc_n"></pin> 
    <pin index="249" name="fmc_hpc1_la03_p"></pin> 
    <pin index="250" name="fmc_hpc1_la03_n"></pin> 
    <pin index="252" name="fmc_hpc1_la08_p"></pin> 
    <pin index="253" name="fmc_hpc1_la08_n"></pin> 
    <pin index="255" name="fmc_hpc1_la12_p"></pin> 
    <pin index="256" name="fmc_hpc1_la12_n"></pin> 
    <pin index="258" name="fmc_hpc1_la16_p"></pin> 
    <pin index="259" name="fmc_hpc1_la16_n"></pin> 
    <pin index="261" name="fmc_hpc1_la20_p"></pin> 
    <pin index="262" name="fmc_hpc1_la20_n"></pin> 
    <pin index="264" name="fmc_hpc1_la22_p"></pin> 
    <pin index="265" name="fmc_hpc1_la22_n"></pin> 
    <pin index="267" name="fmc_hpc1_la25_p"></pin> 
    <pin index="268" name="fmc_hpc1_la25_n"></pin> 
    <pin index="270" name="fmc_hpc1_la29_p"></pin> 
    <pin index="271" name="fmc_hpc1_la29_n"></pin> 
    <pin index="273" name="fmc_hpc1_la31_p"></pin> 
    <pin index="274" name="fmc_hpc1_la31_n"></pin> 
    <pin index="276" name="fmc_hpc1_la33_p"></pin> 
    <pin index="277" name="fmc_hpc1_la33_n"></pin>  
    <pin index="282" name="fmc_hpc1_prsnt_m2c_b_ls"></pin> 
    <pin index="284" name="fmc_hpc1_clk0_m2c_p"></pin> 
    <pin index="285" name="fmc_hpc1_clk0_m2c_n"></pin> 
    <pin index="287" name="fmc_hpc1_la02_p"></pin> 
    <pin index="288" name="fmc_hpc1_la02_n"></pin> 
    <pin index="290" name="fmc_hpc1_la04_p"></pin> 
    <pin index="291" name="fmc_hpc1_la04_n"></pin> 
    <pin index="293" name="fmc_hpc1_la07_p"></pin> 
    <pin index="294" name="fmc_hpc1_la07_n"></pin> 
    <pin index="296" name="fmc_hpc1_la11_p"></pin> 
    <pin index="297" name="fmc_hpc1_la11_n"></pin> 
    <pin index="299" name="fmc_hpc1_la15_p"></pin> 
    <pin index="300" name="fmc_hpc1_la15_n"></pin> 
    <pin index="302" name="fmc_hpc1_la19_p"></pin> 
    <pin index="303" name="fmc_hpc1_la19_n"></pin> 
    <pin index="305" name="fmc_hpc1_la21_p"></pin> 
    <pin index="306" name="fmc_hpc1_la21_n"></pin> 
    <pin index="308" name="fmc_hpc1_la24_p"></pin> 
    <pin index="309" name="fmc_hpc1_la24_n"></pin> 
    <pin index="311" name="fmc_hpc1_la28_p"></pin> 
    <pin index="312" name="fmc_hpc1_la28_n"></pin> 
    <pin index="314" name="fmc_hpc1_la30_p"></pin> 
    <pin index="315" name="fmc_hpc1_la30_n"></pin> 
    <pin index="317" name="fmc_hpc1_la32_p"></pin>    
    <pin index="318" name="fmc_hpc1_la32_n"></pin>   
	
  </pins>
  </component>  
  
    <component name="part0" display_name="Virtex-UltraScale VCU108 Evaluation Platform" type="fpga" part_name="xcvu095-ffva2104-2-e" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="http://www.xilinx.com/products/silicon-devices/fpga/virtex-ultrascale.html">
      <description>Virtex-UltraScale FPGA part on the board</description>
      <interfaces>
    
		<interface mode="master" name="ddr4_sdram_c1" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram_c1" preset_proc="ddr4_sdram_preset">
          <description>DDR4 board interface, it can use DDR4 IP for connection. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ACT_N" physical_port="c1_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_act_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ADR" physical_port="c1_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_adr0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_adr1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_adr2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_adr3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_adr4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_adr5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_adr6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_adr7"/>
                <pin_map port_index="8" component_pin="c1_ddr4_adr8"/>
                <pin_map port_index="9" component_pin="c1_ddr4_adr9"/>
                <pin_map port_index="10" component_pin="c1_ddr4_adr10"/>
                <pin_map port_index="11" component_pin="c1_ddr4_adr11"/>
                <pin_map port_index="12" component_pin="c1_ddr4_adr12"/>
                <pin_map port_index="13" component_pin="c1_ddr4_adr13"/>
                <pin_map port_index="14" component_pin="c1_ddr4_adr14"/>
                <pin_map port_index="15" component_pin="c1_ddr4_adr15"/>
                <pin_map port_index="16" component_pin="c1_ddr4_adr16"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c1_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ba0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_ba1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c1_ddr4_bg" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_bg"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c1_ddr4_ck_c" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ck_c"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c1_ddr4_ck_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ck_t"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CKE" physical_port="c1_ddr4_cke" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_cke"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c1_ddr4_cs_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_cs_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DM_N" physical_port="c1_ddr4_dm_dbi_n" dir="inout" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dm_dbi_n0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dm_dbi_n1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dm_dbi_n2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dm_dbi_n3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dm_dbi_n4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dm_dbi_n5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dm_dbi_n6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dm_dbi_n7"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ" physical_port="c1_ddr4_dq" dir="inout" left="63" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dq0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dq1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dq2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dq3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dq4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dq5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dq6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dq7"/>
                <pin_map port_index="8" component_pin="c1_ddr4_dq8"/>
                <pin_map port_index="9" component_pin="c1_ddr4_dq9"/>
                <pin_map port_index="10" component_pin="c1_ddr4_dq10"/>
                <pin_map port_index="11" component_pin="c1_ddr4_dq11"/>
                <pin_map port_index="12" component_pin="c1_ddr4_dq12"/>
                <pin_map port_index="13" component_pin="c1_ddr4_dq13"/>
                <pin_map port_index="14" component_pin="c1_ddr4_dq14"/>
                <pin_map port_index="15" component_pin="c1_ddr4_dq15"/>
                <pin_map port_index="16" component_pin="c1_ddr4_dq16"/>
                <pin_map port_index="17" component_pin="c1_ddr4_dq17"/>
                <pin_map port_index="18" component_pin="c1_ddr4_dq18"/>
                <pin_map port_index="19" component_pin="c1_ddr4_dq19"/>
                <pin_map port_index="20" component_pin="c1_ddr4_dq20"/>
                <pin_map port_index="21" component_pin="c1_ddr4_dq21"/>
                <pin_map port_index="22" component_pin="c1_ddr4_dq22"/>
                <pin_map port_index="23" component_pin="c1_ddr4_dq23"/>
                <pin_map port_index="24" component_pin="c1_ddr4_dq24"/>
                <pin_map port_index="25" component_pin="c1_ddr4_dq25"/>
                <pin_map port_index="26" component_pin="c1_ddr4_dq26"/>
                <pin_map port_index="27" component_pin="c1_ddr4_dq27"/>
                <pin_map port_index="28" component_pin="c1_ddr4_dq28"/>
                <pin_map port_index="29" component_pin="c1_ddr4_dq29"/>
                <pin_map port_index="30" component_pin="c1_ddr4_dq30"/>
                <pin_map port_index="31" component_pin="c1_ddr4_dq31"/>
                <pin_map port_index="32" component_pin="c1_ddr4_dq32"/>
                <pin_map port_index="33" component_pin="c1_ddr4_dq33"/>
                <pin_map port_index="34" component_pin="c1_ddr4_dq34"/>
                <pin_map port_index="35" component_pin="c1_ddr4_dq35"/>
                <pin_map port_index="36" component_pin="c1_ddr4_dq36"/>
                <pin_map port_index="37" component_pin="c1_ddr4_dq37"/>
                <pin_map port_index="38" component_pin="c1_ddr4_dq38"/>
                <pin_map port_index="39" component_pin="c1_ddr4_dq39"/>
                <pin_map port_index="40" component_pin="c1_ddr4_dq40"/>
                <pin_map port_index="41" component_pin="c1_ddr4_dq41"/>
                <pin_map port_index="42" component_pin="c1_ddr4_dq42"/>
                <pin_map port_index="43" component_pin="c1_ddr4_dq43"/>
                <pin_map port_index="44" component_pin="c1_ddr4_dq44"/>
                <pin_map port_index="45" component_pin="c1_ddr4_dq45"/>
                <pin_map port_index="46" component_pin="c1_ddr4_dq46"/>
                <pin_map port_index="47" component_pin="c1_ddr4_dq47"/>
                <pin_map port_index="48" component_pin="c1_ddr4_dq48"/>
                <pin_map port_index="49" component_pin="c1_ddr4_dq49"/>
                <pin_map port_index="50" component_pin="c1_ddr4_dq50"/>
                <pin_map port_index="51" component_pin="c1_ddr4_dq51"/>
                <pin_map port_index="52" component_pin="c1_ddr4_dq52"/>
                <pin_map port_index="53" component_pin="c1_ddr4_dq53"/>
                <pin_map port_index="54" component_pin="c1_ddr4_dq54"/>
                <pin_map port_index="55" component_pin="c1_ddr4_dq55"/>
                <pin_map port_index="56" component_pin="c1_ddr4_dq56"/>
                <pin_map port_index="57" component_pin="c1_ddr4_dq57"/>
                <pin_map port_index="58" component_pin="c1_ddr4_dq58"/>
                <pin_map port_index="59" component_pin="c1_ddr4_dq59"/>
                <pin_map port_index="60" component_pin="c1_ddr4_dq60"/>
                <pin_map port_index="61" component_pin="c1_ddr4_dq61"/>
                <pin_map port_index="62" component_pin="c1_ddr4_dq62"/>
                <pin_map port_index="63" component_pin="c1_ddr4_dq63"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_C" physical_port="c1_ddr4_dqs_c" dir="inout" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dqs_c0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dqs_c1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dqs_c2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dqs_c3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dqs_c4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dqs_c5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dqs_c6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dqs_c7"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_T" physical_port="c1_ddr4_dqs_t" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dqs_t0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dqs_t1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dqs_t2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dqs_t3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dqs_t4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dqs_t5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dqs_t6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dqs_t7"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ODT" physical_port="c1_ddr4_odt" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_odt"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c1_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface> 
		
		<interface mode="master" name="ddr4_sdram_c2" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram_c2" preset_proc="ddr4_sdram_preset">
          <description>DDR4 board interface C2, it can use DDR4 IP for connection. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ACT_N" physical_port="c2_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_act_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ADR" physical_port="c2_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_adr0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_adr1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_adr2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_adr3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_adr4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_adr5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_adr6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_adr7"/>
                <pin_map port_index="8" component_pin="c2_ddr4_adr8"/>
                <pin_map port_index="9" component_pin="c2_ddr4_adr9"/>
                <pin_map port_index="10" component_pin="c2_ddr4_adr10"/>
                <pin_map port_index="11" component_pin="c2_ddr4_adr11"/>
                <pin_map port_index="12" component_pin="c2_ddr4_adr12"/>
                <pin_map port_index="13" component_pin="c2_ddr4_adr13"/>
                <pin_map port_index="14" component_pin="c2_ddr4_adr14"/>
                <pin_map port_index="15" component_pin="c2_ddr4_adr15"/>
                <pin_map port_index="16" component_pin="c2_ddr4_adr16"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c2_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_ba0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_ba1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c2_ddr4_bg" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_bg"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c2_ddr4_ck_c" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_ck_c"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c2_ddr4_ck_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_ck_t"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CKE" physical_port="c2_ddr4_cke" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_cke"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c2_ddr4_cs_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_cs_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DM_N" physical_port="c2_ddr4_dm_dbi_n" dir="inout" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_dm_dbi_n0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_dm_dbi_n1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_dm_dbi_n2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_dm_dbi_n3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_dm_dbi_n4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_dm_dbi_n5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_dm_dbi_n6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_dm_dbi_n7"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ" physical_port="c2_ddr4_dq" dir="inout" left="63" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_dq0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_dq1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_dq2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_dq3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_dq4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_dq5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_dq6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_dq7"/>
                <pin_map port_index="8" component_pin="c2_ddr4_dq8"/>
                <pin_map port_index="9" component_pin="c2_ddr4_dq9"/>
                <pin_map port_index="10" component_pin="c2_ddr4_dq10"/>
                <pin_map port_index="11" component_pin="c2_ddr4_dq11"/>
                <pin_map port_index="12" component_pin="c2_ddr4_dq12"/>
                <pin_map port_index="13" component_pin="c2_ddr4_dq13"/>
                <pin_map port_index="14" component_pin="c2_ddr4_dq14"/>
                <pin_map port_index="15" component_pin="c2_ddr4_dq15"/>
                <pin_map port_index="16" component_pin="c2_ddr4_dq16"/>
                <pin_map port_index="17" component_pin="c2_ddr4_dq17"/>
                <pin_map port_index="18" component_pin="c2_ddr4_dq18"/>
                <pin_map port_index="19" component_pin="c2_ddr4_dq19"/>
                <pin_map port_index="20" component_pin="c2_ddr4_dq20"/>
                <pin_map port_index="21" component_pin="c2_ddr4_dq21"/>
                <pin_map port_index="22" component_pin="c2_ddr4_dq22"/>
                <pin_map port_index="23" component_pin="c2_ddr4_dq23"/>
                <pin_map port_index="24" component_pin="c2_ddr4_dq24"/>
                <pin_map port_index="25" component_pin="c2_ddr4_dq25"/>
                <pin_map port_index="26" component_pin="c2_ddr4_dq26"/>
                <pin_map port_index="27" component_pin="c2_ddr4_dq27"/>
                <pin_map port_index="28" component_pin="c2_ddr4_dq28"/>
                <pin_map port_index="29" component_pin="c2_ddr4_dq29"/>
                <pin_map port_index="30" component_pin="c2_ddr4_dq30"/>
                <pin_map port_index="31" component_pin="c2_ddr4_dq31"/>
                <pin_map port_index="32" component_pin="c2_ddr4_dq32"/>
                <pin_map port_index="33" component_pin="c2_ddr4_dq33"/>
                <pin_map port_index="34" component_pin="c2_ddr4_dq34"/>
                <pin_map port_index="35" component_pin="c2_ddr4_dq35"/>
                <pin_map port_index="36" component_pin="c2_ddr4_dq36"/>
                <pin_map port_index="37" component_pin="c2_ddr4_dq37"/>
                <pin_map port_index="38" component_pin="c2_ddr4_dq38"/>
                <pin_map port_index="39" component_pin="c2_ddr4_dq39"/>
                <pin_map port_index="40" component_pin="c2_ddr4_dq40"/>
                <pin_map port_index="41" component_pin="c2_ddr4_dq41"/>
                <pin_map port_index="42" component_pin="c2_ddr4_dq42"/>
                <pin_map port_index="43" component_pin="c2_ddr4_dq43"/>
                <pin_map port_index="44" component_pin="c2_ddr4_dq44"/>
                <pin_map port_index="45" component_pin="c2_ddr4_dq45"/>
                <pin_map port_index="46" component_pin="c2_ddr4_dq46"/>
                <pin_map port_index="47" component_pin="c2_ddr4_dq47"/>
                <pin_map port_index="48" component_pin="c2_ddr4_dq48"/>
                <pin_map port_index="49" component_pin="c2_ddr4_dq49"/>
                <pin_map port_index="50" component_pin="c2_ddr4_dq50"/>
                <pin_map port_index="51" component_pin="c2_ddr4_dq51"/>
                <pin_map port_index="52" component_pin="c2_ddr4_dq52"/>
                <pin_map port_index="53" component_pin="c2_ddr4_dq53"/>
                <pin_map port_index="54" component_pin="c2_ddr4_dq54"/>
                <pin_map port_index="55" component_pin="c2_ddr4_dq55"/>
                <pin_map port_index="56" component_pin="c2_ddr4_dq56"/>
                <pin_map port_index="57" component_pin="c2_ddr4_dq57"/>
                <pin_map port_index="58" component_pin="c2_ddr4_dq58"/>
                <pin_map port_index="59" component_pin="c2_ddr4_dq59"/>
                <pin_map port_index="60" component_pin="c2_ddr4_dq60"/>
                <pin_map port_index="61" component_pin="c2_ddr4_dq61"/>
                <pin_map port_index="62" component_pin="c2_ddr4_dq62"/>
                <pin_map port_index="63" component_pin="c2_ddr4_dq63"/>
	      </pin_maps>
            </port_map>
            <port_map logical_port="DQS_C" physical_port="c2_ddr4_dqs_c" dir="inout" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_dqs_c0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_dqs_c1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_dqs_c2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_dqs_c3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_dqs_c4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_dqs_c5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_dqs_c6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_dqs_c7"/>
	      </pin_maps>
            </port_map>
            <port_map logical_port="DQS_T" physical_port="c2_ddr4_dqs_t" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_dqs_t0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_dqs_t1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_dqs_t2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_dqs_t3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_dqs_t4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_dqs_t5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_dqs_t6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_dqs_t7"/>
	      </pin_maps>
            </port_map>
            <port_map logical_port="ODT" physical_port="c2_ddr4_odt" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_odt"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c2_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface> 
	
        <interface mode="master" name="dip_switches_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="dip_switches_4bits" preset_proc="dip_switches_4bits_preset">
          <description>4-position user DIP Switch</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="dip_switches_tri_i" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_DIP_SW0"/>
                <pin_map port_index="1" component_pin="GPIO_DIP_SW1"/>
                <pin_map port_index="2" component_pin="GPIO_DIP_SW2"/>
                <pin_map port_index="3" component_pin="GPIO_DIP_SW3"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
<interface mode="slave" name="pcie_refclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="pcie_refclk" preset_proc="pcie_refclk_preset">
	  <parameters>
	    <parameter name="frequency" value="100000000"/>
	  </parameters>
	  <preferred_ips>
	    <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
	  </preferred_ips>
	  <port_maps>
	    <port_map logical_port="CLK_P" physical_port="pcie_mgt_clkp" dir="in">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_mgt_clkp"/>
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="CLK_N" physical_port="pcie_mgt_clkn" dir="in">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_mgt_clkn"/>
	      </pin_maps>
	    </port_map>
	  </port_maps>
	</interface>
        <interface mode="slave" name="default_sysclk1_300" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="default_sysclk1_300" preset_proc="default_sysclk1_300_preset">
          <parameters>
            <parameter name="frequency" value="300000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
	    <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sysclk1_300_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sysclk1_300_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sysclk1_300_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sysclk1_300_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		<interface mode="slave" name="default_sysclk2_300" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="default_sysclk2_300" preset_proc="default_sysclk2_300_preset">
          <parameters>
            <parameter name="frequency" value="300000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sysclk2_300_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sysclk2_300_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sysclk2_300_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sysclk2_300_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="sysclk_125" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sysclk_125" preset_proc="sysclk_125_preset">
          <parameters>
            <parameter name="frequency" value="125000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sysclk_125_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sysclk_125_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sysclk_125_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sysclk_125_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="user_prog_clock" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="user_prog_clock" preset_proc="user_prog_clock_preset">
          <parameters>
            <parameter name="frequency" value="156250000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="user_prog_clock_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="user_prog_clock_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="user_prog_clock_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="user_prog_clock_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="bullseye_mgt_si570_clock3" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="bullseye">
          <parameters>
            <parameter name="frequency" value="161132812"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="bullseye_mgt_si570_clock3_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="bullseye_mgt_si570_clock3_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="bullseye_mgt_si570_clock3_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="bullseye_mgt_si570_clock3_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
	<interface mode="slave" name="bullseye_gty_refclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="bullseye">
          <parameters>
            <parameter name="frequency" value="161132812"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="bullseye_gty_refclk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="bullseye_gty_refclk_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="bullseye_gty_refclk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="bullseye_gty_refclk_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
<interface mode="slave" name="qsfp_mgt_si570_clock2" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="qsfp">
          <parameters>
            <parameter name="frequency" value="161132812"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="2"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="cmac" order="3"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="qsfp_mgt_si570_clock2_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_mgt_si570_clock2_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="qsfp_mgt_si570_clock2_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_mgt_si570_clock2_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
	<interface mode="slave" name="qsfp_si5328_clock2" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="qsfp">
          <parameters>
            <parameter name="frequency" value="161132812"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="2"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="cmac" order="3"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="qsfp_si5328_clock2_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_si5328_clock2_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="qsfp_si5328_clock2_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_si5328_clock2_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>


<interface mode="slave" name="cfp2_mgt_si570_clock1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="cfp2">
          <parameters>
            <parameter name="frequency" value="161132812"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="cfp2_mgt_si570_clock1_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_mgt_si570_clock1_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="cfp2_mgt_si570_clock1_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_mgt_si570_clock1_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
	<interface mode="slave" name="cfp2_si5328_clock1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="cfp2">
          <parameters>
            <parameter name="frequency" value="161132812"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="cfp2_si5328_clock1_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_si5328_clock1_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="cfp2_si5328_clock1_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_si5328_clock1_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>


<interface mode="master" name="led_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_8bits" preset_proc="led_8bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="leds_8bits_tri_o" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_LED_0_LS"/>
                <pin_map port_index="1" component_pin="GPIO_LED_1_LS"/>
                <pin_map port_index="2" component_pin="GPIO_LED_2_LS"/>
                <pin_map port_index="3" component_pin="GPIO_LED_3_LS"/>
                <pin_map port_index="4" component_pin="GPIO_LED_4_LS"/>
                <pin_map port_index="5" component_pin="GPIO_LED_5_LS"/>
                <pin_map port_index="6" component_pin="GPIO_LED_6_LS"/>
                <pin_map port_index="7" component_pin="GPIO_LED_7_LS"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="rs232_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="rs232_uart" preset_proc="rs232_uart_preset">>>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="rs232_uart_txd" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="USB_UART_TX"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="rs232_uart_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="USB_UART_RX"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="iic_main" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic_main">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="iic_main_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="iic_main_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="iic_main_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="iic_main_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SCL_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="iic_main_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SCL_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="iic_main_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SCL_MAIN"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset">
          <parameters>
            <parameter name="rst_polarity" value="1"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RESET" physical_port="reset" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CPU_RESET"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="push_buttons_5bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="push_buttons_5bits" preset_proc="push_buttons_5bits_preset">>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="push_buttons_5bits_tri" dir="in" left="4" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_SW_C"/>
                <pin_map port_index="1" component_pin="GPIO_SW_W"/>
                <pin_map port_index="2" component_pin="GPIO_SW_S"/>
                <pin_map port_index="3" component_pin="GPIO_SW_E"/>
                <pin_map port_index="4" component_pin="GPIO_SW_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
	<interface mode="master" name="pci_express_x1" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex1_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_p" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X0Y0" />
          </parameters>
        </interface>
	<interface mode="master" name="pci_express_x2" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex2_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/> 
				<pin_map port_index="1" component_pin="pcie_tx1_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/>
				<pin_map port_index="1" component_pin="pcie_rx1_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
				<pin_map port_index="1" component_pin="pcie_tx1_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X0Y0" />
          </parameters>
        </interface>
		<interface mode="master" name="pci_express_x4" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex4_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/>
				<pin_map port_index="1" component_pin="pcie_tx1_n"/>
				<pin_map port_index="2" component_pin="pcie_tx2_n"/>
				<pin_map port_index="3" component_pin="pcie_tx3_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_n"/>
				<pin_map port_index="2" component_pin="pcie_rx2_n"/>
				<pin_map port_index="3" component_pin="pcie_rx3_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px4" dir="out" left="3" right="0">
              <pin_maps>
				<pin_map port_index="0" component_pin="pcie_tx0_p"/>
				<pin_map port_index="1" component_pin="pcie_tx1_p"/>
				<pin_map port_index="2" component_pin="pcie_tx2_p"/>
				<pin_map port_index="3" component_pin="pcie_tx3_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_p"/>
				<pin_map port_index="2" component_pin="pcie_rx2_p"/>
				<pin_map port_index="3" component_pin="pcie_rx3_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X0Y0" />
          </parameters>
        </interface>
		<interface mode="master" name="pci_express_x8" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex8_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx8" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/> 
				<pin_map port_index="1" component_pin="pcie_tx1_n"/>
				<pin_map port_index="2" component_pin="pcie_tx2_n"/>
				<pin_map port_index="3" component_pin="pcie_tx3_n"/>
				<pin_map port_index="4" component_pin="pcie_tx4_n"/>
				<pin_map port_index="5" component_pin="pcie_tx5_n"/>
				<pin_map port_index="6" component_pin="pcie_tx6_n"/>
				<pin_map port_index="7" component_pin="pcie_tx7_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx8" dir="in" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/>
				<pin_map port_index="1" component_pin="pcie_rx1_n"/>
				<pin_map port_index="2" component_pin="pcie_rx2_n"/>
				<pin_map port_index="3" component_pin="pcie_rx3_n"/>
				<pin_map port_index="4" component_pin="pcie_rx4_n"/>
				<pin_map port_index="5" component_pin="pcie_rx5_n"/>
				<pin_map port_index="6" component_pin="pcie_rx6_n"/>
				<pin_map port_index="7" component_pin="pcie_rx7_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px8" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
		<pin_map port_index="1" component_pin="pcie_tx1_p"/>
		<pin_map port_index="2" component_pin="pcie_tx2_p"/>
		<pin_map port_index="3" component_pin="pcie_tx3_p"/>
		<pin_map port_index="4" component_pin="pcie_tx4_p"/>
		<pin_map port_index="5" component_pin="pcie_tx5_p"/>
		<pin_map port_index="6" component_pin="pcie_tx6_p"/>
		<pin_map port_index="7" component_pin="pcie_tx7_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px8" dir="in" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
		<pin_map port_index="1" component_pin="pcie_rx1_p"/>
		<pin_map port_index="2" component_pin="pcie_rx2_p"/>
		<pin_map port_index="3" component_pin="pcie_rx3_p"/>
		<pin_map port_index="4" component_pin="pcie_rx4_p"/>
		<pin_map port_index="5" component_pin="pcie_rx5_p"/>
		<pin_map port_index="6" component_pin="pcie_rx6_p"/>
		<pin_map port_index="7" component_pin="pcie_rx7_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X0Y0" />
          </parameters>
        </interface>
        <interface mode="slave" name="pcie_perstn" type="xilinx.com:signal:reset_rtl:1.0" of_component="pci_express">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="pcie_perstn_rst" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_perstn_rst"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="rst_polarity" value="0" />
            <parameter name="type" value="PCIE_PERST" />
          </parameters>
        </interface>
	<interface mode="master" name="phy_reset_out" type="xilinx.com:signal:reset_rtl:1.0" of_component="phy_onboard">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RESET" physical_port="phy_rst_out" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="phy_rst_out"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		<interface mode="master" name="bullseye_1x" type="xilinx.com:interface:gt_rtl:1.0" of_component="bullseye" preset_proc="bullseye_1x_preset">
		<description>Single lane BullsEye interface</description>
		<preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="bullseye_txn1" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="be_TX_N0"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="bullseye_txp1" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="be_TX_P0"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="bullseye_rxn1" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="be_RX_N0"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="bullseye_rxp1" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="be_RX_P0"/> 
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value=""/>
          </parameters>
        </interface>
	<interface mode="master" name="bullseye_2x" type="xilinx.com:interface:gt_rtl:1.0" of_component="bullseye" preset_proc="bullseye_2x_preset">
		<description>Dual lane BullsEye interface</description>
		<preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
		<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="bullseye_txn2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="be_TX_N0"/>
                <pin_map port_index="1" component_pin="be_TX_N1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="bullseye_txp2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="be_TX_P0"/>
                <pin_map port_index="1" component_pin="be_TX_P1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="bullseye_rxn2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="be_RX_N0"/>
                <pin_map port_index="1" component_pin="be_RX_N1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="bullseye_rxp2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="be_RX_P0"/>
                <pin_map port_index="1" component_pin="be_RX_P1"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value=""/>
          </parameters>
        </interface>
<interface mode="master" name="bullseye_3x" type="xilinx.com:interface:gt_rtl:1.0" of_component="bullseye" preset_proc="bullseye_3x_preset">
		<description>3-lane BullsEye interface</description>
		<preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="bullseye_txn3" dir="out" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="be_TX_N0"/>
                <pin_map port_index="1" component_pin="be_TX_N1"/>
                <pin_map port_index="2" component_pin="be_TX_N2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="bullseye_txp3" dir="out" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="be_TX_P0"/>
                <pin_map port_index="1" component_pin="be_TX_P1"/>
                <pin_map port_index="2" component_pin="be_TX_P2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="bullseye_rxn3" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="be_RX_N0"/>
                <pin_map port_index="1" component_pin="be_RX_N1"/>
                <pin_map port_index="2" component_pin="be_RX_N2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="bullseye_rxp3" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="be_RX_P0"/>
                <pin_map port_index="1" component_pin="be_RX_P1"/>
                <pin_map port_index="2" component_pin="be_RX_P2"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value=""/>
          </parameters>
        </interface>
	<interface mode="master" name="bullseye_4x" type="xilinx.com:interface:gt_rtl:1.0" of_component="bullseye" preset_proc="bullseye_4x_preset">
		<description>4-lane BullsEye interface</description>
		<preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
		<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="bullseye_txn4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="be_TX_N0"/>
                <pin_map port_index="1" component_pin="be_TX_N1"/>
                <pin_map port_index="2" component_pin="be_TX_N2"/>
                <pin_map port_index="3" component_pin="be_TX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="bullseye_txp4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="be_TX_P0"/>
                <pin_map port_index="1" component_pin="be_TX_P1"/>
                <pin_map port_index="2" component_pin="be_TX_P2"/>
                <pin_map port_index="3" component_pin="be_TX_P3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="bullseye_rxn4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="be_RX_N0"/>
                <pin_map port_index="1" component_pin="be_RX_N1"/>
                <pin_map port_index="2" component_pin="be_RX_N2"/>
                <pin_map port_index="3" component_pin="be_RX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="bullseye_rxp4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="be_RX_P0"/>
                <pin_map port_index="1" component_pin="be_RX_P1"/>
                <pin_map port_index="2" component_pin="be_RX_P2"/>
                <pin_map port_index="3" component_pin="be_RX_P3"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>


<interface mode="master" name="bullseye_4x_40G" type="xilinx.com:interface:gt_rtl:1.0" of_component="bullseye" preset_proc="bullseye_4x_40G_preset">
		<description>4-lane BullsEye interface for 40G speed in l_ethernet</description>
		<preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="0"/>
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="bullseye_txn4_40G" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="be_TX_N0"/>
                <pin_map port_index="1" component_pin="be_TX_N1"/>
                <pin_map port_index="2" component_pin="be_TX_N2"/>
                <pin_map port_index="3" component_pin="be_TX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="bullseye_txp4_40G" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="be_TX_P0"/>
                <pin_map port_index="1" component_pin="be_TX_P1"/>
                <pin_map port_index="2" component_pin="be_TX_P2"/>
                <pin_map port_index="3" component_pin="be_TX_P3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="bullseye_rxn4_40G" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="be_RX_N0"/>
                <pin_map port_index="1" component_pin="be_RX_N1"/>
                <pin_map port_index="2" component_pin="be_RX_N2"/>
                <pin_map port_index="3" component_pin="be_RX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="bullseye_rxp4_40G" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="be_RX_P0"/>
                <pin_map port_index="1" component_pin="be_RX_P1"/>
                <pin_map port_index="2" component_pin="be_RX_P2"/>
                <pin_map port_index="3" component_pin="be_RX_P3"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>



<interface mode="master" name="bullseye_4x_50G" type="xilinx.com:interface:gt_rtl:1.0" of_component="bullseye" preset_proc="bullseye_4x_50G_preset">
		<description>4-lane BullsEye interface for 50G speed in l_ethernet</description>
		<preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="0"/>
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="bullseye_txn4_50G" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="be_TX_N0"/>
                <pin_map port_index="1" component_pin="be_TX_N1"/>
                <pin_map port_index="2" component_pin="be_TX_N2"/>
                <pin_map port_index="3" component_pin="be_TX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="bullseye_txp4_50G" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="be_TX_P0"/>
                <pin_map port_index="1" component_pin="be_TX_P1"/>
                <pin_map port_index="2" component_pin="be_TX_P2"/>
                <pin_map port_index="3" component_pin="be_TX_P3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="bullseye_rxn4_50G" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="be_RX_N0"/>
                <pin_map port_index="1" component_pin="be_RX_N1"/>
                <pin_map port_index="2" component_pin="be_RX_N2"/>
                <pin_map port_index="3" component_pin="be_RX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="bullseye_rxp4_50G" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="be_RX_P0"/>
                <pin_map port_index="1" component_pin="be_RX_P1"/>
                <pin_map port_index="2" component_pin="be_RX_P2"/>
                <pin_map port_index="3" component_pin="be_RX_P3"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>


	<interface mode="master" name="qsfp_1x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp" preset_proc="qsfp_1x_preset">
		<description>1-lane GT interface over QSFP</description>
		<preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
        <preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="1"/>
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="qsfp_txn1" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_TX_N0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="qsfp_txp1" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_TX_P0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="qsfp_rxn1" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_RX_N0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="qsfp_rxp1" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_RX_P0"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>
	<interface mode="master" name="qsfp_2x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp" preset_proc="qsfp_2x_preset">
		<description>2-lane GT interface over QSFP</description>
		<preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
		<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
		<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="2"/>
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="qsfp_txn2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_TX_N0"/>
                <pin_map port_index="1" component_pin="qsfp_TX_N1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="qsfp_txp2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_TX_P0"/>
                <pin_map port_index="1" component_pin="qsfp_TX_P1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="qsfp_rxn2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_RX_N0"/>
                <pin_map port_index="1" component_pin="qsfp_RX_N1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="qsfp_rxp2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_RX_P0"/>
                <pin_map port_index="1" component_pin="qsfp_RX_P1"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>
	<interface mode="master" name="qsfp_3x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp" preset_proc="qsfp_3x_preset">
		<description>3-lane GT interface over QSFP</description>
		<preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
		<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="1"/>
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="qsfp_txn3" dir="out" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_TX_N0"/>
                <pin_map port_index="1" component_pin="qsfp_TX_N1"/>
                <pin_map port_index="2" component_pin="qsfp_TX_N2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="qsfp_txp3" dir="out" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_TX_P0"/>
                <pin_map port_index="1" component_pin="qsfp_TX_P1"/>
                <pin_map port_index="2" component_pin="qsfp_TX_P2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="qsfp_rxn3" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_RX_N0"/>
                <pin_map port_index="1" component_pin="qsfp_RX_N1"/>
                <pin_map port_index="2" component_pin="qsfp_RX_N2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="qsfp_rxp3" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_RX_P0"/>
                <pin_map port_index="1" component_pin="qsfp_RX_P1"/>
                <pin_map port_index="2" component_pin="qsfp_RX_P2"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>
	<interface mode="master" name="qsfp_4x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp" preset_proc="qsfp_4x_preset">
		<description>4-lane GT interface over QSFP</description>
		<preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
		<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
		<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="2"/>
		<preferred_ip vendor="xilinx.com" library="ip" name="cmac" order="3"/>	
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="qsfp_txn4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_TX_N0"/>
                <pin_map port_index="1" component_pin="qsfp_TX_N1"/>
                <pin_map port_index="2" component_pin="qsfp_TX_N2"/>
                <pin_map port_index="3" component_pin="qsfp_TX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="qsfp_txp4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_TX_P0"/>
                <pin_map port_index="1" component_pin="qsfp_TX_P1"/>
                <pin_map port_index="2" component_pin="qsfp_TX_P2"/>
                <pin_map port_index="3" component_pin="qsfp_TX_P3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="qsfp_rxn4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_RX_N0"/>
                <pin_map port_index="1" component_pin="qsfp_RX_N1"/>
                <pin_map port_index="2" component_pin="qsfp_RX_N2"/>
                <pin_map port_index="3" component_pin="qsfp_RX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="qsfp_rxp4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_RX_P0"/>
                <pin_map port_index="1" component_pin="qsfp_RX_P1"/>
                <pin_map port_index="2" component_pin="qsfp_RX_P2"/>
                <pin_map port_index="3" component_pin="qsfp_RX_P3"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>


	<interface mode="master" name="qsfp_4x_40G" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp" preset_proc="qsfp_4x_40G_preset">
		<description>4-lane GT interface over QSFP for l_ethernet IP @40G speed</description>
		<preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="0"/>
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="qsfp_txn4_40G" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_TX_N0"/>
                <pin_map port_index="1" component_pin="qsfp_TX_N1"/>
                <pin_map port_index="2" component_pin="qsfp_TX_N2"/>
                <pin_map port_index="3" component_pin="qsfp_TX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="qsfp_txp4_40G" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_TX_P0"/>
                <pin_map port_index="1" component_pin="qsfp_TX_P1"/>
                <pin_map port_index="2" component_pin="qsfp_TX_P2"/>
                <pin_map port_index="3" component_pin="qsfp_TX_P3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="qsfp_rxn4_40G" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_RX_N0"/>
                <pin_map port_index="1" component_pin="qsfp_RX_N1"/>
                <pin_map port_index="2" component_pin="qsfp_RX_N2"/>
                <pin_map port_index="3" component_pin="qsfp_RX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="qsfp_rxp4_40G" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_RX_P0"/>
                <pin_map port_index="1" component_pin="qsfp_RX_P1"/>
                <pin_map port_index="2" component_pin="qsfp_RX_P2"/>
                <pin_map port_index="3" component_pin="qsfp_RX_P3"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>

<interface mode="master" name="qsfp_4x_50G" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp" preset_proc="qsfp_4x_50G_preset">
		<description>4-lane GT interface over QSFP for l_ethernet I @50G speedP</description>
		<preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="0"/>
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="qsfp_txn4_50G" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_TX_N0"/>
                <pin_map port_index="1" component_pin="qsfp_TX_N1"/>
                <pin_map port_index="2" component_pin="qsfp_TX_N2"/>
                <pin_map port_index="3" component_pin="qsfp_TX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="qsfp_txp4_50G" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_TX_P0"/>
                <pin_map port_index="1" component_pin="qsfp_TX_P1"/>
                <pin_map port_index="2" component_pin="qsfp_TX_P2"/>
                <pin_map port_index="3" component_pin="qsfp_TX_P3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="qsfp_rxn4_50G" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_RX_N0"/>
                <pin_map port_index="1" component_pin="qsfp_RX_N1"/>
                <pin_map port_index="2" component_pin="qsfp_RX_N2"/>
                <pin_map port_index="3" component_pin="qsfp_RX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="qsfp_rxp4_50G" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp_RX_P0"/>
                <pin_map port_index="1" component_pin="qsfp_RX_P1"/>
                <pin_map port_index="2" component_pin="qsfp_RX_P2"/>
                <pin_map port_index="3" component_pin="qsfp_RX_P3"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>



<interface mode="master" name="cfp2_1x" type="xilinx.com:interface:gt_rtl:1.0" of_component="cfp2" preset_proc="cfp2_1x_preset">
		<description>1-lane GT interface over CFP2</description>
		<preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
		<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="cfp2_txn1" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_TX_N0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="cfp2_txp1" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_TX_P0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="cfp2_rxn1" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_RX_N0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="cfp2_rxp1" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_RX_P0"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>


	<interface mode="master" name="cfp2_2x" type="xilinx.com:interface:gt_rtl:1.0" of_component="cfp2" preset_proc="cfp2_2x_preset">
		<description>2-lane GT interface over CFP2</description>
		<preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
		<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="cfp2_txn2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_TX_N0"/>
                <pin_map port_index="1" component_pin="cfp2_TX_N1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="cfp2_txp2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_TX_P0"/>
                <pin_map port_index="1" component_pin="cfp2_TX_P1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="cfp2_rxn2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_RX_N0"/>
                <pin_map port_index="1" component_pin="cfp2_RX_N1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="cfp2_rxp2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_RX_P0"/>
                <pin_map port_index="1" component_pin="cfp2_RX_P1"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>


<interface mode="master" name="cfp2_3x" type="xilinx.com:interface:gt_rtl:1.0" of_component="cfp2" preset_proc="cfp2_3x_preset">
		<description>3-lane GT interface over CFP2</description>
		<preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
		<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="cfp2_txn3" dir="out" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_TX_N0"/>
                <pin_map port_index="1" component_pin="cfp2_TX_N1"/>
                <pin_map port_index="2" component_pin="cfp2_TX_N2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="cfp2_txp3" dir="out" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_TX_P0"/>
                <pin_map port_index="1" component_pin="cfp2_TX_P1"/>
                <pin_map port_index="2" component_pin="cfp2_TX_P2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="cfp2_rxn3" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_RX_N0"/>
                <pin_map port_index="1" component_pin="cfp2_RX_N1"/>
                <pin_map port_index="2" component_pin="cfp2_RX_N2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="cfp2_rxp3" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_RX_P0"/>
                <pin_map port_index="1" component_pin="cfp2_RX_P1"/>
                <pin_map port_index="2" component_pin="cfp2_RX_P2"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>


	<interface mode="master" name="cfp2_4x" type="xilinx.com:interface:gt_rtl:1.0" of_component="cfp2" preset_proc="cfp2_4x_preset">
		<description>4-lane GT interface over CFP2 </description>
		<preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
		<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="cfp2_txn4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_TX_N0"/>
                <pin_map port_index="1" component_pin="cfp2_TX_N1"/>
                <pin_map port_index="2" component_pin="cfp2_TX_N2"/>
                <pin_map port_index="3" component_pin="cfp2_TX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="cfp2_txp4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_TX_P0"/>
                <pin_map port_index="1" component_pin="cfp2_TX_P1"/>
                <pin_map port_index="2" component_pin="cfp2_TX_P2"/>
                <pin_map port_index="3" component_pin="cfp2_TX_P3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="cfp2_rxn4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_RX_N0"/>
                <pin_map port_index="1" component_pin="cfp2_RX_N1"/>
                <pin_map port_index="2" component_pin="cfp2_RX_N2"/>
                <pin_map port_index="3" component_pin="cfp2_RX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="cfp2_rxp4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_RX_P0"/>
                <pin_map port_index="1" component_pin="cfp2_RX_P1"/>
                <pin_map port_index="2" component_pin="cfp2_RX_P2"/>
                <pin_map port_index="3" component_pin="cfp2_RX_P3"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>


<interface mode="master" name="cfp2_4x_40G" type="xilinx.com:interface:gt_rtl:1.0" of_component="cfp2" preset_proc="cfp2_4x_40G_preset">
		<description>4-lane GT interface over CFP2 for l_ethernet IP @40G speed</description>
		<preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="0"/>
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="cfp2_txn4_40G" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_TX_N0"/>
                <pin_map port_index="1" component_pin="cfp2_TX_N1"/>
                <pin_map port_index="2" component_pin="cfp2_TX_N2"/>
                <pin_map port_index="3" component_pin="cfp2_TX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="cfp2_txp4_40G" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_TX_P0"/>
                <pin_map port_index="1" component_pin="cfp2_TX_P1"/>
                <pin_map port_index="2" component_pin="cfp2_TX_P2"/>
                <pin_map port_index="3" component_pin="cfp2_TX_P3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="cfp2_rxn4_40G" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_RX_N0"/>
                <pin_map port_index="1" component_pin="cfp2_RX_N1"/>
                <pin_map port_index="2" component_pin="cfp2_RX_N2"/>
                <pin_map port_index="3" component_pin="cfp2_RX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="cfp2_rxp4_40G" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_RX_P0"/>
                <pin_map port_index="1" component_pin="cfp2_RX_P1"/>
                <pin_map port_index="2" component_pin="cfp2_RX_P2"/>
                <pin_map port_index="3" component_pin="cfp2_RX_P3"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>

<interface mode="master" name="cfp2_4x_50G" type="xilinx.com:interface:gt_rtl:1.0" of_component="cfp2" preset_proc="cfp2_4x_50G_preset">
		<description>4-lane GT interface over CFP2 for l_ethernet IP @50G speed</description>
		<preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="0"/>
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="cfp2_txn4_50G" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_TX_N0"/>
                <pin_map port_index="1" component_pin="cfp2_TX_N1"/>
                <pin_map port_index="2" component_pin="cfp2_TX_N2"/>
                <pin_map port_index="3" component_pin="cfp2_TX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="cfp2_txp4_50G" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_TX_P0"/>
                <pin_map port_index="1" component_pin="cfp2_TX_P1"/>
                <pin_map port_index="2" component_pin="cfp2_TX_P2"/>
                <pin_map port_index="3" component_pin="cfp2_TX_P3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="cfp2_rxn4_50G" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_RX_N0"/>
                <pin_map port_index="1" component_pin="cfp2_RX_N1"/>
                <pin_map port_index="2" component_pin="cfp2_RX_N2"/>
                <pin_map port_index="3" component_pin="cfp2_RX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="cfp2_rxp4_50G" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="cfp2_RX_P0"/>
                <pin_map port_index="1" component_pin="cfp2_RX_P1"/>
                <pin_map port_index="2" component_pin="cfp2_RX_P2"/>
                <pin_map port_index="3" component_pin="cfp2_RX_P3"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>


        <interface mode="master" name="sgmii_lvds" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="phy_onboard" preset_proc="sgmii_over_lvds_preset">
          <description>Primary interface to communicate with ethernet phy in SGMII mode.</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
		  <port_maps>
            <port_map logical_port="TXN" physical_port="sgmii_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="SGMII_TX_N"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sgmii_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="SGMII_TX_P"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sgmii_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SGMII_RX_N"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sgmii_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SGMII_RX_P"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>
        <interface mode="master" name="mdio_mdc" type="xilinx.com:interface:mdio_rtl:1.0" of_component="phy_onboard">
          <description>Secondary interface to communicate with ethernet phy when mode is selected as SGMII.</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="MDIO_I" physical_port="mdio_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdio_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="MDIO_O" physical_port="mdio_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdio_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="MDIO_T" physical_port="mdio_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdio_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="MDC" physical_port="mdc" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdc"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="sgmii_phyclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sgmii_phyclk">
          <parameters>
            <parameter name="frequency" value="625000000"/>
	    <parameter name="type" value="ETH_LVDS_CLK"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sgmii_phyclk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SGMIICLK_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sgmii_phyclk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SGMIICLK_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
	<interface mode="slave" name="sysmon_vaux0" type= "xilinx.com:interface:diff_analog_io_rtl:1.0" of_component="sysmon" preset_proc="sysmon_proc_vaux0">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="system_management_wiz" order="0"/>
          </preferred_ips>

		  <port_maps>
            <port_map logical_port="V_P" physical_port="sysmon_vaux0_p" dir="in" >
              <pin_maps>
                <pin_map port_index="0" component_pin="sysmon_vaux0_p"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="V_N" physical_port="sysmon_vaux0_n" dir="in" >
              <pin_maps>
                <pin_map port_index="0" component_pin="sysmon_vaux0_n"/>
              </pin_maps>
            </port_map>			
          </port_maps> 
		  
        </interface>
		
		
		
	<interface mode="slave" name="sysmon_vaux2" type= "xilinx.com:interface:diff_analog_io_rtl:1.0" of_component="sysmon" preset_proc="sysmon_proc_vaux2">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="system_management_wiz" order="0"/>
          </preferred_ips>

		  <port_maps>
            <port_map logical_port="V_P" physical_port="sysmon_vaux2_p" dir="in" >
              <pin_maps>
                <pin_map port_index="0" component_pin="sysmon_vaux2_p"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="V_N" physical_port="sysmon_vaux2_n" dir="in" >
              <pin_maps>
                <pin_map port_index="0" component_pin="sysmon_vaux2_n"/>
              </pin_maps>
            </port_map>			
          </port_maps> 
		  
        </interface>


	<interface mode="slave" name="sysmon_vaux8" type= "xilinx.com:interface:diff_analog_io_rtl:1.0" of_component="sysmon" preset_proc="sysmon_proc_vaux8">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="system_management_wiz" order="0"/>
          </preferred_ips>

		  <port_maps>
            <port_map logical_port="V_P" physical_port="sysmon_vaux8_p" dir="in" >
              <pin_maps>
                <pin_map port_index="0" component_pin="sysmon_vaux8_p"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="V_N" physical_port="sysmon_vaux8_n" dir="in" >
              <pin_maps>
                <pin_map port_index="0" component_pin="sysmon_vaux8_n"/>
              </pin_maps>
            </port_map>			
          </port_maps> 
		  
        </interface>			
		
      </interfaces>
	  
	  
    </component>
	
	
   <component name="sysmon" display_name="System Monitor" type="chip" sub_type="chip" major_group="Miscellaneous" part_name="xxxxxxx" vendor="yyyyyy" spec_url="">
      <description>System Monitor Interface</description>
  	  
      <component_modes>
	  
        <component_mode name="sysmon_analog" display_name="Sysmon Analaog Interface">
		
          <interfaces>
            <interface name="sysmon_vaux0"/>
            <interface name="sysmon_vaux2" optional="true"/>
            <interface name="sysmon_vaux8" optional="true"/> 
          </interfaces>
		  
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="system_management_wiz" order="0"/>
          </preferred_ips>
		  
        </component_mode>
      </component_modes>	  
	  
    </component>	
	
    <component name="ddr4_sdram_c1" display_name="DDR4 SDRAM C1" type="chip" sub_type="ddr" major_group="External Memory" part_name="EDY4016AABG-DR-F-D" vendor="Elpida" spec_url="http://www.micron.com/parts/dram/ddr4-sdram/edy4016aabg-dr-f">
      <description>4GB DDR4 SDRAM memory C1</description>
      <parameters>
        <parameter name="ddr_type" value="ddr4"/>
        <parameter name="size" value="4GB"/>
      </parameters> 
    </component>
	<component name="ddr4_sdram_c2" display_name="DDR4 SDRAM C2" type="chip" sub_type="ddr" major_group="External Memory" part_name="EDY4016AABG-DR-F-D" vendor="Elpida" spec_url="http://www.micron.com/parts/dram/ddr4-sdram/edy4016aabg-dr-f">
      <description>4GB DDR4 SDRAM memory C1</description>
      <parameters>
        <parameter name="ddr_type" value="ddr4"/>
        <parameter name="size" value="4GB"/>
      </parameters> 
    </component>
    <component name="dip_switches_4bits" display_name="DIP switches" type="chip" sub_type="switch" major_group="General Purpose Input or Output" part_name="SDA04H1SBD" vendor="CandK" spec_url="www.ck-components.com">
      <description>Dip Switches 3 to 0</description>
    </component>
    <component name="default_sysclk1_300" display_name="300 MHz System differential clock1" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5335A-B02436-GM" vendor="Si Time" spec_url="www.sitime.com">
      <description>1.8V LVDS differential 300 MHz oscillator used as system differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="300000000"/>
      </parameters>
      <preferred_ips>
        <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
      </preferred_ips>
    </component>
    <component name="pcie_refclk" display_name="PCIe MGT reference Clock" type="chip" sub_type="mgt_clock" major_group="Clock Sources" part_name="pcie_8lane_edge" vendor="Clock" spec_url="">
      <description>Clock input from PCI Express edge connector</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </component>
	<component name="default_sysclk2_300" display_name="300 MHz System differential clock2" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5335A-B02436-GM" vendor="Si Time" spec_url="www.sitime.com">
      <description>1.8V LVDS differential 300 MHz oscillator used as system differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="300000000"/>
      </parameters>
      <preferred_ips>
        <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
      </preferred_ips>
    </component>
    <component name="user_prog_clock" display_name="User Programmable Clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI570BAB0000544DG" vendor="Si Time" spec_url="www.sitime.com">
      <description>3.3V LVDS SI570 programmable oscillator used as differential clock on the board; Can be programmed using system controller UART or using IIC interface in the Kintex fabric</description>
      <parameters>
        <parameter name="frequency" value="156250000"/>
      </parameters>
    </component>
    <component name="sysclk_125" display_name="125 MHz System differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5335A-B02436-GM" vendor="Si Time" spec_url="www.sitime.com">
      <description>1.8V LVDS differential 125 MHz oscillator used as differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="125000000"/>
      </parameters>
    </component>
    <component name="led_8bits" display_name="LED" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="SML-LX0603GW-TR" vendor="LUMEX">
      <description>LEDs, 7 to 0, Active High</description>
    </component>
    <component name="rs232_uart" display_name="UART" type="chip" sub_type="uart" major_group="Miscellaneous" part_name="CP2105-F01-GM" vendor="SiliconLabs">
      <description>USB-to-UART Bridge, which allows serial communication to host computer with a USB port </description>
      <pins>
        <pin index="0" name="rs232_uart_USB_TX" iostandard="LVCMOS18"/>
        <pin index="1" name="rs232_uart_USB_RX" iostandard="LVCMOS18"/>
      </pins>
    </component>
    <component name="iic_main" display_name="IIC" type="chip" sub_type="mux" major_group="Miscellaneous">
      <description>I2C</description>
    </component>
    <component name="reset" display_name="FPGA Reset" type="chip" sub_type="system_reset" major_group="Reset" part_name="TL3301EF100QG" vendor="ESwitch">
      <description>CPU Reset Push Button, Active High</description>
    </component>
    <component name="push_buttons_5bits" display_name="Push buttons" type="chip" sub_type="push_button" major_group="General Purpose Input or Output" part_name="TL3301EF100QG" vendor="ESwitch">
      <description>Push Buttons, C W E S N, Active High</description>
    </component>
    <component name="pci_express" display_name="PCI Express" type="chip" sub_type="chip" major_group="Miscellaneous">
      <description>PCI Express</description>
      <component_modes>
        <component_mode name="pci_express_x1" display_name="pci_express x1 ">
          <interfaces>
            <interface name="pci_express_x1"/>
            <interface name="pcie_perstn" optional="true"/>
	    <interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
        </component_mode>
		<component_mode name="pci_express_x2" display_name="pci_express x2 ">
          <interfaces>
            <interface name="pci_express_x2"/>
            <interface name="pcie_perstn" optional="true"/>
	    <interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
        </component_mode>
		<component_mode name="pci_express_x4" display_name="pci_express x4 ">
          <interfaces>
            <interface name="pci_express_x4"/>
            <interface name="pcie_perstn" optional="true"/>
	    <interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
        </component_mode>
		<component_mode name="pci_express_x8" display_name="pci_express x8 ">
          <interfaces>
            <interface name="pci_express_x8"/>
            <interface name="pcie_perstn" optional="true"/>
	    <interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
    <component name="phy_reset_out" display_name="PHY reset out" type="chip" sub_type="reset" major_group="Reset">
      <description>PHY RESET OUT</description>
    </component>
    <component name="phy_onboard" display_name="Onboard PHY" type="chip" sub_type="ethernet" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
      <description>PHY on the board</description>
      <component_modes>
        <component_mode name="sgmii_over_lvds" display_name="SGMII over LVDS">
          <interfaces>
            <interface name="sgmii_lvds"/>
            <interface name="mdio_mdc" optional="true"/>
            <interface name="sgmii_phyclk" optional="true"/>
	    <interface name="phy_reset_out" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component> 
    <component name="sgmii_phyclk" display_name="625 MHz SGMII differential clock from Marvell PHY" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
      <description>625 MHz SGMII differential clock from Marvell PHY used as clock for SGMII interface</description>
      <parameters>
        <parameter name="frequency" value="625000000"/>
	<parameter name="type" value="ETH_LVDS_CLK"/>
      </parameters>
    </component> 
	<component name="bullseye" display_name="Bulls Eye Connector" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
      <description>Bulls Eye Connector</description>
      <component_modes>
        <component_mode name="bullseye_1x" display_name="bullseye_1x">
          <interfaces>
            <interface name="bullseye_1x"/>
            <interface name="bullseye_gty_refclk" optional="true"/>
            <interface name="bullseye_mgt_si570_clock3" optional="true"/>
          </interfaces>
          <preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
	<component_mode name="bullseye_2x" display_name="bullseye_2x">
          <interfaces>
            <interface name="bullseye_2x"/>
            <interface name="bullseye_gty_refclk" optional="true"/>
            <interface name="bullseye_mgt_si570_clock3" optional="true"/>
          </interfaces>
          <preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
		<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
          </preferred_ips>
        </component_mode>
	<component_mode name="bullseye_3x" display_name="bullseye_3x">
          <interfaces>
            <interface name="bullseye_3x"/>
            <interface name="bullseye_gty_refclk" optional="true"/>
            <interface name="bullseye_mgt_si570_clock3" optional="true"/>
          </interfaces>
          <preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
		<component_mode name="bullseye_4x" display_name="bullseye_4x">
          <interfaces>
            <interface name="bullseye_4x"/>
            <interface name="bullseye_gty_refclk" optional="true"/>
            <interface name="bullseye_mgt_si570_clock3" optional="true"/>
          </interfaces>
          <preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>

<component_mode name="bullseye_4x_40G" display_name="bullseye_4x_40G for l_ethernet IP">
          <interfaces>
            <interface name="bullseye_4x_40G"/>
            <interface name="bullseye_gty_refclk" optional="true"/>
            <interface name="bullseye_mgt_si570_clock3" optional="true"/>
          </interfaces>
          <preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>


<component_mode name="bullseye_4x_50G" display_name="bullseye_4x_50G for l_ethernet IP">
          <interfaces>
            <interface name="bullseye_4x_50G"/>
            <interface name="bullseye_gty_refclk" optional="true"/>
            <interface name="bullseye_mgt_si570_clock3" optional="true"/>
          </interfaces>
          <preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>



      </component_modes>
    </component> 
<component name="qsfp" display_name="QSFP Connector" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
      <description>QSFP Connector</description>
      <component_modes>
        <component_mode name="qsfp_1x" display_name="qsfp_1x">
          <interfaces>
            <interface name="qsfp_1x"/>
	    <interface name="qsfp_mgt_si570_clock2" optional="true"/>
            <interface name="qsfp_si5328_clock2" optional="true"/>
          </interfaces>
          <preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
		<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="1"/>
          </preferred_ips>
        </component_mode>
	<component_mode name="qsfp_2x" display_name="qsfp_2x">
          <interfaces>
            <interface name="qsfp_2x"/>
	    <interface name="qsfp_mgt_si570_clock2" optional="true"/>
            <interface name="qsfp_si5328_clock2" optional="true"/>
          </interfaces>
          <preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
		<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="2"/>
          </preferred_ips>
        </component_mode>
	<component_mode name="qsfp_3x" display_name="qsfp_3x">
          <interfaces>
            <interface name="qsfp_3x"/>
	    <interface name="qsfp_mgt_si570_clock2" optional="true"/>
            <interface name="qsfp_si5328_clock2" optional="true"/>
          </interfaces>
          <preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
		<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="1"/>
          </preferred_ips>
        </component_mode>
		<component_mode name="qsfp_4x" display_name="qsfp_4x">
          <interfaces>
            <interface name="qsfp_4x"/>
            <interface name="qsfp_mgt_si570_clock2" optional="true"/>
            <interface name="qsfp_si5328_clock2" optional="true"/>
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="2"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="cmac" order="3"/>
          </preferred_ips>
        </component_mode>

<component_mode name="qsfp_4x_40G" display_name="qsfp_4x_40G">
          <interfaces>
            <interface name="qsfp_4x_40G"/>
            <interface name="qsfp_mgt_si570_clock2" optional="true"/>
            <interface name="qsfp_si5328_clock2" optional="true"/>
          </interfaces>
          <preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>


<component_mode name="qsfp_4x_50G" display_name="qsfp_4x_50G">
          <interfaces>
            <interface name="qsfp_4x_50G"/>
            <interface name="qsfp_mgt_si570_clock2" optional="true"/>
            <interface name="qsfp_si5328_clock2" optional="true"/>
          </interfaces>
          <preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>


      </component_modes>
    </component> 

<component name="cfp2" display_name="CFP2 Connector" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
      <description>CFP2 Connector</description>
      <component_modes>
        <component_mode name="cfp2_1x" display_name="cfp2_1x">
          <interfaces>
            <interface name="cfp2_1x"/>
	    <interface name="cfp2_mgt_si570_clock1" optional="true"/>
            <interface name="cfp2_si5328_clock1" optional="true"/>
          </interfaces>
          <preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
	<component_mode name="cfp2_2x" display_name="cfp2_2x">
          <interfaces>
            <interface name="cfp2_2x"/>
	    <interface name="cfp2_mgt_si570_clock1" optional="true"/>
            <interface name="cfp2_si5328_clock1" optional="true"/>
          </interfaces>
          <preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
		<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
          </preferred_ips>
        </component_mode>
	<component_mode name="cfp2_3x" display_name="cfp2_3x">
          <interfaces>
            <interface name="cfp2_3x"/>
	    <interface name="cfp2_mgt_si570_clock1" optional="true"/>
            <interface name="cfp2_si5328_clock1" optional="true"/>
          </interfaces>
          <preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
		<component_mode name="cfp2_4x" display_name="cfp2_4x">
          <interfaces>
            <interface name="cfp2_4x"/>
            <interface name="cfp2_mgt_si570_clock1" optional="true"/>
            <interface name="cfp2_si5328_clock1" optional="true"/>
          </interfaces>
          <preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>

<component_mode name="cfp2_4x_40G" display_name="cfp2_4x_40G">
          <interfaces>
            <interface name="cfp2_4x_40G"/>
            <interface name="cfp2_mgt_si570_clock1" optional="true"/>
            <interface name="cfp2_si5328_clock1" optional="true"/>
          </interfaces>
          <preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>

<component_mode name="cfp2_4x_50G" display_name="cfp2_4x_50G">
          <interfaces>
            <interface name="cfp2_4x_50G"/>
            <interface name="cfp2_mgt_si570_clock1" optional="true"/>
            <interface name="cfp2_si5328_clock1" optional="true"/>
          </interfaces>
          <preferred_ips>
		<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>


      </component_modes>
    </component> 



  </components>
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
  <connections>
    <connection name="part0_dip_switches_4bits" component1="part0" component2="dip_switches_4bits">
      <connection_map name="part0_dip_switches_4bits_1" typical_delay="5" c1_st_index="0" c1_end_index="3" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_phy_onboard" component1="part0" component2="phy_onboard">
      <connection_map name="part0_phy_onboard_1" typical_delay="5" c1_st_index="4" c1_end_index="7" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_iic_main" component1="part0" component2="iic_main">
      <connection_map name="part0_iic_main_1" typical_delay="5" c1_st_index="8" c1_end_index="10" c2_st_index="0" c2_end_index="2"/>
    </connection>
    <connection name="part0_led_8bits" component1="part0" component2="led_8bits">
      <connection_map name="part0_led_8bits_1" typical_delay="5" c1_st_index="11" c1_end_index="18" c2_st_index="0" c2_end_index="7"/>
    </connection>
    <connection name="part0_push_buttons_5bits" component1="part0" component2="push_buttons_5bits">
      <connection_map name="part0_push_buttons_5bits_1" typical_delay="5" c1_st_index="19" c1_end_index="23" c2_st_index="0" c2_end_index="4"/>
    </connection>
    <connection name="part0_rs232_uart" component1="part0" component2="rs232_uart">
      <connection_map name="part0_rs232_uart_1" typical_delay="5" c1_st_index="25" c1_end_index="26" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_reset" component1="part0" component2="reset">
      <connection_map name="part0_reset_1" typical_delay="5" c1_st_index="28" c1_end_index="28" component2="reset" c2_st_index="0" c2_end_index="0"/>
    </connection>
    <connection name="part0_default_sysclk1_300" component1="part0" component2="default_sysclk1_300">
      <connection_map name="part0_sys_clk_300_1" typical_delay="5" c1_st_index="29" c1_end_index="30" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_sgmii_phyclk" component1="part0" component2="sgmii_phyclk">
      <connection_map name="part0_sgmii_phyclk_1" typical_delay="5" c1_st_index="31" c1_end_index="32" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_mdio_mdc" component1="part0" component2="mdio_mdc">
      <connection_map name="part0_mdio_mdc_1" typical_delay="5" c1_st_index="33" c1_end_index="34" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_phy_reset_out" component1="part0" component2="phy_reset_out">
      <connection_map name="part0_phy_reset_out_1" c1_st_index="35" c1_end_index="35" c2_st_index="0" c2_end_index="0"/>
    </connection>
    <connection name="part0_User_prog_clock" component1="part0" component2="user_prog_clock">
      <connection_map name="part0_User_prog_clock_1" typical_delay="5" c1_st_index="36" c1_end_index="37" c2_st_index="0" c2_end_index="1"/>
    </connection>
	<connection name="part0_default_sysclk2_300" component1="part0" component2="default_sysclk2_300">
      <connection_map name="part0_sys_clk_300_2" typical_delay="5" c1_st_index="38" c1_end_index="39" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_ddr4_sdramc1" component1="part0" component2="ddr4_sdram_c1">
      <connection_map name="part0_dip_switches_4bits_1" typical_delay="5" c1_st_index="40" c1_end_index="154" c2_st_index="0" c2_end_index="114"/>
    </connection>
    <connection name="part0_pcie_refclk" component1="part0" component2="pcie_refclk">
      <connection_map name="part0_pcie_refclk1" typical_delay="5" c1_st_index="155" c1_end_index="156" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_pci_express" component1="part0" component2="pci_express">
      <connection_map name="part0_pcie_express_1" c1_st_index="157" c1_end_index="188" c2_st_index="0" c2_end_index="31"/>
    </connection>
    <connection name="part0_pcie_perstn" component1="part0" component2="pcie_perstn">
      <connection_map name="part0_pcie_perstn_1" c1_st_index="189" c1_end_index="189" c2_st_index="0" c2_end_index="0"/>
    </connection>
    <connection name="part0_sysclk_125" component1="part0" component2="sysclk_125">
      <connection_map name="part0_sys_clk_125_1" typical_delay="5" c1_st_index="190" c1_end_index="191" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_ddr4_sdram_c2" component1="part0" component2="ddr4_sdram_c2">
      <connection_map name="part0_dip_switches_4bits_1" typical_delay="5" c1_st_index="192" c1_end_index="306" c2_st_index="0" c2_end_index="114"/>
    </connection>
	<connection name="part0_be_gt" component1="part0" component2="bullseye">
      <connection_map name="part0_be" typical_delay="5" c1_st_index="307" c1_end_index="326" c2_st_index="0" c2_end_index="19"/>
    </connection>
	<connection name="part0_qsfp_gt" component1="part0" component2="qsfp">
      <connection_map name="part0_qsfp" typical_delay="5" c1_st_index="327" c1_end_index="346" c2_st_index="0" c2_end_index="19"/>
    </connection>
	<connection name="part0_cfp2_gt" component1="part0" component2="cfp2">
      <connection_map name="part0_cf2" typical_delay="5" c1_st_index="347" c1_end_index="366" c2_st_index="0" c2_end_index="19"/>
    </connection>
	
	
	
 <connection name="part0_fmc_hpc0" component1="part0" component2="fmc_hpc0_connector">
  
    <connection_map name="part0_fmc_hpc0_la00_cc_n" c1_st_index="400" c1_end_index="400" c2_st_index="247" c2_end_index="247" />
    <connection_map name="part0_fmc_hpc0_la00_cc_p" c1_st_index="401" c1_end_index="401" c2_st_index="246" c2_end_index="246" />
    <connection_map name="part0_fmc_hpc0_la01_cc_n" c1_st_index="402" c1_end_index="402" c2_st_index="128" c2_end_index="128" />
    <connection_map name="part0_fmc_hpc0_la01_cc_p" c1_st_index="403" c1_end_index="403" c2_st_index="129" c2_end_index="129" />
    <connection_map name="part0_fmc_hpc0_la02_n" c1_st_index="404" c1_end_index="404" c2_st_index="288" c2_end_index="288" />
    <connection_map name="part0_fmc_hpc0_la02_p" c1_st_index="405" c1_end_index="405" c2_st_index="287" c2_end_index="287" />
    <connection_map name="part0_fmc_hpc0_la03_n" c1_st_index="406" c1_end_index="406" c2_st_index="250" c2_end_index="250" />
    <connection_map name="part0_fmc_hpc0_la03_p" c1_st_index="407" c1_end_index="407" c2_st_index="249" c2_end_index="249" />
    <connection_map name="part0_fmc_hpc0_la04_n" c1_st_index="408" c1_end_index="408" c2_st_index="291" c2_end_index="291" />
    <connection_map name="part0_fmc_hpc0_la04_p" c1_st_index="409" c1_end_index="409" c2_st_index="290" c2_end_index="290" />
    <connection_map name="part0_fmc_hpc0_la05_n" c1_st_index="410" c1_end_index="410" c2_st_index="132" c2_end_index="132" />
    <connection_map name="part0_fmc_hpc0_la05_p" c1_st_index="411" c1_end_index="411" c2_st_index="131" c2_end_index="131" />
    <connection_map name="part0_fmc_hpc0_la06_n" c1_st_index="412" c1_end_index="412" c2_st_index="91" c2_end_index="91" />
    <connection_map name="part0_fmc_hpc0_la06_p" c1_st_index="413" c1_end_index="413" c2_st_index="90" c2_end_index="90" />
    <connection_map name="part0_fmc_hpc0_la07_n" c1_st_index="414" c1_end_index="414" c2_st_index="294" c2_end_index="294" />
    <connection_map name="part0_fmc_hpc0_la07_p" c1_st_index="415" c1_end_index="415" c2_st_index="293" c2_end_index="293" />
    <connection_map name="part0_fmc_hpc0_la08_n" c1_st_index="416" c1_end_index="416" c2_st_index="253" c2_end_index="253" />
    <connection_map name="part0_fmc_hpc0_la08_p" c1_st_index="417" c1_end_index="417" c2_st_index="252" c2_end_index="252" />
    <connection_map name="part0_fmc_hpc0_la09_n" c1_st_index="418" c1_end_index="418" c2_st_index="135" c2_end_index="135" />
    <connection_map name="part0_fmc_hpc0_la09_p" c1_st_index="419" c1_end_index="419" c2_st_index="134" c2_end_index="134" />
    <connection_map name="part0_fmc_hpc0_la10_n" c1_st_index="420" c1_end_index="420" c2_st_index="95" c2_end_index="95" />
    <connection_map name="part0_fmc_hpc0_la10_p" c1_st_index="421" c1_end_index="421" c2_st_index="94" c2_end_index="94" />
    <connection_map name="part0_fmc_hpc0_la11_n" c1_st_index="422" c1_end_index="422" c2_st_index="297" c2_end_index="297" />
    <connection_map name="part0_fmc_hpc0_la11_p" c1_st_index="423" c1_end_index="423" c2_st_index="296" c2_end_index="296" />
    <connection_map name="part0_fmc_hpc0_la12_n" c1_st_index="424" c1_end_index="424" c2_st_index="256" c2_end_index="256" />
    <connection_map name="part0_fmc_hpc0_la12_p" c1_st_index="425" c1_end_index="425" c2_st_index="255" c2_end_index="255" />
    <connection_map name="part0_fmc_hpc0_la13_n" c1_st_index="426" c1_end_index="426" c2_st_index="138" c2_end_index="138" />	
	<connection_map name="part0_fmc_hpc0_la13_p" c1_st_index="427" c1_end_index="427" c2_st_index="137" c2_end_index="137" />		
    <connection_map name="part0_fmc_hpc0_la14_n" c1_st_index="428" c1_end_index="428" c2_st_index="99" c2_end_index="99" />
    <connection_map name="part0_fmc_hpc0_la14_p" c1_st_index="429" c1_end_index="429" c2_st_index="98" c2_end_index="98" />
    <connection_map name="part0_fmc_hpc0_la15_n" c1_st_index="430" c1_end_index="430" c2_st_index="300" c2_end_index="300" />
    <connection_map name="part0_fmc_hpc0_la15_p" c1_st_index="431" c1_end_index="431" c2_st_index="299" c2_end_index="299" />
    <connection_map name="part0_fmc_hpc0_la16_n" c1_st_index="432" c1_end_index="432" c2_st_index="259" c2_end_index="259" />	
	<connection_map name="part0_fmc_hpc0_la16_p" c1_st_index="433" c1_end_index="433" c2_st_index="258" c2_end_index="258" />	
    <connection_map name="part0_fmc_hpc0_la17_cc_n" c1_st_index="434" c1_end_index="434" c2_st_index="141" c2_end_index="141" />	
	<connection_map name="part0_fmc_hpc0_la17_cc_p" c1_st_index="435" c1_end_index="435" c2_st_index="140" c2_end_index="140" />		
    <connection_map name="part0_fmc_hpc0_la18_cc_n" c1_st_index="436" c1_end_index="436" c2_st_index="103" c2_end_index="103" />	
	<connection_map name="part0_fmc_hpc0_la18_cc_p" c1_st_index="437" c1_end_index="437" c2_st_index="102" c2_end_index="102" />	
    <connection_map name="part0_fmc_hpc0_la19_n" c1_st_index="438" c1_end_index="438" c2_st_index="303" c2_end_index="303" />	
	<connection_map name="part0_fmc_hpc0_la19_p" c1_st_index="439" c1_end_index="439" c2_st_index="302" c2_end_index="302" />	
    <connection_map name="part0_fmc_hpc0_la20_n" c1_st_index="440" c1_end_index="440" c2_st_index="262" c2_end_index="262" />	
	<connection_map name="part0_fmc_hpc0_la20_p" c1_st_index="441" c1_end_index="441" c2_st_index="261" c2_end_index="261" />		
    <connection_map name="part0_fmc_hpc0_la21_n" c1_st_index="442" c1_end_index="442" c2_st_index="306" c2_end_index="306" />	
	<connection_map name="part0_fmc_hpc0_la21_p" c1_st_index="443" c1_end_index="443" c2_st_index="305" c2_end_index="305" />	
    <connection_map name="part0_fmc_hpc0_la22_n" c1_st_index="444" c1_end_index="444" c2_st_index="265" c2_end_index="265" />	
	<connection_map name="part0_fmc_hpc0_la22_p" c1_st_index="445" c1_end_index="445" c2_st_index="264" c2_end_index="264" />		
    <connection_map name="part0_fmc_hpc0_la23_n" c1_st_index="446" c1_end_index="446" c2_st_index="144" c2_end_index="144" />	
	<connection_map name="part0_fmc_hpc0_la23_p" c1_st_index="447" c1_end_index="447" c2_st_index="143" c2_end_index="143" />	
    <connection_map name="part0_fmc_hpc0_la24_n" c1_st_index="448" c1_end_index="448" c2_st_index="309" c2_end_index="309" />	
	<connection_map name="part0_fmc_hpc0_la24_p" c1_st_index="449" c1_end_index="449" c2_st_index="308" c2_end_index="308" />		
    <connection_map name="part0_fmc_hpc0_la25_n" c1_st_index="450" c1_end_index="450" c2_st_index="268" c2_end_index="268" />	
	<connection_map name="part0_fmc_hpc0_la25_p" c1_st_index="451" c1_end_index="451" c2_st_index="267" c2_end_index="267" />	
    <connection_map name="part0_fmc_hpc0_la26_n" c1_st_index="452" c1_end_index="452" c2_st_index="147" c2_end_index="147" />	
	<connection_map name="part0_fmc_hpc0_la26_p" c1_st_index="453" c1_end_index="453" c2_st_index="146" c2_end_index="146" />		
    <connection_map name="part0_fmc_hpc0_la27_n" c1_st_index="454" c1_end_index="454" c2_st_index="107" c2_end_index="107" />	
	<connection_map name="part0_fmc_hpc0_la27_p" c1_st_index="455" c1_end_index="455" c2_st_index="106" c2_end_index="106" />	
    <connection_map name="part0_fmc_hpc0_la28_n" c1_st_index="456" c1_end_index="456" c2_st_index="312" c2_end_index="312" />	
	<connection_map name="part0_fmc_hpc0_la28_p" c1_st_index="457" c1_end_index="457" c2_st_index="311" c2_end_index="311" />		
    <connection_map name="part0_fmc_hpc0_la29_n" c1_st_index="458" c1_end_index="458" c2_st_index="271" c2_end_index="271" />	
	<connection_map name="part0_fmc_hpc0_la29_p" c1_st_index="459" c1_end_index="459" c2_st_index="270" c2_end_index="270" />	
    <connection_map name="part0_fmc_hpc0_la30_n" c1_st_index="460" c1_end_index="460" c2_st_index="315" c2_end_index="315" />	
	<connection_map name="part0_fmc_hpc0_la30_p" c1_st_index="461" c1_end_index="461" c2_st_index="314" c2_end_index="314" />		
    <connection_map name="part0_fmc_hpc0_la31_n" c1_st_index="462" c1_end_index="462" c2_st_index="274" c2_end_index="274" />	
	<connection_map name="part0_fmc_hpc0_la31_p" c1_st_index="463" c1_end_index="463" c2_st_index="273" c2_end_index="273" />	
    <connection_map name="part0_fmc_hpc0_la32_n" c1_st_index="464" c1_end_index="464" c2_st_index="318" c2_end_index="318" />	
	<connection_map name="part0_fmc_hpc0_la32_p" c1_st_index="465" c1_end_index="465" c2_st_index="317" c2_end_index="317" />	
    <connection_map name="part0_fmc_hpc0_la33_n" c1_st_index="466" c1_end_index="466" c2_st_index="277" c2_end_index="277" />	
	<connection_map name="part0_fmc_hpc0_la33_p" c1_st_index="467" c1_end_index="467" c2_st_index="276" c2_end_index="276" />	
	
    <connection_map name="part0_fmc_hpc0_dp0_c2m_p" c1_st_index="468" c1_end_index="468" c2_st_index="82" c2_end_index="82" />	
	<connection_map name="part0_fmc_hpc0_dp0_c2m_n" c1_st_index="469" c1_end_index="469" c2_st_index="83" c2_end_index="83" />		
    <connection_map name="part0_fmc_hpc0_dp0_m2c_p" c1_st_index="470" c1_end_index="470" c2_st_index="86" c2_end_index="86" />	
	<connection_map name="part0_fmc_hpc0_dp0_m2c_n" c1_st_index="471" c1_end_index="471" c2_st_index="87" c2_end_index="87" />	
    <connection_map name="part0_fmc_hpc0_dp1_c2m_p" c1_st_index="472" c1_end_index="472" c2_st_index="22" c2_end_index="22" />	
	<connection_map name="part0_fmc_hpc0_dp1_c2m_n" c1_st_index="473" c1_end_index="473" c2_st_index="23" c2_end_index="23" />		
    <connection_map name="part0_fmc_hpc0_dp1_m2c_p" c1_st_index="474" c1_end_index="474" c2_st_index="2" c2_end_index="2" />	
	<connection_map name="part0_fmc_hpc0_dp1_m2c_n" c1_st_index="475" c1_end_index="475" c2_st_index="3" c2_end_index="3" />	
    <connection_map name="part0_fmc_hpc0_dp2_c2m_p" c1_st_index="476" c1_end_index="476" c2_st_index="26" c2_end_index="26" />	
	<connection_map name="part0_fmc_hpc0_dp2_c2m_n" c1_st_index="477" c1_end_index="477" c2_st_index="27" c2_end_index="27" />		
    <connection_map name="part0_fmc_hpc0_dp2_m2c_p" c1_st_index="478" c1_end_index="478" c2_st_index="6" c2_end_index="6" />	
	<connection_map name="part0_fmc_hpc0_dp2_m2c_n" c1_st_index="479" c1_end_index="479" c2_st_index="7" c2_end_index="7" />	
    <connection_map name="part0_fmc_hpc0_dp3_c2m_p" c1_st_index="480" c1_end_index="480" c2_st_index="30" c2_end_index="30" />	
	<connection_map name="part0_fmc_hpc0_dp3_c2m_n" c1_st_index="481" c1_end_index="481" c2_st_index="31" c2_end_index="31" />		
    <connection_map name="part0_fmc_hpc0_dp3_m2c_p" c1_st_index="482" c1_end_index="482" c2_st_index="10" c2_end_index="10" />	
	<connection_map name="part0_fmc_hpc0_dp3_m2c_n" c1_st_index="483" c1_end_index="483" c2_st_index="11" c2_end_index="11" />		
    <connection_map name="part0_fmc_hpc0_dp4_c2m_p" c1_st_index="484" c1_end_index="484" c2_st_index="34" c2_end_index="34" />	
	<connection_map name="part0_fmc_hpc0_dp4_c2m_n" c1_st_index="485" c1_end_index="485" c2_st_index="35" c2_end_index="35" />		
    <connection_map name="part0_fmc_hpc0_dp4_m2c_p" c1_st_index="486" c1_end_index="486" c2_st_index="14" c2_end_index="14" />	
	<connection_map name="part0_fmc_hpc0_dp4_m2c_n" c1_st_index="487" c1_end_index="487" c2_st_index="15" c2_end_index="15" />		
    <connection_map name="part0_fmc_hpc0_dp5_c2m_p" c1_st_index="488" c1_end_index="488" c2_st_index="38" c2_end_index="38" />	
	<connection_map name="part0_fmc_hpc0_dp5_c2m_n" c1_st_index="489" c1_end_index="489" c2_st_index="39" c2_end_index="39" />		
    <connection_map name="part0_fmc_hpc0_dp5_m2c_p" c1_st_index="490" c1_end_index="490" c2_st_index="18" c2_end_index="18" />	
	<connection_map name="part0_fmc_hpc0_dp5_m2c_n" c1_st_index="491" c1_end_index="491" c2_st_index="19" c2_end_index="19" />		
    <connection_map name="part0_fmc_hpc0_dp6_c2m_p" c1_st_index="492" c1_end_index="492" c2_st_index="76" c2_end_index="76" />	
	<connection_map name="part0_fmc_hpc0_dp6_c2m_n" c1_st_index="493" c1_end_index="493" c2_st_index="77" c2_end_index="77" />		
    <connection_map name="part0_fmc_hpc0_dp6_m2c_p" c1_st_index="494" c1_end_index="494" c2_st_index="56" c2_end_index="56" />	
	<connection_map name="part0_fmc_hpc0_dp6_m2c_n" c1_st_index="495" c1_end_index="495" c2_st_index="57" c2_end_index="57" />		
    <connection_map name="part0_fmc_hpc0_dp7_c2m_p" c1_st_index="496" c1_end_index="496" c2_st_index="72" c2_end_index="72" />	
	<connection_map name="part0_fmc_hpc0_dp7_c2m_n" c1_st_index="497" c1_end_index="497" c2_st_index="73" c2_end_index="73" />		
    <connection_map name="part0_fmc_hpc0_dp7_m2c_p" c1_st_index="498" c1_end_index="498" c2_st_index="52" c2_end_index="52" />	
	<connection_map name="part0_fmc_hpc0_dp7_m2c_n" c1_st_index="499" c1_end_index="499" c2_st_index="53" c2_end_index="53" />		
    <connection_map name="part0_fmc_hpc0_clk0_m2c_n" c1_st_index="500" c1_end_index="500" c2_st_index="285" c2_end_index="285" />	
	<connection_map name="part0_fmc_hpc0_clk0_m2c_p" c1_st_index="501" c1_end_index="501" c2_st_index="284" c2_end_index="284" />	
    <connection_map name="part0_fmc_hpc0_clk1_m2c_n" c1_st_index="502" c1_end_index="502" c2_st_index="243" c2_end_index="243" />	
	<connection_map name="part0_fmc_hpc0_clk1_m2c_n" c1_st_index="503" c1_end_index="503" c2_st_index="242" c2_end_index="242" />
    <connection_map name="part0_fmc_hpc0_gbtclk0_m2c_p" c1_st_index="504" c1_end_index="504" c2_st_index="124" c2_end_index="124" />	
	<connection_map name="part0_fmc_hpc0_gbtclk0_m2c_n" c1_st_index="505" c1_end_index="505" c2_st_index="125" c2_end_index="125" />	
    <connection_map name="part0_fmc_hpc0_gbtclk1_m2c_p" c1_st_index="506" c1_end_index="506" c2_st_index="60" c2_end_index="60" />	
	<connection_map name="part0_fmc_hpc0_gbtclk1_m2c_n" c1_st_index="507" c1_end_index="507" c2_st_index="61" c2_end_index="61" />	
	<connection_map name="part0_fmc_hpc0_prsnt_m2c_b_ls" c1_st_index="508" c1_end_index="508" c2_st_index="282" c2_end_index="282" />	
	
  </connection>
  
  
  
   <connection name="part0_fmc_hpc1" component1="part0" component2="fmc_hpc1_connector"> 
  
    <connection_map name="part0_fmc_hpc1_la00_cc_n" c1_st_index="510" c1_end_index="510" c2_st_index="247" c2_end_index="247" />
    <connection_map name="part0_fmc_hpc1_la00_cc_p" c1_st_index="511" c1_end_index="511" c2_st_index="246" c2_end_index="246" />
    <connection_map name="part0_fmc_hpc1_la01_cc_n" c1_st_index="512" c1_end_index="512" c2_st_index="128" c2_end_index="128" />
    <connection_map name="part0_fmc_hpc1_la01_cc_p" c1_st_index="513" c1_end_index="513" c2_st_index="129" c2_end_index="129" />
    <connection_map name="part0_fmc_hpc1_la02_n" c1_st_index="514" c1_end_index="514" c2_st_index="288" c2_end_index="288" />
    <connection_map name="part0_fmc_hpc1_la02_p" c1_st_index="515" c1_end_index="515" c2_st_index="287" c2_end_index="287" />
    <connection_map name="part0_fmc_hpc1_la03_n" c1_st_index="516" c1_end_index="516" c2_st_index="250" c2_end_index="250" />
    <connection_map name="part0_fmc_hpc1_la03_p" c1_st_index="517" c1_end_index="517" c2_st_index="249" c2_end_index="249" />
    <connection_map name="part0_fmc_hpc1_la04_n" c1_st_index="518" c1_end_index="518" c2_st_index="291" c2_end_index="291" />
    <connection_map name="part0_fmc_hpc1_la04_p" c1_st_index="519" c1_end_index="519" c2_st_index="290" c2_end_index="290" />
    <connection_map name="part0_fmc_hpc1_la05_n" c1_st_index="520" c1_end_index="520" c2_st_index="132" c2_end_index="132" />
    <connection_map name="part0_fmc_hpc1_la05_p" c1_st_index="521" c1_end_index="521" c2_st_index="131" c2_end_index="131" />
    <connection_map name="part0_fmc_hpc1_la06_n" c1_st_index="522" c1_end_index="522" c2_st_index="91" c2_end_index="91" />
    <connection_map name="part0_fmc_hpc1_la06_p" c1_st_index="523" c1_end_index="523" c2_st_index="90" c2_end_index="90" />
    <connection_map name="part0_fmc_hpc1_la07_n" c1_st_index="524" c1_end_index="524" c2_st_index="294" c2_end_index="294" />
    <connection_map name="part0_fmc_hpc1_la07_p" c1_st_index="525" c1_end_index="525" c2_st_index="293" c2_end_index="293" />
    <connection_map name="part0_fmc_hpc1_la08_n" c1_st_index="526" c1_end_index="526" c2_st_index="253" c2_end_index="253" />
    <connection_map name="part0_fmc_hpc1_la08_p" c1_st_index="527" c1_end_index="527" c2_st_index="252" c2_end_index="252" />
    <connection_map name="part0_fmc_hpc1_la09_n" c1_st_index="528" c1_end_index="528" c2_st_index="135" c2_end_index="135" />
    <connection_map name="part0_fmc_hpc1_la09_p" c1_st_index="529" c1_end_index="529" c2_st_index="134" c2_end_index="134" />
    <connection_map name="part0_fmc_hpc1_la10_n" c1_st_index="530" c1_end_index="530" c2_st_index="95" c2_end_index="95" />
    <connection_map name="part0_fmc_hpc1_la10_p" c1_st_index="531" c1_end_index="531" c2_st_index="94" c2_end_index="94" />
    <connection_map name="part0_fmc_hpc1_la11_n" c1_st_index="532" c1_end_index="532" c2_st_index="297" c2_end_index="297" />
    <connection_map name="part0_fmc_hpc1_la11_p" c1_st_index="533" c1_end_index="533" c2_st_index="296" c2_end_index="296" />
    <connection_map name="part0_fmc_hpc1_la12_n" c1_st_index="534" c1_end_index="534" c2_st_index="256" c2_end_index="256" />
    <connection_map name="part0_fmc_hpc1_la12_p" c1_st_index="535" c1_end_index="535" c2_st_index="255" c2_end_index="255" />
    <connection_map name="part0_fmc_hpc1_la13_n" c1_st_index="536" c1_end_index="536" c2_st_index="138" c2_end_index="138" />	
	<connection_map name="part0_fmc_hpc1_la13_p" c1_st_index="537" c1_end_index="537" c2_st_index="137" c2_end_index="137" />		
    <connection_map name="part0_fmc_hpc1_la14_n" c1_st_index="538" c1_end_index="538" c2_st_index="99" c2_end_index="99" />
    <connection_map name="part0_fmc_hpc1_la14_p" c1_st_index="539" c1_end_index="539" c2_st_index="98" c2_end_index="98" />
    <connection_map name="part0_fmc_hpc1_la15_n" c1_st_index="540" c1_end_index="540" c2_st_index="300" c2_end_index="300" />
    <connection_map name="part0_fmc_hpc1_la15_p" c1_st_index="541" c1_end_index="541" c2_st_index="299" c2_end_index="299" />
    <connection_map name="part0_fmc_hpc1_la16_n" c1_st_index="542" c1_end_index="542" c2_st_index="259" c2_end_index="259" />	
	<connection_map name="part0_fmc_hpc1_la16_p" c1_st_index="543" c1_end_index="543" c2_st_index="258" c2_end_index="258" />	
    <connection_map name="part0_fmc_hpc1_la17_cc_n" c1_st_index="544" c1_end_index="544" c2_st_index="141" c2_end_index="141" />	
	<connection_map name="part0_fmc_hpc1_la17_cc_p" c1_st_index="545" c1_end_index="545" c2_st_index="140" c2_end_index="140" />		
    <connection_map name="part0_fmc_hpc1_la18_cc_n" c1_st_index="546" c1_end_index="546" c2_st_index="103" c2_end_index="103" />	
	<connection_map name="part0_fmc_hpc1_la18_cc_p" c1_st_index="547" c1_end_index="547" c2_st_index="102" c2_end_index="102" />	
    <connection_map name="part0_fmc_hpc1_la19_n" c1_st_index="548" c1_end_index="548" c2_st_index="303" c2_end_index="303" />	
	<connection_map name="part0_fmc_hpc1_la19_p" c1_st_index="549" c1_end_index="549" c2_st_index="302" c2_end_index="302" />	
    <connection_map name="part0_fmc_hpc1_la20_n" c1_st_index="550" c1_end_index="550" c2_st_index="262" c2_end_index="262" />	
	<connection_map name="part0_fmc_hpc1_la20_p" c1_st_index="551" c1_end_index="551" c2_st_index="261" c2_end_index="261" />		
    <connection_map name="part0_fmc_hpc1_la21_n" c1_st_index="552" c1_end_index="552" c2_st_index="306" c2_end_index="306" />	
	<connection_map name="part0_fmc_hpc1_la21_p" c1_st_index="553" c1_end_index="553" c2_st_index="305" c2_end_index="305" />	
    <connection_map name="part0_fmc_hpc1_la22_n" c1_st_index="554" c1_end_index="554" c2_st_index="265" c2_end_index="265" />	
	<connection_map name="part0_fmc_hpc1_la22_p" c1_st_index="555" c1_end_index="555" c2_st_index="264" c2_end_index="264" />		
    <connection_map name="part0_fmc_hpc1_la23_n" c1_st_index="556" c1_end_index="556" c2_st_index="144" c2_end_index="144" />	
	<connection_map name="part0_fmc_hpc1_la23_p" c1_st_index="557" c1_end_index="557" c2_st_index="143" c2_end_index="143" />	
    <connection_map name="part0_fmc_hpc1_la24_n" c1_st_index="558" c1_end_index="558" c2_st_index="309" c2_end_index="309" />	
	<connection_map name="part0_fmc_hpc1_la24_p" c1_st_index="559" c1_end_index="559" c2_st_index="308" c2_end_index="308" />		
    <connection_map name="part0_fmc_hpc1_la25_n" c1_st_index="560" c1_end_index="560" c2_st_index="268" c2_end_index="268" />	
	<connection_map name="part0_fmc_hpc1_la25_p" c1_st_index="561" c1_end_index="561" c2_st_index="267" c2_end_index="267" />	
    <connection_map name="part0_fmc_hpc1_la26_n" c1_st_index="562" c1_end_index="562" c2_st_index="147" c2_end_index="147" />	
	<connection_map name="part0_fmc_hpc1_la26_p" c1_st_index="563" c1_end_index="563" c2_st_index="146" c2_end_index="146" />		
    <connection_map name="part0_fmc_hpc1_la27_n" c1_st_index="564" c1_end_index="564" c2_st_index="107" c2_end_index="107" />	
	<connection_map name="part0_fmc_hpc1_la27_p" c1_st_index="565" c1_end_index="565" c2_st_index="106" c2_end_index="106" />	
    <connection_map name="part0_fmc_hpc1_la28_n" c1_st_index="566" c1_end_index="566" c2_st_index="312" c2_end_index="312" />	
	<connection_map name="part0_fmc_hpc1_la28_p" c1_st_index="567" c1_end_index="567" c2_st_index="311" c2_end_index="311" />		
    <connection_map name="part0_fmc_hpc1_la29_n" c1_st_index="568" c1_end_index="568" c2_st_index="271" c2_end_index="271" />	
	<connection_map name="part0_fmc_hpc1_la29_p" c1_st_index="569" c1_end_index="569" c2_st_index="270" c2_end_index="270" />	
	
    <connection_map name="part0_fmc_hpc1_dp0_c2m_p" c1_st_index="570" c1_end_index="570" c2_st_index="82" c2_end_index="82" />	
	<connection_map name="part0_fmc_hpc1_dp0_c2m_n" c1_st_index="571" c1_end_index="571" c2_st_index="83" c2_end_index="83" />		
    <connection_map name="part0_fmc_hpc1_dp0_m2c_p" c1_st_index="572" c1_end_index="572" c2_st_index="86" c2_end_index="86" />	
	<connection_map name="part0_fmc_hpc1_dp0_m2c_n" c1_st_index="573" c1_end_index="573" c2_st_index="87" c2_end_index="87" />	
    <connection_map name="part0_fmc_hpc1_dp1_c2m_p" c1_st_index="574" c1_end_index="574" c2_st_index="22" c2_end_index="22" />	
	<connection_map name="part0_fmc_hpc1_dp1_c2m_n" c1_st_index="575" c1_end_index="575" c2_st_index="23" c2_end_index="23" />		
    <connection_map name="part0_fmc_hpc1_dp1_m2c_p" c1_st_index="576" c1_end_index="576" c2_st_index="2" c2_end_index="2" />	
	<connection_map name="part0_fmc_hpc1_dp1_m2c_n" c1_st_index="577" c1_end_index="577" c2_st_index="3" c2_end_index="3" />	
    <connection_map name="part0_fmc_hpc1_dp2_c2m_p" c1_st_index="578" c1_end_index="578" c2_st_index="26" c2_end_index="26" />	
	<connection_map name="part0_fmc_hpc1_dp2_c2m_n" c1_st_index="579" c1_end_index="579" c2_st_index="27" c2_end_index="27" />		
    <connection_map name="part0_fmc_hpc1_dp2_m2c_p" c1_st_index="580" c1_end_index="580" c2_st_index="6" c2_end_index="6" />	
	<connection_map name="part0_fmc_hpc1_dp2_m2c_n" c1_st_index="581" c1_end_index="581" c2_st_index="7" c2_end_index="7" />	
    <connection_map name="part0_fmc_hpc1_dp3_c2m_p" c1_st_index="582" c1_end_index="582" c2_st_index="30" c2_end_index="30" />	
	<connection_map name="part0_fmc_hpc1_dp3_c2m_n" c1_st_index="583" c1_end_index="583" c2_st_index="31" c2_end_index="31" />		
    <connection_map name="part0_fmc_hpc1_dp3_m2c_p" c1_st_index="584" c1_end_index="584" c2_st_index="10" c2_end_index="10" />	
	<connection_map name="part0_fmc_hpc1_dp3_m2c_n" c1_st_index="585" c1_end_index="585" c2_st_index="11" c2_end_index="11" />		
    <connection_map name="part0_fmc_hpc1_dp4_c2m_p" c1_st_index="586" c1_end_index="586" c2_st_index="34" c2_end_index="34" />	
	<connection_map name="part0_fmc_hpc1_dp4_c2m_n" c1_st_index="587" c1_end_index="587" c2_st_index="35" c2_end_index="35" />		
    <connection_map name="part0_fmc_hpc1_dp4_m2c_p" c1_st_index="588" c1_end_index="588" c2_st_index="14" c2_end_index="14" />	
	<connection_map name="part0_fmc_hpc1_dp4_m2c_n" c1_st_index="589" c1_end_index="589" c2_st_index="15" c2_end_index="15" />		
    <connection_map name="part0_fmc_hpc1_dp5_c2m_p" c1_st_index="590" c1_end_index="590" c2_st_index="38" c2_end_index="38" />	
	<connection_map name="part0_fmc_hpc1_dp5_c2m_n" c1_st_index="591" c1_end_index="591" c2_st_index="39" c2_end_index="39" />		
    <connection_map name="part0_fmc_hpc1_dp5_m2c_p" c1_st_index="592" c1_end_index="592" c2_st_index="18" c2_end_index="18" />	
	<connection_map name="part0_fmc_hpc1_dp5_m2c_n" c1_st_index="593" c1_end_index="593" c2_st_index="19" c2_end_index="19" />		
    <connection_map name="part0_fmc_hpc1_dp6_c2m_p" c1_st_index="594" c1_end_index="594" c2_st_index="76" c2_end_index="76" />	
	<connection_map name="part0_fmc_hpc1_dp6_c2m_n" c1_st_index="595" c1_end_index="595" c2_st_index="77" c2_end_index="77" />		
    <connection_map name="part0_fmc_hpc1_dp6_m2c_p" c1_st_index="596" c1_end_index="596" c2_st_index="56" c2_end_index="56" />	
	<connection_map name="part0_fmc_hpc1_dp6_m2c_n" c1_st_index="597" c1_end_index="597" c2_st_index="57" c2_end_index="57" />		
    <connection_map name="part0_fmc_hpc1_dp7_c2m_p" c1_st_index="598" c1_end_index="598" c2_st_index="72" c2_end_index="72" />	
	<connection_map name="part0_fmc_hpc1_dp7_c2m_n" c1_st_index="599" c1_end_index="599" c2_st_index="73" c2_end_index="73" />		
    <connection_map name="part0_fmc_hpc1_dp7_m2c_p" c1_st_index="600" c1_end_index="600" c2_st_index="52" c2_end_index="52" />	
	<connection_map name="part0_fmc_hpc1_dp7_m2c_n" c1_st_index="601" c1_end_index="601" c2_st_index="53" c2_end_index="53" />		
	
    <connection_map name="part0_fmc_hpc1_clk0_m2c_n" c1_st_index="602" c1_end_index="602" c2_st_index="285" c2_end_index="285" />	
	<connection_map name="part0_fmc_hpc1_clk0_m2c_p" c1_st_index="603" c1_end_index="603" c2_st_index="284" c2_end_index="284" />	
    <connection_map name="part0_fmc_hpc1_clk1_m2c_n" c1_st_index="604" c1_end_index="604" c2_st_index="243" c2_end_index="243" />	
	<connection_map name="part0_fmc_hpc1_clk1_m2c_n" c1_st_index="605" c1_end_index="605" c2_st_index="242" c2_end_index="242" />
	
    <connection_map name="part0_fmc_hpc1_gbtclk0_m2c_p" c1_st_index="606" c1_end_index="606" c2_st_index="124" c2_end_index="124" />	
	<connection_map name="part0_fmc_hpc1_gbtclk0_m2c_n" c1_st_index="607" c1_end_index="607" c2_st_index="125" c2_end_index="125" />	
    <connection_map name="part0_fmc_hpc1_gbtclk1_m2c_p" c1_st_index="608" c1_end_index="608" c2_st_index="60" c2_end_index="60" />	
	<connection_map name="part0_fmc_hpc1_gbtclk1_m2c_n" c1_st_index="609" c1_end_index="609" c2_st_index="61" c2_end_index="61" />
	
	
	<connection_map name="part0_fmc_hpc1_la31_n" c1_st_index="610" c1_end_index="610" c2_st_index="274" c2_end_index="274" />	
	<connection_map name="part0_fmc_hpc1_la31_p" c1_st_index="611" c1_end_index="611" c2_st_index="273" c2_end_index="273" />
	
	<connection_map name="part0_fmc_hpc1_la33_n" c1_st_index="612" c1_end_index="612" c2_st_index="277" c2_end_index="277" />	
	<connection_map name="part0_fmc_hpc1_la33_p" c1_st_index="613" c1_end_index="613" c2_st_index="276" c2_end_index="276" />
	
	<connection_map name="part0_fmc_hpc1_la30_n" c1_st_index="614" c1_end_index="614" c2_st_index="315" c2_end_index="315" />	
	<connection_map name="part0_fmc_hpc1_la30_p" c1_st_index="615" c1_end_index="615" c2_st_index="314" c2_end_index="314" />
	<connection_map name="part0_fmc_hpc1_la32_n" c1_st_index="616" c1_end_index="616" c2_st_index="318" c2_end_index="318" />	
	<connection_map name="part0_fmc_hpc1_la32_p" c1_st_index="617" c1_end_index="617" c2_st_index="317" c2_end_index="317" />

	<connection_map name="part0_fmc_hpc1_prsnt_m2c_b_ls" c1_st_index="618" c1_end_index="618" c2_st_index="282" c2_end_index="282" />	 

	</connection> 

     <connection name="part0_sysmon" component1="part0" component2="sysmon">
      <connection_map name="part0_sysmon_1" typical_delay="5" c1_st_index="650" c1_end_index="655" c2_st_index="0" c2_end_index="5"/>
     </connection>		

 </connections>


 
 
 <ip_associated_rules>
    <ip_associated_rule name="default">
       <ip vendor="xilinx.com" library="ip" name="axi_ethernet" version="*" ip_interface="lvds_clk">
          <associated_board_interfaces>
             <associated_board_interface name="sgmii_phyclk" order="0"/> 
          </associated_board_interfaces>
       </ip>
       <ip vendor="xilinx.com" library="ip" name="xxv_ethernet" version="*" ip_interface="gt_serial_port">
          <associated_board_interfaces>
             <associated_board_interface name="bullseye_1x" order="0"/> 
             <associated_board_interface name="bullseye_2x" order="1"/> 
             <associated_board_interface name="bullseye_3x" order="2"/> 
             <associated_board_interface name="bullseye_4x" order="3"/> 
	        <associated_board_interface name="qsfp_1x" order="4"/> 
             <associated_board_interface name="qsfp_2x" order="5"/> 
             <associated_board_interface name="qsfp_3x" order="6"/> 
             <associated_board_interface name="qsfp_4x" order="7"/>
	         <associated_board_interface name="cfp2_1x" order="8"/> 
             <associated_board_interface name="cfp2_2x" order="9"/> 
             <associated_board_interface name="cfp2_3x" order="10"/> 
             <associated_board_interface name="cfp2_4x" order="11"/>
          </associated_board_interfaces>
       </ip>
       <ip vendor="xilinx.com" library="ip" name="xxv_ethernet" version="*" ip_interface="gt_ref_clk">
          <associated_board_interfaces>
             <associated_board_interface name="bullseye_gty_refclk" order="0"/> 
             <associated_board_interface name="bullseye_mgt_si570_clock3" order="1"/> 
             <associated_board_interface name="qsfp_mgt_si570_clock2" order="2"/> 
             <associated_board_interface name="qsfp_si5328_clock2" order="3"/> 
             <associated_board_interface name="cfp2_mgt_si570_clock1" order="4"/> 
             <associated_board_interface name="cfp2_si5328_clock1" order="5"/> 
          </associated_board_interfaces>
       </ip>
	<ip vendor="xilinx.com" library="ip" name="l_ethernet" version="*" ip_interface="gt_serial_port">
          <associated_board_interfaces>
             <associated_board_interface name="bullseye_2x" order="0"/> 
             <associated_board_interface name="bullseye_4x_40G" order="2"/> 
             <associated_board_interface name="bullseye_4x_50G" order="3"/> 
             <associated_board_interface name="qsfp_2x" order="4"/> 
             <associated_board_interface name="qsfp_4x_40G" order="6"/>
             <associated_board_interface name="qsfp_4x_50G" order="7"/>
             <associated_board_interface name="cfp2_2x" order="8"/> 
             <associated_board_interface name="cfp2_4x_40G" order="10"/>
             <associated_board_interface name="cfp2_4x_50G" order="11"/>
          </associated_board_interfaces>
       </ip>
       <ip vendor="xilinx.com" library="ip" name="l_ethernet" version="*" ip_interface="gt_ref_clk">
          <associated_board_interfaces>
             <associated_board_interface name="bullseye_gty_refclk" order="0"/> 
             <associated_board_interface name="bullseye_mgt_si570_clock3" order="1"/> 
             <associated_board_interface name="qsfp_mgt_si570_clock2" order="2"/> 
             <associated_board_interface name="qsfp_si5328_clock2" order="3"/> 
             <associated_board_interface name="cfp2_mgt_si570_clock1" order="4"/> 
             <associated_board_interface name="cfp2_si5328_clock1" order="5"/> 
          </associated_board_interfaces>
       </ip>
	   
	  <ip vendor="xilinx.com" library="ip" name="interlaken" version="*" ip_interface="gt_serial_port">
          <associated_board_interfaces>
			<associated_board_interface name="qsfp_1x" order="0"/> 
            <associated_board_interface name="qsfp_2x" order="1"/> 
            <associated_board_interface name="qsfp_3x" order="2"/> 
            <associated_board_interface name="qsfp_4x" order="3"/>
          </associated_board_interfaces>
       </ip>	   

		<ip vendor="xilinx.com" library="ip" name="interlaken" version="*" ip_interface="gt_ref_clk">
          <associated_board_interfaces>
             <associated_board_interface name="qsfp_mgt_si570_clock2" order="0"/> 
             <associated_board_interface name="qsfp_si5328_clock2"    order="1"/> 
          </associated_board_interfaces>
       </ip>	   

	  <ip vendor="xilinx.com" library="ip" name="cmac" version="*" ip_interface="gt_serial_port">
          <associated_board_interfaces>
			 <associated_board_interface name="qsfp_4x" order="0"/> 			  			 
          </associated_board_interfaces>
      </ip>	

	   <ip vendor="xilinx.com" library="ip" name="cmac" version="*" ip_interface="gt_ref_clk">
          <associated_board_interfaces>
             <associated_board_interface name="qsfp_mgt_si570_clock2" order="0"/> 
             <associated_board_interface name="qsfp_si5328_clock2"    order="1"/> 		 			 
          </associated_board_interfaces>
      </ip>	   
	   	  
	  
       <ip vendor="xilinx.com" library="ip" name="gig_ethernet_pcs_pma" version="*" ip_interface="refclk625_in">
          <associated_board_interfaces>
             <associated_board_interface name="sgmii_phyclk" order="0"/> 
          </associated_board_interfaces>
       </ip>
       <ip vendor="xilinx.com" library="ip" name="axi_pcie3" version="*" ip_interface="sys_rst_n">
          <associated_board_interfaces>
             <associated_board_interface name="pcie_perstn" order="0"/> 
          </associated_board_interfaces>
       </ip>
       <ip vendor="xilinx.com" library="ip" name="xdma" version="*" ip_interface="sys_rst_n">
          <associated_board_interfaces>
             <associated_board_interface name="pcie_perstn" order="0"/> 
          </associated_board_interfaces>
       </ip>
       <ip vendor="xilinx.com" library="ip" name="util_ds_buf" version="*" ip_interface="CLK_IN_D">
          <associated_board_interfaces>
             <associated_board_interface name="pcie_refclk" order="0"/> 
             <associated_board_interface name="default_sysclk1_300" order="1"/> 
          </associated_board_interfaces>
       </ip>    
	   
     <ip vendor="xilinx.com" library="ip" name="system_management_wiz" version="*" ip_interface="Vaux0">
         <associated_board_interfaces>
            <associated_board_interface name="sysmon_vaux0" order="0"/> 
         </associated_board_interfaces>
      </ip>
	  
	  <ip vendor="xilinx.com" library="ip" name="system_management_wiz" version="*" ip_interface="Vaux2">
         <associated_board_interfaces>
            <associated_board_interface name="sysmon_vaux2" order="0"/> 
         </associated_board_interfaces>
      </ip>
	  
	  <ip vendor="xilinx.com" library="ip" name="system_management_wiz" version="*" ip_interface="Vaux8">
         <associated_board_interfaces>
            <associated_board_interface name="sysmon_vaux8" order="0"/> 
         </associated_board_interfaces>
      </ip>	   
	   
     
    </ip_associated_rule>
 </ip_associated_rules>
</board>
