Drill report for voltproc_panel.kicad_pcb
Created on Fri Sep  2 23:25:56 2022

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'voltproc_panel.drl' contains
    plated through holes:
    =============================================================
    T1  3.200mm  0.1260"  (4 holes)  (with 4 slots)
    T2  7.000mm  0.2756"  (6 holes)
    T3  10.000mm  0.3937"  (12 holes)

    Total plated holes count 22


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
