#[doc = "Register `PUCRB` reader"]
pub type R = crate::R<PUCRB_SPEC>;
#[doc = "Register `PUCRB` writer"]
pub type W = crate::W<PUCRB_SPEC>;
#[doc = "Field `PU0` reader - Port B pull-up bit y (y=0..15)"]
pub type PU0_R = crate::BitReader;
#[doc = "Field `PU0` writer - Port B pull-up bit y (y=0..15)"]
pub type PU0_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PU1` reader - Port B pull-up bit y (y=0..15)"]
pub type PU1_R = crate::BitReader;
#[doc = "Field `PU1` writer - Port B pull-up bit y (y=0..15)"]
pub type PU1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PU2` reader - Port B pull-up bit y (y=0..15)"]
pub type PU2_R = crate::BitReader;
#[doc = "Field `PU2` writer - Port B pull-up bit y (y=0..15)"]
pub type PU2_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PU3` reader - Port B pull-up bit y (y=0..15)"]
pub type PU3_R = crate::BitReader;
#[doc = "Field `PU3` writer - Port B pull-up bit y (y=0..15)"]
pub type PU3_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PU4` reader - Port B pull-up bit y (y=0..15)"]
pub type PU4_R = crate::BitReader;
#[doc = "Field `PU4` writer - Port B pull-up bit y (y=0..15)"]
pub type PU4_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PU5` reader - Port B pull-up bit y (y=0..15)"]
pub type PU5_R = crate::BitReader;
#[doc = "Field `PU5` writer - Port B pull-up bit y (y=0..15)"]
pub type PU5_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PU6` reader - Port B pull-up bit y (y=0..15)"]
pub type PU6_R = crate::BitReader;
#[doc = "Field `PU6` writer - Port B pull-up bit y (y=0..15)"]
pub type PU6_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PU7` reader - Port B pull-up bit y (y=0..15)"]
pub type PU7_R = crate::BitReader;
#[doc = "Field `PU7` writer - Port B pull-up bit y (y=0..15)"]
pub type PU7_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PU8` reader - Port B pull-up bit y (y=0..15)"]
pub type PU8_R = crate::BitReader;
#[doc = "Field `PU8` writer - Port B pull-up bit y (y=0..15)"]
pub type PU8_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PU9` reader - Port B pull-up bit y (y=0..15)"]
pub type PU9_R = crate::BitReader;
#[doc = "Field `PU9` writer - Port B pull-up bit y (y=0..15)"]
pub type PU9_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PU10` reader - Port B pull-up bit y (y=0..15)"]
pub type PU10_R = crate::BitReader;
#[doc = "Field `PU10` writer - Port B pull-up bit y (y=0..15)"]
pub type PU10_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PU11` reader - Port B pull-up bit y (y=0..15)"]
pub type PU11_R = crate::BitReader;
#[doc = "Field `PU11` writer - Port B pull-up bit y (y=0..15)"]
pub type PU11_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PU12` reader - Port B pull-up bit y (y=0..15)"]
pub type PU12_R = crate::BitReader;
#[doc = "Field `PU12` writer - Port B pull-up bit y (y=0..15)"]
pub type PU12_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PU13` reader - Port B pull-up bit y (y=0..15)"]
pub type PU13_R = crate::BitReader;
#[doc = "Field `PU13` writer - Port B pull-up bit y (y=0..15)"]
pub type PU13_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PU14` reader - Port B pull-up bit y (y=0..15)"]
pub type PU14_R = crate::BitReader;
#[doc = "Field `PU14` writer - Port B pull-up bit y (y=0..15)"]
pub type PU14_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PU15` reader - Port B pull-up bit y (y=0..15)"]
pub type PU15_R = crate::BitReader;
#[doc = "Field `PU15` writer - Port B pull-up bit y (y=0..15)"]
pub type PU15_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU0(&self) -> PU0_R {
        PU0_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU1(&self) -> PU1_R {
        PU1_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU2(&self) -> PU2_R {
        PU2_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU3(&self) -> PU3_R {
        PU3_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU4(&self) -> PU4_R {
        PU4_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU5(&self) -> PU5_R {
        PU5_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU6(&self) -> PU6_R {
        PU6_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU7(&self) -> PU7_R {
        PU7_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU8(&self) -> PU8_R {
        PU8_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU9(&self) -> PU9_R {
        PU9_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU10(&self) -> PU10_R {
        PU10_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU11(&self) -> PU11_R {
        PU11_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU12(&self) -> PU12_R {
        PU12_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU13(&self) -> PU13_R {
        PU13_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU14(&self) -> PU14_R {
        PU14_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU15(&self) -> PU15_R {
        PU15_R::new(((self.bits >> 15) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU0(&mut self) -> PU0_W<'_, PUCRB_SPEC> {
        PU0_W::new(self, 0)
    }
    #[doc = "Bit 1 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU1(&mut self) -> PU1_W<'_, PUCRB_SPEC> {
        PU1_W::new(self, 1)
    }
    #[doc = "Bit 2 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU2(&mut self) -> PU2_W<'_, PUCRB_SPEC> {
        PU2_W::new(self, 2)
    }
    #[doc = "Bit 3 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU3(&mut self) -> PU3_W<'_, PUCRB_SPEC> {
        PU3_W::new(self, 3)
    }
    #[doc = "Bit 4 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU4(&mut self) -> PU4_W<'_, PUCRB_SPEC> {
        PU4_W::new(self, 4)
    }
    #[doc = "Bit 5 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU5(&mut self) -> PU5_W<'_, PUCRB_SPEC> {
        PU5_W::new(self, 5)
    }
    #[doc = "Bit 6 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU6(&mut self) -> PU6_W<'_, PUCRB_SPEC> {
        PU6_W::new(self, 6)
    }
    #[doc = "Bit 7 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU7(&mut self) -> PU7_W<'_, PUCRB_SPEC> {
        PU7_W::new(self, 7)
    }
    #[doc = "Bit 8 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU8(&mut self) -> PU8_W<'_, PUCRB_SPEC> {
        PU8_W::new(self, 8)
    }
    #[doc = "Bit 9 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU9(&mut self) -> PU9_W<'_, PUCRB_SPEC> {
        PU9_W::new(self, 9)
    }
    #[doc = "Bit 10 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU10(&mut self) -> PU10_W<'_, PUCRB_SPEC> {
        PU10_W::new(self, 10)
    }
    #[doc = "Bit 11 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU11(&mut self) -> PU11_W<'_, PUCRB_SPEC> {
        PU11_W::new(self, 11)
    }
    #[doc = "Bit 12 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU12(&mut self) -> PU12_W<'_, PUCRB_SPEC> {
        PU12_W::new(self, 12)
    }
    #[doc = "Bit 13 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU13(&mut self) -> PU13_W<'_, PUCRB_SPEC> {
        PU13_W::new(self, 13)
    }
    #[doc = "Bit 14 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU14(&mut self) -> PU14_W<'_, PUCRB_SPEC> {
        PU14_W::new(self, 14)
    }
    #[doc = "Bit 15 - Port B pull-up bit y (y=0..15)"]
    #[inline(always)]
    pub fn PU15(&mut self) -> PU15_W<'_, PUCRB_SPEC> {
        PU15_W::new(self, 15)
    }
}
#[doc = "Power Port B pull-up control register\n\nYou can [`read`](crate::Reg::read) this register and get [`pucrb::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`pucrb::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct PUCRB_SPEC;
impl crate::RegisterSpec for PUCRB_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pucrb::R`](R) reader structure"]
impl crate::Readable for PUCRB_SPEC {}
#[doc = "`write(|w| ..)` method takes [`pucrb::W`](W) writer structure"]
impl crate::Writable for PUCRB_SPEC {
    type Safety = crate::Safe;
}
#[doc = "`reset()` method sets PUCRB to value 0"]
impl crate::Resettable for PUCRB_SPEC {}
