Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jan 29 13:03:19 2021
| Host         : Sudhar-Windows running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Execution_main_source_control_sets_placed.rpt
| Design       : Execution_main_source
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    51 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      6 |            1 |
|     10 |            1 |
|     14 |            1 |
|    16+ |           44 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2252 |          489 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             994 |          181 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             194 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+-------------------------+----------------------------------------+------------------+----------------+
|                      Clock Signal                      |      Enable Signal      |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+-------------------------+----------------------------------------+------------------+----------------+
|  core1/fetch/stallreq_reg/G0                           |                         |                                        |                1 |              2 |
|  core1/fetch/using_mem_reg_i_2_n_11                    |                         | core1/fetch/mem_re_reg_i_3_n_11        |                1 |              2 |
|  core1/fetch/mem_re_reg/G0                             |                         |                                        |                1 |              2 |
|  core1/fetch/waiting_reg/G0                            |                         |                                        |                1 |              2 |
|  core1/decode/n_0_121_BUFG                             |                         |                                        |                2 |              6 |
|  core1/execute/ALU_CU/ALU_control_line_reg[4]_i_2_n_11 |                         | rst_IBUF                               |                2 |             10 |
|                                                        |                         | rst_IBUF                               |                3 |             14 |
|  core1/Registers/n_8_37_BUFG                           |                         |                                        |               13 |             64 |
|  core1/Registers/n_4_33_BUFG                           |                         |                                        |               13 |             64 |
|  core1/Registers/x_reg[22][31]_i_1_n_11                |                         |                                        |               19 |             64 |
|  core1/Registers/x_reg[23][31]_i_1_n_11                |                         |                                        |               19 |             64 |
|  core1/Registers/x_reg[14][31]_i_1_n_11                |                         |                                        |               13 |             64 |
|  core1/Registers/x_reg[19][31]_i_1_n_11                |                         |                                        |               11 |             64 |
|  core1/Registers/x_reg[24][31]_i_1_n_11                |                         |                                        |               12 |             64 |
|  core1/Registers/x_reg[13][31]_i_1_n_11                |                         |                                        |               11 |             64 |
|  core1/Registers/x_reg[11][31]_i_1_n_11                |                         |                                        |               13 |             64 |
|  core1/Registers/x_reg[15][31]_i_1_n_11                |                         |                                        |               12 |             64 |
|  core1/Registers/x_reg[16][31]_i_1_n_11                |                         |                                        |               12 |             64 |
|  core1/Registers/x_reg[12][31]_i_1_n_11                |                         |                                        |               11 |             64 |
|  core1/Registers/x_reg[17][31]_i_1_n_11                |                         |                                        |               12 |             64 |
|  core1/Registers/x_reg[10][31]_i_1_n_11                |                         |                                        |               15 |             64 |
|  core1/Registers/x_reg[18][31]_i_1_n_11                |                         |                                        |               13 |             64 |
|  core1/Registers/x_reg[20][31]_i_1_n_11                |                         |                                        |               12 |             64 |
|  core1/Registers/x_reg[21][31]_i_1_n_11                |                         |                                        |               14 |             64 |
|  core1/Registers/x_reg[26][31]_i_1_n_11                |                         |                                        |               10 |             64 |
|  core1/Registers/x_reg[8][31]_i_1_n_11                 |                         |                                        |               17 |             64 |
|  core1/Registers/x_reg[9][31]_i_1_n_11                 |                         |                                        |               17 |             64 |
|  core1/Registers/x_reg[28][31]_i_1_n_11                |                         |                                        |               12 |             64 |
|  core1/Registers/x_reg[31][31]_i_1_n_11                |                         |                                        |               20 |             64 |
|  core1/Registers/x_reg[27][31]_i_1_n_11                |                         |                                        |               13 |             64 |
|  core1/Registers/x_reg[30][31]_i_1_n_11                |                         |                                        |               17 |             64 |
|  core1/Registers/x_reg[25][31]_i_1_n_11                |                         |                                        |               12 |             64 |
|  core1/Registers/x_reg[29][31]_i_1_n_11                |                         |                                        |               12 |             64 |
| ~core1/decode/data_R16_out                             |                         | rst_IBUF                               |                9 |             64 |
|  core1/execute/ALU/result_reg[31]_i_2_n_11             |                         | rst_IBUF                               |               23 |             64 |
|  core1/Registers/n_10_39_BUFG                          |                         |                                        |               21 |             64 |
|  core1/Registers/n_6_35_BUFG                           |                         |                                        |               13 |             64 |
|  core1/Registers/n_5_34_BUFG                           |                         |                                        |               13 |             64 |
|  core1/decode/n_2_1_BUFG                               |                         | rst_IBUF                               |               16 |             64 |
|  core1/Registers/n_7_36_BUFG                           |                         |                                        |               16 |             64 |
|  core1/access_dm/DataIN/data_out_reg[31]_i_2_n_11      |                         |                                        |                9 |             64 |
|  core1/access_dm/DataOut/data_out_reg[31]_i_2_n_11     |                         |                                        |               10 |             64 |
| ~core1/reg_EX_MEM0/MEM_mem_read                        |                         |                                        |               12 |             64 |
|  core1/decode/n_1_8_BUFG                               |                         | rst_IBUF                               |               14 |             64 |
|  core1/Registers/n_9_38_BUFG                           |                         |                                        |               21 |             64 |
|  core1/Registers/n_3_32_BUFG                           |                         |                                        |               14 |             64 |
|  clk_IBUF_BUFG                                         | core1/reg_PC0/p_0_in    | rst_IBUF                               |                8 |             66 |
|  core1/decode/n_0_121_BUFG                             |                         | rst_IBUF                               |               23 |            118 |
|  clk_IBUF_BUFG                                         | core1/reg_IF_ID0/p_1_in | core1/reg_IF_ID0/ID_PC[31]_i_1_n_11    |               17 |            128 |
|  clk_IBUF_BUFG                                         |                         | rst_IBUF                               |               44 |            294 |
|  clk_IBUF_BUFG                                         |                         | core1/reg_ID_EX0/EX_funct3[2]_i_1_n_11 |               46 |            300 |
+--------------------------------------------------------+-------------------------+----------------------------------------+------------------+----------------+


