# samsung_riscv

RISC-V is an open standard instruction set architecture (ISA) based on the principles of reduced instruction set computing (RISC). It is designed to be simple, efficient, and extensible, making it suitable for a wide range of computing systems, from embedded devices to supercomputers.

##TASK1:



![openlane](https://github.com/user-attachments/assets/53255d29-317b-49b8-a1c4-0a0d399b11ee)



![simple c code](https://github.com/user-attachments/assets/109b9bbf-a06d-4538-b880-f6c8531cc757)

![output of c code](https://github.com/user-attachments/assets/51434019-4484-4e07-be8c-6b8281f1e42a)

![c to assembly11](https://github.com/user-attachments/assets/a2dcb682-fea1-452d-bbe2-7aa641a3cc60)

![less](https://github.com/user-attachments/assets/a08ce967-cf32-42c3-9ffd-08605fea206b)

![15inst](https://github.com/user-attachments/assets/5aa28450-c5ed-4b01-a8a5-17ad27f9cf7e)

![12inst](https://github.com/user-attachments/assets/e71fe958-2b2d-4c00-bd67-edaa998d540f)


