
---------- Begin Simulation Statistics ----------
final_tick                                 5297552000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  73456                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675448                       # Number of bytes of host memory used
host_op_rate                                   138443                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   136.14                       # Real time elapsed on the host
host_tick_rate                               38913591                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      18847133                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005298                       # Number of seconds simulated
sim_ticks                                  5297552000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11899517                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5727340                       # number of cc regfile writes
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      18847133                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.059510                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.059510                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    530366                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   291377                       # number of floating regfile writes
system.cpu.idleCycles                           86033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                44121                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2148235                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.839912                       # Inst execution rate
system.cpu.iew.exec_refs                      3980940                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1653778                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  887020                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2339564                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 70                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1619                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1670314                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            19811836                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2327162                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             75500                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19494056                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   7032                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                707611                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  36714                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                721646                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            188                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        37175                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           6946                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  22091618                       # num instructions consuming a value
system.cpu.iew.wb_count                      19459978                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.607829                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13427927                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.836695                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19471460                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 30375795                       # number of integer regfile reads
system.cpu.int_regfile_writes                15530193                       # number of integer regfile writes
system.cpu.ipc                               0.943832                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.943832                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            195620      1.00%      1.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14955704     76.42%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                85421      0.44%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                116829      0.60%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               42696      0.22%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  462      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                22357      0.11%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                33841      0.17%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              121855      0.62%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                284      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2248635     11.49%     91.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1507916      7.71%     98.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           88830      0.45%     99.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         149049      0.76%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               19569557                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  497554                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              983904                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       470633                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             561751                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      289274                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014782                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  238831     82.56%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.01%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    361      0.12%     82.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   306      0.11%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  22948      7.93%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 16054      5.55%     96.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               319      0.11%     96.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            10433      3.61%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19165657                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           48960632                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     18989345                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          20214958                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   19811669                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  19569557                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 167                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          964691                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              7077                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            101                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1106588                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10509072                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.862158                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.366799                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5349160     50.90%     50.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              752483      7.16%     58.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              880404      8.38%     66.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              940809      8.95%     75.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              759851      7.23%     82.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              576404      5.48%     88.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              656578      6.25%     94.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              374117      3.56%     97.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              219266      2.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10509072                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.847038                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             73292                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            18965                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2339564                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1670314                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8219888                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         10595105                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             900                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    54                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        30267                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69255                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        60828                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          575                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       122676                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            579                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2276298                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1834903                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             46714                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               931728                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  870690                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             93.448946                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  121371                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           55969                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              51539                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4430                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          408                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          955752                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             35784                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     10355406                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.820028                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.670913                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         5731147     55.34%     55.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1042079     10.06%     65.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          539961      5.21%     70.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          935630      9.04%     79.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          236369      2.28%     81.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          372316      3.60%     85.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          338953      3.27%     88.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          194140      1.87%     90.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          964811      9.32%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     10355406                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000001                       # Number of instructions committed
system.cpu.commit.opsCommitted               18847133                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3855806                       # Number of memory references committed
system.cpu.commit.loads                       2239682                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                    2096089                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     432909                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18491276                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                105987                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       186599      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14415807     76.49%     77.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        83587      0.44%     77.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       113626      0.60%     78.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        42444      0.23%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        11366      0.06%     78.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     78.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        23970      0.13%     78.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       113367      0.60%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2173523     11.53%     91.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1467717      7.79%     98.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        66159      0.35%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       148407      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18847133                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        964811                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3411672                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3411672                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3411672                       # number of overall hits
system.cpu.dcache.overall_hits::total         3411672                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        69706                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          69706                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        69706                       # number of overall misses
system.cpu.dcache.overall_misses::total         69706                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4534740499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4534740499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4534740499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4534740499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3481378                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3481378                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3481378                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3481378                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020023                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020023                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020023                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020023                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65055.239133                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65055.239133                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65055.239133                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65055.239133                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        16139                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               395                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.858228                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        40474                       # number of writebacks
system.cpu.dcache.writebacks::total             40474                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        25071                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        25071                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        25071                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        25071                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        44635                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        44635                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        44635                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44635                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3195968499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3195968499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3195968499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3195968499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012821                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012821                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012821                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012821                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71602.296382                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71602.296382                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71602.296382                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71602.296382                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44120                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1830658                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1830658                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        34594                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34594                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1968856500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1968856500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1865252                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1865252                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018547                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018547                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56913.236399                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56913.236399                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22444                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22444                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12150                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12150                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    712684500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    712684500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006514                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006514                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58657.160494                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58657.160494                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1581014                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1581014                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        35112                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35112                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2565883999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2565883999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1616126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1616126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021726                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021726                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73077.124601                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73077.124601                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2627                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2627                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        32485                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32485                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2483283999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2483283999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020101                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020101                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76444.020286                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76444.020286                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5297552000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.284873                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3456307                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44632                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.440110                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.284873                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994697                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994697                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7007388                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7007388                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5297552000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1922023                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               5380538                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2886931                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                282866                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  36714                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               856269                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 11115                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               20106761                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 60573                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2329029                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1653782                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           590                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         18317                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5297552000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5297552000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5297552000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2121678                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       10960343                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2276298                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1043600                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       8337820                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   95636                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  202                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          1544                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1669521                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 16007                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           10509072                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.963958                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.140932                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  7051346     67.10%     67.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   156698      1.49%     68.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   377467      3.59%     72.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   304057      2.89%     75.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   206667      1.97%     77.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   217978      2.07%     79.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   239645      2.28%     81.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   180568      1.72%     83.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1774646     16.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             10509072                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.214844                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.034472                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1651874                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1651874                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1651874                       # number of overall hits
system.cpu.icache.overall_hits::total         1651874                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        17647                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17647                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        17647                       # number of overall misses
system.cpu.icache.overall_misses::total         17647                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    325206499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    325206499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    325206499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    325206499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1669521                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1669521                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1669521                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1669521                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010570                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010570                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010570                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010570                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18428.429705                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18428.429705                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18428.429705                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18428.429705                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          271                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        16706                       # number of writebacks
system.cpu.icache.writebacks::total             16706                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          432                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          432                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          432                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          432                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        17215                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        17215                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        17215                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        17215                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    285832499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    285832499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    285832499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    285832499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010311                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010311                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010311                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010311                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16603.688586                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16603.688586                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16603.688586                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16603.688586                       # average overall mshr miss latency
system.cpu.icache.replacements                  16706                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1651874                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1651874                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        17647                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17647                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    325206499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    325206499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1669521                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1669521                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010570                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010570                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18428.429705                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18428.429705                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          432                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          432                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        17215                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        17215                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    285832499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    285832499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010311                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010311                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16603.688586                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16603.688586                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5297552000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.039930                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1669089                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             17215                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             96.955504                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.039930                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.982500                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.982500                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3356257                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3356257                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5297552000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1669736                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           348                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5297552000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5297552000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5297552000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      458101                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   99880                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  207                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 188                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  54189                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 5260                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    291                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   5297552000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  36714                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2065249                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1716161                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2552                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3019406                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               3668990                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               20016869                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  7707                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 131071                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1133                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3487418                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            22203432                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    52556897                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 31236574                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    572840                       # Number of floating rename lookups
system.cpu.rename.committedMaps              20863668                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  1339726                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      38                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1708538                       # count of insts added to the skid buffer
system.cpu.rob.reads                         29183431                       # The number of ROB reads
system.cpu.rob.writes                        39764739                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18847133                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                15877                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 6979                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22856                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               15877                       # number of overall hits
system.l2.overall_hits::.cpu.data                6979                       # number of overall hits
system.l2.overall_hits::total                   22856                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1335                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              37653                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38988                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1335                       # number of overall misses
system.l2.overall_misses::.cpu.data             37653                       # number of overall misses
system.l2.overall_misses::total                 38988                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     92944000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3053816000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3146760000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     92944000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3053816000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3146760000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            17212                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            44632                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                61844                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           17212                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           44632                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               61844                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.077562                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.843632                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.630425                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.077562                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.843632                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.630425                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69620.973783                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81104.188245                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80710.987996                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69620.973783                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81104.188245                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80710.987996                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               27399                       # number of writebacks
system.l2.writebacks::total                     27399                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         37653                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38988                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        37653                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38988                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     79298500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2670231750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2749530250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     79298500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2670231750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2749530250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.077562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.843632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.630425                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.077562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.843632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.630425                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59399.625468                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70916.839296                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70522.474864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59399.625468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70916.839296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70522.474864                       # average overall mshr miss latency
system.l2.replacements                          30842                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        40474                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            40474                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        40474                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        40474                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        16706                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            16706                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        16706                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        16706                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3657                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3657                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           28829                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28829                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2395258500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2395258500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         32486                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32486                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.887428                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.887428                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83085.035901                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83085.035901                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        28829                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          28829                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2101762000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2101762000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.887428                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.887428                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72904.436505                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72904.436505                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          15877                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15877                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     92944000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     92944000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        17212                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17212                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.077562                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.077562                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69620.973783                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69620.973783                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     79298500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     79298500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.077562                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.077562                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59399.625468                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59399.625468                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3322                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3322                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         8824                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8824                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    658557500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    658557500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        12146                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12146                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.726494                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.726494                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74632.536265                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74632.536265                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         8824                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8824                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    568469750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    568469750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.726494                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.726494                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64423.135766                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64423.135766                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5297552000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7674.690688                       # Cycle average of tags in use
system.l2.tags.total_refs                      122669                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39034                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.142619                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.416866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       243.915793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7421.358029                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.029775                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.905927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.936852                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          614                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5924                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1587                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1020402                       # Number of tag accesses
system.l2.tags.data_accesses                  1020402                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5297552000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     27399.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     37653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000645096500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1672                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1672                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              104401                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25715                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38988                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      27399                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38988                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27399                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.43                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38988                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27399                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.313995                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.465010                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.644233                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1668     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1672                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1672                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.372608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.354523                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.789998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1365     81.64%     81.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              299     17.88%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      0.42%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1672                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2495232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1753536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    471.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    331.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    5297291500                       # Total gap between requests
system.mem_ctrls.avgGap                      79794.11                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        85440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2409792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1752000                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 16128204.121450815350                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 454887842.535571157932                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 330718792.378064453602                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1335                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        37653                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        27399                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     35243500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1427680500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 118603263000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26399.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37916.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4328744.22                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        85440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2409792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2495232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        85440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        85440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1753536                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1753536                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1335                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        37653                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          38988                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        27399                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         27399                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     16128204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    454887843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        471016047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     16128204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     16128204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    331008738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       331008738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    331008738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     16128204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    454887843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       802024784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                38988                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               27375                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2380                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2445                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2396                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2438                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1609                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1588                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1717                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1763                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1770                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1681                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1717                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1703                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               731899000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             194940000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1462924000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18772.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37522.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               19111                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              14618                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            49.02                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           53.40                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        32623                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.157987                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    96.604233                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   143.691017                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        21272     65.21%     65.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7183     22.02%     87.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1821      5.58%     92.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          948      2.91%     95.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          702      2.15%     97.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          299      0.92%     98.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          165      0.51%     99.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           68      0.21%     99.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          165      0.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        32623                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2495232                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1752000                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              471.016047                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              330.718792                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.26                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5297552000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       117324480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        62336670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      139744080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      71461800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 417955200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2354175810                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     51796320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3214794360                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   606.845267                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    115264250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    176800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5005487750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       115682280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        61467615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      138630240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71435700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 417955200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2346329190                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     58404000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3209904225                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   605.922174                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    132367750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    176800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4988384250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5297552000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10159                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27399                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2868                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28829                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28829                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10159                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       108243                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       108243                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 108243                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4248768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4248768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4248768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38988                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38988    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38988                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5297552000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            44712750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48735000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             29361                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67873                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        16706                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7089                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32486                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32486                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17215                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12146                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        51133                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       133390                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                184523                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2170752                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5446784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7617536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           30845                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1753728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            92692                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006451                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080599                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  92098     99.36%     99.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    590      0.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              92692                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5297552000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          118518000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          25822999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          66949500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
