Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Aug  2 10:36:04 2018
| Host         : jzsmith-VirtualBox running 64-bit Ubuntu 18.04 LTS
| Command      : report_timing_summary -file out/post_route_timing_summary.rpt
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_id/dna_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 28 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.171   -22687.523                   9158                18791       -2.162      -58.825                     28                18791        1.000        0.000                       0                  6650  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
adc_clk           {0.000 4.000}        8.000           125.000         
  clk_fb          {0.000 4.000}        8.000           125.000         
  pll_adc_clk     {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x  {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p  {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x  {0.000 2.000}        4.000           250.000         
  pll_pwm_clk     {0.000 2.000}        4.000           250.000         
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
rx_clk            {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                             2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                            6.751        0.000                       0                     2  
  pll_adc_clk         -13.171   -10492.688                   4065                10974        0.061        0.000                      0                10974        3.020        0.000                       0                  3694  
  pll_dac_clk_1x       -5.638    -6415.193                   4353                 5572        0.054        0.000                      0                 5572        3.500        0.000                       0                  1919  
  pll_dac_clk_2p                                                                                                                                                    1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                    1.845        0.000                       0                     3  
  pll_pwm_clk          -0.153       -0.427                      4                  417        0.165        0.000                      0                  417        1.500        0.000                       0                   215  
clk_fpga_3             -0.159       -0.601                      9                 1768        0.059        0.000                      0                 1768        1.000        0.000                       0                   813  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           5.939        0.000                      0                   28       -2.162      -58.825                     28                   28  
pll_adc_clk     pll_dac_clk_1x      -10.436   -10004.641                   4269                 5416        0.184        0.000                      0                 5416  
pll_adc_clk     pll_pwm_clk           0.896        0.000                      0                   96        0.147        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_i[1] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :         4065  Failing Endpoints,  Worst Slack      -13.171ns,  Total Violation   -10492.688ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.171ns  (required time - arrival time)
  Source:                 adc_dat_raw_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/i_pid12/kp_mult/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        20.494ns  (logic 12.310ns (60.066%)  route 8.184ns (39.934%))
  Logic Levels:           33  (CARRY4=18 LUT1=1 LUT2=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 13.473 - 8.000 ) 
    Source Clock Delay      (SCD):    6.000ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3701, routed)        1.766     6.000    adc_clk
    ILOGIC_X0Y17         FDRE                                         r  adc_dat_raw_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y17         FDRE (Prop_fdre_C_Q)         0.517     6.517 r  adc_dat_raw_reg[1][9]/Q
                         net (fo=2, routed)           0.930     7.446    adc_dat_raw_reg[1]__0[9]
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.180     7.626 r  i_scope_i_57/O
                         net (fo=1, routed)           0.000     7.626    i_scope_i_57_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.269 r  i_scope_i_34/O[3]
                         net (fo=8, routed)           0.209     8.478    i_scope_i_34_n_4
    SLICE_X38Y15         LUT6 (Prop_lut6_I2_O)        0.307     8.785 r  i_scope_i_55/O
                         net (fo=1, routed)           0.000     8.785    i_scope_i_55_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.161 r  i_scope_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.161    i_scope_i_34_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.484 r  i_scope_i_33/O[1]
                         net (fo=107, routed)         0.549    10.033    i_scope_i_33_n_6
    SLICE_X38Y16         LUT6 (Prop_lut6_I1_O)        0.306    10.339 r  i_scope_i_54/O
                         net (fo=1, routed)           0.000    10.339    i_scope_i_54_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    10.877 r  i_scope_i_33/CO[2]
                         net (fo=177, routed)         0.563    11.440    i_scope_i_33_n_1
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.310    11.750 r  i_scope_i_66/O
                         net (fo=1, routed)           0.000    11.750    i_scope_i_66_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    12.177 r  i_scope_i_36/O[1]
                         net (fo=8, routed)           0.607    12.783    i_scope_i_36_n_6
    SLICE_X38Y13         LUT6 (Prop_lut6_I2_O)        0.306    13.089 r  i_scope_i_65/O
                         net (fo=1, routed)           0.000    13.089    i_scope_i_65_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.667 r  i_scope_i_36/O[2]
                         net (fo=8, routed)           0.526    14.194    i_scope_i_36_n_5
    SLICE_X38Y13         LUT6 (Prop_lut6_I2_O)        0.301    14.495 r  i_scope_i_64/O
                         net (fo=1, routed)           0.000    14.495    i_scope_i_64_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.847 r  i_scope_i_36/O[3]
                         net (fo=8, routed)           0.222    15.069    i_scope_i_36_n_4
    SLICE_X38Y13         LUT6 (Prop_lut6_I2_O)        0.307    15.376 r  i_scope_i_63/O
                         net (fo=1, routed)           0.000    15.376    i_scope_i_63_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.752 r  i_scope_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.752    i_scope_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.971 r  i_scope_i_35/O[0]
                         net (fo=8, routed)           0.199    16.170    i_scope_i_35_n_7
    SLICE_X38Y14         LUT6 (Prop_lut6_I2_O)        0.295    16.465 r  i_scope_i_62/O
                         net (fo=1, routed)           0.000    16.465    i_scope_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.892 r  i_scope_i_35/O[1]
                         net (fo=8, routed)           0.560    17.453    i_scope_i_35_n_6
    SLICE_X38Y14         LUT6 (Prop_lut6_I2_O)        0.306    17.759 r  i_scope_i_61/O
                         net (fo=1, routed)           0.000    17.759    i_scope_i_61_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.337 r  i_scope_i_35/O[2]
                         net (fo=8, routed)           0.542    18.878    i_scope_i_35_n_5
    SLICE_X38Y14         LUT6 (Prop_lut6_I2_O)        0.301    19.179 r  i_scope_i_60/O
                         net (fo=1, routed)           0.000    19.179    i_scope_i_60_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.531 r  i_scope_i_35/O[3]
                         net (fo=8, routed)           0.236    19.768    i_scope_i_35_n_4
    SLICE_X38Y14         LUT6 (Prop_lut6_I2_O)        0.307    20.075 r  i_scope_i_59/O
                         net (fo=1, routed)           0.000    20.075    i_scope_i_59_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.451 r  i_scope_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.451    i_scope_i_35_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.670 r  i_scope_i_34/O[0]
                         net (fo=8, routed)           0.213    20.883    i_scope_i_34_n_7
    SLICE_X38Y15         LUT6 (Prop_lut6_I2_O)        0.295    21.178 r  i_scope_i_58/O
                         net (fo=1, routed)           0.000    21.178    i_scope_i_58_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    21.605 f  i_scope_i_34/O[1]
                         net (fo=8, routed)           0.500    22.105    i_scope_i_34_n_6
    SLICE_X41Y15         LUT5 (Prop_lut5_I2_O)        0.306    22.411 f  i_scope_i_19/O
                         net (fo=4, routed)           0.765    23.176    i_pid/i_pid12/dat_i[9]
    SLICE_X31Y14         LUT1 (Prop_lut1_I0_O)        0.124    23.300 r  i_pid/i_pid12/int_sum_i_61/O
                         net (fo=1, routed)           0.000    23.300    i_pid/i_pid12/int_sum_i_61_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.832 r  i_pid/i_pid12/int_sum_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.832    i_pid/i_pid12/int_sum_i_54_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.054 r  i_pid/i_pid12/int_sum_i_53/O[0]
                         net (fo=3, routed)           0.629    24.683    i_pid/i_pid12/int_sum_i_53_n_7
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.299    24.982 r  i_pid/i_pid12/int_sum_i_39/O
                         net (fo=1, routed)           0.000    24.982    i_pid/i_pid12/int_sum_i_39_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.560 r  i_pid/i_pid12/int_sum_i_1/O[2]
                         net (fo=33, routed)          0.934    26.494    i_pid/i_pid12/A[14]
    DSP48_X1Y6           DSP48E1                                      r  i_pid/i_pid12/kp_mult/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=3701, routed)        1.583    13.473    i_pid/i_pid12/clk_i
    DSP48_X1Y6           DSP48E1                                      r  i_pid/i_pid12/kp_mult/CLK
                         clock pessimism              0.458    13.931    
                         clock uncertainty           -0.069    13.862    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.539    13.323    i_pid/i_pid12/kp_mult
  -------------------------------------------------------------------
                         required time                         13.323    
                         arrival time                         -26.494    
  -------------------------------------------------------------------
                         slack                                -13.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_asg/sys_rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_slave_gp0/axi\\.RDATA_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.248ns (58.155%)  route 0.178ns (41.845%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3701, routed)        0.563     1.978    i_asg/dac_clk_i
    SLICE_X18Y45         FDRE                                         r  i_asg/sys_rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.141     2.119 r  i_asg/sys_rdata_reg[19]/Q
                         net (fo=1, routed)           0.178     2.298    sys_bus_interconnect/bus_s[2]\\.rdata[19]
    SLICE_X22Y45         LUT5 (Prop_lut5_I0_O)        0.045     2.343 r  sys_bus_interconnect/bus_m\\.rdata[19]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.343    sys_bus_interconnect/bus_m\\.rdata[19]_INST_0_i_1_n_0
    SLICE_X22Y45         MUXF7 (Prop_muxf7_I0_O)      0.062     2.405 r  sys_bus_interconnect/bus_m\\.rdata[19]_INST_0/O
                         net (fo=1, routed)           0.000     2.405    ps/axi_slave_gp0/bus\\.rdata[19]
    SLICE_X22Y45         FDRE                                         r  ps/axi_slave_gp0/axi\\.RDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=3701, routed)        0.828     2.369    ps/axi_slave_gp0/axi\\.ACLK
    SLICE_X22Y45         FDRE                                         r  ps/axi_slave_gp0/axi\\.RDATA_reg[19]/C
                         clock pessimism             -0.130     2.239    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.105     2.344    ps/axi_slave_gp0/axi\\.RDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.884         8.000       4.116      DSP48_X0Y8      i_pid/i_pid11/kp_mult/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y30     i_scope/adc_rval_reg[1]_srl2___adc_rval_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y30     i_scope/adc_rval_reg[1]_srl2___adc_rval_reg_r_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :         4353  Failing Endpoints,  Worst Slack       -5.638ns,  Total Violation    -6415.193ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.638ns  (required time - arrival time)
  Source:                 i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_avg_b_reg[28][10]/CE
                            (rising edge-triggered cell FDSE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        13.252ns  (logic 0.704ns (5.312%)  route 12.548ns (94.688%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns = ( 13.454 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=1917, routed)        1.726     5.959    dac_clk_1x
    SLICE_X5Y9           FDRE                                         r  i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456     6.415 f  i_reg[0]/Q
                         net (fo=576, routed)         4.226    10.641    i_reg[0]
    SLICE_X31Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.765 f  m_avg_b[28][13]_i_6/O
                         net (fo=114, routed)         4.151    14.916    m_avg_b[28][13]_i_6_n_0
    SLICE_X19Y15         LUT6 (Prop_lut6_I1_O)        0.124    15.040 r  m_avg_b[28][13]_i_2/O
                         net (fo=28, routed)          4.172    19.211    m_avg_b[28][13]_i_2_n_0
    SLICE_X38Y29         FDSE                                         r  m_avg_b_reg[28][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=1917, routed)        1.564    13.454    dac_clk_1x
    SLICE_X38Y29         FDSE                                         r  m_avg_b_reg[28][10]/C
                         clock pessimism              0.357    13.812    
                         clock uncertainty           -0.069    13.743    
    SLICE_X38Y29         FDSE (Setup_fdse_C_CE)      -0.169    13.574    m_avg_b_reg[28][10]
  -------------------------------------------------------------------
                         required time                         13.574    
                         arrival time                         -19.211    
  -------------------------------------------------------------------
                         slack                                 -5.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 m_avg_sum_a_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.303%)  route 0.237ns (62.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=1917, routed)        0.553     1.968    dac_clk_1x
    SLICE_X18Y22         FDRE                                         r  m_avg_sum_a_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.141     2.109 r  m_avg_sum_a_reg[19]/Q
                         net (fo=2, routed)           0.237     2.346    m_avg_sum_a[19]
    SLICE_X22Y24         FDRE                                         r  dac_dat_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=1917, routed)        0.812     2.353    dac_clk_1x
    SLICE_X22Y24         FDRE                                         r  dac_dat_a_reg[13]/C
                         clock pessimism             -0.130     2.223    
    SLICE_X22Y24         FDRE (Hold_fdre_C_D)         0.070     2.293    dac_dat_a_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   bufg_dac_clk_1x/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X39Y37    dac_dat_b_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X21Y46    dac_dat_a_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_dac_clk_2p/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5   bufg_dac_clk_2x/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pll_pwm_clk
  To Clock:  pll_pwm_clk

Setup :            4  Failing Endpoints,  Worst Slack       -0.153ns,  Total Violation       -0.427ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.153ns  (required time - arrival time)
  Source:                 pwm[1]/vcnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 1.298ns (40.912%)  route 1.875ns (59.088%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.447 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.755     5.988    pwm[1]/clk
    SLICE_X42Y48         FDRE                                         r  pwm[1]/vcnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518     6.506 r  pwm[1]/vcnt_r_reg[0]/Q
                         net (fo=2, routed)           0.665     7.171    pwm[1]/vcnt_r[0]
    SLICE_X42Y48         LUT4 (Prop_lut4_I1_O)        0.124     7.295 r  pwm[1]/pwm_o_i_10/O
                         net (fo=1, routed)           0.532     7.828    pwm[1]/pwm_o_i_10_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.484 r  pwm[1]/pwm_o_reg_i_2/CO[3]
                         net (fo=1, routed)           0.677     9.161    pwm[1]/p_1_in
    OLOGIC_X0Y48         FDRE                                         r  pwm[1]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.557     9.447    pwm[1]/clk
    OLOGIC_X0Y48         FDRE                                         r  pwm[1]/pwm_o_reg/C
                         clock pessimism              0.458     9.905    
                         clock uncertainty           -0.063     9.842    
    OLOGIC_X0Y48         FDRE (Setup_fdre_C_D)       -0.834     9.008    pwm[1]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                 -0.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 pwm[1]/vcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/vcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.188%)  route 0.343ns (64.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.591     2.006    pwm[1]/clk
    SLICE_X40Y50         FDRE                                         r  pwm[1]/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     2.147 f  pwm[1]/vcnt_reg[3]/Q
                         net (fo=7, routed)           0.343     2.490    pwm[1]/vcnt[3]
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.535 r  pwm[1]/vcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.535    pwm[1]/vcnt[2]_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  pwm[1]/vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.862     2.403    pwm[1]/clk
    SLICE_X41Y49         FDRE                                         r  pwm[1]/vcnt_reg[2]/C
                         clock pessimism             -0.125     2.278    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.092     2.370    pwm[1]/vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_pwm_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT5 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   bufg_pwm_clk/I
Max Period        n/a     PLLE2_ADV/CLKOUT5  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT5
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y34    pwm[2]/b_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y37    pwm[2]/b_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            9  Failing Endpoints,  Worst Slack       -0.159ns,  Total Violation       -0.601ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.159ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 1.348ns (28.039%)  route 3.460ns (71.961%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 7.683 - 5.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=813, routed)         1.664     2.972    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/ACLK
    SLICE_X17Y52         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.419     3.391 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[5]/Q
                         net (fo=7, routed)           0.873     4.264    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr[5]
    SLICE_X18Y51         LUT6 (Prop_lut6_I1_O)        0.299     4.563 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r[3]_i_2/O
                         net (fo=2, routed)           0.660     5.223    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r[3]_i_2_n_0
    SLICE_X18Y51         LUT3 (Prop_lut3_I0_O)        0.150     5.373 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r[3]_i_2/O
                         net (fo=1, routed)           0.654     6.027    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r[3]_i_2_n_0
    SLICE_X19Y50         LUT6 (Prop_lut6_I3_O)        0.326     6.353 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r[3]_i_1/O
                         net (fo=2, routed)           0.797     7.150    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len[3]
    SLICE_X19Y51         LUT4 (Prop_lut4_I0_O)        0.154     7.304 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r[3]_i_1/O
                         net (fo=1, routed)           0.475     7.780    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt[3]
    SLICE_X19Y52         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=813, routed)         1.491     7.683    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/clk
    SLICE_X19Y52         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism              0.264     7.947    
                         clock uncertainty           -0.083     7.864    
    SLICE_X19Y52         FDRE (Setup_fdre_C_D)       -0.243     7.621    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                          7.621    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                 -0.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=813, routed)         0.582     0.923    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/clk
    SLICE_X5Y58          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.116     1.180    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/din[11]
    SLICE_X4Y60          SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=813, routed)         0.850     1.220    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/clk
    SLICE_X4Y60          SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.282     0.938    
    SLICE_X4Y60          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0    ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y59  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y59  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.939ns,  Total Violation        0.000ns
Hold  :           28  Failing Endpoints,  Worst Slack       -2.162ns,  Total Violation      -58.825ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 adc_dat_i[0][7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 r  adc_dat_i[0][7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][7]
    Y14                  IBUF (Prop_ibuf_I_O)         0.488     3.888 r  adc_dat_raw_reg[0][5]_i_1/O
                         net (fo=1, routed)           0.000     3.888    adc_dat_raw_reg[0][5]_i_1_n_0
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_raw_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=3701, routed)        0.580     9.995    adc_clk
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_raw_reg[0][5]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.002     9.827    adc_dat_raw_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  5.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.162ns  (arrival time - required time)
  Source:                 adc_dat_i[1][3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.805ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P16                                               0.000     3.400 r  adc_dat_i[1][3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][3]
    P16                  IBUF (Prop_ibuf_I_O)         0.805     4.205 r  adc_dat_raw_reg[1][1]_i_1/O
                         net (fo=1, routed)           0.000     4.205    adc_dat_raw_reg[1][1]_i_1_n_0
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_raw_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3701, routed)        1.777     6.011    adc_clk
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_raw_reg[1][1]/C
                         clock pessimism              0.000     6.011    
                         clock uncertainty            0.166     6.176    
    ILOGIC_X0Y1          FDRE (Hold_fdre_C_D)         0.191     6.367    adc_dat_raw_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -6.367    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                 -2.162    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :         4269  Failing Endpoints,  Worst Slack      -10.436ns,  Total Violation   -10004.641ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.436ns  (required time - arrival time)
  Source:                 adc_dat_raw_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_avg_sum_b_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        17.941ns  (logic 11.525ns (64.239%)  route 6.416ns (35.761%))
  Logic Levels:           32  (CARRY4=18 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 13.458 - 8.000 ) 
    Source Clock Delay      (SCD):    6.000ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3701, routed)        1.766     6.000    adc_clk
    ILOGIC_X0Y17         FDRE                                         r  adc_dat_raw_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y17         FDRE (Prop_fdre_C_Q)         0.517     6.517 r  adc_dat_raw_reg[1][9]/Q
                         net (fo=2, routed)           0.930     7.446    adc_dat_raw_reg[1]__0[9]
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.180     7.626 r  i_scope_i_57/O
                         net (fo=1, routed)           0.000     7.626    i_scope_i_57_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.269 r  i_scope_i_34/O[3]
                         net (fo=8, routed)           0.209     8.478    i_scope_i_34_n_4
    SLICE_X38Y15         LUT6 (Prop_lut6_I2_O)        0.307     8.785 r  i_scope_i_55/O
                         net (fo=1, routed)           0.000     8.785    i_scope_i_55_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.161 r  i_scope_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.161    i_scope_i_34_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.484 r  i_scope_i_33/O[1]
                         net (fo=107, routed)         0.549    10.033    i_scope_i_33_n_6
    SLICE_X38Y16         LUT6 (Prop_lut6_I1_O)        0.306    10.339 r  i_scope_i_54/O
                         net (fo=1, routed)           0.000    10.339    i_scope_i_54_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    10.877 r  i_scope_i_33/CO[2]
                         net (fo=177, routed)         0.563    11.440    i_scope_i_33_n_1
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.310    11.750 r  i_scope_i_66/O
                         net (fo=1, routed)           0.000    11.750    i_scope_i_66_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    12.177 r  i_scope_i_36/O[1]
                         net (fo=8, routed)           0.607    12.783    i_scope_i_36_n_6
    SLICE_X38Y13         LUT6 (Prop_lut6_I2_O)        0.306    13.089 r  i_scope_i_65/O
                         net (fo=1, routed)           0.000    13.089    i_scope_i_65_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.667 r  i_scope_i_36/O[2]
                         net (fo=8, routed)           0.526    14.194    i_scope_i_36_n_5
    SLICE_X38Y13         LUT6 (Prop_lut6_I2_O)        0.301    14.495 r  i_scope_i_64/O
                         net (fo=1, routed)           0.000    14.495    i_scope_i_64_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.847 r  i_scope_i_36/O[3]
                         net (fo=8, routed)           0.222    15.069    i_scope_i_36_n_4
    SLICE_X38Y13         LUT6 (Prop_lut6_I2_O)        0.307    15.376 r  i_scope_i_63/O
                         net (fo=1, routed)           0.000    15.376    i_scope_i_63_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.752 r  i_scope_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.752    i_scope_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.971 r  i_scope_i_35/O[0]
                         net (fo=8, routed)           0.199    16.170    i_scope_i_35_n_7
    SLICE_X38Y14         LUT6 (Prop_lut6_I2_O)        0.295    16.465 r  i_scope_i_62/O
                         net (fo=1, routed)           0.000    16.465    i_scope_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.892 r  i_scope_i_35/O[1]
                         net (fo=8, routed)           0.560    17.453    i_scope_i_35_n_6
    SLICE_X38Y14         LUT6 (Prop_lut6_I2_O)        0.306    17.759 r  i_scope_i_61/O
                         net (fo=1, routed)           0.000    17.759    i_scope_i_61_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.337 r  i_scope_i_35/O[2]
                         net (fo=8, routed)           0.542    18.878    i_scope_i_35_n_5
    SLICE_X38Y14         LUT6 (Prop_lut6_I2_O)        0.301    19.179 r  i_scope_i_60/O
                         net (fo=1, routed)           0.000    19.179    i_scope_i_60_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.531 r  i_scope_i_35/O[3]
                         net (fo=8, routed)           0.236    19.768    i_scope_i_35_n_4
    SLICE_X38Y14         LUT6 (Prop_lut6_I2_O)        0.307    20.075 r  i_scope_i_59/O
                         net (fo=1, routed)           0.000    20.075    i_scope_i_59_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.451 r  i_scope_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.451    i_scope_i_35_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.670 r  i_scope_i_34/O[0]
                         net (fo=8, routed)           0.213    20.883    i_scope_i_34_n_7
    SLICE_X38Y15         LUT6 (Prop_lut6_I2_O)        0.295    21.178 r  i_scope_i_58/O
                         net (fo=1, routed)           0.000    21.178    i_scope_i_58_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    21.605 r  i_scope_i_34/O[1]
                         net (fo=8, routed)           0.643    22.248    i_scope_i_34_n_6
    SLICE_X36Y13         LUT5 (Prop_lut5_I3_O)        0.306    22.554 r  m_avg_sum_b[11]_i_3/O
                         net (fo=2, routed)           0.416    22.970    m_avg_sum_b[11]_i_3_n_0
    SLICE_X37Y14         LUT4 (Prop_lut4_I0_O)        0.124    23.094 r  m_avg_sum_b[11]_i_7/O
                         net (fo=1, routed)           0.000    23.094    m_avg_sum_b[11]_i_7_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.492 r  m_avg_sum_b_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.492    m_avg_sum_b_reg[11]_i_1_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.606 r  m_avg_sum_b_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.606    m_avg_sum_b_reg[15]_i_1_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.940 r  m_avg_sum_b_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    23.940    m_avg_sum_b_reg[19]_i_1_n_6
    SLICE_X37Y16         FDRE                                         r  m_avg_sum_b_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=1917, routed)        1.568    13.458    dac_clk_1x
    SLICE_X37Y16         FDRE                                         r  m_avg_sum_b_reg[17]/C
                         clock pessimism              0.173    13.632    
                         clock uncertainty           -0.189    13.443    
    SLICE_X37Y16         FDRE (Setup_fdre_C_D)        0.062    13.505    m_avg_sum_b_reg[17]
  -------------------------------------------------------------------
                         required time                         13.505    
                         arrival time                         -23.940    
  -------------------------------------------------------------------
                         slack                                -10.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 i_id/digital_loop_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_avg_b_reg[34][9]/D
                            (rising edge-triggered cell FDSE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.360ns (46.251%)  route 0.418ns (53.749%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3701, routed)        0.590     2.005    i_id/clk_i
    SLICE_X43Y11         FDRE                                         r  i_id/digital_loop_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.141     2.146 r  i_id/digital_loop_reg_replica/Q
                         net (fo=10, routed)          0.252     2.398    digital_loop_repN_alias
    SLICE_X38Y15         LUT6 (Prop_lut6_I4_O)        0.045     2.443 r  i_scope_i_57/O
                         net (fo=1, routed)           0.000     2.443    i_scope_i_57_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.509 r  i_scope_i_34/O[1]
                         net (fo=8, routed)           0.166     2.676    i_scope_i_34_n_6
    SLICE_X39Y15         LUT5 (Prop_lut5_I2_O)        0.108     2.784 r  m_avg_b[34][9]_i_1/O
                         net (fo=1, routed)           0.000     2.784    m_avg_b[34][9]_i_1_n_0
    SLICE_X39Y15         FDSE                                         r  m_avg_b_reg[34][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=1917, routed)        0.853     2.394    dac_clk_1x
    SLICE_X39Y15         FDSE                                         r  m_avg_b_reg[34][9]/C
                         clock pessimism             -0.075     2.319    
                         clock uncertainty            0.189     2.508    
    SLICE_X39Y15         FDSE (Hold_fdse_C_D)         0.092     2.600    m_avg_b_reg[34][9]
  -------------------------------------------------------------------
                         required time                         -2.600    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_pwm_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 i_ams/dac_b_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.580ns (23.006%)  route 1.941ns (76.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 9.466 - 4.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3701, routed)        1.753     5.986    i_ams/clk_i
    SLICE_X37Y47         FDRE                                         r  i_ams/dac_b_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     6.442 r  i_ams/dac_b_o_reg[15]/Q
                         net (fo=2, routed)           1.141     7.584    pwm[1]/cfg[15]
    SLICE_X37Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.708 r  pwm[1]/b[15]_i_2/O
                         net (fo=1, routed)           0.800     8.507    pwm[1]/p_0_in[15]
    SLICE_X37Y48         FDRE                                         r  pwm[1]/b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=213, routed)         1.576     9.466    pwm[1]/clk
    SLICE_X37Y48         FDRE                                         r  pwm[1]/b_reg[15]/C
                         clock pessimism              0.173     9.640    
                         clock uncertainty           -0.189     9.451    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)       -0.047     9.404    pwm[1]/b_reg[15]
  -------------------------------------------------------------------
                         required time                          9.404    
                         arrival time                          -8.507    
  -------------------------------------------------------------------
                         slack                                  0.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 i_ams/dac_b_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.226ns (30.146%)  route 0.524ns (69.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=3701, routed)        0.589     2.004    i_ams/clk_i
    SLICE_X37Y41         FDRE                                         r  i_ams/dac_b_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.128     2.132 r  i_ams/dac_b_o_reg[8]/Q
                         net (fo=2, routed)           0.524     2.656    pwm[1]/cfg[8]
    SLICE_X41Y41         LUT6 (Prop_lut6_I5_O)        0.098     2.754 r  pwm[1]/b[8]_i_1/O
                         net (fo=1, routed)           0.000     2.754    pwm[1]/p_0_in[8]
    SLICE_X41Y41         FDRE                                         r  pwm[1]/b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=213, routed)         0.860     2.401    pwm[1]/clk
    SLICE_X41Y41         FDRE                                         r  pwm[1]/b_reg[8]/C
                         clock pessimism             -0.075     2.326    
                         clock uncertainty            0.189     2.515    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.092     2.607    pwm[1]/b_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.147    





