// Seed: 1131331478
module module_0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
  or (id_3, id_4, id_5, id_7, id_8);
  tri id_8 = id_7;
  assign id_3 = id_1 ? 1 : id_7 ? 1 !== (1) : id_4 * 1;
  assign id_6 = ~id_2;
  module_0();
endmodule
module module_2 (
    input  wand  id_0
    , id_5,
    input  wand  id_1,
    input  uwire id_2,
    output wire  id_3
);
  wire id_6;
  xnor (id_3, id_5, id_6);
  module_0();
endmodule
