
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max 5.74

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: count_cycle[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: count_cycle[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ count_cycle[0]$_SDFF_PN0_/CK (DFF_X1)
     1    0.97    0.01    0.06    0.06 ^ count_cycle[0]$_SDFF_PN0_/QN (DFF_X1)
                                         _00070_ (net)
                  0.01    0.00    0.06 ^ _15471_/A2 (AND2_X1)
     1    1.14    0.01    0.03    0.09 ^ _15471_/ZN (AND2_X1)
                                         _00072_ (net)
                  0.01    0.00    0.09 ^ count_cycle[0]$_SDFF_PN0_/D (DFF_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ count_cycle[0]$_SDFF_PN0_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: resetn (input port clocked by clk)
Endpoint: mem_la_read (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.97    0.00    0.00    2.00 ^ resetn (in)
                                         resetn (net)
                  0.00    0.00    2.00 ^ _09526_/A (BUF_X1)
     7    9.35    0.02    0.04    2.04 ^ _09526_/Z (BUF_X1)
                                         _02702_ (net)
                  0.02    0.00    2.04 ^ _09584_/A (BUF_X1)
    10   14.73    0.04    0.06    2.10 ^ _09584_/Z (BUF_X1)
                                         _02759_ (net)
                  0.04    0.00    2.10 ^ _09616_/A (BUF_X1)
    10   13.73    0.03    0.06    2.15 ^ _09616_/Z (BUF_X1)
                                         _02789_ (net)
                  0.03    0.00    2.15 ^ _09617_/A (BUF_X1)
    10   14.73    0.04    0.06    2.21 ^ _09617_/Z (BUF_X1)
                                         _02790_ (net)
                  0.04    0.00    2.21 ^ _09621_/A2 (AND3_X1)
     1    0.00    0.01    0.04    2.26 ^ _09621_/ZN (AND3_X1)
                                         mem_la_read (net)
                  0.01    0.00    2.26 ^ mem_la_read (out)
                                  2.26   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -2.26   data arrival time
-----------------------------------------------------------------------------
                                  5.74   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: resetn (input port clocked by clk)
Endpoint: mem_la_read (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.97    0.00    0.00    2.00 ^ resetn (in)
                                         resetn (net)
                  0.00    0.00    2.00 ^ _09526_/A (BUF_X1)
     7    9.35    0.02    0.04    2.04 ^ _09526_/Z (BUF_X1)
                                         _02702_ (net)
                  0.02    0.00    2.04 ^ _09584_/A (BUF_X1)
    10   14.73    0.04    0.06    2.10 ^ _09584_/Z (BUF_X1)
                                         _02759_ (net)
                  0.04    0.00    2.10 ^ _09616_/A (BUF_X1)
    10   13.73    0.03    0.06    2.15 ^ _09616_/Z (BUF_X1)
                                         _02789_ (net)
                  0.03    0.00    2.15 ^ _09617_/A (BUF_X1)
    10   14.73    0.04    0.06    2.21 ^ _09617_/Z (BUF_X1)
                                         _02790_ (net)
                  0.04    0.00    2.21 ^ _09621_/A2 (AND3_X1)
     1    0.00    0.01    0.04    2.26 ^ _09621_/ZN (AND3_X1)
                                         mem_la_read (net)
                  0.01    0.00    2.26 ^ mem_la_read (out)
                                  2.26   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -2.26   data arrival time
-----------------------------------------------------------------------------
                                  5.74   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.25e-03   6.53e-05   1.22e-04   1.44e-03  54.2%
Combinational          4.53e-04   5.33e-04   2.27e-04   1.21e-03  45.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.70e-03   5.98e-04   3.49e-04   2.65e-03 100.0%
                          64.3%      22.6%      13.2%
