<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v0.3\TRS-IO++\impl\gwsynthesis\TRS-IO++.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v0.3\TRS-IO++\src\TRS-IO++.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Apr 06 18:52:39 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>9779</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3683</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_in</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>clk_audio_4</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_audio_s1/Q </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.000
<td>0.000</td>
<td>5.952</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.000
<td>0.000</td>
<td>5.952</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>35.714</td>
<td>28.000
<td>0.000</td>
<td>17.857</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.005</td>
<td>199.800
<td>0.000</td>
<td>2.503</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.005</td>
<td>199.800
<td>0.000</td>
<td>2.503</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>10.010</td>
<td>99.900
<td>0.000</td>
<td>5.005</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>15.015</td>
<td>66.600
<td>0.000</td>
<td>7.508</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>25.025</td>
<td>39.960
<td>0.000</td>
<td>12.513</td>
<td>pll0/rpll_inst/CLKOUT</td>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>50.050</td>
<td>19.980
<td>0.000</td>
<td>25.025</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>clkdiv1/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>27.000(MHz)</td>
<td>342.095(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_audio_4</td>
<td>100.000(MHz)</td>
<td>438.505(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>84.000(MHz)</td>
<td>84.075(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>39.960(MHz)</td>
<td>80.089(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>19.980(MHz)</td>
<td>134.403(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll0/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_in</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio_4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.011</td>
<td>xray_base_addr_0_s0/Q</td>
<td>WAIT_s3/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>11.859</td>
</tr>
<tr>
<td>2</td>
<td>0.622</td>
<td>xray_base_addr_0_s0/Q</td>
<td>WAIT_s3/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>11.248</td>
</tr>
<tr>
<td>3</td>
<td>0.663</td>
<td>n2927_s2/I0</td>
<td>clk_audio_s1/D</td>
<td>clk_audio_4:[F]</td>
<td>clk_in:[R]</td>
<td>0.185</td>
<td>-0.926</td>
<td>0.378</td>
</tr>
<tr>
<td>4</td>
<td>0.750</td>
<td>xray_base_addr_0_s0/Q</td>
<td>ESP_REQ_s0/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>11.120</td>
</tr>
<tr>
<td>5</td>
<td>1.188</td>
<td>xray_base_addr_0_s0/Q</td>
<td>printer_sel_reg_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.682</td>
</tr>
<tr>
<td>6</td>
<td>1.228</td>
<td>is_m1_s0/Q</td>
<td>trs_data_3_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.642</td>
</tr>
<tr>
<td>7</td>
<td>1.418</td>
<td>is_m1_s0/Q</td>
<td>trs_data_0_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.451</td>
</tr>
<tr>
<td>8</td>
<td>1.480</td>
<td>xray_base_addr_0_s0/Q</td>
<td>count_0_s1/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.390</td>
</tr>
<tr>
<td>9</td>
<td>1.480</td>
<td>xray_base_addr_0_s0/Q</td>
<td>count_2_s1/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.390</td>
</tr>
<tr>
<td>10</td>
<td>1.480</td>
<td>xray_base_addr_0_s0/Q</td>
<td>count_3_s1/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.390</td>
</tr>
<tr>
<td>11</td>
<td>1.480</td>
<td>xray_base_addr_0_s0/Q</td>
<td>count_4_s1/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.390</td>
</tr>
<tr>
<td>12</td>
<td>1.480</td>
<td>xray_base_addr_0_s0/Q</td>
<td>count_5_s1/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.390</td>
</tr>
<tr>
<td>13</td>
<td>1.655</td>
<td>is_m1_s0/Q</td>
<td>trs_data_7_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.215</td>
</tr>
<tr>
<td>14</td>
<td>1.676</td>
<td>xray_base_addr_0_s0/Q</td>
<td>count_1_s1/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.194</td>
</tr>
<tr>
<td>15</td>
<td>1.763</td>
<td>is_m1_s0/Q</td>
<td>trs_data_6_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.106</td>
</tr>
<tr>
<td>16</td>
<td>1.808</td>
<td>is_m1_s0/Q</td>
<td>trs_data_5_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.062</td>
</tr>
<tr>
<td>17</td>
<td>1.973</td>
<td>xray_base_addr_0_s0/Q</td>
<td>printer_sel_reg_s1/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>9.897</td>
</tr>
<tr>
<td>18</td>
<td>2.023</td>
<td>is_m1_s0/Q</td>
<td>trs_data_1_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>9.847</td>
</tr>
<tr>
<td>19</td>
<td>2.100</td>
<td>xray_base_addr_0_s0/Q</td>
<td>trs_io_data_ready_s6/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>9.769</td>
</tr>
<tr>
<td>20</td>
<td>2.154</td>
<td>is_m1_s0/Q</td>
<td>trs_data_4_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>9.716</td>
</tr>
<tr>
<td>21</td>
<td>2.332</td>
<td>is_m1_s0/Q</td>
<td>trs_data_2_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>9.538</td>
</tr>
<tr>
<td>22</td>
<td>3.903</td>
<td>is_m1_s0/Q</td>
<td>state_xray_0_s0/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>7.967</td>
</tr>
<tr>
<td>23</td>
<td>4.094</td>
<td>is_m1_s0/Q</td>
<td>stub_run_count_0_s3/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>7.775</td>
</tr>
<tr>
<td>24</td>
<td>4.094</td>
<td>is_m1_s0/Q</td>
<td>stub_run_count_1_s5/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>7.775</td>
</tr>
<tr>
<td>25</td>
<td>4.299</td>
<td>is_m1_s0/Q</td>
<td>trs_data_0_s1/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>7.570</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.672</td>
<td>n2927_s2/I0</td>
<td>clk_audio_s1/D</td>
<td>clk_audio_4:[R]</td>
<td>clk_in:[R]</td>
<td>-0.000</td>
<td>-0.860</td>
<td>0.234</td>
</tr>
<tr>
<td>2</td>
<td>0.218</td>
<td>params[2]_3_s0/Q</td>
<td>bram/dpb_inst_7/DIB[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>3</td>
<td>0.234</td>
<td>params[2]_6_s0/Q</td>
<td>bram/dpb_inst_13/DIB[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.483</td>
</tr>
<tr>
<td>4</td>
<td>0.344</td>
<td>params[2]_4_s0/Q</td>
<td>bram/dpb_inst_9/DIB[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.593</td>
</tr>
<tr>
<td>5</td>
<td>0.345</td>
<td>params[1]_7_s0/Q</td>
<td>xram/dpb_inst_0/DIB[7]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.594</td>
</tr>
<tr>
<td>6</td>
<td>0.346</td>
<td>vga/z80_dsp/gowin_pipe_reg_z80_dsp_data_b[5]/Q</td>
<td>vga/char_rom/sp_inst_0/AD[11]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>7</td>
<td>0.346</td>
<td>vga/z80_dsp/gowin_pipe_reg_z80_dsp_data_b[2]/Q</td>
<td>vga/char_rom/sp_inst_0/AD[8]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>8</td>
<td>0.346</td>
<td>params[1]_1_s0/Q</td>
<td>bram/dpb_inst_7/ADB[9]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>9</td>
<td>0.346</td>
<td>params[1]_4_s0/Q</td>
<td>xram/dpb_inst_0/DIB[4]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.595</td>
</tr>
<tr>
<td>10</td>
<td>0.356</td>
<td>vga/z80_dsp/gowin_pipe_reg_z80_dsp_data_b[6]/Q</td>
<td>vga/char_rom/sp_inst_0/AD[12]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>11</td>
<td>0.365</td>
<td>params[1]_5_s0/Q</td>
<td>xram/dpb_inst_0/DIB[5]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.614</td>
</tr>
<tr>
<td>12</td>
<td>0.365</td>
<td>vga/z80_le18_y_reg_7_s0/Q</td>
<td>vga/z80_le18/dpb_inst_4/ADA[13]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.483</td>
</tr>
<tr>
<td>13</td>
<td>0.367</td>
<td>params[1]_4_s0/Q</td>
<td>bram/dpb_inst_7/ADB[12]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.485</td>
</tr>
<tr>
<td>14</td>
<td>0.370</td>
<td>params[1]_5_s0/Q</td>
<td>bram/dpb_inst_7/ADB[13]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.488</td>
</tr>
<tr>
<td>15</td>
<td>0.382</td>
<td>params[2]_5_s0/Q</td>
<td>bram/dpb_inst_11/DIB[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.631</td>
</tr>
<tr>
<td>16</td>
<td>0.424</td>
<td>heartbeat_2_s0/Q</td>
<td>heartbeat_2_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>17</td>
<td>0.424</td>
<td>heartbeat_6_s0/Q</td>
<td>heartbeat_6_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>18</td>
<td>0.424</td>
<td>heartbeat_8_s0/Q</td>
<td>heartbeat_8_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>19</td>
<td>0.424</td>
<td>heartbeat_12_s0/Q</td>
<td>heartbeat_12_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>20</td>
<td>0.424</td>
<td>heartbeat_14_s0/Q</td>
<td>heartbeat_14_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>21</td>
<td>0.424</td>
<td>heartbeat_18_s0/Q</td>
<td>heartbeat_18_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>22</td>
<td>0.424</td>
<td>heartbeat_20_s0/Q</td>
<td>heartbeat_20_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>bitcnt_1_s2/Q</td>
<td>bitcnt_1_s2/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>heartbeat_0_s0/Q</td>
<td>heartbeat_0_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>audio_cnt_3_s0/Q</td>
<td>audio_cnt_3_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.651</td>
<td>4.651</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.651</td>
<td>4.651</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_4_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.651</td>
<td>4.651</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.651</td>
<td>4.651</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.651</td>
<td>4.651</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.651</td>
<td>4.651</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.651</td>
<td>4.651</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.651</td>
<td>4.651</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.837</td>
<td>4.837</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.837</td>
<td>4.837</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>xray_base_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>WAIT_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[B]</td>
<td>xray_base_addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>IOT8[B]</td>
<td style=" font-weight:bold;">xray_base_addr_0_s0/Q</td>
</tr>
<tr>
<td>3.997</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>ESP_S_d_1_s24/I0</td>
</tr>
<tr>
<td>4.567</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s24/F</td>
</tr>
<tr>
<td>4.569</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>ESP_S_d_1_s19/I3</td>
</tr>
<tr>
<td>5.118</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s19/F</td>
</tr>
<tr>
<td>5.121</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>ESP_S_d_1_s15/I1</td>
</tr>
<tr>
<td>5.492</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s15/F</td>
</tr>
<tr>
<td>5.671</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[0][A]</td>
<td>ESP_S_d_1_s13/I3</td>
</tr>
<tr>
<td>6.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C39[0][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s13/F</td>
</tr>
<tr>
<td>6.464</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>ESP_S_d_1_s9/I3</td>
</tr>
<tr>
<td>7.013</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s9/F</td>
</tr>
<tr>
<td>7.187</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td>ESP_S_d_1_s10/I1</td>
</tr>
<tr>
<td>7.742</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s10/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td>ESP_S_d_1_s4/I0</td>
</tr>
<tr>
<td>8.603</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s4/F</td>
</tr>
<tr>
<td>8.607</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][B]</td>
<td>ESP_S_d_1_s1/I2</td>
</tr>
<tr>
<td>9.060</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C39[3][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s1/F</td>
</tr>
<tr>
<td>10.020</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[3][B]</td>
<td>EXTIOSEL_d_s5/I0</td>
</tr>
<tr>
<td>10.391</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C33[3][B]</td>
<td style=" background: #97FFFF;">EXTIOSEL_d_s5/F</td>
</tr>
<tr>
<td>10.837</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>esp_sel_risingedge_s2/I0</td>
</tr>
<tr>
<td>11.392</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C32[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s2/F</td>
</tr>
<tr>
<td>13.196</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL11[A]</td>
<td style=" font-weight:bold;">WAIT_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>WAIT_s3/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL11[A]</td>
<td>WAIT_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.715, 39.758%; route: 6.912, 58.286%; tC2Q: 0.232, 1.956%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>xray_base_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>WAIT_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[B]</td>
<td>xray_base_addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>IOT8[B]</td>
<td style=" font-weight:bold;">xray_base_addr_0_s0/Q</td>
</tr>
<tr>
<td>3.997</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>ESP_S_d_1_s24/I0</td>
</tr>
<tr>
<td>4.567</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s24/F</td>
</tr>
<tr>
<td>4.569</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>ESP_S_d_1_s19/I3</td>
</tr>
<tr>
<td>5.118</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s19/F</td>
</tr>
<tr>
<td>5.121</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>ESP_S_d_1_s15/I1</td>
</tr>
<tr>
<td>5.492</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s15/F</td>
</tr>
<tr>
<td>5.671</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[0][A]</td>
<td>ESP_S_d_1_s13/I3</td>
</tr>
<tr>
<td>6.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C39[0][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s13/F</td>
</tr>
<tr>
<td>6.464</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>ESP_S_d_1_s9/I3</td>
</tr>
<tr>
<td>7.013</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s9/F</td>
</tr>
<tr>
<td>7.187</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td>ESP_S_d_1_s10/I1</td>
</tr>
<tr>
<td>7.742</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s10/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td>ESP_S_d_1_s4/I0</td>
</tr>
<tr>
<td>8.603</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s4/F</td>
</tr>
<tr>
<td>8.607</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][B]</td>
<td>ESP_S_d_1_s1/I2</td>
</tr>
<tr>
<td>9.060</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C39[3][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s1/F</td>
</tr>
<tr>
<td>10.020</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[3][B]</td>
<td>EXTIOSEL_d_s5/I0</td>
</tr>
<tr>
<td>10.391</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C33[3][B]</td>
<td style=" background: #97FFFF;">EXTIOSEL_d_s5/F</td>
</tr>
<tr>
<td>10.588</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][A]</td>
<td>WAIT_s5/I0</td>
</tr>
<tr>
<td>11.137</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C32[3][A]</td>
<td style=" background: #97FFFF;">WAIT_s5/F</td>
</tr>
<tr>
<td>12.584</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td style=" font-weight:bold;">WAIT_s3/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>WAIT_s3/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL11[A]</td>
<td>WAIT_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.709, 41.867%; route: 6.307, 56.070%; tC2Q: 0.232, 2.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>185.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>n2927_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_audio_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R26C34[0][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>185.007</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">n2927_s2/I0</td>
</tr>
<tr>
<td>185.378</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td style=" background: #97FFFF;">n2927_s2/F</td>
</tr>
<tr>
<td>185.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">clk_audio_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>185.868</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>186.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>clk_audio_s1/CLK</td>
</tr>
<tr>
<td>186.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_s1</td>
</tr>
<tr>
<td>186.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>clk_audio_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 98.264%; route: 0.000, 0.000%; tC2Q: 0.007, 1.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>xray_base_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ESP_REQ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[B]</td>
<td>xray_base_addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>IOT8[B]</td>
<td style=" font-weight:bold;">xray_base_addr_0_s0/Q</td>
</tr>
<tr>
<td>3.997</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>ESP_S_d_1_s24/I0</td>
</tr>
<tr>
<td>4.567</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s24/F</td>
</tr>
<tr>
<td>4.569</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>ESP_S_d_1_s19/I3</td>
</tr>
<tr>
<td>5.118</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s19/F</td>
</tr>
<tr>
<td>5.121</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>ESP_S_d_1_s15/I1</td>
</tr>
<tr>
<td>5.492</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s15/F</td>
</tr>
<tr>
<td>5.671</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[0][A]</td>
<td>ESP_S_d_1_s13/I3</td>
</tr>
<tr>
<td>6.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C39[0][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s13/F</td>
</tr>
<tr>
<td>6.464</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>ESP_S_d_1_s9/I3</td>
</tr>
<tr>
<td>7.013</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s9/F</td>
</tr>
<tr>
<td>7.187</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td>ESP_S_d_1_s10/I1</td>
</tr>
<tr>
<td>7.742</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s10/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td>ESP_S_d_1_s4/I0</td>
</tr>
<tr>
<td>8.603</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s4/F</td>
</tr>
<tr>
<td>8.607</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][B]</td>
<td>ESP_S_d_1_s1/I2</td>
</tr>
<tr>
<td>9.060</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C39[3][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s1/F</td>
</tr>
<tr>
<td>10.020</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[3][B]</td>
<td>EXTIOSEL_d_s5/I0</td>
</tr>
<tr>
<td>10.391</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C33[3][B]</td>
<td style=" background: #97FFFF;">EXTIOSEL_d_s5/F</td>
</tr>
<tr>
<td>10.837</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>esp_sel_risingedge_s2/I0</td>
</tr>
<tr>
<td>11.407</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R23C32[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s2/F</td>
</tr>
<tr>
<td>12.457</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR32[A]</td>
<td style=" font-weight:bold;">ESP_REQ_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR32[A]</td>
<td>ESP_REQ_s0/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR32[A]</td>
<td>ESP_REQ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.730, 42.535%; route: 6.158, 55.379%; tC2Q: 0.232, 2.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>xray_base_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>printer_sel_reg_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[B]</td>
<td>xray_base_addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>IOT8[B]</td>
<td style=" font-weight:bold;">xray_base_addr_0_s0/Q</td>
</tr>
<tr>
<td>3.997</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>ESP_S_d_1_s24/I0</td>
</tr>
<tr>
<td>4.567</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s24/F</td>
</tr>
<tr>
<td>4.569</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>ESP_S_d_1_s19/I3</td>
</tr>
<tr>
<td>5.118</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s19/F</td>
</tr>
<tr>
<td>5.121</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>ESP_S_d_1_s15/I1</td>
</tr>
<tr>
<td>5.492</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s15/F</td>
</tr>
<tr>
<td>5.671</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[0][A]</td>
<td>ESP_S_d_1_s13/I3</td>
</tr>
<tr>
<td>6.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C39[0][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s13/F</td>
</tr>
<tr>
<td>6.464</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>ESP_S_d_1_s9/I3</td>
</tr>
<tr>
<td>7.013</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s9/F</td>
</tr>
<tr>
<td>7.187</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td>ESP_S_d_1_s10/I1</td>
</tr>
<tr>
<td>7.742</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s10/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td>ESP_S_d_1_s4/I0</td>
</tr>
<tr>
<td>8.603</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s4/F</td>
</tr>
<tr>
<td>8.607</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][B]</td>
<td>ESP_S_d_1_s1/I2</td>
</tr>
<tr>
<td>9.060</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C39[3][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s1/F</td>
</tr>
<tr>
<td>10.020</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[3][B]</td>
<td>EXTIOSEL_d_s5/I0</td>
</tr>
<tr>
<td>10.391</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C33[3][B]</td>
<td style=" background: #97FFFF;">EXTIOSEL_d_s5/F</td>
</tr>
<tr>
<td>10.837</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>esp_sel_risingedge_s2/I0</td>
</tr>
<tr>
<td>11.392</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C32[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s2/F</td>
</tr>
<tr>
<td>12.018</td>
<td>0.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td style=" font-weight:bold;">printer_sel_reg_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>printer_sel_reg_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>printer_sel_reg_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.715, 44.142%; route: 5.735, 53.686%; tC2Q: 0.232, 2.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>is_m1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_data_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[B]</td>
<td>is_m1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>IOL15[B]</td>
<td style=" font-weight:bold;">is_m1_s0/Q</td>
</tr>
<tr>
<td>3.385</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td>n133_s2/I1</td>
</tr>
<tr>
<td>3.940</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C31[2][A]</td>
<td style=" background: #97FFFF;">n133_s2/F</td>
</tr>
<tr>
<td>4.622</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>trs_data_7_s7/I0</td>
</tr>
<tr>
<td>4.993</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C32[0][B]</td>
<td style=" background: #97FFFF;">trs_data_7_s7/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[3][B]</td>
<td>n2565_s15/I1</td>
</tr>
<tr>
<td>6.054</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R32C32[3][B]</td>
<td style=" background: #97FFFF;">n2565_s15/F</td>
</tr>
<tr>
<td>6.484</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>n2568_s5/I2</td>
</tr>
<tr>
<td>7.033</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">n2568_s5/F</td>
</tr>
<tr>
<td>7.035</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[2][A]</td>
<td>n2568_s4/I2</td>
</tr>
<tr>
<td>7.590</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C31[2][A]</td>
<td style=" background: #97FFFF;">n2568_s4/F</td>
</tr>
<tr>
<td>7.837</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>n2568_s3/I2</td>
</tr>
<tr>
<td>8.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">n2568_s3/F</td>
</tr>
<tr>
<td>8.212</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][A]</td>
<td>n2568_s2/I0</td>
</tr>
<tr>
<td>8.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][A]</td>
<td style=" background: #97FFFF;">n2568_s2/F</td>
</tr>
<tr>
<td>9.656</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[1][B]</td>
<td>n2568_s1/I1</td>
</tr>
<tr>
<td>10.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[1][B]</td>
<td style=" background: #97FFFF;">n2568_s1/F</td>
</tr>
<tr>
<td>11.979</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT9[B]</td>
<td style=" font-weight:bold;">trs_data_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT9[B]</td>
<td>trs_data_3_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT9[B]</td>
<td>trs_data_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.990, 37.494%; route: 6.420, 60.326%; tC2Q: 0.232, 2.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>is_m1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_data_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[B]</td>
<td>is_m1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>IOL15[B]</td>
<td style=" font-weight:bold;">is_m1_s0/Q</td>
</tr>
<tr>
<td>3.385</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td>n133_s2/I1</td>
</tr>
<tr>
<td>3.940</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C31[2][A]</td>
<td style=" background: #97FFFF;">n133_s2/F</td>
</tr>
<tr>
<td>4.622</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>trs_data_7_s7/I0</td>
</tr>
<tr>
<td>4.993</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C32[0][B]</td>
<td style=" background: #97FFFF;">trs_data_7_s7/F</td>
</tr>
<tr>
<td>5.454</td>
<td>0.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[0][B]</td>
<td>trs_data_7_s4/I2</td>
</tr>
<tr>
<td>5.971</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C32[0][B]</td>
<td style=" background: #97FFFF;">trs_data_7_s4/F</td>
</tr>
<tr>
<td>6.552</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td>n2571_s4/I0</td>
</tr>
<tr>
<td>7.101</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td style=" background: #97FFFF;">n2571_s4/F</td>
</tr>
<tr>
<td>7.274</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>n2571_s3/I0</td>
</tr>
<tr>
<td>7.645</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">n2571_s3/F</td>
</tr>
<tr>
<td>7.649</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td>n2571_s2/I0</td>
</tr>
<tr>
<td>8.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td style=" background: #97FFFF;">n2571_s2/F</td>
</tr>
<tr>
<td>9.195</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td>n2571_s1/I1</td>
</tr>
<tr>
<td>9.750</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td style=" background: #97FFFF;">n2571_s1/F</td>
</tr>
<tr>
<td>11.788</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL2[B]</td>
<td style=" font-weight:bold;">trs_data_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[B]</td>
<td>trs_data_0_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL2[B]</td>
<td>trs_data_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.371, 32.254%; route: 6.848, 65.526%; tC2Q: 0.232, 2.220%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>xray_base_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[B]</td>
<td>xray_base_addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>IOT8[B]</td>
<td style=" font-weight:bold;">xray_base_addr_0_s0/Q</td>
</tr>
<tr>
<td>3.997</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>ESP_S_d_1_s24/I0</td>
</tr>
<tr>
<td>4.567</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s24/F</td>
</tr>
<tr>
<td>4.569</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>ESP_S_d_1_s19/I3</td>
</tr>
<tr>
<td>5.118</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s19/F</td>
</tr>
<tr>
<td>5.121</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>ESP_S_d_1_s15/I1</td>
</tr>
<tr>
<td>5.492</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s15/F</td>
</tr>
<tr>
<td>5.671</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[0][A]</td>
<td>ESP_S_d_1_s13/I3</td>
</tr>
<tr>
<td>6.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C39[0][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s13/F</td>
</tr>
<tr>
<td>6.464</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>ESP_S_d_1_s9/I3</td>
</tr>
<tr>
<td>7.013</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s9/F</td>
</tr>
<tr>
<td>7.187</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td>ESP_S_d_1_s10/I1</td>
</tr>
<tr>
<td>7.742</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s10/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td>ESP_S_d_1_s4/I0</td>
</tr>
<tr>
<td>8.603</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s4/F</td>
</tr>
<tr>
<td>8.607</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][B]</td>
<td>ESP_S_d_1_s1/I2</td>
</tr>
<tr>
<td>9.060</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C39[3][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s1/F</td>
</tr>
<tr>
<td>10.020</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[3][B]</td>
<td>EXTIOSEL_d_s5/I0</td>
</tr>
<tr>
<td>10.391</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C33[3][B]</td>
<td style=" background: #97FFFF;">EXTIOSEL_d_s5/F</td>
</tr>
<tr>
<td>10.837</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>count_5_s3/I1</td>
</tr>
<tr>
<td>11.386</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">count_5_s3/F</td>
</tr>
<tr>
<td>11.727</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" font-weight:bold;">count_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>count_0_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.709, 45.324%; route: 5.449, 52.443%; tC2Q: 0.232, 2.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>xray_base_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[B]</td>
<td>xray_base_addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>IOT8[B]</td>
<td style=" font-weight:bold;">xray_base_addr_0_s0/Q</td>
</tr>
<tr>
<td>3.997</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>ESP_S_d_1_s24/I0</td>
</tr>
<tr>
<td>4.567</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s24/F</td>
</tr>
<tr>
<td>4.569</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>ESP_S_d_1_s19/I3</td>
</tr>
<tr>
<td>5.118</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s19/F</td>
</tr>
<tr>
<td>5.121</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>ESP_S_d_1_s15/I1</td>
</tr>
<tr>
<td>5.492</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s15/F</td>
</tr>
<tr>
<td>5.671</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[0][A]</td>
<td>ESP_S_d_1_s13/I3</td>
</tr>
<tr>
<td>6.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C39[0][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s13/F</td>
</tr>
<tr>
<td>6.464</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>ESP_S_d_1_s9/I3</td>
</tr>
<tr>
<td>7.013</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s9/F</td>
</tr>
<tr>
<td>7.187</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td>ESP_S_d_1_s10/I1</td>
</tr>
<tr>
<td>7.742</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s10/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td>ESP_S_d_1_s4/I0</td>
</tr>
<tr>
<td>8.603</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s4/F</td>
</tr>
<tr>
<td>8.607</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][B]</td>
<td>ESP_S_d_1_s1/I2</td>
</tr>
<tr>
<td>9.060</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C39[3][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s1/F</td>
</tr>
<tr>
<td>10.020</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[3][B]</td>
<td>EXTIOSEL_d_s5/I0</td>
</tr>
<tr>
<td>10.391</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C33[3][B]</td>
<td style=" background: #97FFFF;">EXTIOSEL_d_s5/F</td>
</tr>
<tr>
<td>10.837</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>count_5_s3/I1</td>
</tr>
<tr>
<td>11.386</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">count_5_s3/F</td>
</tr>
<tr>
<td>11.727</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" font-weight:bold;">count_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>count_2_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.709, 45.324%; route: 5.449, 52.443%; tC2Q: 0.232, 2.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>xray_base_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[B]</td>
<td>xray_base_addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>IOT8[B]</td>
<td style=" font-weight:bold;">xray_base_addr_0_s0/Q</td>
</tr>
<tr>
<td>3.997</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>ESP_S_d_1_s24/I0</td>
</tr>
<tr>
<td>4.567</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s24/F</td>
</tr>
<tr>
<td>4.569</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>ESP_S_d_1_s19/I3</td>
</tr>
<tr>
<td>5.118</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s19/F</td>
</tr>
<tr>
<td>5.121</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>ESP_S_d_1_s15/I1</td>
</tr>
<tr>
<td>5.492</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s15/F</td>
</tr>
<tr>
<td>5.671</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[0][A]</td>
<td>ESP_S_d_1_s13/I3</td>
</tr>
<tr>
<td>6.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C39[0][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s13/F</td>
</tr>
<tr>
<td>6.464</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>ESP_S_d_1_s9/I3</td>
</tr>
<tr>
<td>7.013</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s9/F</td>
</tr>
<tr>
<td>7.187</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td>ESP_S_d_1_s10/I1</td>
</tr>
<tr>
<td>7.742</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s10/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td>ESP_S_d_1_s4/I0</td>
</tr>
<tr>
<td>8.603</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s4/F</td>
</tr>
<tr>
<td>8.607</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][B]</td>
<td>ESP_S_d_1_s1/I2</td>
</tr>
<tr>
<td>9.060</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C39[3][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s1/F</td>
</tr>
<tr>
<td>10.020</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[3][B]</td>
<td>EXTIOSEL_d_s5/I0</td>
</tr>
<tr>
<td>10.391</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C33[3][B]</td>
<td style=" background: #97FFFF;">EXTIOSEL_d_s5/F</td>
</tr>
<tr>
<td>10.837</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>count_5_s3/I1</td>
</tr>
<tr>
<td>11.386</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">count_5_s3/F</td>
</tr>
<tr>
<td>11.727</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" font-weight:bold;">count_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td>count_3_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[1][B]</td>
<td>count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.709, 45.324%; route: 5.449, 52.443%; tC2Q: 0.232, 2.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>xray_base_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[B]</td>
<td>xray_base_addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>IOT8[B]</td>
<td style=" font-weight:bold;">xray_base_addr_0_s0/Q</td>
</tr>
<tr>
<td>3.997</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>ESP_S_d_1_s24/I0</td>
</tr>
<tr>
<td>4.567</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s24/F</td>
</tr>
<tr>
<td>4.569</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>ESP_S_d_1_s19/I3</td>
</tr>
<tr>
<td>5.118</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s19/F</td>
</tr>
<tr>
<td>5.121</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>ESP_S_d_1_s15/I1</td>
</tr>
<tr>
<td>5.492</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s15/F</td>
</tr>
<tr>
<td>5.671</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[0][A]</td>
<td>ESP_S_d_1_s13/I3</td>
</tr>
<tr>
<td>6.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C39[0][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s13/F</td>
</tr>
<tr>
<td>6.464</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>ESP_S_d_1_s9/I3</td>
</tr>
<tr>
<td>7.013</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s9/F</td>
</tr>
<tr>
<td>7.187</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td>ESP_S_d_1_s10/I1</td>
</tr>
<tr>
<td>7.742</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s10/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td>ESP_S_d_1_s4/I0</td>
</tr>
<tr>
<td>8.603</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s4/F</td>
</tr>
<tr>
<td>8.607</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][B]</td>
<td>ESP_S_d_1_s1/I2</td>
</tr>
<tr>
<td>9.060</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C39[3][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s1/F</td>
</tr>
<tr>
<td>10.020</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[3][B]</td>
<td>EXTIOSEL_d_s5/I0</td>
</tr>
<tr>
<td>10.391</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C33[3][B]</td>
<td style=" background: #97FFFF;">EXTIOSEL_d_s5/F</td>
</tr>
<tr>
<td>10.837</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>count_5_s3/I1</td>
</tr>
<tr>
<td>11.386</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">count_5_s3/F</td>
</tr>
<tr>
<td>11.727</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td style=" font-weight:bold;">count_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>count_4_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.709, 45.324%; route: 5.449, 52.443%; tC2Q: 0.232, 2.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>xray_base_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[B]</td>
<td>xray_base_addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>IOT8[B]</td>
<td style=" font-weight:bold;">xray_base_addr_0_s0/Q</td>
</tr>
<tr>
<td>3.997</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>ESP_S_d_1_s24/I0</td>
</tr>
<tr>
<td>4.567</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s24/F</td>
</tr>
<tr>
<td>4.569</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>ESP_S_d_1_s19/I3</td>
</tr>
<tr>
<td>5.118</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s19/F</td>
</tr>
<tr>
<td>5.121</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>ESP_S_d_1_s15/I1</td>
</tr>
<tr>
<td>5.492</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s15/F</td>
</tr>
<tr>
<td>5.671</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[0][A]</td>
<td>ESP_S_d_1_s13/I3</td>
</tr>
<tr>
<td>6.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C39[0][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s13/F</td>
</tr>
<tr>
<td>6.464</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>ESP_S_d_1_s9/I3</td>
</tr>
<tr>
<td>7.013</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s9/F</td>
</tr>
<tr>
<td>7.187</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td>ESP_S_d_1_s10/I1</td>
</tr>
<tr>
<td>7.742</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s10/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td>ESP_S_d_1_s4/I0</td>
</tr>
<tr>
<td>8.603</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s4/F</td>
</tr>
<tr>
<td>8.607</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][B]</td>
<td>ESP_S_d_1_s1/I2</td>
</tr>
<tr>
<td>9.060</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C39[3][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s1/F</td>
</tr>
<tr>
<td>10.020</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[3][B]</td>
<td>EXTIOSEL_d_s5/I0</td>
</tr>
<tr>
<td>10.391</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C33[3][B]</td>
<td style=" background: #97FFFF;">EXTIOSEL_d_s5/F</td>
</tr>
<tr>
<td>10.837</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>count_5_s3/I1</td>
</tr>
<tr>
<td>11.386</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">count_5_s3/F</td>
</tr>
<tr>
<td>11.727</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[2][B]</td>
<td style=" font-weight:bold;">count_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[2][B]</td>
<td>count_5_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[2][B]</td>
<td>count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.709, 45.324%; route: 5.449, 52.443%; tC2Q: 0.232, 2.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>is_m1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_data_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[B]</td>
<td>is_m1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>IOL15[B]</td>
<td style=" font-weight:bold;">is_m1_s0/Q</td>
</tr>
<tr>
<td>3.385</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td>n133_s2/I1</td>
</tr>
<tr>
<td>3.940</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C31[2][A]</td>
<td style=" background: #97FFFF;">n133_s2/F</td>
</tr>
<tr>
<td>4.622</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>trs_data_7_s7/I0</td>
</tr>
<tr>
<td>4.993</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C32[0][B]</td>
<td style=" background: #97FFFF;">trs_data_7_s7/F</td>
</tr>
<tr>
<td>5.454</td>
<td>0.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[0][B]</td>
<td>trs_data_7_s4/I2</td>
</tr>
<tr>
<td>6.003</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R32C32[0][B]</td>
<td style=" background: #97FFFF;">trs_data_7_s4/F</td>
</tr>
<tr>
<td>6.178</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[0][A]</td>
<td>n2564_s8/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C32[0][A]</td>
<td style=" background: #97FFFF;">n2564_s8/F</td>
</tr>
<tr>
<td>7.147</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[2][B]</td>
<td>n2564_s5/I3</td>
</tr>
<tr>
<td>7.696</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C32[2][B]</td>
<td style=" background: #97FFFF;">n2564_s5/F</td>
</tr>
<tr>
<td>7.840</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>n2564_s4/I2</td>
</tr>
<tr>
<td>8.211</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">n2564_s4/F</td>
</tr>
<tr>
<td>8.774</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][B]</td>
<td>n2564_s2/I1</td>
</tr>
<tr>
<td>9.291</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][B]</td>
<td style=" background: #97FFFF;">n2564_s2/F</td>
</tr>
<tr>
<td>9.975</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>n2564_s1/I0</td>
</tr>
<tr>
<td>10.492</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">n2564_s1/F</td>
</tr>
<tr>
<td>11.552</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT22[B]</td>
<td style=" font-weight:bold;">trs_data_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT22[B]</td>
<td>trs_data_7_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT22[B]</td>
<td>trs_data_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.984, 39.002%; route: 5.999, 58.727%; tC2Q: 0.232, 2.271%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>xray_base_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[B]</td>
<td>xray_base_addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>IOT8[B]</td>
<td style=" font-weight:bold;">xray_base_addr_0_s0/Q</td>
</tr>
<tr>
<td>3.997</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>ESP_S_d_1_s24/I0</td>
</tr>
<tr>
<td>4.567</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s24/F</td>
</tr>
<tr>
<td>4.569</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>ESP_S_d_1_s19/I3</td>
</tr>
<tr>
<td>5.118</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s19/F</td>
</tr>
<tr>
<td>5.121</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>ESP_S_d_1_s15/I1</td>
</tr>
<tr>
<td>5.492</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s15/F</td>
</tr>
<tr>
<td>5.671</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[0][A]</td>
<td>ESP_S_d_1_s13/I3</td>
</tr>
<tr>
<td>6.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C39[0][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s13/F</td>
</tr>
<tr>
<td>6.464</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>ESP_S_d_1_s9/I3</td>
</tr>
<tr>
<td>7.013</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s9/F</td>
</tr>
<tr>
<td>7.187</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td>ESP_S_d_1_s10/I1</td>
</tr>
<tr>
<td>7.742</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s10/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td>ESP_S_d_1_s4/I0</td>
</tr>
<tr>
<td>8.603</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s4/F</td>
</tr>
<tr>
<td>8.607</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][B]</td>
<td>ESP_S_d_1_s1/I2</td>
</tr>
<tr>
<td>9.060</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C39[3][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s1/F</td>
</tr>
<tr>
<td>10.020</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[3][B]</td>
<td>EXTIOSEL_d_s5/I0</td>
</tr>
<tr>
<td>10.391</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C33[3][B]</td>
<td style=" background: #97FFFF;">EXTIOSEL_d_s5/F</td>
</tr>
<tr>
<td>10.837</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>count_5_s3/I1</td>
</tr>
<tr>
<td>11.386</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">count_5_s3/F</td>
</tr>
<tr>
<td>11.531</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[2][A]</td>
<td style=" font-weight:bold;">count_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[2][A]</td>
<td>count_1_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C32[2][A]</td>
<td>count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.709, 46.193%; route: 5.253, 51.531%; tC2Q: 0.232, 2.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>is_m1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_data_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[B]</td>
<td>is_m1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>IOL15[B]</td>
<td style=" font-weight:bold;">is_m1_s0/Q</td>
</tr>
<tr>
<td>3.385</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td>n133_s2/I1</td>
</tr>
<tr>
<td>3.940</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C31[2][A]</td>
<td style=" background: #97FFFF;">n133_s2/F</td>
</tr>
<tr>
<td>4.622</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>trs_data_7_s7/I0</td>
</tr>
<tr>
<td>4.993</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C32[0][B]</td>
<td style=" background: #97FFFF;">trs_data_7_s7/F</td>
</tr>
<tr>
<td>5.531</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][B]</td>
<td>n2564_s7/I1</td>
</tr>
<tr>
<td>5.984</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C32[1][B]</td>
<td style=" background: #97FFFF;">n2564_s7/F</td>
</tr>
<tr>
<td>6.632</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[3][A]</td>
<td>n2565_s7/I3</td>
</tr>
<tr>
<td>7.202</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[3][A]</td>
<td style=" background: #97FFFF;">n2565_s7/F</td>
</tr>
<tr>
<td>7.375</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[3][B]</td>
<td>n2565_s4/I2</td>
</tr>
<tr>
<td>7.892</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C33[3][B]</td>
<td style=" background: #97FFFF;">n2565_s4/F</td>
</tr>
<tr>
<td>8.382</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>n2565_s2/I1</td>
</tr>
<tr>
<td>8.835</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">n2565_s2/F</td>
</tr>
<tr>
<td>9.353</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td>n2565_s1/I0</td>
</tr>
<tr>
<td>9.870</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td style=" background: #97FFFF;">n2565_s1/F</td>
</tr>
<tr>
<td>11.443</td>
<td>1.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT13[B]</td>
<td style=" font-weight:bold;">trs_data_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT13[B]</td>
<td>trs_data_6_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT13[B]</td>
<td>trs_data_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.436, 33.998%; route: 6.438, 63.706%; tC2Q: 0.232, 2.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>is_m1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_data_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[B]</td>
<td>is_m1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>IOL15[B]</td>
<td style=" font-weight:bold;">is_m1_s0/Q</td>
</tr>
<tr>
<td>3.385</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td>n133_s2/I1</td>
</tr>
<tr>
<td>3.940</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C31[2][A]</td>
<td style=" background: #97FFFF;">n133_s2/F</td>
</tr>
<tr>
<td>4.622</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>trs_data_7_s7/I0</td>
</tr>
<tr>
<td>4.993</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C32[0][B]</td>
<td style=" background: #97FFFF;">trs_data_7_s7/F</td>
</tr>
<tr>
<td>5.531</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[3][B]</td>
<td>n2565_s9/I1</td>
</tr>
<tr>
<td>6.080</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C32[3][B]</td>
<td style=" background: #97FFFF;">n2565_s9/F</td>
</tr>
<tr>
<td>6.083</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td>n2566_s5/I3</td>
</tr>
<tr>
<td>6.600</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td style=" background: #97FFFF;">n2566_s5/F</td>
</tr>
<tr>
<td>6.997</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[2][A]</td>
<td>n2566_s4/I3</td>
</tr>
<tr>
<td>7.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[2][A]</td>
<td style=" background: #97FFFF;">n2566_s4/F</td>
</tr>
<tr>
<td>7.857</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>n2566_s3/I2</td>
</tr>
<tr>
<td>8.319</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">n2566_s3/F</td>
</tr>
<tr>
<td>8.492</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>n2566_s2/I0</td>
</tr>
<tr>
<td>8.863</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">n2566_s2/F</td>
</tr>
<tr>
<td>9.381</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>n2566_s1/I1</td>
</tr>
<tr>
<td>9.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">n2566_s1/F</td>
</tr>
<tr>
<td>11.399</td>
<td>1.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td style=" font-weight:bold;">trs_data_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>trs_data_5_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT13[A]</td>
<td>trs_data_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.567, 35.451%; route: 6.263, 62.243%; tC2Q: 0.232, 2.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>xray_base_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>printer_sel_reg_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[B]</td>
<td>xray_base_addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>IOT8[B]</td>
<td style=" font-weight:bold;">xray_base_addr_0_s0/Q</td>
</tr>
<tr>
<td>3.997</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>ESP_S_d_1_s24/I0</td>
</tr>
<tr>
<td>4.567</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s24/F</td>
</tr>
<tr>
<td>4.569</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>ESP_S_d_1_s19/I3</td>
</tr>
<tr>
<td>5.118</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s19/F</td>
</tr>
<tr>
<td>5.121</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>ESP_S_d_1_s15/I1</td>
</tr>
<tr>
<td>5.492</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s15/F</td>
</tr>
<tr>
<td>5.671</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[0][A]</td>
<td>ESP_S_d_1_s13/I3</td>
</tr>
<tr>
<td>6.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C39[0][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s13/F</td>
</tr>
<tr>
<td>6.464</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>ESP_S_d_1_s9/I3</td>
</tr>
<tr>
<td>7.013</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s9/F</td>
</tr>
<tr>
<td>7.187</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td>ESP_S_d_1_s10/I1</td>
</tr>
<tr>
<td>7.742</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s10/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td>ESP_S_d_1_s4/I0</td>
</tr>
<tr>
<td>8.603</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s4/F</td>
</tr>
<tr>
<td>8.607</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][B]</td>
<td>ESP_S_d_1_s1/I2</td>
</tr>
<tr>
<td>9.060</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C39[3][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s1/F</td>
</tr>
<tr>
<td>10.020</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[3][B]</td>
<td>EXTIOSEL_d_s5/I0</td>
</tr>
<tr>
<td>10.391</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C33[3][B]</td>
<td style=" background: #97FFFF;">EXTIOSEL_d_s5/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][A]</td>
<td>n296_s0/I0</td>
</tr>
<tr>
<td>10.906</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C33[2][A]</td>
<td style=" background: #97FFFF;">n296_s0/F</td>
</tr>
<tr>
<td>11.234</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td style=" font-weight:bold;">printer_sel_reg_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>printer_sel_reg_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>printer_sel_reg_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.487, 45.337%; route: 5.178, 52.319%; tC2Q: 0.232, 2.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>is_m1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_data_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[B]</td>
<td>is_m1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>IOL15[B]</td>
<td style=" font-weight:bold;">is_m1_s0/Q</td>
</tr>
<tr>
<td>3.385</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td>n133_s2/I1</td>
</tr>
<tr>
<td>3.940</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C31[2][A]</td>
<td style=" background: #97FFFF;">n133_s2/F</td>
</tr>
<tr>
<td>4.622</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>trs_data_7_s7/I0</td>
</tr>
<tr>
<td>4.993</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C32[0][B]</td>
<td style=" background: #97FFFF;">trs_data_7_s7/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[3][B]</td>
<td>n2565_s15/I1</td>
</tr>
<tr>
<td>6.086</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R32C32[3][B]</td>
<td style=" background: #97FFFF;">n2565_s15/F</td>
</tr>
<tr>
<td>6.267</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>n2570_s4/I1</td>
</tr>
<tr>
<td>6.816</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">n2570_s4/F</td>
</tr>
<tr>
<td>6.988</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>n2570_s3/I2</td>
</tr>
<tr>
<td>7.441</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td style=" background: #97FFFF;">n2570_s3/F</td>
</tr>
<tr>
<td>7.854</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td>n2570_s2/I0</td>
</tr>
<tr>
<td>8.371</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td style=" background: #97FFFF;">n2570_s2/F</td>
</tr>
<tr>
<td>9.375</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>n2570_s1/I1</td>
</tr>
<tr>
<td>9.930</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">n2570_s1/F</td>
</tr>
<tr>
<td>11.184</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td style=" font-weight:bold;">trs_data_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT44[A]</td>
<td>trs_data_1_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT44[A]</td>
<td>trs_data_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.549, 36.042%; route: 6.066, 61.602%; tC2Q: 0.232, 2.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>xray_base_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_io_data_ready_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[B]</td>
<td>xray_base_addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>IOT8[B]</td>
<td style=" font-weight:bold;">xray_base_addr_0_s0/Q</td>
</tr>
<tr>
<td>3.997</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>ESP_S_d_1_s24/I0</td>
</tr>
<tr>
<td>4.567</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s24/F</td>
</tr>
<tr>
<td>4.569</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>ESP_S_d_1_s19/I3</td>
</tr>
<tr>
<td>5.118</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s19/F</td>
</tr>
<tr>
<td>5.121</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>ESP_S_d_1_s15/I1</td>
</tr>
<tr>
<td>5.492</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s15/F</td>
</tr>
<tr>
<td>5.671</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[0][A]</td>
<td>ESP_S_d_1_s13/I3</td>
</tr>
<tr>
<td>6.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C39[0][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s13/F</td>
</tr>
<tr>
<td>6.464</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>ESP_S_d_1_s9/I3</td>
</tr>
<tr>
<td>7.013</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s9/F</td>
</tr>
<tr>
<td>7.187</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td>ESP_S_d_1_s10/I1</td>
</tr>
<tr>
<td>7.742</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s10/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td>ESP_S_d_1_s4/I0</td>
</tr>
<tr>
<td>8.603</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s4/F</td>
</tr>
<tr>
<td>8.607</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][B]</td>
<td>ESP_S_d_1_s1/I2</td>
</tr>
<tr>
<td>9.060</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C39[3][B]</td>
<td style=" background: #97FFFF;">ESP_S_d_1_s1/F</td>
</tr>
<tr>
<td>10.020</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[3][B]</td>
<td>EXTIOSEL_d_s5/I0</td>
</tr>
<tr>
<td>10.391</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C33[3][B]</td>
<td style=" background: #97FFFF;">EXTIOSEL_d_s5/F</td>
</tr>
<tr>
<td>10.413</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[3][A]</td>
<td>trs_io_data_ready_s9/I0</td>
</tr>
<tr>
<td>10.962</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C33[3][A]</td>
<td style=" background: #97FFFF;">trs_io_data_ready_s9/F</td>
</tr>
<tr>
<td>11.106</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" font-weight:bold;">trs_io_data_ready_s6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>trs_io_data_ready_s6/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>trs_io_data_ready_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.709, 48.202%; route: 4.828, 49.423%; tC2Q: 0.232, 2.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>is_m1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_data_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[B]</td>
<td>is_m1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>IOL15[B]</td>
<td style=" font-weight:bold;">is_m1_s0/Q</td>
</tr>
<tr>
<td>3.385</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td>n133_s2/I1</td>
</tr>
<tr>
<td>3.940</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C31[2][A]</td>
<td style=" background: #97FFFF;">n133_s2/F</td>
</tr>
<tr>
<td>4.622</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>trs_data_7_s7/I0</td>
</tr>
<tr>
<td>4.993</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C32[0][B]</td>
<td style=" background: #97FFFF;">trs_data_7_s7/F</td>
</tr>
<tr>
<td>5.454</td>
<td>0.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[0][B]</td>
<td>trs_data_7_s4/I2</td>
</tr>
<tr>
<td>5.971</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C32[0][B]</td>
<td style=" background: #97FFFF;">trs_data_7_s4/F</td>
</tr>
<tr>
<td>6.402</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31[3][A]</td>
<td>n2567_s4/I3</td>
</tr>
<tr>
<td>6.855</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C31[3][A]</td>
<td style=" background: #97FFFF;">n2567_s4/F</td>
</tr>
<tr>
<td>7.345</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>n2567_s3/I2</td>
</tr>
<tr>
<td>7.716</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">n2567_s3/F</td>
</tr>
<tr>
<td>7.721</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td>n2567_s2/I0</td>
</tr>
<tr>
<td>8.238</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">n2567_s2/F</td>
</tr>
<tr>
<td>8.998</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][A]</td>
<td>n2567_s1/I1</td>
</tr>
<tr>
<td>9.451</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][A]</td>
<td style=" background: #97FFFF;">n2567_s1/F</td>
</tr>
<tr>
<td>11.053</td>
<td>1.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT9[A]</td>
<td style=" font-weight:bold;">trs_data_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT9[A]</td>
<td>trs_data_4_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT9[A]</td>
<td>trs_data_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.237, 33.316%; route: 6.247, 64.296%; tC2Q: 0.232, 2.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>is_m1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_data_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[B]</td>
<td>is_m1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>IOL15[B]</td>
<td style=" font-weight:bold;">is_m1_s0/Q</td>
</tr>
<tr>
<td>3.385</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td>n133_s2/I1</td>
</tr>
<tr>
<td>3.940</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C31[2][A]</td>
<td style=" background: #97FFFF;">n133_s2/F</td>
</tr>
<tr>
<td>4.622</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>trs_data_7_s7/I0</td>
</tr>
<tr>
<td>4.993</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C32[0][B]</td>
<td style=" background: #97FFFF;">trs_data_7_s7/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[3][B]</td>
<td>n2565_s15/I1</td>
</tr>
<tr>
<td>6.086</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R32C32[3][B]</td>
<td style=" background: #97FFFF;">n2565_s15/F</td>
</tr>
<tr>
<td>6.267</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[2][B]</td>
<td>n2569_s4/I1</td>
</tr>
<tr>
<td>6.784</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C33[2][B]</td>
<td style=" background: #97FFFF;">n2569_s4/F</td>
</tr>
<tr>
<td>7.031</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>n2569_s3/I0</td>
</tr>
<tr>
<td>7.580</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">n2569_s3/F</td>
</tr>
<tr>
<td>7.752</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>n2569_s2/I1</td>
</tr>
<tr>
<td>8.269</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">n2569_s2/F</td>
</tr>
<tr>
<td>9.196</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>n2569_s1/I0</td>
</tr>
<tr>
<td>9.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td style=" background: #97FFFF;">n2569_s1/F</td>
</tr>
<tr>
<td>10.875</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT44[B]</td>
<td style=" font-weight:bold;">trs_data_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT44[B]</td>
<td>trs_data_2_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT44[B]</td>
<td>trs_data_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.511, 36.810%; route: 5.795, 60.757%; tC2Q: 0.232, 2.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>is_m1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_xray_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[B]</td>
<td>is_m1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>IOL15[B]</td>
<td style=" font-weight:bold;">is_m1_s0/Q</td>
</tr>
<tr>
<td>3.598</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>wea_0_s1/I1</td>
</tr>
<tr>
<td>4.153</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">wea_0_s1/F</td>
</tr>
<tr>
<td>5.018</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>ram_write_access_s0/I2</td>
</tr>
<tr>
<td>5.588</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">ram_write_access_s0/F</td>
</tr>
<tr>
<td>5.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[3][A]</td>
<td>n2065_s7/I3</td>
</tr>
<tr>
<td>6.146</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R23C33[3][A]</td>
<td style=" background: #97FFFF;">n2065_s7/F</td>
</tr>
<tr>
<td>6.563</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][B]</td>
<td>n2065_s0/I0</td>
</tr>
<tr>
<td>7.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R24C34[0][B]</td>
<td style=" background: #97FFFF;">n2065_s0/F</td>
</tr>
<tr>
<td>8.010</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[1][B]</td>
<td>n4331_s0/I1</td>
</tr>
<tr>
<td>8.580</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C37[1][B]</td>
<td style=" background: #97FFFF;">n4331_s0/F</td>
</tr>
<tr>
<td>9.304</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[1][A]</td>
<td style=" font-weight:bold;">state_xray_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[1][A]</td>
<td>state_xray_0_s0/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C37[1][A]</td>
<td>state_xray_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.703, 33.928%; route: 5.032, 63.160%; tC2Q: 0.232, 2.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>is_m1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stub_run_count_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[B]</td>
<td>is_m1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>IOL15[B]</td>
<td style=" font-weight:bold;">is_m1_s0/Q</td>
</tr>
<tr>
<td>3.598</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>wea_0_s1/I1</td>
</tr>
<tr>
<td>4.153</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">wea_0_s1/F</td>
</tr>
<tr>
<td>5.018</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>ram_write_access_s0/I2</td>
</tr>
<tr>
<td>5.588</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">ram_write_access_s0/F</td>
</tr>
<tr>
<td>5.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[3][A]</td>
<td>n2065_s7/I3</td>
</tr>
<tr>
<td>6.146</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R23C33[3][A]</td>
<td style=" background: #97FFFF;">n2065_s7/F</td>
</tr>
<tr>
<td>6.563</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][B]</td>
<td>n2065_s0/I0</td>
</tr>
<tr>
<td>7.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R24C34[0][B]</td>
<td style=" background: #97FFFF;">n2065_s0/F</td>
</tr>
<tr>
<td>8.010</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>n4332_s0/I0</td>
</tr>
<tr>
<td>8.559</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">n4332_s0/F</td>
</tr>
<tr>
<td>8.563</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>n2153_s3/I3</td>
</tr>
<tr>
<td>9.112</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">n2153_s3/F</td>
</tr>
<tr>
<td>9.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td style=" font-weight:bold;">stub_run_count_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>stub_run_count_0_s3/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>stub_run_count_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.231, 41.554%; route: 4.312, 55.462%; tC2Q: 0.232, 2.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>is_m1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stub_run_count_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[B]</td>
<td>is_m1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>IOL15[B]</td>
<td style=" font-weight:bold;">is_m1_s0/Q</td>
</tr>
<tr>
<td>3.598</td>
<td>2.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>wea_0_s1/I1</td>
</tr>
<tr>
<td>4.153</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">wea_0_s1/F</td>
</tr>
<tr>
<td>5.018</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>ram_write_access_s0/I2</td>
</tr>
<tr>
<td>5.588</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">ram_write_access_s0/F</td>
</tr>
<tr>
<td>5.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[3][A]</td>
<td>n2065_s7/I3</td>
</tr>
<tr>
<td>6.146</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R23C33[3][A]</td>
<td style=" background: #97FFFF;">n2065_s7/F</td>
</tr>
<tr>
<td>6.563</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][B]</td>
<td>n2065_s0/I0</td>
</tr>
<tr>
<td>7.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R24C34[0][B]</td>
<td style=" background: #97FFFF;">n2065_s0/F</td>
</tr>
<tr>
<td>8.010</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>n4332_s0/I0</td>
</tr>
<tr>
<td>8.559</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">n4332_s0/F</td>
</tr>
<tr>
<td>8.563</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>n2152_s3/I3</td>
</tr>
<tr>
<td>9.112</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">n2152_s3/F</td>
</tr>
<tr>
<td>9.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">stub_run_count_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>stub_run_count_1_s5/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>stub_run_count_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.231, 41.554%; route: 4.312, 55.462%; tC2Q: 0.232, 2.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>is_m1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_data_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[B]</td>
<td>is_m1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>IOL15[B]</td>
<td style=" font-weight:bold;">is_m1_s0/Q</td>
</tr>
<tr>
<td>3.385</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td>n133_s2/I1</td>
</tr>
<tr>
<td>3.940</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C31[2][A]</td>
<td style=" background: #97FFFF;">n133_s2/F</td>
</tr>
<tr>
<td>4.622</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>trs_data_7_s7/I0</td>
</tr>
<tr>
<td>4.993</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C32[0][B]</td>
<td style=" background: #97FFFF;">trs_data_7_s7/F</td>
</tr>
<tr>
<td>5.454</td>
<td>0.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[0][B]</td>
<td>trs_data_7_s4/I2</td>
</tr>
<tr>
<td>5.971</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C32[0][B]</td>
<td style=" background: #97FFFF;">trs_data_7_s4/F</td>
</tr>
<tr>
<td>6.561</td>
<td>0.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[3][A]</td>
<td>trs_data_7_s3/I2</td>
</tr>
<tr>
<td>7.023</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R30C33[3][A]</td>
<td style=" background: #97FFFF;">trs_data_7_s3/F</td>
</tr>
<tr>
<td>8.907</td>
<td>1.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[B]</td>
<td style=" font-weight:bold;">trs_data_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[B]</td>
<td>trs_data_0_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL2[B]</td>
<td>trs_data_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 25.163%; route: 5.433, 71.772%; tC2Q: 0.232, 3.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1000.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>n2927_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_audio_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R26C34[0][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1000.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">n2927_s2/I0</td>
</tr>
<tr>
<td>1000.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td style=" background: #97FFFF;">n2927_s2/F</td>
</tr>
<tr>
<td>1000.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">clk_audio_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1000.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>clk_audio_s1/CLK</td>
</tr>
<tr>
<td>1000.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_s1</td>
</tr>
<tr>
<td>1000.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>clk_audio_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[2]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>params[2]_3_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R29C37[1][A]</td>
<td style=" font-weight:bold;">params[2]_3_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">bram/dpb_inst_7/DIB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bram/dpb_inst_7/CLKB</td>
</tr>
<tr>
<td>1.527</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bram/dpb_inst_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.766%; tC2Q: 0.202, 43.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[2]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][B]</td>
<td>params[2]_6_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R29C37[2][B]</td>
<td style=" font-weight:bold;">params[2]_6_s0/Q</td>
</tr>
<tr>
<td>1.761</td>
<td>0.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">bram/dpb_inst_13/DIB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>bram/dpb_inst_13/CLKB</td>
</tr>
<tr>
<td>1.527</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>bram/dpb_inst_13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 58.164%; tC2Q: 0.202, 41.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[2]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td>params[2]_4_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R30C36[2][A]</td>
<td style=" font-weight:bold;">params[2]_4_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">bram/dpb_inst_9/DIB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bram/dpb_inst_9/CLKB</td>
</tr>
<tr>
<td>1.527</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bram/dpb_inst_9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.391, 65.930%; tC2Q: 0.202, 34.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[1]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xram/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>params[1]_7_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R25C35[0][B]</td>
<td style=" font-weight:bold;">params[1]_7_s0/Q</td>
</tr>
<tr>
<td>1.872</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">xram/dpb_inst_0/DIB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>xram/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>1.527</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>xram/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.392, 66.000%; tC2Q: 0.202, 34.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga/z80_dsp/dpb_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga/char_rom/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C36[0][B]</td>
<td>vga/z80_dsp/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>0.934</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R45C36[0][B]</td>
<td style=" font-weight:bold;">vga/z80_dsp/gowin_pipe_reg_z80_dsp_data_b[5]/Q</td>
</tr>
<tr>
<td>1.196</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">vga/char_rom/sp_inst_0/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>vga/char_rom/sp_inst_0/CLK</td>
</tr>
<tr>
<td>0.850</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>vga/char_rom/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga/z80_dsp/dpb_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga/char_rom/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C36[0][A]</td>
<td>vga/z80_dsp/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>0.934</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R45C36[0][A]</td>
<td style=" font-weight:bold;">vga/z80_dsp/gowin_pipe_reg_z80_dsp_data_b[2]/Q</td>
</tr>
<tr>
<td>1.196</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">vga/char_rom/sp_inst_0/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>vga/char_rom/sp_inst_0/CLK</td>
</tr>
<tr>
<td>0.850</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>vga/char_rom/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[1]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[1][A]</td>
<td>params[1]_1_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R26C35[1][A]</td>
<td style=" font-weight:bold;">params[1]_1_s0/Q</td>
</tr>
<tr>
<td>1.742</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">bram/dpb_inst_7/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bram/dpb_inst_7/CLKB</td>
</tr>
<tr>
<td>1.396</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bram/dpb_inst_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.463%; tC2Q: 0.202, 43.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xram/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[2][A]</td>
<td>params[1]_4_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R24C34[2][A]</td>
<td style=" font-weight:bold;">params[1]_4_s0/Q</td>
</tr>
<tr>
<td>1.873</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">xram/dpb_inst_0/DIB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>xram/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>1.527</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>xram/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.393, 66.066%; tC2Q: 0.202, 33.934%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga/z80_dsp/dpb_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga/char_rom/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C35[2][A]</td>
<td>vga/z80_dsp/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>0.934</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R45C35[2][A]</td>
<td style=" font-weight:bold;">vga/z80_dsp/gowin_pipe_reg_z80_dsp_data_b[6]/Q</td>
</tr>
<tr>
<td>1.206</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">vga/char_rom/sp_inst_0/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>vga/char_rom/sp_inst_0/CLK</td>
</tr>
<tr>
<td>0.850</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>vga/char_rom/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[1]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xram/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][B]</td>
<td>params[1]_5_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R24C35[2][B]</td>
<td style=" font-weight:bold;">params[1]_5_s0/Q</td>
</tr>
<tr>
<td>1.891</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">xram/dpb_inst_0/DIB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>xram/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>1.527</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>xram/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.412, 67.075%; tC2Q: 0.202, 32.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga/z80_le18_y_reg_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga/z80_le18/dpb_inst_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C33[2][A]</td>
<td>vga/z80_le18_y_reg_7_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R36C33[2][A]</td>
<td style=" font-weight:bold;">vga/z80_le18_y_reg_7_s0/Q</td>
</tr>
<tr>
<td>1.760</td>
<td>0.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">vga/z80_le18/dpb_inst_4/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>vga/z80_le18/dpb_inst_4/CLKA</td>
</tr>
<tr>
<td>1.396</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>vga/z80_le18/dpb_inst_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 58.148%; tC2Q: 0.202, 41.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[2][A]</td>
<td>params[1]_4_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R24C34[2][A]</td>
<td style=" font-weight:bold;">params[1]_4_s0/Q</td>
</tr>
<tr>
<td>1.763</td>
<td>0.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">bram/dpb_inst_7/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bram/dpb_inst_7/CLKB</td>
</tr>
<tr>
<td>1.396</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bram/dpb_inst_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.283, 58.375%; tC2Q: 0.202, 41.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[1]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][B]</td>
<td>params[1]_5_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R24C35[2][B]</td>
<td style=" font-weight:bold;">params[1]_5_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">bram/dpb_inst_7/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bram/dpb_inst_7/CLKB</td>
</tr>
<tr>
<td>1.396</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bram/dpb_inst_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.286, 58.567%; tC2Q: 0.202, 41.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[2]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[1][A]</td>
<td>params[2]_5_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R32C36[1][A]</td>
<td style=" font-weight:bold;">params[2]_5_s0/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">bram/dpb_inst_11/DIB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>bram/dpb_inst_11/CLKB</td>
</tr>
<tr>
<td>1.527</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>bram/dpb_inst_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.429, 67.981%; tC2Q: 0.202, 32.019%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td>heartbeat_2_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td style=" font-weight:bold;">heartbeat_2_s0/Q</td>
</tr>
<tr>
<td>1.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C30[1][A]</td>
<td>n3283_s/I1</td>
</tr>
<tr>
<td>1.713</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td style=" background: #97FFFF;">n3283_s/SUM</td>
</tr>
<tr>
<td>1.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td style=" font-weight:bold;">heartbeat_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td>heartbeat_2_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C30[1][A]</td>
<td>heartbeat_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>heartbeat_6_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" font-weight:bold;">heartbeat_6_s0/Q</td>
</tr>
<tr>
<td>1.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C31[0][A]</td>
<td>n3279_s/I1</td>
</tr>
<tr>
<td>1.713</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">n3279_s/SUM</td>
</tr>
<tr>
<td>1.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" font-weight:bold;">heartbeat_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>heartbeat_6_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>heartbeat_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>heartbeat_8_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" font-weight:bold;">heartbeat_8_s0/Q</td>
</tr>
<tr>
<td>1.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C31[1][A]</td>
<td>n3277_s/I1</td>
</tr>
<tr>
<td>1.713</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" background: #97FFFF;">n3277_s/SUM</td>
</tr>
<tr>
<td>1.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" font-weight:bold;">heartbeat_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>heartbeat_8_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>heartbeat_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>heartbeat_12_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" font-weight:bold;">heartbeat_12_s0/Q</td>
</tr>
<tr>
<td>1.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C32[0][A]</td>
<td>n3273_s/I1</td>
</tr>
<tr>
<td>1.713</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">n3273_s/SUM</td>
</tr>
<tr>
<td>1.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" font-weight:bold;">heartbeat_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>heartbeat_12_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>heartbeat_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td>heartbeat_14_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td style=" font-weight:bold;">heartbeat_14_s0/Q</td>
</tr>
<tr>
<td>1.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C32[1][A]</td>
<td>n3271_s/I1</td>
</tr>
<tr>
<td>1.713</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td style=" background: #97FFFF;">n3271_s/SUM</td>
</tr>
<tr>
<td>1.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td style=" font-weight:bold;">heartbeat_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td>heartbeat_14_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C32[1][A]</td>
<td>heartbeat_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>heartbeat_18_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td style=" font-weight:bold;">heartbeat_18_s0/Q</td>
</tr>
<tr>
<td>1.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C33[0][A]</td>
<td>n3267_s/I1</td>
</tr>
<tr>
<td>1.713</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td style=" background: #97FFFF;">n3267_s/SUM</td>
</tr>
<tr>
<td>1.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td style=" font-weight:bold;">heartbeat_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>heartbeat_18_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>heartbeat_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[1][A]</td>
<td>heartbeat_20_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C33[1][A]</td>
<td style=" font-weight:bold;">heartbeat_20_s0/Q</td>
</tr>
<tr>
<td>1.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C33[1][A]</td>
<td>n3265_s/I1</td>
</tr>
<tr>
<td>1.713</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C33[1][A]</td>
<td style=" background: #97FFFF;">n3265_s/SUM</td>
</tr>
<tr>
<td>1.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][A]</td>
<td style=" font-weight:bold;">heartbeat_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[1][A]</td>
<td>heartbeat_20_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C33[1][A]</td>
<td>heartbeat_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>bitcnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>bitcnt_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td>bitcnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C35[0][A]</td>
<td style=" font-weight:bold;">bitcnt_1_s2/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td>n867_s2/I0</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td style=" background: #97FFFF;">n867_s2/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td style=" font-weight:bold;">bitcnt_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td>bitcnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C35[0][A]</td>
<td>bitcnt_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C41[1][A]</td>
<td>heartbeat_0_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C41[1][A]</td>
<td style=" font-weight:bold;">heartbeat_0_s0/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C41[1][A]</td>
<td>n3285_s2/I0</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C41[1][A]</td>
<td style=" background: #97FFFF;">n3285_s2/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C41[1][A]</td>
<td style=" font-weight:bold;">heartbeat_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>463</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C41[1][A]</td>
<td>heartbeat_0_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C41[1][A]</td>
<td>heartbeat_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>audio_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">audio_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C33[1][A]</td>
<td>n2901_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td style=" background: #97FFFF;">n2901_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">audio_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>audio_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>audio_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.651</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.651</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.594</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.651</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.651</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.594</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_4_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.651</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.651</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.594</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.651</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.651</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.594</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.651</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.651</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.594</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.651</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.651</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.594</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.651</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.651</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.594</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.651</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.651</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.594</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.837</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.837</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>0.815</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>5.652</td>
<td>0.652</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.837</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.837</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>0.815</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>5.652</td>
<td>0.652</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>625</td>
<td>clk_pixel</td>
<td>12.539</td>
<td>0.631</td>
</tr>
<tr>
<td>463</td>
<td>clk</td>
<td>0.011</td>
<td>0.261</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>21.377</td>
<td>1.863</td>
</tr>
<tr>
<td>128</td>
<td>n4054_4</td>
<td>18.365</td>
<td>1.341</td>
</tr>
<tr>
<td>103</td>
<td>true_hdmi_output.packet_pixel_counter[0]</td>
<td>16.903</td>
<td>2.044</td>
</tr>
<tr>
<td>92</td>
<td>vga_clk</td>
<td>22.857</td>
<td>0.261</td>
</tr>
<tr>
<td>92</td>
<td>true_hdmi_output.packet_pixel_counter[1]</td>
<td>17.621</td>
<td>1.520</td>
</tr>
<tr>
<td>72</td>
<td>samples_remaining[1]</td>
<td>21.492</td>
<td>1.004</td>
</tr>
<tr>
<td>64</td>
<td>audio_sample_word_buffer_90</td>
<td>22.191</td>
<td>1.157</td>
</tr>
<tr>
<td>64</td>
<td>audio_sample_word_buffer_92</td>
<td>21.929</td>
<td>1.244</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R16C24</td>
<td>90.28%</td>
</tr>
<tr>
<td>R23C35</td>
<td>87.50%</td>
</tr>
<tr>
<td>R25C33</td>
<td>86.11%</td>
</tr>
<tr>
<td>R34C27</td>
<td>86.11%</td>
</tr>
<tr>
<td>R35C33</td>
<td>86.11%</td>
</tr>
<tr>
<td>R32C26</td>
<td>84.72%</td>
</tr>
<tr>
<td>R38C26</td>
<td>83.33%</td>
</tr>
<tr>
<td>R17C35</td>
<td>83.33%</td>
</tr>
<tr>
<td>R35C23</td>
<td>83.33%</td>
</tr>
<tr>
<td>R27C34</td>
<td>81.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
