<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="Synchronization Control" />
<meta name="abstract" content="The mc2com command creates a default set of sync points based on its analysis of the design. To override these default sync points, you can use the vsim -mc2synccntl command." />
<meta name="description" content="The mc2com command creates a default set of sync points based on its analysis of the design. To override these default sync points, you can use the vsim -mc2synccntl command." />
<meta name="prodname" content="Questa SIM Multi-Core Simulation User's Guide" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-07-10" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="questa_sim_multicore" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="none" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM Multi-Core Simulation User’s Guide" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.060,doc.type.documentation.sys,product.id.P10467" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Synchronization Control</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Synchronization Control" />
<meta name="attributes" content="product.version.2020.4,sort.order.060,doc.type.documentation.sys,product.id.P10467" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Synchronization Control</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc">The mc2com
command creates a default set of sync points based on its analysis
of the design. To override these default sync points, you can use
the vsim -mc2synccntl command. </span>
</div>
<div class="section Subsections"><div class="section Subsection" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__idf0c35a45-4334-4004-a0e9-831980f29699"><p class="p">The controls (whether default or user-specified)
that override the default sync points provided by vsim -mc2synccntl
are shown in a message during vsim execution. For example:</p>
<pre class="pre codeblock leveled"><code><span class="ph FontProperty P9"># ** Note: (vsim-8840) The following
MC2 sync controls will be used : verilog.</span> </code></pre></div>
<div class="section Subsection" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__id216286e5-8498-441a-9d0e-df6a8401c3a9"><h2 class="title Subheading sectiontitle">Syntax</h2><p class="p">vsim <a class="xref fm:HeadingOnly" href="Command_Vsim_id4cb976b3.html#id4cb976b3-c7d5-4fb1-8574-f608deccfa6e__ida3e49745-ceaa-4b5a-b52a-46c427fbd318">‑mc2synccntl=&lt;sync_cntl&gt;[,&lt;sync_cntl&gt;...]</a> </p>
<p class="p">where &lt;sync_cntl&gt; is comma-separated list
of the named events listed below. For example:</p>
<p class="lines ApplCommand leveled">vsim -mc2 -mc2synccntl=active,vhdl </p>
<p class="p">The values for named events you can specify
for synchronization points are described below. </p>
<ul class="ul"><li class="li" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__id7535f9c5-10e4-4f48-b5dc-7e723404c34a"><p class="p">active — Perform sync at the end
of active queue. This value is very costly and should be used only
for a design that is highly sensitive to the number of propagations
within a time step. Most designs do not require this control to
be enabled in order to simulate correctly. </p>
</li>
<li class="li" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__idf3f683b7-9f60-46be-9c32-3a7b4446adc0"><p class="p">events — Perform communication of
VHDL signal values when events occur on signals. Communication of
VHDL signal values will usually occur when signals at port boundaries
have activity. A common occurrence of activity that occurs without
a value change is when a resolved signal has multiple drivers, a
value of one of the drivers changes, but the resolved value remains
unchanged. Use of the events sync control will cause communication
of signal values only when events occur on signals, rather than
just activity. Unless a port on a partition boundary is connected
to a signal that has the 'quiet, 'transaction, or 'active attributes,
using the events sync control may reduce communication without affecting
simulation accuracy.</p>
</li>
<li class="li" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__id3bdd4ddb-4224-4e0a-865f-8b9406ff39fb"><p class="p">hipri— Sync at the end of the high-priority
queue. This is first the possible synchronization point for VHDL
events. </p>
</li>
<li class="li" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__id3104a782-09dd-4763-b4b5-1a587b5f832b"><p class="p">immed_ca — Sync after all continuous
assignments have been performed, but before their fanouts have taken
effect.</p>
</li>
<li class="li" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__id53e2b5e3-ad94-4af1-829c-408592acb101"><p class="p">inactive — Sync at the end of inactive
queue. </p>
</li>
<li class="li" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__id2829aa2b-0823-448b-ac59-44f794df21f8"><p class="p">looplimit= — Specify a maximum number
of times to reloop synchronization. If value = <span class="keyword ParameterName RequiredReplaceable">n</span>,
the synchronization will be relooped a maximum of <span class="keyword ParameterName RequiredReplaceable">n</span> times.
By default, the reloop limit is set to match the simulator’s delta
iteration limit, which prevents infinite looping during simulation. </p>
</li>
<li class="li" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__id24ba91ff-daec-4a22-b366-08f2a21074c7"><p class="p">nba — Sync at the end of the Verilog
non-blocking assignment event queue. </p>
</li>
<li class="li" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__id48540692-f686-4ef4-911f-301c07366726"><p class="p">observed — Sync at the end of Observed
queue. </p>
</li>
<li class="li" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__idf3e43c52-1643-4370-bd6d-db736e73a641"><p class="p">preponed — Sync at the end of Preponed
queue. </p>
</li>
<li class="li" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__id4af2710a-891f-495b-b1d8-d264dc379b49"><p class="p">postponed — Sync at the end of Postponed
queue. </p>
</li>
<li class="li" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__iddeff7562-b1b3-4625-94ce-c3260e683e68"><p class="p">reactive — Sync at the end of Re-active
queue. </p>
</li>
<li class="li" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__iddc57e2d2-f01b-4497-90ed-1416d46da996"><p class="p">reloop — Reloop the synchronization
when needed. When enabled, if data is exchanged between any partitions
at any of the above sync points and new events are generated in
a higher-priority queue, synchronization will “reloop” to the first synchronization
point. By default, the reloop sync control is enabled.</p>
</li>
<li class="li" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__idfbf30f19-1b5a-403a-9a35-243a8a0b2f36"><p class="p">renba — Sync at the end of Re-NBA
queue.</p>
</li>
<li class="li" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__id77be9588-ec4f-4b0d-ab9e-45aacc6813b0"><p class="p">synch — Sync at the point after all
PLI read/write events are completed.</p>
</li>
<li class="li" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__id84a6d5ae-0838-44c0-8c52-a8a90bc98edc"><p class="p">systemc — Sync at the end of SystemC queue.</p>
</li>
</ul>
</div>
<div class="section Subsection" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__id63ee27ce-0e93-4838-a145-2a6db56fa2f9"><h2 class="title Subheading sectiontitle">Sync Control Aliases</h2><p class="p">The following aliases for named events specify
several Sync Controls and are provided for your convenience. </p>
<ul class="ul"><li class="li" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__idacc7f2c4-6df9-4b0d-bd3d-455fc637a16a"><p class="p">verilog — This alias should be used
with Verilog partition boundary. I It enables the synch and nba
sync controls. </p>
</li>
<li class="li" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__id4fd57cf2-9b3e-4fa5-8ced-d6ed1e12e16f"><p class="p">verilog_conservative — This alias
should be used with Verilog partition boundary and when design partitions
need tighter synchronization, for example, situations like 0-delay
loop across partitions. This alias is <span class="ph FontProperty emphasis">more expensive</span> than
the Verilog sync control as it does more fine-grained synchronizations.
This alias enables the active, synch, and nba sync controls. </p>
</li>
<li class="li" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__ide2f93e9c-120d-4849-8cbc-81d90838ed82"><p class="p">verilog_aggressive — This alias should
be used with Verilog partition boundary and when the design is highly
synchronous and does not need fine-grained synchronizations. This
control should be used with care, and its usage should be re-evaluated
if you re-partition the design or if there are major changes in
the design itself. This alias will produce faster results than other
Verilog sync controls. This alias enables only the nba sync control. </p>
</li>
<li class="li" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__id54ffe2ce-a53d-4635-87b5-d6f1bc99c429"><p class="p">vhdl — This alias performs synchronization
for VHDL design units at partition boundaries. It enables the active
and hipri sync controls. </p>
</li>
<li class="li" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__idf964ec88-6826-406c-a6ab-c0c51a5f5271"><p class="p">vhdl_aggressive — This alias performs
synchronization of VHDL design units at partition boundaries and
only when the design does not have activity sensitive attribute
usage (for example, 'quiet, 'transaction, or 'active). This alias
enables the active, hipri, and events sync controls. </p>
</li>
<li class="li" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__idca309581-62d7-48de-9b25-12e3cfe6aae8"><p class="p">sv_conservative — This alias is required
when cross-partition communication is sensitive to SystemVerilog
scheduling regions. It will turn on all SystemVerilog fine-grained
controls. You can also choose to use few individual controls, as
per your design construct usage. This alias enables all the SystemVerilog-specific
sync points: reactive, renba, postponed, preponed, and observed. </p>
</li>
</ul>
<p class="p">You need to use minimum set of sync controls
required for correct simulation. These set of controls are governed
by partition's boundary HDL language and also by design HDL language.
Excessive usage can badly hurt the performance, while inadequate
usage can result in incorrect behavior. So, it is important to use
right set of sync controls. </p>
<ul class="ul"><li class="li" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__id2417d243-9a97-47a4-8367-a5eb7962e295"><p class="p">For
Verilog boundary, use the verilog sync control alias. </p>
</li>
<li class="li" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__id927f120c-f362-4433-9e5c-d3f84f83b6a5"><p class="p">For
VHDL boundary, use the vhdl sync control alias. There are other variants
of these sync control aliases as described in the <a class="xref fm:HeadingOnly" href="#idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__id63ee27ce-0e93-4838-a145-2a6db56fa2f9">Sync Control Aliases</a> section.</p>
</li>
<li class="li" id="idf05b4c6d-a26c-48bb-af01-6942f3cff7ac__idbc5ade49-71ab-4e3c-b995-2754e0448790"><p class="p">For
mixed-HDL design, you may need both of the verilog and vhdl sync control
aliases. Most of the time, the verilog control alias is sufficient,
unless you are partitioning at VHDL boundaries. Sometimes, the vhdl
control alias is required for mixed-HDL designs, such as when design
requirement is to produce delta-accurate results (This translates
to more fine-grained synchronization and hence use of the vhdl control
alias). </p>
</li>
</ul>
<p class="p">Exact sync controls that a design would require
is mainly governed by how partition boundaries are driven by HDL
design constructs and how they fan-out to other HDL constructs. A
good way to find out required sync controls for a design is to start
using sufficient controls required for partition boundary's HDL.
If you are not able to produce correct results, add more sync controls
according to the design's HDL. </p>
<p class="p">Once you get the desired simulation behavior
with a set of sync controls, and if you are interested in further
speeding up simulation, try to reduce fine-grained sync controls
(or use aggressive controls). Take care when using aggressive controls—they
may not produce the same behavior over time, such as when your design
is changing heavily or if partitioning is changing. </p>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_ReferenceInformationPartitionFilesCommands_id32b2858a.html" title="This chapter provides reference information for partition files and the commands used for multi-core simulation. This information includes a description of how to modify the default set of sync points based on the post-simulation analysis of the design.">Reference Information for Partition Files and Commands</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_multicore"
                DocTitle = "Questa® SIM Multi-Core Simulation User’s Guide"
                PageTitle = "Synchronization Control"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_SynchronizationControl_idf05b4c6d.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM Multi-Core Simulation User’s Guide Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>