下面是给定内容的中文翻译：

# SPDX-许可证标识符: (GPL-2.0-only 或 BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/pci/baikal,bt1-pcie.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

标题: Baikal-T1 PCIe 根端口控制器

维护者:
  - Serge Semin <fancer.lancer@gmail.com>

描述:
  集成在Baikal-T1 SoC根复合体控制器中的单端口激活控制器。它基于DWC RC PCIe v4.60a IP内核，配置为仅有一个根端口功能，并且能够在x4通道上建立高达Gen.3的速度链接。它没有内置时钟和复位控制模块，因此需要软件来正确初始化接口。有四个输入和四个输出的iATU区域，可以在PCIe总线上发送所有必需的TLP类型。
allOf:
  - $ref: /schemas/pci/snps,dw-pcie.yaml#

属性:
  compatible:
    常量: baikal,bt1-pcie

  reg:
    描述:
      DBI、DBI2以及至少4KB的输出iATU能力区域用于外围设备的配置空间访问
maxItems: 3

  reg-names:
    项目:
      - 常量: dbi
      - 常量: dbi2
      - 常量: config

  interrupts:
    描述:
      提供MSI、AER、PME、热插拔、链路带宽管理、链路均衡请求和八个读/写eDMA中断线
maxItems: 14

  interrupt-names:
    项目:
      - 常量: dma0
      - 常量: dma1
      - 常量: dma2
      - 常量: dma3
      - 常量: dma4
      - 常量: dma5
      - 常量: dma6
      - 常量: dma7
      - 常量: msi
      - 常量: aer
      - 常量: pme
      - 常量: hp
      - 常量: bw_mg
      - 常量: l_eq

  clocks:
    描述:
      DBI（连接到APB总线）、AXI总线主控器和从机接口由专用的应用时钟供电。一个通用参考时钟信号应连接到SoC相应的Ref-pad上，然后该时钟信号将在控制器核心子模块之间重新分配（如pipe、core、aux等）
maxItems: 4

  clock-names:
    项目:
      - 常量: dbi
      - 常量: mstr
      - 常量: slv
      - 常量: ref

  resets:
    描述:
      控制器的综合复位逻辑应通过软件实现，因此几乎所有可能的应用程序和核心复位信号都通过系统CCU模块暴露出来
maxItems: 9

  reset-names:
    项目:
      - 常量: mstr
      - 常量: slv
      - 常量: pwr
      - 常量: hot
      - 常量: phy
      - 常量: core
      - 常量: pipe
      - 常量: sticky
      - 常量: non-sticky

  baikal,bt1-syscon:
    $ref: /schemas/types.yaml#/definitions/phandle
    描述:
      指向Baikal-T1系统控制器DT节点的句柄。需要它来访问一些额外的PM、复位相关和LTSSM信号
num-lanes:
    最大值: 4

  max-link-speed:
    最大值: 3

必需:
  - compatible
  - reg
  - reg-names
  - interrupts
  - interrupt-names

未评估的属性: false

示例:
  - |
    #include <dt-bindings/interrupt-controller/mips-gic.h>
    #include <dt-bindings/gpio/gpio.h>

    pcie@1f052000 {
      compatible = "baikal,bt1-pcie";
      device_type = "pci";
      reg = <0x1f052000 0x1000>, <0x1f053000 0x1000>, <0x1bdbf000 0x1000>;
      reg-names = "dbi", "dbi2", "config";
      #address-cells = <3>;
      #size-cells = <2>;
      ranges = <0x81000000 0 0x00000000 0x1bdb0000 0 0x00008000>,
               <0x82000000 0 0x20000000 0x08000000 0 0x13db0000>;
      bus-range = <0x0 0xff>;

      interrupts = <GIC_SHARED 80 IRQ_TYPE_LEVEL_HIGH>,
                   <GIC_SHARED 81 IRQ_TYPE_LEVEL_HIGH>,
                   <GIC_SHARED 82 IRQ_TYPE_LEVEL_HIGH>,
                   <GIC_SHARED 83 IRQ_TYPE_LEVEL_HIGH>,
                   <GIC_SHARED 84 IRQ_TYPE_LEVEL_HIGH>,
                   <GIC_SHARED 85 IRQ_TYPE_LEVEL_HIGH>,
                   <GIC_SHARED 86 IRQ_TYPE_LEVEL_HIGH>,
                   <GIC_SHARED 87 IRQ_TYPE_LEVEL_HIGH>,
                   <GIC_SHARED 88 IRQ_TYPE_LEVEL_HIGH>,
                   <GIC_SHARED 89 IRQ_TYPE_LEVEL_HIGH>,
                   <GIC_SHARED 90 IRQ_TYPE_LEVEL_HIGH>,
                   <GIC_SHARED 91 IRQ_TYPE_LEVEL_HIGH>,
                   <GIC_SHARED 92 IRQ_TYPE_LEVEL_HIGH>,
                   <GIC_SHARED 93 IRQ_TYPE_LEVEL_HIGH>;
      interrupt-names = "dma0", "dma1", "dma2", "dma3",
                        "dma4", "dma5", "dma6", "dma7",
                        "msi", "aer", "pme", "hp", "bw_mg",
                        "l_eq";

      clocks = <&ccu_sys 1>, <&ccu_axi 6>, <&ccu_axi 7>, <&clk_pcie>;
      clock-names = "dbi", "mstr", "slv", "ref";

      resets = <&ccu_axi 6>, <&ccu_axi 7>, <&ccu_sys 7>, <&ccu_sys 10>,
               <&ccu_sys 4>, <&ccu_sys 6>, <&ccu_sys 5>, <&ccu_sys 8>,
               <&ccu_sys 9>;
      reset-names = "mstr", "slv", "pwr", "hot", "phy", "core", "pipe",
                    "sticky", "non-sticky";

      reset-gpios = <&port0 0 GPIO_ACTIVE_LOW>;

      num-lanes = <4>;
      max-link-speed = <3>;
    };
