#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: jac4_16_opt_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h
#include "jac4_16_opt_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h"

struct in_in_1_merged1807_2256_to_in_in_ld1_merged1857_2240_cache {
	// RAM Box: {[15, 2159], [0, 1094]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1807_2257_to_in_in_ld1_merged1857_2241_cache {
	// RAM Box: {[14, 2158], [0, 1094]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1807_2258_to_in_in_ld1_merged1857_2242_cache {
	// RAM Box: {[13, 2157], [0, 1094]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1807_2259_to_in_in_ld1_merged1857_2243_cache {
	// RAM Box: {[12, 2156], [0, 1094]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1807_2260_to_in_in_ld1_merged1857_2244_cache {
	// RAM Box: {[11, 2155], [0, 1094]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1807_2261_to_in_in_ld1_merged1857_2245_cache {
	// RAM Box: {[10, 2154], [0, 1094]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1807_2262_to_in_in_ld1_merged1857_2246_cache {
	// RAM Box: {[9, 2153], [0, 1094]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1807_2263_to_in_in_ld1_merged1857_2247_cache {
	// RAM Box: {[8, 2152], [0, 1094]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1807_2264_to_in_in_ld1_merged1857_2248_cache {
	// RAM Box: {[7, 2151], [0, 1094]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1807_2265_to_in_in_ld1_merged1857_2249_cache {
	// RAM Box: {[6, 2150], [0, 1094]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1807_2266_to_in_in_ld1_merged1857_2250_cache {
	// RAM Box: {[5, 2149], [0, 1094]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1807_2267_to_in_in_ld1_merged1857_2251_cache {
	// RAM Box: {[4, 2148], [0, 1094]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1807_2268_to_in_in_ld1_merged1857_2252_cache {
	// RAM Box: {[3, 2147], [0, 1094]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1807_2269_to_in_in_ld1_merged1857_2253_cache {
	// RAM Box: {[2, 2146], [0, 1094]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1807_2270_to_in_in_ld1_merged1857_2254_cache {
	// RAM Box: {[1, 2145], [0, 1094]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1807_2271_to_in_in_ld1_merged1857_2255_cache {
	// RAM Box: {[0, 2144], [0, 1094]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_cache {
  // Reader addrs...
    // { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[15 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
    // { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[14 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
    // { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[13 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
    // { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[12 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
    // { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[11 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
    // { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[10 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
    // { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[9 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
    // { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[8 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
    // { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[7 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
    // { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[6 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
    // { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[5 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
    // { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[4 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
    // { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[3 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
    // { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[2 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
    // { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[1 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
    // { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
  // # of banks: 16
  in_in_1_merged1807_2256_to_in_in_ld1_merged1857_2240_cache in_in_1_merged1807_2256_to_in_in_ld1_merged1857_2240;
  in_in_1_merged1807_2257_to_in_in_ld1_merged1857_2241_cache in_in_1_merged1807_2257_to_in_in_ld1_merged1857_2241;
  in_in_1_merged1807_2258_to_in_in_ld1_merged1857_2242_cache in_in_1_merged1807_2258_to_in_in_ld1_merged1857_2242;
  in_in_1_merged1807_2259_to_in_in_ld1_merged1857_2243_cache in_in_1_merged1807_2259_to_in_in_ld1_merged1857_2243;
  in_in_1_merged1807_2260_to_in_in_ld1_merged1857_2244_cache in_in_1_merged1807_2260_to_in_in_ld1_merged1857_2244;
  in_in_1_merged1807_2261_to_in_in_ld1_merged1857_2245_cache in_in_1_merged1807_2261_to_in_in_ld1_merged1857_2245;
  in_in_1_merged1807_2262_to_in_in_ld1_merged1857_2246_cache in_in_1_merged1807_2262_to_in_in_ld1_merged1857_2246;
  in_in_1_merged1807_2263_to_in_in_ld1_merged1857_2247_cache in_in_1_merged1807_2263_to_in_in_ld1_merged1857_2247;
  in_in_1_merged1807_2264_to_in_in_ld1_merged1857_2248_cache in_in_1_merged1807_2264_to_in_in_ld1_merged1857_2248;
  in_in_1_merged1807_2265_to_in_in_ld1_merged1857_2249_cache in_in_1_merged1807_2265_to_in_in_ld1_merged1857_2249;
  in_in_1_merged1807_2266_to_in_in_ld1_merged1857_2250_cache in_in_1_merged1807_2266_to_in_in_ld1_merged1857_2250;
  in_in_1_merged1807_2267_to_in_in_ld1_merged1857_2251_cache in_in_1_merged1807_2267_to_in_in_ld1_merged1857_2251;
  in_in_1_merged1807_2268_to_in_in_ld1_merged1857_2252_cache in_in_1_merged1807_2268_to_in_in_ld1_merged1857_2252;
  in_in_1_merged1807_2269_to_in_in_ld1_merged1857_2253_cache in_in_1_merged1807_2269_to_in_in_ld1_merged1857_2253;
  in_in_1_merged1807_2270_to_in_in_ld1_merged1857_2254_cache in_in_1_merged1807_2270_to_in_in_ld1_merged1857_2254;
  in_in_1_merged1807_2271_to_in_in_ld1_merged1857_2255_cache in_in_1_merged1807_2271_to_in_in_ld1_merged1857_2255;
};



inline void in_in_1_merged1807_2256_write(hw_uint<16>& in_in_1_merged1807_2256, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1807_2256_to_in_in_ld1_merged1857_2240.push(in_in_1_merged1807_2256);
}

inline void in_in_1_merged1807_2257_write(hw_uint<16>& in_in_1_merged1807_2257, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1807_2257_to_in_in_ld1_merged1857_2241.push(in_in_1_merged1807_2257);
}

inline void in_in_1_merged1807_2258_write(hw_uint<16>& in_in_1_merged1807_2258, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1807_2258_to_in_in_ld1_merged1857_2242.push(in_in_1_merged1807_2258);
}

inline void in_in_1_merged1807_2259_write(hw_uint<16>& in_in_1_merged1807_2259, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1807_2259_to_in_in_ld1_merged1857_2243.push(in_in_1_merged1807_2259);
}

inline void in_in_1_merged1807_2260_write(hw_uint<16>& in_in_1_merged1807_2260, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1807_2260_to_in_in_ld1_merged1857_2244.push(in_in_1_merged1807_2260);
}

inline void in_in_1_merged1807_2261_write(hw_uint<16>& in_in_1_merged1807_2261, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1807_2261_to_in_in_ld1_merged1857_2245.push(in_in_1_merged1807_2261);
}

inline void in_in_1_merged1807_2262_write(hw_uint<16>& in_in_1_merged1807_2262, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1807_2262_to_in_in_ld1_merged1857_2246.push(in_in_1_merged1807_2262);
}

inline void in_in_1_merged1807_2263_write(hw_uint<16>& in_in_1_merged1807_2263, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1807_2263_to_in_in_ld1_merged1857_2247.push(in_in_1_merged1807_2263);
}

inline void in_in_1_merged1807_2264_write(hw_uint<16>& in_in_1_merged1807_2264, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1807_2264_to_in_in_ld1_merged1857_2248.push(in_in_1_merged1807_2264);
}

inline void in_in_1_merged1807_2265_write(hw_uint<16>& in_in_1_merged1807_2265, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1807_2265_to_in_in_ld1_merged1857_2249.push(in_in_1_merged1807_2265);
}

inline void in_in_1_merged1807_2266_write(hw_uint<16>& in_in_1_merged1807_2266, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1807_2266_to_in_in_ld1_merged1857_2250.push(in_in_1_merged1807_2266);
}

inline void in_in_1_merged1807_2267_write(hw_uint<16>& in_in_1_merged1807_2267, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1807_2267_to_in_in_ld1_merged1857_2251.push(in_in_1_merged1807_2267);
}

inline void in_in_1_merged1807_2268_write(hw_uint<16>& in_in_1_merged1807_2268, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1807_2268_to_in_in_ld1_merged1857_2252.push(in_in_1_merged1807_2268);
}

inline void in_in_1_merged1807_2269_write(hw_uint<16>& in_in_1_merged1807_2269, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1807_2269_to_in_in_ld1_merged1857_2253.push(in_in_1_merged1807_2269);
}

inline void in_in_1_merged1807_2270_write(hw_uint<16>& in_in_1_merged1807_2270, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1807_2270_to_in_in_ld1_merged1857_2254.push(in_in_1_merged1807_2270);
}

inline void in_in_1_merged1807_2271_write(hw_uint<16>& in_in_1_merged1807_2271, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1807_2271_to_in_in_ld1_merged1857_2255.push(in_in_1_merged1807_2271);
}

inline hw_uint<16> in_in_ld1_merged1857_2240_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1857_2240 read pattern: { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[15 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
  // Read schedule : { in_ld1_merged1857[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  // Write schedule: { in_1_merged1807[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged1807_2256 = in.in_in_1_merged1807_2256_to_in_in_ld1_merged1857_2240.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1807_2256;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1857_2241_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1857_2241 read pattern: { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[14 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
  // Read schedule : { in_ld1_merged1857[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  // Write schedule: { in_1_merged1807[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged1807_2257 = in.in_in_1_merged1807_2257_to_in_in_ld1_merged1857_2241.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1807_2257;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1857_2242_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1857_2242 read pattern: { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[13 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
  // Read schedule : { in_ld1_merged1857[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  // Write schedule: { in_1_merged1807[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged1807_2258 = in.in_in_1_merged1807_2258_to_in_in_ld1_merged1857_2242.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1807_2258;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1857_2243_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1857_2243 read pattern: { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[12 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
  // Read schedule : { in_ld1_merged1857[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  // Write schedule: { in_1_merged1807[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged1807_2259 = in.in_in_1_merged1807_2259_to_in_in_ld1_merged1857_2243.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1807_2259;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1857_2244_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1857_2244 read pattern: { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[11 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
  // Read schedule : { in_ld1_merged1857[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  // Write schedule: { in_1_merged1807[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged1807_2260 = in.in_in_1_merged1807_2260_to_in_in_ld1_merged1857_2244.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1807_2260;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1857_2245_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1857_2245 read pattern: { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[10 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
  // Read schedule : { in_ld1_merged1857[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  // Write schedule: { in_1_merged1807[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged1807_2261 = in.in_in_1_merged1807_2261_to_in_in_ld1_merged1857_2245.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1807_2261;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1857_2246_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1857_2246 read pattern: { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[9 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
  // Read schedule : { in_ld1_merged1857[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  // Write schedule: { in_1_merged1807[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged1807_2262 = in.in_in_1_merged1807_2262_to_in_in_ld1_merged1857_2246.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1807_2262;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1857_2247_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1857_2247 read pattern: { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[8 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
  // Read schedule : { in_ld1_merged1857[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  // Write schedule: { in_1_merged1807[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged1807_2263 = in.in_in_1_merged1807_2263_to_in_in_ld1_merged1857_2247.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1807_2263;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1857_2248_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1857_2248 read pattern: { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[7 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
  // Read schedule : { in_ld1_merged1857[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  // Write schedule: { in_1_merged1807[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged1807_2264 = in.in_in_1_merged1807_2264_to_in_in_ld1_merged1857_2248.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1807_2264;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1857_2249_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1857_2249 read pattern: { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[6 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
  // Read schedule : { in_ld1_merged1857[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  // Write schedule: { in_1_merged1807[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged1807_2265 = in.in_in_1_merged1807_2265_to_in_in_ld1_merged1857_2249.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1807_2265;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1857_2250_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1857_2250 read pattern: { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[5 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
  // Read schedule : { in_ld1_merged1857[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  // Write schedule: { in_1_merged1807[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged1807_2266 = in.in_in_1_merged1807_2266_to_in_in_ld1_merged1857_2250.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1807_2266;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1857_2251_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1857_2251 read pattern: { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[4 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
  // Read schedule : { in_ld1_merged1857[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  // Write schedule: { in_1_merged1807[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged1807_2267 = in.in_in_1_merged1807_2267_to_in_in_ld1_merged1857_2251.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1807_2267;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1857_2252_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1857_2252 read pattern: { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[3 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
  // Read schedule : { in_ld1_merged1857[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  // Write schedule: { in_1_merged1807[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged1807_2268 = in.in_in_1_merged1807_2268_to_in_in_ld1_merged1857_2252.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1807_2268;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1857_2253_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1857_2253 read pattern: { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[2 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
  // Read schedule : { in_ld1_merged1857[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  // Write schedule: { in_1_merged1807[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged1807_2269 = in.in_in_1_merged1807_2269_to_in_in_ld1_merged1857_2253.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1807_2269;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1857_2254_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1857_2254 read pattern: { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[1 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
  // Read schedule : { in_ld1_merged1857[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  // Write schedule: { in_1_merged1807[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged1807_2270 = in.in_in_1_merged1807_2270_to_in_in_ld1_merged1857_2254.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1807_2270;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1857_2255_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1857_2255 read pattern: { in_ld1_merged1857[root = 0, in_ld2, in_ld1] -> in[16in_ld1, in_ld2] : 0 <= in_ld2 <= 1094 and 0 <= in_ld1 <= 134 }
  // Read schedule : { in_ld1_merged1857[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  // Write schedule: { in_1_merged1807[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged1807_2271 = in.in_in_1_merged1807_2271_to_in_in_ld1_merged1857_2255.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1807_2271;
  return 0;
}

// # of bundles = 2
// in_1_merged1807_write
//	in_in_1_merged1807_2256
//	in_in_1_merged1807_2257
//	in_in_1_merged1807_2258
//	in_in_1_merged1807_2259
//	in_in_1_merged1807_2260
//	in_in_1_merged1807_2261
//	in_in_1_merged1807_2262
//	in_in_1_merged1807_2263
//	in_in_1_merged1807_2264
//	in_in_1_merged1807_2265
//	in_in_1_merged1807_2266
//	in_in_1_merged1807_2267
//	in_in_1_merged1807_2268
//	in_in_1_merged1807_2269
//	in_in_1_merged1807_2270
//	in_in_1_merged1807_2271
inline void in_in_1_merged1807_write_bundle_write(hw_uint<256>& in_1_merged1807_write, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
	hw_uint<16> in_in_1_merged1807_2256_res = in_1_merged1807_write.extract<0, 15>();
	in_in_1_merged1807_2256_write(in_in_1_merged1807_2256_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1807_2257_res = in_1_merged1807_write.extract<16, 31>();
	in_in_1_merged1807_2257_write(in_in_1_merged1807_2257_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1807_2258_res = in_1_merged1807_write.extract<32, 47>();
	in_in_1_merged1807_2258_write(in_in_1_merged1807_2258_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1807_2259_res = in_1_merged1807_write.extract<48, 63>();
	in_in_1_merged1807_2259_write(in_in_1_merged1807_2259_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1807_2260_res = in_1_merged1807_write.extract<64, 79>();
	in_in_1_merged1807_2260_write(in_in_1_merged1807_2260_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1807_2261_res = in_1_merged1807_write.extract<80, 95>();
	in_in_1_merged1807_2261_write(in_in_1_merged1807_2261_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1807_2262_res = in_1_merged1807_write.extract<96, 111>();
	in_in_1_merged1807_2262_write(in_in_1_merged1807_2262_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1807_2263_res = in_1_merged1807_write.extract<112, 127>();
	in_in_1_merged1807_2263_write(in_in_1_merged1807_2263_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1807_2264_res = in_1_merged1807_write.extract<128, 143>();
	in_in_1_merged1807_2264_write(in_in_1_merged1807_2264_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1807_2265_res = in_1_merged1807_write.extract<144, 159>();
	in_in_1_merged1807_2265_write(in_in_1_merged1807_2265_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1807_2266_res = in_1_merged1807_write.extract<160, 175>();
	in_in_1_merged1807_2266_write(in_in_1_merged1807_2266_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1807_2267_res = in_1_merged1807_write.extract<176, 191>();
	in_in_1_merged1807_2267_write(in_in_1_merged1807_2267_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1807_2268_res = in_1_merged1807_write.extract<192, 207>();
	in_in_1_merged1807_2268_write(in_in_1_merged1807_2268_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1807_2269_res = in_1_merged1807_write.extract<208, 223>();
	in_in_1_merged1807_2269_write(in_in_1_merged1807_2269_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1807_2270_res = in_1_merged1807_write.extract<224, 239>();
	in_in_1_merged1807_2270_write(in_in_1_merged1807_2270_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1807_2271_res = in_1_merged1807_write.extract<240, 255>();
	in_in_1_merged1807_2271_write(in_in_1_merged1807_2271_res, in, root, in_0, in_1, dynamic_address);
}

// in_ld1_merged1857_read
//	in_in_ld1_merged1857_2240
//	in_in_ld1_merged1857_2241
//	in_in_ld1_merged1857_2242
//	in_in_ld1_merged1857_2243
//	in_in_ld1_merged1857_2244
//	in_in_ld1_merged1857_2245
//	in_in_ld1_merged1857_2246
//	in_in_ld1_merged1857_2247
//	in_in_ld1_merged1857_2248
//	in_in_ld1_merged1857_2249
//	in_in_ld1_merged1857_2250
//	in_in_ld1_merged1857_2251
//	in_in_ld1_merged1857_2252
//	in_in_ld1_merged1857_2253
//	in_in_ld1_merged1857_2254
//	in_in_ld1_merged1857_2255
inline hw_uint<256> in_in_ld1_merged1857_read_bundle_read(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
  // # of ports in bundle: 16
    // in_in_ld1_merged1857_2240
    // in_in_ld1_merged1857_2241
    // in_in_ld1_merged1857_2242
    // in_in_ld1_merged1857_2243
    // in_in_ld1_merged1857_2244
    // in_in_ld1_merged1857_2245
    // in_in_ld1_merged1857_2246
    // in_in_ld1_merged1857_2247
    // in_in_ld1_merged1857_2248
    // in_in_ld1_merged1857_2249
    // in_in_ld1_merged1857_2250
    // in_in_ld1_merged1857_2251
    // in_in_ld1_merged1857_2252
    // in_in_ld1_merged1857_2253
    // in_in_ld1_merged1857_2254
    // in_in_ld1_merged1857_2255

	hw_uint<256> result;
	hw_uint<16> in_in_ld1_merged1857_2240_res = in_in_ld1_merged1857_2240_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<0, 256>(result, in_in_ld1_merged1857_2240_res);
	hw_uint<16> in_in_ld1_merged1857_2241_res = in_in_ld1_merged1857_2241_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<16, 256>(result, in_in_ld1_merged1857_2241_res);
	hw_uint<16> in_in_ld1_merged1857_2242_res = in_in_ld1_merged1857_2242_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<32, 256>(result, in_in_ld1_merged1857_2242_res);
	hw_uint<16> in_in_ld1_merged1857_2243_res = in_in_ld1_merged1857_2243_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<48, 256>(result, in_in_ld1_merged1857_2243_res);
	hw_uint<16> in_in_ld1_merged1857_2244_res = in_in_ld1_merged1857_2244_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<64, 256>(result, in_in_ld1_merged1857_2244_res);
	hw_uint<16> in_in_ld1_merged1857_2245_res = in_in_ld1_merged1857_2245_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<80, 256>(result, in_in_ld1_merged1857_2245_res);
	hw_uint<16> in_in_ld1_merged1857_2246_res = in_in_ld1_merged1857_2246_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<96, 256>(result, in_in_ld1_merged1857_2246_res);
	hw_uint<16> in_in_ld1_merged1857_2247_res = in_in_ld1_merged1857_2247_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<112, 256>(result, in_in_ld1_merged1857_2247_res);
	hw_uint<16> in_in_ld1_merged1857_2248_res = in_in_ld1_merged1857_2248_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<128, 256>(result, in_in_ld1_merged1857_2248_res);
	hw_uint<16> in_in_ld1_merged1857_2249_res = in_in_ld1_merged1857_2249_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<144, 256>(result, in_in_ld1_merged1857_2249_res);
	hw_uint<16> in_in_ld1_merged1857_2250_res = in_in_ld1_merged1857_2250_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<160, 256>(result, in_in_ld1_merged1857_2250_res);
	hw_uint<16> in_in_ld1_merged1857_2251_res = in_in_ld1_merged1857_2251_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<176, 256>(result, in_in_ld1_merged1857_2251_res);
	hw_uint<16> in_in_ld1_merged1857_2252_res = in_in_ld1_merged1857_2252_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<192, 256>(result, in_in_ld1_merged1857_2252_res);
	hw_uint<16> in_in_ld1_merged1857_2253_res = in_in_ld1_merged1857_2253_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<208, 256>(result, in_in_ld1_merged1857_2253_res);
	hw_uint<16> in_in_ld1_merged1857_2254_res = in_in_ld1_merged1857_2254_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<224, 256>(result, in_in_ld1_merged1857_2254_res);
	hw_uint<16> in_in_ld1_merged1857_2255_res = in_in_ld1_merged1857_2255_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<240, 256>(result, in_in_ld1_merged1857_2255_res);
	return result;
}

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2192_merged_banks_4_cache {
	// RAM Box: {[15, 2143], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2193_merged_banks_4_cache {
	// RAM Box: {[14, 2142], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2194_merged_banks_4_cache {
	// RAM Box: {[13, 2141], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2195_merged_banks_4_cache {
	// RAM Box: {[12, 2140], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2196_merged_banks_4_cache {
	// RAM Box: {[11, 2139], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2197_merged_banks_4_cache {
	// RAM Box: {[10, 2138], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2198_merged_banks_4_cache {
	// RAM Box: {[9, 2137], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2199_merged_banks_4_cache {
	// RAM Box: {[8, 2136], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2200_merged_banks_4_cache {
	// RAM Box: {[7, 2135], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2201_merged_banks_4_cache {
	// RAM Box: {[6, 2134], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2202_merged_banks_4_cache {
	// RAM Box: {[5, 2133], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2203_merged_banks_4_cache {
	// RAM Box: {[4, 2132], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2204_merged_banks_4_cache {
	// RAM Box: {[3, 2131], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2205_merged_banks_4_cache {
	// RAM Box: {[2, 2130], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2206_merged_banks_4_cache {
	// RAM Box: {[1, 2145], [0, 1093]}
	// Capacity: 137
	// # of read delays: 4
  // 0, 1, 135, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2207_merged_banks_4_cache {
	// RAM Box: {[0, 2144], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 135, 136
	hw_uint<16> f0;
	fifo<hw_uint<16>, 134> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_135() {
		return f2;
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_cache {
  // Reader addrs...
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[15 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[16 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[16 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[17 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[14 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[15 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[15 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[16 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[13 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[14 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[14 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[15 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[12 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[13 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[13 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[14 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[11 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[12 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[12 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[13 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[10 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[11 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[11 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[12 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[9 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[10 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[10 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[11 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[8 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[9 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[9 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[10 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[7 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[8 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[8 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[9 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[6 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[7 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[7 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[8 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[5 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[6 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[6 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[7 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[4 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[5 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[5 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[6 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[3 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[4 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[4 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[5 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[2 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[3 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[3 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[4 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[1 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[2 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[2 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[3 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[1 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[1 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[2 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // # of banks: 16
  in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2192_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2192_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2193_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2193_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2194_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2194_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2195_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2195_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2196_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2196_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2197_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2197_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2198_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2198_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2199_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2199_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2200_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2200_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2201_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2201_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2202_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2202_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2203_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2203_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2204_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2204_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2205_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2205_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2206_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2206_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2207_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2207_merged_banks_4;
};



inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2192_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2192, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2192_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2192);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2193_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2193, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2193_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2193);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2194_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2194, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2194_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2194);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2195_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2195, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2195_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2195);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2196_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2196, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2196_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2196);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2197_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2197, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2197_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2197);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2198_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2198, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2198_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2198);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2199_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2199, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2199_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2199);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2200_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2200, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2200_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2200);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2201_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2201, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2201_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2201);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2202_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2202, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2202_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2202);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2203_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2203, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2203_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2203);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2204_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2204, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2204_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2204);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2205_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2205, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2205_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2205);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2206_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2206, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2206_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2206);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2207_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2207, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2207_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2207);
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2096_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2096 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[15 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2192 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2192_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2192;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2097_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2097 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[16 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2207 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2207_merged_banks_4.peek_135();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2207;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2098_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2098 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[16 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2207 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2207_merged_banks_4.peek_0();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2207;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2099_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2099 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[17 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2206 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2206_merged_banks_4.peek_135();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2206;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2100_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2100 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[14 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2193 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2193_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2193;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2101_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2101 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[15 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2192 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2192_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2192;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2102_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2102 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[15 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2192 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2192_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2192;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2103_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2103 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[16 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2207 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2207_merged_banks_4.peek_135();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2207;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2104_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2104 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[13 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2194 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2194_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2194;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2105_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2105 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[14 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2193 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2193_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2193;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2106_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2106 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[14 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2193 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2193_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2193;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2107_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2107 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[15 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2192 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2192_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2192;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2108_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2108 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[12 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2195 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2195_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2195;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2109_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2109 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[13 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2194 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2194_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2194;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2110_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2110 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[13 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2194 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2194_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2194;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2111_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2111 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[14 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2193 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2193_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2193;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2112_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2112 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[11 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2196 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2196_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2196;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2113_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2113 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[12 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2195 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2195_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2195;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2114_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2114 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[12 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2195 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2195_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2195;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2115_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2115 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[13 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2194 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2194_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2194;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2116_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2116 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[10 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2197 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2197_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2197;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2117_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2117 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[11 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2196 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2196_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2196;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2118_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2118 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[11 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2196 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2196_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2196;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2119_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2119 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[12 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2195 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2195_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2195;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2120_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2120 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[9 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2198 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2198_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2198;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2121_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2121 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[10 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2197 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2197_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2197;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2122_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2122 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[10 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2197 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2197_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2197;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2123_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2123 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[11 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2196 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2196_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2196;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2124_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2124 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[8 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2199 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2199_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2199;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2125_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2125 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[9 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2198 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2198_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2198;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2126_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2126 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[9 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2198 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2198_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2198;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2127_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2127 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[10 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2197 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2197_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2197;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2128_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2128 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[7 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2200 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2200_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2200;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2129_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2129 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[8 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2199 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2199_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2199;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2130_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2130 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[8 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2199 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2199_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2199;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2131_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2131 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[9 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2198 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2198_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2198;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2132_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2132 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[6 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2201 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2201_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2201;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2133_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2133 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[7 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2200 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2200_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2200;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2134_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2134 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[7 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2200 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2200_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2200;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2135_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2135 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[8 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2199 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2199_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2199;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2136_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2136 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[5 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2202 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2202_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2202;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2137_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2137 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[6 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2201 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2201_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2201;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2138_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2138 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[6 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2201 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2201_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2201;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2139_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2139 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[7 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2200 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2200_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2200;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2140_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2140 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[4 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2203 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2203_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2203;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2141_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2141 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[5 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2202 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2202_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2202;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2142_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2142 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[5 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2202 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2202_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2202;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2143_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2143 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[6 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2201 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2201_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2201;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2144_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2144 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[3 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2204 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2204_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2204;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2145_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2145 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[4 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2203 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2203_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2203;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2146_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2146 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[4 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2203 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2203_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2203;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2147_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2147 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[5 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2202 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2202_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2202;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2148_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2148 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[2 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2205 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2205_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2205;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2149_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2149 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[3 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2204 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2204_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2204;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2150_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2150 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[3 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2204 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2204_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2204;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2151_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2151 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[4 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2203 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2203_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2203;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2152_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2152 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[1 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2206 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2206_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2206;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2153_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2153 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[2 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2205 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2205_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2205;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2154_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2154 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[2 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2205 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2205_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2205;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2155_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2155 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[3 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2204 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2204_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2204;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2156_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2156 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2207 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2207_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2207;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2157_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2157 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[1 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2206 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2206_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2206;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2158_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2158 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[1 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2206 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2206_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2206;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2159_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1853_2159 read pattern: { stg0_1_merged1853[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[2 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2205 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2205_merged_banks_4.peek_136();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2205;
  return 0;
}

// # of bundles = 2
// in_to_gp_20_ld65_merged1780_write
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2192
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2193
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2194
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2195
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2196
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2197
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2198
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2199
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2200
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2201
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2202
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2203
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2204
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2205
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2206
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2207
inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1780_write_bundle_write(hw_uint<256>& in_to_gp_20_ld65_merged1780_write, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2192_res = in_to_gp_20_ld65_merged1780_write.extract<0, 15>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2192_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2192_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2193_res = in_to_gp_20_ld65_merged1780_write.extract<16, 31>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2193_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2193_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2194_res = in_to_gp_20_ld65_merged1780_write.extract<32, 47>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2194_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2194_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2195_res = in_to_gp_20_ld65_merged1780_write.extract<48, 63>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2195_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2195_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2196_res = in_to_gp_20_ld65_merged1780_write.extract<64, 79>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2196_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2196_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2197_res = in_to_gp_20_ld65_merged1780_write.extract<80, 95>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2197_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2197_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2198_res = in_to_gp_20_ld65_merged1780_write.extract<96, 111>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2198_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2198_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2199_res = in_to_gp_20_ld65_merged1780_write.extract<112, 127>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2199_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2199_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2200_res = in_to_gp_20_ld65_merged1780_write.extract<128, 143>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2200_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2200_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2201_res = in_to_gp_20_ld65_merged1780_write.extract<144, 159>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2201_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2201_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2202_res = in_to_gp_20_ld65_merged1780_write.extract<160, 175>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2202_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2202_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2203_res = in_to_gp_20_ld65_merged1780_write.extract<176, 191>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2203_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2203_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2204_res = in_to_gp_20_ld65_merged1780_write.extract<192, 207>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2204_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2204_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2205_res = in_to_gp_20_ld65_merged1780_write.extract<208, 223>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2205_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2205_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2206_res = in_to_gp_20_ld65_merged1780_write.extract<224, 239>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2206_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2206_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2207_res = in_to_gp_20_ld65_merged1780_write.extract<240, 255>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2207_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1780_2207_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
}

// stg0_1_merged1853_read
//	in_FIFO_buf64_stg0_1_merged1853_2096
//	in_FIFO_buf64_stg0_1_merged1853_2097
//	in_FIFO_buf64_stg0_1_merged1853_2098
//	in_FIFO_buf64_stg0_1_merged1853_2099
//	in_FIFO_buf64_stg0_1_merged1853_2100
//	in_FIFO_buf64_stg0_1_merged1853_2101
//	in_FIFO_buf64_stg0_1_merged1853_2102
//	in_FIFO_buf64_stg0_1_merged1853_2103
//	in_FIFO_buf64_stg0_1_merged1853_2104
//	in_FIFO_buf64_stg0_1_merged1853_2105
//	in_FIFO_buf64_stg0_1_merged1853_2106
//	in_FIFO_buf64_stg0_1_merged1853_2107
//	in_FIFO_buf64_stg0_1_merged1853_2108
//	in_FIFO_buf64_stg0_1_merged1853_2109
//	in_FIFO_buf64_stg0_1_merged1853_2110
//	in_FIFO_buf64_stg0_1_merged1853_2111
//	in_FIFO_buf64_stg0_1_merged1853_2112
//	in_FIFO_buf64_stg0_1_merged1853_2113
//	in_FIFO_buf64_stg0_1_merged1853_2114
//	in_FIFO_buf64_stg0_1_merged1853_2115
//	in_FIFO_buf64_stg0_1_merged1853_2116
//	in_FIFO_buf64_stg0_1_merged1853_2117
//	in_FIFO_buf64_stg0_1_merged1853_2118
//	in_FIFO_buf64_stg0_1_merged1853_2119
//	in_FIFO_buf64_stg0_1_merged1853_2120
//	in_FIFO_buf64_stg0_1_merged1853_2121
//	in_FIFO_buf64_stg0_1_merged1853_2122
//	in_FIFO_buf64_stg0_1_merged1853_2123
//	in_FIFO_buf64_stg0_1_merged1853_2124
//	in_FIFO_buf64_stg0_1_merged1853_2125
//	in_FIFO_buf64_stg0_1_merged1853_2126
//	in_FIFO_buf64_stg0_1_merged1853_2127
//	in_FIFO_buf64_stg0_1_merged1853_2128
//	in_FIFO_buf64_stg0_1_merged1853_2129
//	in_FIFO_buf64_stg0_1_merged1853_2130
//	in_FIFO_buf64_stg0_1_merged1853_2131
//	in_FIFO_buf64_stg0_1_merged1853_2132
//	in_FIFO_buf64_stg0_1_merged1853_2133
//	in_FIFO_buf64_stg0_1_merged1853_2134
//	in_FIFO_buf64_stg0_1_merged1853_2135
//	in_FIFO_buf64_stg0_1_merged1853_2136
//	in_FIFO_buf64_stg0_1_merged1853_2137
//	in_FIFO_buf64_stg0_1_merged1853_2138
//	in_FIFO_buf64_stg0_1_merged1853_2139
//	in_FIFO_buf64_stg0_1_merged1853_2140
//	in_FIFO_buf64_stg0_1_merged1853_2141
//	in_FIFO_buf64_stg0_1_merged1853_2142
//	in_FIFO_buf64_stg0_1_merged1853_2143
//	in_FIFO_buf64_stg0_1_merged1853_2144
//	in_FIFO_buf64_stg0_1_merged1853_2145
//	in_FIFO_buf64_stg0_1_merged1853_2146
//	in_FIFO_buf64_stg0_1_merged1853_2147
//	in_FIFO_buf64_stg0_1_merged1853_2148
//	in_FIFO_buf64_stg0_1_merged1853_2149
//	in_FIFO_buf64_stg0_1_merged1853_2150
//	in_FIFO_buf64_stg0_1_merged1853_2151
//	in_FIFO_buf64_stg0_1_merged1853_2152
//	in_FIFO_buf64_stg0_1_merged1853_2153
//	in_FIFO_buf64_stg0_1_merged1853_2154
//	in_FIFO_buf64_stg0_1_merged1853_2155
//	in_FIFO_buf64_stg0_1_merged1853_2156
//	in_FIFO_buf64_stg0_1_merged1853_2157
//	in_FIFO_buf64_stg0_1_merged1853_2158
//	in_FIFO_buf64_stg0_1_merged1853_2159
inline hw_uint<1024> in_FIFO_buf64_stg0_1_merged1853_read_bundle_read(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
  // # of ports in bundle: 64
    // in_FIFO_buf64_stg0_1_merged1853_2096
    // in_FIFO_buf64_stg0_1_merged1853_2097
    // in_FIFO_buf64_stg0_1_merged1853_2098
    // in_FIFO_buf64_stg0_1_merged1853_2099
    // in_FIFO_buf64_stg0_1_merged1853_2100
    // in_FIFO_buf64_stg0_1_merged1853_2101
    // in_FIFO_buf64_stg0_1_merged1853_2102
    // in_FIFO_buf64_stg0_1_merged1853_2103
    // in_FIFO_buf64_stg0_1_merged1853_2104
    // in_FIFO_buf64_stg0_1_merged1853_2105
    // in_FIFO_buf64_stg0_1_merged1853_2106
    // in_FIFO_buf64_stg0_1_merged1853_2107
    // in_FIFO_buf64_stg0_1_merged1853_2108
    // in_FIFO_buf64_stg0_1_merged1853_2109
    // in_FIFO_buf64_stg0_1_merged1853_2110
    // in_FIFO_buf64_stg0_1_merged1853_2111
    // in_FIFO_buf64_stg0_1_merged1853_2112
    // in_FIFO_buf64_stg0_1_merged1853_2113
    // in_FIFO_buf64_stg0_1_merged1853_2114
    // in_FIFO_buf64_stg0_1_merged1853_2115
    // in_FIFO_buf64_stg0_1_merged1853_2116
    // in_FIFO_buf64_stg0_1_merged1853_2117
    // in_FIFO_buf64_stg0_1_merged1853_2118
    // in_FIFO_buf64_stg0_1_merged1853_2119
    // in_FIFO_buf64_stg0_1_merged1853_2120
    // in_FIFO_buf64_stg0_1_merged1853_2121
    // in_FIFO_buf64_stg0_1_merged1853_2122
    // in_FIFO_buf64_stg0_1_merged1853_2123
    // in_FIFO_buf64_stg0_1_merged1853_2124
    // in_FIFO_buf64_stg0_1_merged1853_2125
    // in_FIFO_buf64_stg0_1_merged1853_2126
    // in_FIFO_buf64_stg0_1_merged1853_2127
    // in_FIFO_buf64_stg0_1_merged1853_2128
    // in_FIFO_buf64_stg0_1_merged1853_2129
    // in_FIFO_buf64_stg0_1_merged1853_2130
    // in_FIFO_buf64_stg0_1_merged1853_2131
    // in_FIFO_buf64_stg0_1_merged1853_2132
    // in_FIFO_buf64_stg0_1_merged1853_2133
    // in_FIFO_buf64_stg0_1_merged1853_2134
    // in_FIFO_buf64_stg0_1_merged1853_2135
    // in_FIFO_buf64_stg0_1_merged1853_2136
    // in_FIFO_buf64_stg0_1_merged1853_2137
    // in_FIFO_buf64_stg0_1_merged1853_2138
    // in_FIFO_buf64_stg0_1_merged1853_2139
    // in_FIFO_buf64_stg0_1_merged1853_2140
    // in_FIFO_buf64_stg0_1_merged1853_2141
    // in_FIFO_buf64_stg0_1_merged1853_2142
    // in_FIFO_buf64_stg0_1_merged1853_2143
    // in_FIFO_buf64_stg0_1_merged1853_2144
    // in_FIFO_buf64_stg0_1_merged1853_2145
    // in_FIFO_buf64_stg0_1_merged1853_2146
    // in_FIFO_buf64_stg0_1_merged1853_2147
    // in_FIFO_buf64_stg0_1_merged1853_2148
    // in_FIFO_buf64_stg0_1_merged1853_2149
    // in_FIFO_buf64_stg0_1_merged1853_2150
    // in_FIFO_buf64_stg0_1_merged1853_2151
    // in_FIFO_buf64_stg0_1_merged1853_2152
    // in_FIFO_buf64_stg0_1_merged1853_2153
    // in_FIFO_buf64_stg0_1_merged1853_2154
    // in_FIFO_buf64_stg0_1_merged1853_2155
    // in_FIFO_buf64_stg0_1_merged1853_2156
    // in_FIFO_buf64_stg0_1_merged1853_2157
    // in_FIFO_buf64_stg0_1_merged1853_2158
    // in_FIFO_buf64_stg0_1_merged1853_2159

	hw_uint<1024> result;
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2096_res = in_FIFO_buf64_stg0_1_merged1853_2096_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<0, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2096_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2097_res = in_FIFO_buf64_stg0_1_merged1853_2097_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<16, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2097_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2098_res = in_FIFO_buf64_stg0_1_merged1853_2098_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<32, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2098_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2099_res = in_FIFO_buf64_stg0_1_merged1853_2099_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<48, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2099_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2100_res = in_FIFO_buf64_stg0_1_merged1853_2100_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<64, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2100_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2101_res = in_FIFO_buf64_stg0_1_merged1853_2101_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<80, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2101_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2102_res = in_FIFO_buf64_stg0_1_merged1853_2102_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<96, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2102_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2103_res = in_FIFO_buf64_stg0_1_merged1853_2103_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<112, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2103_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2104_res = in_FIFO_buf64_stg0_1_merged1853_2104_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<128, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2104_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2105_res = in_FIFO_buf64_stg0_1_merged1853_2105_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<144, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2105_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2106_res = in_FIFO_buf64_stg0_1_merged1853_2106_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<160, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2106_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2107_res = in_FIFO_buf64_stg0_1_merged1853_2107_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<176, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2107_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2108_res = in_FIFO_buf64_stg0_1_merged1853_2108_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<192, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2108_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2109_res = in_FIFO_buf64_stg0_1_merged1853_2109_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<208, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2109_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2110_res = in_FIFO_buf64_stg0_1_merged1853_2110_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<224, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2110_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2111_res = in_FIFO_buf64_stg0_1_merged1853_2111_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<240, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2111_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2112_res = in_FIFO_buf64_stg0_1_merged1853_2112_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<256, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2112_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2113_res = in_FIFO_buf64_stg0_1_merged1853_2113_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<272, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2113_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2114_res = in_FIFO_buf64_stg0_1_merged1853_2114_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<288, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2114_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2115_res = in_FIFO_buf64_stg0_1_merged1853_2115_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<304, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2115_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2116_res = in_FIFO_buf64_stg0_1_merged1853_2116_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<320, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2116_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2117_res = in_FIFO_buf64_stg0_1_merged1853_2117_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<336, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2117_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2118_res = in_FIFO_buf64_stg0_1_merged1853_2118_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<352, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2118_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2119_res = in_FIFO_buf64_stg0_1_merged1853_2119_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<368, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2119_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2120_res = in_FIFO_buf64_stg0_1_merged1853_2120_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<384, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2120_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2121_res = in_FIFO_buf64_stg0_1_merged1853_2121_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<400, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2121_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2122_res = in_FIFO_buf64_stg0_1_merged1853_2122_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<416, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2122_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2123_res = in_FIFO_buf64_stg0_1_merged1853_2123_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<432, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2123_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2124_res = in_FIFO_buf64_stg0_1_merged1853_2124_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<448, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2124_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2125_res = in_FIFO_buf64_stg0_1_merged1853_2125_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<464, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2125_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2126_res = in_FIFO_buf64_stg0_1_merged1853_2126_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<480, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2126_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2127_res = in_FIFO_buf64_stg0_1_merged1853_2127_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<496, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2127_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2128_res = in_FIFO_buf64_stg0_1_merged1853_2128_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<512, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2128_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2129_res = in_FIFO_buf64_stg0_1_merged1853_2129_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<528, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2129_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2130_res = in_FIFO_buf64_stg0_1_merged1853_2130_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<544, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2130_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2131_res = in_FIFO_buf64_stg0_1_merged1853_2131_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<560, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2131_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2132_res = in_FIFO_buf64_stg0_1_merged1853_2132_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<576, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2132_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2133_res = in_FIFO_buf64_stg0_1_merged1853_2133_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<592, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2133_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2134_res = in_FIFO_buf64_stg0_1_merged1853_2134_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<608, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2134_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2135_res = in_FIFO_buf64_stg0_1_merged1853_2135_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<624, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2135_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2136_res = in_FIFO_buf64_stg0_1_merged1853_2136_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<640, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2136_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2137_res = in_FIFO_buf64_stg0_1_merged1853_2137_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<656, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2137_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2138_res = in_FIFO_buf64_stg0_1_merged1853_2138_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<672, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2138_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2139_res = in_FIFO_buf64_stg0_1_merged1853_2139_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<688, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2139_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2140_res = in_FIFO_buf64_stg0_1_merged1853_2140_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<704, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2140_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2141_res = in_FIFO_buf64_stg0_1_merged1853_2141_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<720, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2141_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2142_res = in_FIFO_buf64_stg0_1_merged1853_2142_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<736, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2142_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2143_res = in_FIFO_buf64_stg0_1_merged1853_2143_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<752, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2143_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2144_res = in_FIFO_buf64_stg0_1_merged1853_2144_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<768, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2144_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2145_res = in_FIFO_buf64_stg0_1_merged1853_2145_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<784, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2145_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2146_res = in_FIFO_buf64_stg0_1_merged1853_2146_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<800, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2146_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2147_res = in_FIFO_buf64_stg0_1_merged1853_2147_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<816, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2147_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2148_res = in_FIFO_buf64_stg0_1_merged1853_2148_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<832, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2148_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2149_res = in_FIFO_buf64_stg0_1_merged1853_2149_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<848, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2149_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2150_res = in_FIFO_buf64_stg0_1_merged1853_2150_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<864, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2150_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2151_res = in_FIFO_buf64_stg0_1_merged1853_2151_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<880, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2151_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2152_res = in_FIFO_buf64_stg0_1_merged1853_2152_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<896, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2152_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2153_res = in_FIFO_buf64_stg0_1_merged1853_2153_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<912, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2153_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2154_res = in_FIFO_buf64_stg0_1_merged1853_2154_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<928, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2154_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2155_res = in_FIFO_buf64_stg0_1_merged1853_2155_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<944, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2155_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2156_res = in_FIFO_buf64_stg0_1_merged1853_2156_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<960, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2156_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2157_res = in_FIFO_buf64_stg0_1_merged1853_2157_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<976, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2157_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2158_res = in_FIFO_buf64_stg0_1_merged1853_2158_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<992, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2158_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1853_2159_res = in_FIFO_buf64_stg0_1_merged1853_2159_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<1008, 1024>(result, in_FIFO_buf64_stg0_1_merged1853_2159_res);
	return result;
}

struct stg0_stg0_1_merged1853_2080_to_stg0_stg0_ld5_merged1847_2064_cache {
	// RAM Box: {[15, 2143], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1853_2081_to_stg0_stg0_ld5_merged1847_2065_cache {
	// RAM Box: {[14, 2142], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1853_2082_to_stg0_stg0_ld5_merged1847_2066_cache {
	// RAM Box: {[13, 2141], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1853_2083_to_stg0_stg0_ld5_merged1847_2067_cache {
	// RAM Box: {[12, 2140], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1853_2084_to_stg0_stg0_ld5_merged1847_2068_cache {
	// RAM Box: {[11, 2139], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1853_2085_to_stg0_stg0_ld5_merged1847_2069_cache {
	// RAM Box: {[10, 2138], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1853_2086_to_stg0_stg0_ld5_merged1847_2070_cache {
	// RAM Box: {[9, 2137], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1853_2087_to_stg0_stg0_ld5_merged1847_2071_cache {
	// RAM Box: {[8, 2136], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1853_2088_to_stg0_stg0_ld5_merged1847_2072_cache {
	// RAM Box: {[7, 2135], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1853_2089_to_stg0_stg0_ld5_merged1847_2073_cache {
	// RAM Box: {[6, 2134], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1853_2090_to_stg0_stg0_ld5_merged1847_2074_cache {
	// RAM Box: {[5, 2133], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1853_2091_to_stg0_stg0_ld5_merged1847_2075_cache {
	// RAM Box: {[4, 2132], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1853_2092_to_stg0_stg0_ld5_merged1847_2076_cache {
	// RAM Box: {[3, 2131], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1853_2093_to_stg0_stg0_ld5_merged1847_2077_cache {
	// RAM Box: {[2, 2130], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1853_2094_to_stg0_stg0_ld5_merged1847_2078_cache {
	// RAM Box: {[1, 2129], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1853_2095_to_stg0_stg0_ld5_merged1847_2079_cache {
	// RAM Box: {[0, 2128], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_cache {
  // Reader addrs...
    // { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[15 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
    // { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[14 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
    // { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[13 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
    // { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[12 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
    // { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[11 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
    // { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[10 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
    // { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[9 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
    // { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[8 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
    // { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[7 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
    // { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[6 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
    // { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[5 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
    // { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[4 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
    // { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[3 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
    // { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[2 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
    // { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[1 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
    // { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
  // # of banks: 16
  stg0_stg0_1_merged1853_2080_to_stg0_stg0_ld5_merged1847_2064_cache stg0_stg0_1_merged1853_2080_to_stg0_stg0_ld5_merged1847_2064;
  stg0_stg0_1_merged1853_2081_to_stg0_stg0_ld5_merged1847_2065_cache stg0_stg0_1_merged1853_2081_to_stg0_stg0_ld5_merged1847_2065;
  stg0_stg0_1_merged1853_2082_to_stg0_stg0_ld5_merged1847_2066_cache stg0_stg0_1_merged1853_2082_to_stg0_stg0_ld5_merged1847_2066;
  stg0_stg0_1_merged1853_2083_to_stg0_stg0_ld5_merged1847_2067_cache stg0_stg0_1_merged1853_2083_to_stg0_stg0_ld5_merged1847_2067;
  stg0_stg0_1_merged1853_2084_to_stg0_stg0_ld5_merged1847_2068_cache stg0_stg0_1_merged1853_2084_to_stg0_stg0_ld5_merged1847_2068;
  stg0_stg0_1_merged1853_2085_to_stg0_stg0_ld5_merged1847_2069_cache stg0_stg0_1_merged1853_2085_to_stg0_stg0_ld5_merged1847_2069;
  stg0_stg0_1_merged1853_2086_to_stg0_stg0_ld5_merged1847_2070_cache stg0_stg0_1_merged1853_2086_to_stg0_stg0_ld5_merged1847_2070;
  stg0_stg0_1_merged1853_2087_to_stg0_stg0_ld5_merged1847_2071_cache stg0_stg0_1_merged1853_2087_to_stg0_stg0_ld5_merged1847_2071;
  stg0_stg0_1_merged1853_2088_to_stg0_stg0_ld5_merged1847_2072_cache stg0_stg0_1_merged1853_2088_to_stg0_stg0_ld5_merged1847_2072;
  stg0_stg0_1_merged1853_2089_to_stg0_stg0_ld5_merged1847_2073_cache stg0_stg0_1_merged1853_2089_to_stg0_stg0_ld5_merged1847_2073;
  stg0_stg0_1_merged1853_2090_to_stg0_stg0_ld5_merged1847_2074_cache stg0_stg0_1_merged1853_2090_to_stg0_stg0_ld5_merged1847_2074;
  stg0_stg0_1_merged1853_2091_to_stg0_stg0_ld5_merged1847_2075_cache stg0_stg0_1_merged1853_2091_to_stg0_stg0_ld5_merged1847_2075;
  stg0_stg0_1_merged1853_2092_to_stg0_stg0_ld5_merged1847_2076_cache stg0_stg0_1_merged1853_2092_to_stg0_stg0_ld5_merged1847_2076;
  stg0_stg0_1_merged1853_2093_to_stg0_stg0_ld5_merged1847_2077_cache stg0_stg0_1_merged1853_2093_to_stg0_stg0_ld5_merged1847_2077;
  stg0_stg0_1_merged1853_2094_to_stg0_stg0_ld5_merged1847_2078_cache stg0_stg0_1_merged1853_2094_to_stg0_stg0_ld5_merged1847_2078;
  stg0_stg0_1_merged1853_2095_to_stg0_stg0_ld5_merged1847_2079_cache stg0_stg0_1_merged1853_2095_to_stg0_stg0_ld5_merged1847_2079;
};



inline void stg0_stg0_1_merged1853_2080_write(hw_uint<16>& stg0_stg0_1_merged1853_2080, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1853_2080_to_stg0_stg0_ld5_merged1847_2064.push(stg0_stg0_1_merged1853_2080);
}

inline void stg0_stg0_1_merged1853_2081_write(hw_uint<16>& stg0_stg0_1_merged1853_2081, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1853_2081_to_stg0_stg0_ld5_merged1847_2065.push(stg0_stg0_1_merged1853_2081);
}

inline void stg0_stg0_1_merged1853_2082_write(hw_uint<16>& stg0_stg0_1_merged1853_2082, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1853_2082_to_stg0_stg0_ld5_merged1847_2066.push(stg0_stg0_1_merged1853_2082);
}

inline void stg0_stg0_1_merged1853_2083_write(hw_uint<16>& stg0_stg0_1_merged1853_2083, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1853_2083_to_stg0_stg0_ld5_merged1847_2067.push(stg0_stg0_1_merged1853_2083);
}

inline void stg0_stg0_1_merged1853_2084_write(hw_uint<16>& stg0_stg0_1_merged1853_2084, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1853_2084_to_stg0_stg0_ld5_merged1847_2068.push(stg0_stg0_1_merged1853_2084);
}

inline void stg0_stg0_1_merged1853_2085_write(hw_uint<16>& stg0_stg0_1_merged1853_2085, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1853_2085_to_stg0_stg0_ld5_merged1847_2069.push(stg0_stg0_1_merged1853_2085);
}

inline void stg0_stg0_1_merged1853_2086_write(hw_uint<16>& stg0_stg0_1_merged1853_2086, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1853_2086_to_stg0_stg0_ld5_merged1847_2070.push(stg0_stg0_1_merged1853_2086);
}

inline void stg0_stg0_1_merged1853_2087_write(hw_uint<16>& stg0_stg0_1_merged1853_2087, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1853_2087_to_stg0_stg0_ld5_merged1847_2071.push(stg0_stg0_1_merged1853_2087);
}

inline void stg0_stg0_1_merged1853_2088_write(hw_uint<16>& stg0_stg0_1_merged1853_2088, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1853_2088_to_stg0_stg0_ld5_merged1847_2072.push(stg0_stg0_1_merged1853_2088);
}

inline void stg0_stg0_1_merged1853_2089_write(hw_uint<16>& stg0_stg0_1_merged1853_2089, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1853_2089_to_stg0_stg0_ld5_merged1847_2073.push(stg0_stg0_1_merged1853_2089);
}

inline void stg0_stg0_1_merged1853_2090_write(hw_uint<16>& stg0_stg0_1_merged1853_2090, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1853_2090_to_stg0_stg0_ld5_merged1847_2074.push(stg0_stg0_1_merged1853_2090);
}

inline void stg0_stg0_1_merged1853_2091_write(hw_uint<16>& stg0_stg0_1_merged1853_2091, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1853_2091_to_stg0_stg0_ld5_merged1847_2075.push(stg0_stg0_1_merged1853_2091);
}

inline void stg0_stg0_1_merged1853_2092_write(hw_uint<16>& stg0_stg0_1_merged1853_2092, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1853_2092_to_stg0_stg0_ld5_merged1847_2076.push(stg0_stg0_1_merged1853_2092);
}

inline void stg0_stg0_1_merged1853_2093_write(hw_uint<16>& stg0_stg0_1_merged1853_2093, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1853_2093_to_stg0_stg0_ld5_merged1847_2077.push(stg0_stg0_1_merged1853_2093);
}

inline void stg0_stg0_1_merged1853_2094_write(hw_uint<16>& stg0_stg0_1_merged1853_2094, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1853_2094_to_stg0_stg0_ld5_merged1847_2078.push(stg0_stg0_1_merged1853_2094);
}

inline void stg0_stg0_1_merged1853_2095_write(hw_uint<16>& stg0_stg0_1_merged1853_2095, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1853_2095_to_stg0_stg0_ld5_merged1847_2079.push(stg0_stg0_1_merged1853_2095);
}

inline hw_uint<16> stg0_stg0_ld5_merged1847_2064_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1847_2064 read pattern: { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[15 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
  // Read schedule : { stg0_ld5_merged1847[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 4] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged1853_2080 = stg0.stg0_stg0_1_merged1853_2080_to_stg0_stg0_ld5_merged1847_2064.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1853_2080;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1847_2065_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1847_2065 read pattern: { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[14 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
  // Read schedule : { stg0_ld5_merged1847[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 4] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged1853_2081 = stg0.stg0_stg0_1_merged1853_2081_to_stg0_stg0_ld5_merged1847_2065.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1853_2081;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1847_2066_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1847_2066 read pattern: { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[13 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
  // Read schedule : { stg0_ld5_merged1847[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 4] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged1853_2082 = stg0.stg0_stg0_1_merged1853_2082_to_stg0_stg0_ld5_merged1847_2066.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1853_2082;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1847_2067_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1847_2067 read pattern: { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[12 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
  // Read schedule : { stg0_ld5_merged1847[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 4] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged1853_2083 = stg0.stg0_stg0_1_merged1853_2083_to_stg0_stg0_ld5_merged1847_2067.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1853_2083;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1847_2068_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1847_2068 read pattern: { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[11 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
  // Read schedule : { stg0_ld5_merged1847[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 4] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged1853_2084 = stg0.stg0_stg0_1_merged1853_2084_to_stg0_stg0_ld5_merged1847_2068.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1853_2084;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1847_2069_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1847_2069 read pattern: { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[10 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
  // Read schedule : { stg0_ld5_merged1847[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 4] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged1853_2085 = stg0.stg0_stg0_1_merged1853_2085_to_stg0_stg0_ld5_merged1847_2069.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1853_2085;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1847_2070_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1847_2070 read pattern: { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[9 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
  // Read schedule : { stg0_ld5_merged1847[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 4] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged1853_2086 = stg0.stg0_stg0_1_merged1853_2086_to_stg0_stg0_ld5_merged1847_2070.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1853_2086;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1847_2071_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1847_2071 read pattern: { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[8 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
  // Read schedule : { stg0_ld5_merged1847[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 4] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged1853_2087 = stg0.stg0_stg0_1_merged1853_2087_to_stg0_stg0_ld5_merged1847_2071.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1853_2087;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1847_2072_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1847_2072 read pattern: { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[7 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
  // Read schedule : { stg0_ld5_merged1847[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 4] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged1853_2088 = stg0.stg0_stg0_1_merged1853_2088_to_stg0_stg0_ld5_merged1847_2072.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1853_2088;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1847_2073_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1847_2073 read pattern: { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[6 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
  // Read schedule : { stg0_ld5_merged1847[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 4] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged1853_2089 = stg0.stg0_stg0_1_merged1853_2089_to_stg0_stg0_ld5_merged1847_2073.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1853_2089;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1847_2074_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1847_2074 read pattern: { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[5 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
  // Read schedule : { stg0_ld5_merged1847[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 4] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged1853_2090 = stg0.stg0_stg0_1_merged1853_2090_to_stg0_stg0_ld5_merged1847_2074.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1853_2090;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1847_2075_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1847_2075 read pattern: { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[4 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
  // Read schedule : { stg0_ld5_merged1847[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 4] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged1853_2091 = stg0.stg0_stg0_1_merged1853_2091_to_stg0_stg0_ld5_merged1847_2075.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1853_2091;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1847_2076_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1847_2076 read pattern: { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[3 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
  // Read schedule : { stg0_ld5_merged1847[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 4] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged1853_2092 = stg0.stg0_stg0_1_merged1853_2092_to_stg0_stg0_ld5_merged1847_2076.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1853_2092;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1847_2077_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1847_2077 read pattern: { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[2 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
  // Read schedule : { stg0_ld5_merged1847[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 4] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged1853_2093 = stg0.stg0_stg0_1_merged1853_2093_to_stg0_stg0_ld5_merged1847_2077.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1853_2093;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1847_2078_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1847_2078 read pattern: { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[1 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
  // Read schedule : { stg0_ld5_merged1847[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 4] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged1853_2094 = stg0.stg0_stg0_1_merged1853_2094_to_stg0_stg0_ld5_merged1847_2078.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1853_2094;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1847_2079_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1847_2079 read pattern: { stg0_ld5_merged1847[root = 0, stg0_ld6, stg0_ld5] -> stg0[16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1093 and 0 <= stg0_ld5 <= 133 }
  // Read schedule : { stg0_ld5_merged1847[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 4] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged1853_2095 = stg0.stg0_stg0_1_merged1853_2095_to_stg0_stg0_ld5_merged1847_2079.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1853_2095;
  return 0;
}

// # of bundles = 2
// stg0_1_merged1853_write
//	stg0_stg0_1_merged1853_2080
//	stg0_stg0_1_merged1853_2081
//	stg0_stg0_1_merged1853_2082
//	stg0_stg0_1_merged1853_2083
//	stg0_stg0_1_merged1853_2084
//	stg0_stg0_1_merged1853_2085
//	stg0_stg0_1_merged1853_2086
//	stg0_stg0_1_merged1853_2087
//	stg0_stg0_1_merged1853_2088
//	stg0_stg0_1_merged1853_2089
//	stg0_stg0_1_merged1853_2090
//	stg0_stg0_1_merged1853_2091
//	stg0_stg0_1_merged1853_2092
//	stg0_stg0_1_merged1853_2093
//	stg0_stg0_1_merged1853_2094
//	stg0_stg0_1_merged1853_2095
inline void stg0_stg0_1_merged1853_write_bundle_write(hw_uint<256>& stg0_1_merged1853_write, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
	hw_uint<16> stg0_stg0_1_merged1853_2080_res = stg0_1_merged1853_write.extract<0, 15>();
	stg0_stg0_1_merged1853_2080_write(stg0_stg0_1_merged1853_2080_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1853_2081_res = stg0_1_merged1853_write.extract<16, 31>();
	stg0_stg0_1_merged1853_2081_write(stg0_stg0_1_merged1853_2081_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1853_2082_res = stg0_1_merged1853_write.extract<32, 47>();
	stg0_stg0_1_merged1853_2082_write(stg0_stg0_1_merged1853_2082_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1853_2083_res = stg0_1_merged1853_write.extract<48, 63>();
	stg0_stg0_1_merged1853_2083_write(stg0_stg0_1_merged1853_2083_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1853_2084_res = stg0_1_merged1853_write.extract<64, 79>();
	stg0_stg0_1_merged1853_2084_write(stg0_stg0_1_merged1853_2084_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1853_2085_res = stg0_1_merged1853_write.extract<80, 95>();
	stg0_stg0_1_merged1853_2085_write(stg0_stg0_1_merged1853_2085_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1853_2086_res = stg0_1_merged1853_write.extract<96, 111>();
	stg0_stg0_1_merged1853_2086_write(stg0_stg0_1_merged1853_2086_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1853_2087_res = stg0_1_merged1853_write.extract<112, 127>();
	stg0_stg0_1_merged1853_2087_write(stg0_stg0_1_merged1853_2087_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1853_2088_res = stg0_1_merged1853_write.extract<128, 143>();
	stg0_stg0_1_merged1853_2088_write(stg0_stg0_1_merged1853_2088_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1853_2089_res = stg0_1_merged1853_write.extract<144, 159>();
	stg0_stg0_1_merged1853_2089_write(stg0_stg0_1_merged1853_2089_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1853_2090_res = stg0_1_merged1853_write.extract<160, 175>();
	stg0_stg0_1_merged1853_2090_write(stg0_stg0_1_merged1853_2090_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1853_2091_res = stg0_1_merged1853_write.extract<176, 191>();
	stg0_stg0_1_merged1853_2091_write(stg0_stg0_1_merged1853_2091_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1853_2092_res = stg0_1_merged1853_write.extract<192, 207>();
	stg0_stg0_1_merged1853_2092_write(stg0_stg0_1_merged1853_2092_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1853_2093_res = stg0_1_merged1853_write.extract<208, 223>();
	stg0_stg0_1_merged1853_2093_write(stg0_stg0_1_merged1853_2093_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1853_2094_res = stg0_1_merged1853_write.extract<224, 239>();
	stg0_stg0_1_merged1853_2094_write(stg0_stg0_1_merged1853_2094_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1853_2095_res = stg0_1_merged1853_write.extract<240, 255>();
	stg0_stg0_1_merged1853_2095_write(stg0_stg0_1_merged1853_2095_res, stg0, root, stg0_0, stg0_1, dynamic_address);
}

// stg0_ld5_merged1847_read
//	stg0_stg0_ld5_merged1847_2064
//	stg0_stg0_ld5_merged1847_2065
//	stg0_stg0_ld5_merged1847_2066
//	stg0_stg0_ld5_merged1847_2067
//	stg0_stg0_ld5_merged1847_2068
//	stg0_stg0_ld5_merged1847_2069
//	stg0_stg0_ld5_merged1847_2070
//	stg0_stg0_ld5_merged1847_2071
//	stg0_stg0_ld5_merged1847_2072
//	stg0_stg0_ld5_merged1847_2073
//	stg0_stg0_ld5_merged1847_2074
//	stg0_stg0_ld5_merged1847_2075
//	stg0_stg0_ld5_merged1847_2076
//	stg0_stg0_ld5_merged1847_2077
//	stg0_stg0_ld5_merged1847_2078
//	stg0_stg0_ld5_merged1847_2079
inline hw_uint<256> stg0_stg0_ld5_merged1847_read_bundle_read(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
  // # of ports in bundle: 16
    // stg0_stg0_ld5_merged1847_2064
    // stg0_stg0_ld5_merged1847_2065
    // stg0_stg0_ld5_merged1847_2066
    // stg0_stg0_ld5_merged1847_2067
    // stg0_stg0_ld5_merged1847_2068
    // stg0_stg0_ld5_merged1847_2069
    // stg0_stg0_ld5_merged1847_2070
    // stg0_stg0_ld5_merged1847_2071
    // stg0_stg0_ld5_merged1847_2072
    // stg0_stg0_ld5_merged1847_2073
    // stg0_stg0_ld5_merged1847_2074
    // stg0_stg0_ld5_merged1847_2075
    // stg0_stg0_ld5_merged1847_2076
    // stg0_stg0_ld5_merged1847_2077
    // stg0_stg0_ld5_merged1847_2078
    // stg0_stg0_ld5_merged1847_2079

	hw_uint<256> result;
	hw_uint<16> stg0_stg0_ld5_merged1847_2064_res = stg0_stg0_ld5_merged1847_2064_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<0, 256>(result, stg0_stg0_ld5_merged1847_2064_res);
	hw_uint<16> stg0_stg0_ld5_merged1847_2065_res = stg0_stg0_ld5_merged1847_2065_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<16, 256>(result, stg0_stg0_ld5_merged1847_2065_res);
	hw_uint<16> stg0_stg0_ld5_merged1847_2066_res = stg0_stg0_ld5_merged1847_2066_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<32, 256>(result, stg0_stg0_ld5_merged1847_2066_res);
	hw_uint<16> stg0_stg0_ld5_merged1847_2067_res = stg0_stg0_ld5_merged1847_2067_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<48, 256>(result, stg0_stg0_ld5_merged1847_2067_res);
	hw_uint<16> stg0_stg0_ld5_merged1847_2068_res = stg0_stg0_ld5_merged1847_2068_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<64, 256>(result, stg0_stg0_ld5_merged1847_2068_res);
	hw_uint<16> stg0_stg0_ld5_merged1847_2069_res = stg0_stg0_ld5_merged1847_2069_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<80, 256>(result, stg0_stg0_ld5_merged1847_2069_res);
	hw_uint<16> stg0_stg0_ld5_merged1847_2070_res = stg0_stg0_ld5_merged1847_2070_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<96, 256>(result, stg0_stg0_ld5_merged1847_2070_res);
	hw_uint<16> stg0_stg0_ld5_merged1847_2071_res = stg0_stg0_ld5_merged1847_2071_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<112, 256>(result, stg0_stg0_ld5_merged1847_2071_res);
	hw_uint<16> stg0_stg0_ld5_merged1847_2072_res = stg0_stg0_ld5_merged1847_2072_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<128, 256>(result, stg0_stg0_ld5_merged1847_2072_res);
	hw_uint<16> stg0_stg0_ld5_merged1847_2073_res = stg0_stg0_ld5_merged1847_2073_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<144, 256>(result, stg0_stg0_ld5_merged1847_2073_res);
	hw_uint<16> stg0_stg0_ld5_merged1847_2074_res = stg0_stg0_ld5_merged1847_2074_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<160, 256>(result, stg0_stg0_ld5_merged1847_2074_res);
	hw_uint<16> stg0_stg0_ld5_merged1847_2075_res = stg0_stg0_ld5_merged1847_2075_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<176, 256>(result, stg0_stg0_ld5_merged1847_2075_res);
	hw_uint<16> stg0_stg0_ld5_merged1847_2076_res = stg0_stg0_ld5_merged1847_2076_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<192, 256>(result, stg0_stg0_ld5_merged1847_2076_res);
	hw_uint<16> stg0_stg0_ld5_merged1847_2077_res = stg0_stg0_ld5_merged1847_2077_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<208, 256>(result, stg0_stg0_ld5_merged1847_2077_res);
	hw_uint<16> stg0_stg0_ld5_merged1847_2078_res = stg0_stg0_ld5_merged1847_2078_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<224, 256>(result, stg0_stg0_ld5_merged1847_2078_res);
	hw_uint<16> stg0_stg0_ld5_merged1847_2079_res = stg0_stg0_ld5_merged1847_2079_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<240, 256>(result, stg0_stg0_ld5_merged1847_2079_res);
	return result;
}

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2016_merged_banks_4_cache {
	// RAM Box: {[15, 2127], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2017_merged_banks_4_cache {
	// RAM Box: {[14, 2126], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2018_merged_banks_4_cache {
	// RAM Box: {[13, 2125], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2019_merged_banks_4_cache {
	// RAM Box: {[12, 2124], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2020_merged_banks_4_cache {
	// RAM Box: {[11, 2123], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2021_merged_banks_4_cache {
	// RAM Box: {[10, 2122], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2022_merged_banks_4_cache {
	// RAM Box: {[9, 2121], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2023_merged_banks_4_cache {
	// RAM Box: {[8, 2120], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2024_merged_banks_4_cache {
	// RAM Box: {[7, 2119], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2025_merged_banks_4_cache {
	// RAM Box: {[6, 2118], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2026_merged_banks_4_cache {
	// RAM Box: {[5, 2117], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2027_merged_banks_4_cache {
	// RAM Box: {[4, 2116], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2028_merged_banks_4_cache {
	// RAM Box: {[3, 2115], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2029_merged_banks_4_cache {
	// RAM Box: {[2, 2114], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2030_merged_banks_4_cache {
	// RAM Box: {[1, 2129], [0, 1092]}
	// Capacity: 136
	// # of read delays: 4
  // 0, 1, 134, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}

	inline hw_uint<16> peek_135() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2031_merged_banks_4_cache {
	// RAM Box: {[0, 2128], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 134, 135
	hw_uint<16> f0;
	fifo<hw_uint<16>, 133> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_134() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_cache {
  // Reader addrs...
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[15 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[16 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[16 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[17 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[14 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[15 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[15 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[16 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[13 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[14 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[14 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[15 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[12 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[13 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[13 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[14 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[11 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[12 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[12 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[13 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[10 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[11 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[11 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[12 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[9 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[10 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[10 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[11 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[8 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[9 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[9 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[10 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[7 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[8 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[8 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[9 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[6 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[7 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[7 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[8 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[5 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[6 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[6 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[7 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[4 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[5 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[5 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[6 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[3 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[4 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[4 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[5 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[2 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[3 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[3 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[4 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[1 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[2 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[2 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[3 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[1 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[1 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[2 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // # of banks: 16
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2016_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2016_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2017_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2017_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2018_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2018_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2019_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2019_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2020_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2020_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2021_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2021_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2022_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2022_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2023_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2023_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2024_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2024_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2025_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2025_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2026_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2026_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2027_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2027_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2028_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2028_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2029_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2029_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2030_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2030_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2031_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2031_merged_banks_4;
};



inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2016_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2016, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2016_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2016);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2017_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2017, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2017_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2017);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2018_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2018, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2018_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2018);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2019_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2019, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2019_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2019);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2020_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2020, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2020_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2020);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2021_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2021, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2021_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2021);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2022_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2022, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2022_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2022);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2023_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2023, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2023_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2023);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2024_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2024, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2024_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2024);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2025_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2025, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2025_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2025);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2026_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2026, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2026_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2026);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2027_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2027, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2027_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2027);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2028_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2028, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2028_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2028);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2029_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2029, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2029_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2029);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2030_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2030, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2030_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2030);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2031_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2031, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2031_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2031);
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1232_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1232 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[15 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2016 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2016_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2016;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1233_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1233 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[16 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2031 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2031_merged_banks_4.peek_134();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2031;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1234_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1234 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[16 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2031 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2031_merged_banks_4.peek_0();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2031;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1235_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1235 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[17 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2030 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2030_merged_banks_4.peek_134();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2030;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1236_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1236 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[14 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2017 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2017_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2017;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1237_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1237 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[15 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2016 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2016_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2016;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1238_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1238 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[15 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2016 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2016_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2016;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1239_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1239 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[16 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2031 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2031_merged_banks_4.peek_134();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2031;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1240_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1240 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[13 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2018 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2018_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2018;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1241_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1241 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[14 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2017 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2017_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2017;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1242_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1242 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[14 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2017 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2017_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2017;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1243_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1243 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[15 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2016 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2016_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2016;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1244_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1244 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[12 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2019 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2019_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2019;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1245_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1245 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[13 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2018 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2018_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2018;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1246_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1246 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[13 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2018 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2018_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2018;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1247_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1247 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[14 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2017 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2017_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2017;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1248_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1248 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[11 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2020 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2020_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2020;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1249_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1249 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[12 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2019 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2019_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2019;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1250_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1250 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[12 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2019 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2019_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2019;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1251_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1251 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[13 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2018 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2018_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2018;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1252_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1252 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[10 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2021 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2021_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2021;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1253_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1253 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[11 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2020 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2020_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2020;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1254_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1254 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[11 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2020 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2020_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2020;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1255_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1255 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[12 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2019 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2019_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2019;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1256_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1256 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[9 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2022 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2022_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2022;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1257_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1257 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[10 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2021 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2021_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2021;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1258_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1258 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[10 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2021 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2021_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2021;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1259_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1259 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[11 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2020 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2020_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2020;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1260_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1260 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[8 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2023 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2023_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2023;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1261_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1261 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[9 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2022 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2022_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2022;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1262_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1262 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[9 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2022 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2022_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2022;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1263_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1263 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[10 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2021 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2021_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2021;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1264_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1264 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[7 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2024 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2024_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2024;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1265_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1265 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[8 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2023 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2023_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2023;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1266_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1266 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[8 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2023 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2023_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2023;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1267_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1267 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[9 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2022 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2022_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2022;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1268_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1268 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[6 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2025 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2025_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2025;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1269_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1269 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[7 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2024 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2024_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2024;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1270_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1270 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[7 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2024 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2024_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2024;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1271_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1271 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[8 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2023 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2023_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2023;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1272_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1272 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[5 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2026 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2026_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2026;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1273_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1273 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[6 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2025 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2025_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2025;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1274_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1274 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[6 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2025 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2025_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2025;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1275_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1275 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[7 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2024 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2024_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2024;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1276_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1276 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[4 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2027 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2027_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2027;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1277_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1277 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[5 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2026 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2026_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2026;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1278_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1278 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[5 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2026 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2026_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2026;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1279_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1279 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[6 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2025 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2025_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2025;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1280_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1280 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[3 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2028 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2028_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2028;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1281_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1281 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[4 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2027 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2027_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2027;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1282_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1282 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[4 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2027 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2027_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2027;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1283_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1283 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[5 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2026 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2026_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2026;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1284_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1284 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[2 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2029 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2029_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2029;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1285_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1285 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[3 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2028 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2028_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2028;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1286_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1286 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[3 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2028 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2028_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2028;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1287_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1287 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[4 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2027 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2027_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2027;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1288_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1288 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[1 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2030 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2030_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2030;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1289_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1289 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[2 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2029 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2029_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2029;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1290_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1290 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[2 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2029 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2029_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2029;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1291_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1291 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[3 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2028 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2028_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2028;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1292_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1292 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2031 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2031_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2031;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1293_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1293 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[1 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2030 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2030_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2030;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1294_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1294 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[1 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2030 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2030_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2030;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1295_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1850_1295 read pattern: { stg1_1_merged1850[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[2 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2029 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2029_merged_banks_4.peek_135();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2029;
  return 0;
}

// # of bundles = 2
// stg0_to_gp_84_ld69_merged1802_write
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2016
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2017
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2018
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2019
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2020
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2021
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2022
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2023
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2024
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2025
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2026
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2027
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2028
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2029
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2030
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2031
inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_write_bundle_write(hw_uint<256>& stg0_to_gp_84_ld69_merged1802_write, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2016_res = stg0_to_gp_84_ld69_merged1802_write.extract<0, 15>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2016_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2016_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2017_res = stg0_to_gp_84_ld69_merged1802_write.extract<16, 31>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2017_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2017_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2018_res = stg0_to_gp_84_ld69_merged1802_write.extract<32, 47>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2018_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2018_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2019_res = stg0_to_gp_84_ld69_merged1802_write.extract<48, 63>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2019_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2019_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2020_res = stg0_to_gp_84_ld69_merged1802_write.extract<64, 79>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2020_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2020_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2021_res = stg0_to_gp_84_ld69_merged1802_write.extract<80, 95>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2021_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2021_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2022_res = stg0_to_gp_84_ld69_merged1802_write.extract<96, 111>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2022_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2022_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2023_res = stg0_to_gp_84_ld69_merged1802_write.extract<112, 127>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2023_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2023_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2024_res = stg0_to_gp_84_ld69_merged1802_write.extract<128, 143>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2024_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2024_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2025_res = stg0_to_gp_84_ld69_merged1802_write.extract<144, 159>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2025_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2025_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2026_res = stg0_to_gp_84_ld69_merged1802_write.extract<160, 175>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2026_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2026_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2027_res = stg0_to_gp_84_ld69_merged1802_write.extract<176, 191>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2027_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2027_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2028_res = stg0_to_gp_84_ld69_merged1802_write.extract<192, 207>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2028_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2028_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2029_res = stg0_to_gp_84_ld69_merged1802_write.extract<208, 223>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2029_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2029_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2030_res = stg0_to_gp_84_ld69_merged1802_write.extract<224, 239>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2030_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2030_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2031_res = stg0_to_gp_84_ld69_merged1802_write.extract<240, 255>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2031_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_2031_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
}

// stg1_1_merged1850_read
//	stg0_FIFO_buf68_stg1_1_merged1850_1232
//	stg0_FIFO_buf68_stg1_1_merged1850_1233
//	stg0_FIFO_buf68_stg1_1_merged1850_1234
//	stg0_FIFO_buf68_stg1_1_merged1850_1235
//	stg0_FIFO_buf68_stg1_1_merged1850_1236
//	stg0_FIFO_buf68_stg1_1_merged1850_1237
//	stg0_FIFO_buf68_stg1_1_merged1850_1238
//	stg0_FIFO_buf68_stg1_1_merged1850_1239
//	stg0_FIFO_buf68_stg1_1_merged1850_1240
//	stg0_FIFO_buf68_stg1_1_merged1850_1241
//	stg0_FIFO_buf68_stg1_1_merged1850_1242
//	stg0_FIFO_buf68_stg1_1_merged1850_1243
//	stg0_FIFO_buf68_stg1_1_merged1850_1244
//	stg0_FIFO_buf68_stg1_1_merged1850_1245
//	stg0_FIFO_buf68_stg1_1_merged1850_1246
//	stg0_FIFO_buf68_stg1_1_merged1850_1247
//	stg0_FIFO_buf68_stg1_1_merged1850_1248
//	stg0_FIFO_buf68_stg1_1_merged1850_1249
//	stg0_FIFO_buf68_stg1_1_merged1850_1250
//	stg0_FIFO_buf68_stg1_1_merged1850_1251
//	stg0_FIFO_buf68_stg1_1_merged1850_1252
//	stg0_FIFO_buf68_stg1_1_merged1850_1253
//	stg0_FIFO_buf68_stg1_1_merged1850_1254
//	stg0_FIFO_buf68_stg1_1_merged1850_1255
//	stg0_FIFO_buf68_stg1_1_merged1850_1256
//	stg0_FIFO_buf68_stg1_1_merged1850_1257
//	stg0_FIFO_buf68_stg1_1_merged1850_1258
//	stg0_FIFO_buf68_stg1_1_merged1850_1259
//	stg0_FIFO_buf68_stg1_1_merged1850_1260
//	stg0_FIFO_buf68_stg1_1_merged1850_1261
//	stg0_FIFO_buf68_stg1_1_merged1850_1262
//	stg0_FIFO_buf68_stg1_1_merged1850_1263
//	stg0_FIFO_buf68_stg1_1_merged1850_1264
//	stg0_FIFO_buf68_stg1_1_merged1850_1265
//	stg0_FIFO_buf68_stg1_1_merged1850_1266
//	stg0_FIFO_buf68_stg1_1_merged1850_1267
//	stg0_FIFO_buf68_stg1_1_merged1850_1268
//	stg0_FIFO_buf68_stg1_1_merged1850_1269
//	stg0_FIFO_buf68_stg1_1_merged1850_1270
//	stg0_FIFO_buf68_stg1_1_merged1850_1271
//	stg0_FIFO_buf68_stg1_1_merged1850_1272
//	stg0_FIFO_buf68_stg1_1_merged1850_1273
//	stg0_FIFO_buf68_stg1_1_merged1850_1274
//	stg0_FIFO_buf68_stg1_1_merged1850_1275
//	stg0_FIFO_buf68_stg1_1_merged1850_1276
//	stg0_FIFO_buf68_stg1_1_merged1850_1277
//	stg0_FIFO_buf68_stg1_1_merged1850_1278
//	stg0_FIFO_buf68_stg1_1_merged1850_1279
//	stg0_FIFO_buf68_stg1_1_merged1850_1280
//	stg0_FIFO_buf68_stg1_1_merged1850_1281
//	stg0_FIFO_buf68_stg1_1_merged1850_1282
//	stg0_FIFO_buf68_stg1_1_merged1850_1283
//	stg0_FIFO_buf68_stg1_1_merged1850_1284
//	stg0_FIFO_buf68_stg1_1_merged1850_1285
//	stg0_FIFO_buf68_stg1_1_merged1850_1286
//	stg0_FIFO_buf68_stg1_1_merged1850_1287
//	stg0_FIFO_buf68_stg1_1_merged1850_1288
//	stg0_FIFO_buf68_stg1_1_merged1850_1289
//	stg0_FIFO_buf68_stg1_1_merged1850_1290
//	stg0_FIFO_buf68_stg1_1_merged1850_1291
//	stg0_FIFO_buf68_stg1_1_merged1850_1292
//	stg0_FIFO_buf68_stg1_1_merged1850_1293
//	stg0_FIFO_buf68_stg1_1_merged1850_1294
//	stg0_FIFO_buf68_stg1_1_merged1850_1295
inline hw_uint<1024> stg0_FIFO_buf68_stg1_1_merged1850_read_bundle_read(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg0_FIFO_buf68_stg1_1_merged1850_1232
    // stg0_FIFO_buf68_stg1_1_merged1850_1233
    // stg0_FIFO_buf68_stg1_1_merged1850_1234
    // stg0_FIFO_buf68_stg1_1_merged1850_1235
    // stg0_FIFO_buf68_stg1_1_merged1850_1236
    // stg0_FIFO_buf68_stg1_1_merged1850_1237
    // stg0_FIFO_buf68_stg1_1_merged1850_1238
    // stg0_FIFO_buf68_stg1_1_merged1850_1239
    // stg0_FIFO_buf68_stg1_1_merged1850_1240
    // stg0_FIFO_buf68_stg1_1_merged1850_1241
    // stg0_FIFO_buf68_stg1_1_merged1850_1242
    // stg0_FIFO_buf68_stg1_1_merged1850_1243
    // stg0_FIFO_buf68_stg1_1_merged1850_1244
    // stg0_FIFO_buf68_stg1_1_merged1850_1245
    // stg0_FIFO_buf68_stg1_1_merged1850_1246
    // stg0_FIFO_buf68_stg1_1_merged1850_1247
    // stg0_FIFO_buf68_stg1_1_merged1850_1248
    // stg0_FIFO_buf68_stg1_1_merged1850_1249
    // stg0_FIFO_buf68_stg1_1_merged1850_1250
    // stg0_FIFO_buf68_stg1_1_merged1850_1251
    // stg0_FIFO_buf68_stg1_1_merged1850_1252
    // stg0_FIFO_buf68_stg1_1_merged1850_1253
    // stg0_FIFO_buf68_stg1_1_merged1850_1254
    // stg0_FIFO_buf68_stg1_1_merged1850_1255
    // stg0_FIFO_buf68_stg1_1_merged1850_1256
    // stg0_FIFO_buf68_stg1_1_merged1850_1257
    // stg0_FIFO_buf68_stg1_1_merged1850_1258
    // stg0_FIFO_buf68_stg1_1_merged1850_1259
    // stg0_FIFO_buf68_stg1_1_merged1850_1260
    // stg0_FIFO_buf68_stg1_1_merged1850_1261
    // stg0_FIFO_buf68_stg1_1_merged1850_1262
    // stg0_FIFO_buf68_stg1_1_merged1850_1263
    // stg0_FIFO_buf68_stg1_1_merged1850_1264
    // stg0_FIFO_buf68_stg1_1_merged1850_1265
    // stg0_FIFO_buf68_stg1_1_merged1850_1266
    // stg0_FIFO_buf68_stg1_1_merged1850_1267
    // stg0_FIFO_buf68_stg1_1_merged1850_1268
    // stg0_FIFO_buf68_stg1_1_merged1850_1269
    // stg0_FIFO_buf68_stg1_1_merged1850_1270
    // stg0_FIFO_buf68_stg1_1_merged1850_1271
    // stg0_FIFO_buf68_stg1_1_merged1850_1272
    // stg0_FIFO_buf68_stg1_1_merged1850_1273
    // stg0_FIFO_buf68_stg1_1_merged1850_1274
    // stg0_FIFO_buf68_stg1_1_merged1850_1275
    // stg0_FIFO_buf68_stg1_1_merged1850_1276
    // stg0_FIFO_buf68_stg1_1_merged1850_1277
    // stg0_FIFO_buf68_stg1_1_merged1850_1278
    // stg0_FIFO_buf68_stg1_1_merged1850_1279
    // stg0_FIFO_buf68_stg1_1_merged1850_1280
    // stg0_FIFO_buf68_stg1_1_merged1850_1281
    // stg0_FIFO_buf68_stg1_1_merged1850_1282
    // stg0_FIFO_buf68_stg1_1_merged1850_1283
    // stg0_FIFO_buf68_stg1_1_merged1850_1284
    // stg0_FIFO_buf68_stg1_1_merged1850_1285
    // stg0_FIFO_buf68_stg1_1_merged1850_1286
    // stg0_FIFO_buf68_stg1_1_merged1850_1287
    // stg0_FIFO_buf68_stg1_1_merged1850_1288
    // stg0_FIFO_buf68_stg1_1_merged1850_1289
    // stg0_FIFO_buf68_stg1_1_merged1850_1290
    // stg0_FIFO_buf68_stg1_1_merged1850_1291
    // stg0_FIFO_buf68_stg1_1_merged1850_1292
    // stg0_FIFO_buf68_stg1_1_merged1850_1293
    // stg0_FIFO_buf68_stg1_1_merged1850_1294
    // stg0_FIFO_buf68_stg1_1_merged1850_1295

	hw_uint<1024> result;
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1232_res = stg0_FIFO_buf68_stg1_1_merged1850_1232_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<0, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1232_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1233_res = stg0_FIFO_buf68_stg1_1_merged1850_1233_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<16, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1233_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1234_res = stg0_FIFO_buf68_stg1_1_merged1850_1234_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<32, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1234_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1235_res = stg0_FIFO_buf68_stg1_1_merged1850_1235_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<48, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1235_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1236_res = stg0_FIFO_buf68_stg1_1_merged1850_1236_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<64, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1236_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1237_res = stg0_FIFO_buf68_stg1_1_merged1850_1237_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<80, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1237_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1238_res = stg0_FIFO_buf68_stg1_1_merged1850_1238_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<96, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1238_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1239_res = stg0_FIFO_buf68_stg1_1_merged1850_1239_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<112, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1239_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1240_res = stg0_FIFO_buf68_stg1_1_merged1850_1240_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<128, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1240_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1241_res = stg0_FIFO_buf68_stg1_1_merged1850_1241_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<144, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1241_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1242_res = stg0_FIFO_buf68_stg1_1_merged1850_1242_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<160, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1242_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1243_res = stg0_FIFO_buf68_stg1_1_merged1850_1243_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<176, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1243_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1244_res = stg0_FIFO_buf68_stg1_1_merged1850_1244_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<192, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1244_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1245_res = stg0_FIFO_buf68_stg1_1_merged1850_1245_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<208, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1245_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1246_res = stg0_FIFO_buf68_stg1_1_merged1850_1246_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<224, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1246_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1247_res = stg0_FIFO_buf68_stg1_1_merged1850_1247_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<240, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1247_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1248_res = stg0_FIFO_buf68_stg1_1_merged1850_1248_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<256, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1248_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1249_res = stg0_FIFO_buf68_stg1_1_merged1850_1249_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<272, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1249_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1250_res = stg0_FIFO_buf68_stg1_1_merged1850_1250_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<288, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1250_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1251_res = stg0_FIFO_buf68_stg1_1_merged1850_1251_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<304, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1251_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1252_res = stg0_FIFO_buf68_stg1_1_merged1850_1252_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<320, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1252_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1253_res = stg0_FIFO_buf68_stg1_1_merged1850_1253_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<336, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1253_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1254_res = stg0_FIFO_buf68_stg1_1_merged1850_1254_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<352, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1254_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1255_res = stg0_FIFO_buf68_stg1_1_merged1850_1255_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<368, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1255_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1256_res = stg0_FIFO_buf68_stg1_1_merged1850_1256_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<384, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1256_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1257_res = stg0_FIFO_buf68_stg1_1_merged1850_1257_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<400, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1257_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1258_res = stg0_FIFO_buf68_stg1_1_merged1850_1258_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<416, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1258_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1259_res = stg0_FIFO_buf68_stg1_1_merged1850_1259_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<432, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1259_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1260_res = stg0_FIFO_buf68_stg1_1_merged1850_1260_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<448, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1260_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1261_res = stg0_FIFO_buf68_stg1_1_merged1850_1261_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<464, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1261_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1262_res = stg0_FIFO_buf68_stg1_1_merged1850_1262_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<480, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1262_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1263_res = stg0_FIFO_buf68_stg1_1_merged1850_1263_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<496, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1263_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1264_res = stg0_FIFO_buf68_stg1_1_merged1850_1264_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<512, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1264_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1265_res = stg0_FIFO_buf68_stg1_1_merged1850_1265_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<528, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1265_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1266_res = stg0_FIFO_buf68_stg1_1_merged1850_1266_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<544, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1266_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1267_res = stg0_FIFO_buf68_stg1_1_merged1850_1267_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<560, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1267_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1268_res = stg0_FIFO_buf68_stg1_1_merged1850_1268_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<576, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1268_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1269_res = stg0_FIFO_buf68_stg1_1_merged1850_1269_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<592, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1269_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1270_res = stg0_FIFO_buf68_stg1_1_merged1850_1270_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<608, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1270_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1271_res = stg0_FIFO_buf68_stg1_1_merged1850_1271_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<624, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1271_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1272_res = stg0_FIFO_buf68_stg1_1_merged1850_1272_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<640, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1272_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1273_res = stg0_FIFO_buf68_stg1_1_merged1850_1273_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<656, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1273_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1274_res = stg0_FIFO_buf68_stg1_1_merged1850_1274_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<672, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1274_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1275_res = stg0_FIFO_buf68_stg1_1_merged1850_1275_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<688, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1275_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1276_res = stg0_FIFO_buf68_stg1_1_merged1850_1276_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<704, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1276_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1277_res = stg0_FIFO_buf68_stg1_1_merged1850_1277_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<720, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1277_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1278_res = stg0_FIFO_buf68_stg1_1_merged1850_1278_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<736, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1278_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1279_res = stg0_FIFO_buf68_stg1_1_merged1850_1279_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<752, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1279_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1280_res = stg0_FIFO_buf68_stg1_1_merged1850_1280_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<768, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1280_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1281_res = stg0_FIFO_buf68_stg1_1_merged1850_1281_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<784, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1281_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1282_res = stg0_FIFO_buf68_stg1_1_merged1850_1282_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<800, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1282_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1283_res = stg0_FIFO_buf68_stg1_1_merged1850_1283_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<816, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1283_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1284_res = stg0_FIFO_buf68_stg1_1_merged1850_1284_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<832, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1284_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1285_res = stg0_FIFO_buf68_stg1_1_merged1850_1285_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<848, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1285_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1286_res = stg0_FIFO_buf68_stg1_1_merged1850_1286_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<864, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1286_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1287_res = stg0_FIFO_buf68_stg1_1_merged1850_1287_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<880, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1287_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1288_res = stg0_FIFO_buf68_stg1_1_merged1850_1288_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<896, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1288_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1289_res = stg0_FIFO_buf68_stg1_1_merged1850_1289_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<912, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1289_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1290_res = stg0_FIFO_buf68_stg1_1_merged1850_1290_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<928, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1290_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1291_res = stg0_FIFO_buf68_stg1_1_merged1850_1291_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<944, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1291_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1292_res = stg0_FIFO_buf68_stg1_1_merged1850_1292_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<960, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1292_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1293_res = stg0_FIFO_buf68_stg1_1_merged1850_1293_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<976, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1293_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1294_res = stg0_FIFO_buf68_stg1_1_merged1850_1294_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<992, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1294_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1850_1295_res = stg0_FIFO_buf68_stg1_1_merged1850_1295_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<1008, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1850_1295_res);
	return result;
}

struct stg1_stg1_1_merged1850_1216_to_stg1_stg1_ld9_merged1859_1200_cache {
	// RAM Box: {[15, 2127], [0, 1092]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1850_1217_to_stg1_stg1_ld9_merged1859_1201_cache {
	// RAM Box: {[14, 2126], [0, 1092]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1850_1218_to_stg1_stg1_ld9_merged1859_1202_cache {
	// RAM Box: {[13, 2125], [0, 1092]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1850_1219_to_stg1_stg1_ld9_merged1859_1203_cache {
	// RAM Box: {[12, 2124], [0, 1092]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1850_1220_to_stg1_stg1_ld9_merged1859_1204_cache {
	// RAM Box: {[11, 2123], [0, 1092]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1850_1221_to_stg1_stg1_ld9_merged1859_1205_cache {
	// RAM Box: {[10, 2122], [0, 1092]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1850_1222_to_stg1_stg1_ld9_merged1859_1206_cache {
	// RAM Box: {[9, 2121], [0, 1092]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1850_1223_to_stg1_stg1_ld9_merged1859_1207_cache {
	// RAM Box: {[8, 2120], [0, 1092]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1850_1224_to_stg1_stg1_ld9_merged1859_1208_cache {
	// RAM Box: {[7, 2119], [0, 1092]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1850_1225_to_stg1_stg1_ld9_merged1859_1209_cache {
	// RAM Box: {[6, 2118], [0, 1092]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1850_1226_to_stg1_stg1_ld9_merged1859_1210_cache {
	// RAM Box: {[5, 2117], [0, 1092]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1850_1227_to_stg1_stg1_ld9_merged1859_1211_cache {
	// RAM Box: {[4, 2116], [0, 1092]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1850_1228_to_stg1_stg1_ld9_merged1859_1212_cache {
	// RAM Box: {[3, 2115], [0, 1092]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1850_1229_to_stg1_stg1_ld9_merged1859_1213_cache {
	// RAM Box: {[2, 2114], [0, 1092]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1850_1230_to_stg1_stg1_ld9_merged1859_1214_cache {
	// RAM Box: {[1, 2113], [0, 1092]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1850_1231_to_stg1_stg1_ld9_merged1859_1215_cache {
	// RAM Box: {[0, 2112], [0, 1092]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_cache {
  // Reader addrs...
    // { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[15 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
    // { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[14 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
    // { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[13 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
    // { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[12 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
    // { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[11 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
    // { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[10 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
    // { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[9 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
    // { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[8 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
    // { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[7 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
    // { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[6 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
    // { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[5 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
    // { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[4 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
    // { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[3 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
    // { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[2 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
    // { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[1 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
    // { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
  // # of banks: 16
  stg1_stg1_1_merged1850_1216_to_stg1_stg1_ld9_merged1859_1200_cache stg1_stg1_1_merged1850_1216_to_stg1_stg1_ld9_merged1859_1200;
  stg1_stg1_1_merged1850_1217_to_stg1_stg1_ld9_merged1859_1201_cache stg1_stg1_1_merged1850_1217_to_stg1_stg1_ld9_merged1859_1201;
  stg1_stg1_1_merged1850_1218_to_stg1_stg1_ld9_merged1859_1202_cache stg1_stg1_1_merged1850_1218_to_stg1_stg1_ld9_merged1859_1202;
  stg1_stg1_1_merged1850_1219_to_stg1_stg1_ld9_merged1859_1203_cache stg1_stg1_1_merged1850_1219_to_stg1_stg1_ld9_merged1859_1203;
  stg1_stg1_1_merged1850_1220_to_stg1_stg1_ld9_merged1859_1204_cache stg1_stg1_1_merged1850_1220_to_stg1_stg1_ld9_merged1859_1204;
  stg1_stg1_1_merged1850_1221_to_stg1_stg1_ld9_merged1859_1205_cache stg1_stg1_1_merged1850_1221_to_stg1_stg1_ld9_merged1859_1205;
  stg1_stg1_1_merged1850_1222_to_stg1_stg1_ld9_merged1859_1206_cache stg1_stg1_1_merged1850_1222_to_stg1_stg1_ld9_merged1859_1206;
  stg1_stg1_1_merged1850_1223_to_stg1_stg1_ld9_merged1859_1207_cache stg1_stg1_1_merged1850_1223_to_stg1_stg1_ld9_merged1859_1207;
  stg1_stg1_1_merged1850_1224_to_stg1_stg1_ld9_merged1859_1208_cache stg1_stg1_1_merged1850_1224_to_stg1_stg1_ld9_merged1859_1208;
  stg1_stg1_1_merged1850_1225_to_stg1_stg1_ld9_merged1859_1209_cache stg1_stg1_1_merged1850_1225_to_stg1_stg1_ld9_merged1859_1209;
  stg1_stg1_1_merged1850_1226_to_stg1_stg1_ld9_merged1859_1210_cache stg1_stg1_1_merged1850_1226_to_stg1_stg1_ld9_merged1859_1210;
  stg1_stg1_1_merged1850_1227_to_stg1_stg1_ld9_merged1859_1211_cache stg1_stg1_1_merged1850_1227_to_stg1_stg1_ld9_merged1859_1211;
  stg1_stg1_1_merged1850_1228_to_stg1_stg1_ld9_merged1859_1212_cache stg1_stg1_1_merged1850_1228_to_stg1_stg1_ld9_merged1859_1212;
  stg1_stg1_1_merged1850_1229_to_stg1_stg1_ld9_merged1859_1213_cache stg1_stg1_1_merged1850_1229_to_stg1_stg1_ld9_merged1859_1213;
  stg1_stg1_1_merged1850_1230_to_stg1_stg1_ld9_merged1859_1214_cache stg1_stg1_1_merged1850_1230_to_stg1_stg1_ld9_merged1859_1214;
  stg1_stg1_1_merged1850_1231_to_stg1_stg1_ld9_merged1859_1215_cache stg1_stg1_1_merged1850_1231_to_stg1_stg1_ld9_merged1859_1215;
};



inline void stg1_stg1_1_merged1850_1216_write(hw_uint<16>& stg1_stg1_1_merged1850_1216, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1850_1216_to_stg1_stg1_ld9_merged1859_1200.push(stg1_stg1_1_merged1850_1216);
}

inline void stg1_stg1_1_merged1850_1217_write(hw_uint<16>& stg1_stg1_1_merged1850_1217, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1850_1217_to_stg1_stg1_ld9_merged1859_1201.push(stg1_stg1_1_merged1850_1217);
}

inline void stg1_stg1_1_merged1850_1218_write(hw_uint<16>& stg1_stg1_1_merged1850_1218, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1850_1218_to_stg1_stg1_ld9_merged1859_1202.push(stg1_stg1_1_merged1850_1218);
}

inline void stg1_stg1_1_merged1850_1219_write(hw_uint<16>& stg1_stg1_1_merged1850_1219, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1850_1219_to_stg1_stg1_ld9_merged1859_1203.push(stg1_stg1_1_merged1850_1219);
}

inline void stg1_stg1_1_merged1850_1220_write(hw_uint<16>& stg1_stg1_1_merged1850_1220, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1850_1220_to_stg1_stg1_ld9_merged1859_1204.push(stg1_stg1_1_merged1850_1220);
}

inline void stg1_stg1_1_merged1850_1221_write(hw_uint<16>& stg1_stg1_1_merged1850_1221, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1850_1221_to_stg1_stg1_ld9_merged1859_1205.push(stg1_stg1_1_merged1850_1221);
}

inline void stg1_stg1_1_merged1850_1222_write(hw_uint<16>& stg1_stg1_1_merged1850_1222, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1850_1222_to_stg1_stg1_ld9_merged1859_1206.push(stg1_stg1_1_merged1850_1222);
}

inline void stg1_stg1_1_merged1850_1223_write(hw_uint<16>& stg1_stg1_1_merged1850_1223, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1850_1223_to_stg1_stg1_ld9_merged1859_1207.push(stg1_stg1_1_merged1850_1223);
}

inline void stg1_stg1_1_merged1850_1224_write(hw_uint<16>& stg1_stg1_1_merged1850_1224, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1850_1224_to_stg1_stg1_ld9_merged1859_1208.push(stg1_stg1_1_merged1850_1224);
}

inline void stg1_stg1_1_merged1850_1225_write(hw_uint<16>& stg1_stg1_1_merged1850_1225, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1850_1225_to_stg1_stg1_ld9_merged1859_1209.push(stg1_stg1_1_merged1850_1225);
}

inline void stg1_stg1_1_merged1850_1226_write(hw_uint<16>& stg1_stg1_1_merged1850_1226, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1850_1226_to_stg1_stg1_ld9_merged1859_1210.push(stg1_stg1_1_merged1850_1226);
}

inline void stg1_stg1_1_merged1850_1227_write(hw_uint<16>& stg1_stg1_1_merged1850_1227, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1850_1227_to_stg1_stg1_ld9_merged1859_1211.push(stg1_stg1_1_merged1850_1227);
}

inline void stg1_stg1_1_merged1850_1228_write(hw_uint<16>& stg1_stg1_1_merged1850_1228, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1850_1228_to_stg1_stg1_ld9_merged1859_1212.push(stg1_stg1_1_merged1850_1228);
}

inline void stg1_stg1_1_merged1850_1229_write(hw_uint<16>& stg1_stg1_1_merged1850_1229, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1850_1229_to_stg1_stg1_ld9_merged1859_1213.push(stg1_stg1_1_merged1850_1229);
}

inline void stg1_stg1_1_merged1850_1230_write(hw_uint<16>& stg1_stg1_1_merged1850_1230, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1850_1230_to_stg1_stg1_ld9_merged1859_1214.push(stg1_stg1_1_merged1850_1230);
}

inline void stg1_stg1_1_merged1850_1231_write(hw_uint<16>& stg1_stg1_1_merged1850_1231, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1850_1231_to_stg1_stg1_ld9_merged1859_1215.push(stg1_stg1_1_merged1850_1231);
}

inline hw_uint<16> stg1_stg1_ld9_merged1859_1200_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1859_1200 read pattern: { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[15 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
  // Read schedule : { stg1_ld9_merged1859[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 7] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged1850_1216 = stg1.stg1_stg1_1_merged1850_1216_to_stg1_stg1_ld9_merged1859_1200.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1850_1216;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1859_1201_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1859_1201 read pattern: { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[14 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
  // Read schedule : { stg1_ld9_merged1859[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 7] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged1850_1217 = stg1.stg1_stg1_1_merged1850_1217_to_stg1_stg1_ld9_merged1859_1201.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1850_1217;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1859_1202_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1859_1202 read pattern: { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[13 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
  // Read schedule : { stg1_ld9_merged1859[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 7] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged1850_1218 = stg1.stg1_stg1_1_merged1850_1218_to_stg1_stg1_ld9_merged1859_1202.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1850_1218;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1859_1203_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1859_1203 read pattern: { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[12 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
  // Read schedule : { stg1_ld9_merged1859[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 7] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged1850_1219 = stg1.stg1_stg1_1_merged1850_1219_to_stg1_stg1_ld9_merged1859_1203.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1850_1219;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1859_1204_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1859_1204 read pattern: { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[11 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
  // Read schedule : { stg1_ld9_merged1859[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 7] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged1850_1220 = stg1.stg1_stg1_1_merged1850_1220_to_stg1_stg1_ld9_merged1859_1204.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1850_1220;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1859_1205_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1859_1205 read pattern: { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[10 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
  // Read schedule : { stg1_ld9_merged1859[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 7] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged1850_1221 = stg1.stg1_stg1_1_merged1850_1221_to_stg1_stg1_ld9_merged1859_1205.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1850_1221;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1859_1206_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1859_1206 read pattern: { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[9 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
  // Read schedule : { stg1_ld9_merged1859[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 7] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged1850_1222 = stg1.stg1_stg1_1_merged1850_1222_to_stg1_stg1_ld9_merged1859_1206.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1850_1222;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1859_1207_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1859_1207 read pattern: { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[8 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
  // Read schedule : { stg1_ld9_merged1859[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 7] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged1850_1223 = stg1.stg1_stg1_1_merged1850_1223_to_stg1_stg1_ld9_merged1859_1207.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1850_1223;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1859_1208_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1859_1208 read pattern: { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[7 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
  // Read schedule : { stg1_ld9_merged1859[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 7] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged1850_1224 = stg1.stg1_stg1_1_merged1850_1224_to_stg1_stg1_ld9_merged1859_1208.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1850_1224;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1859_1209_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1859_1209 read pattern: { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[6 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
  // Read schedule : { stg1_ld9_merged1859[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 7] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged1850_1225 = stg1.stg1_stg1_1_merged1850_1225_to_stg1_stg1_ld9_merged1859_1209.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1850_1225;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1859_1210_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1859_1210 read pattern: { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[5 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
  // Read schedule : { stg1_ld9_merged1859[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 7] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged1850_1226 = stg1.stg1_stg1_1_merged1850_1226_to_stg1_stg1_ld9_merged1859_1210.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1850_1226;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1859_1211_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1859_1211 read pattern: { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[4 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
  // Read schedule : { stg1_ld9_merged1859[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 7] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged1850_1227 = stg1.stg1_stg1_1_merged1850_1227_to_stg1_stg1_ld9_merged1859_1211.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1850_1227;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1859_1212_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1859_1212 read pattern: { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[3 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
  // Read schedule : { stg1_ld9_merged1859[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 7] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged1850_1228 = stg1.stg1_stg1_1_merged1850_1228_to_stg1_stg1_ld9_merged1859_1212.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1850_1228;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1859_1213_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1859_1213 read pattern: { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[2 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
  // Read schedule : { stg1_ld9_merged1859[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 7] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged1850_1229 = stg1.stg1_stg1_1_merged1850_1229_to_stg1_stg1_ld9_merged1859_1213.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1850_1229;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1859_1214_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1859_1214 read pattern: { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[1 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
  // Read schedule : { stg1_ld9_merged1859[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 7] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged1850_1230 = stg1.stg1_stg1_1_merged1850_1230_to_stg1_stg1_ld9_merged1859_1214.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1850_1230;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1859_1215_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1859_1215 read pattern: { stg1_ld9_merged1859[root = 0, stg1_ld10, stg1_ld9] -> stg1[16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1092 and 0 <= stg1_ld9 <= 132 }
  // Read schedule : { stg1_ld9_merged1859[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 7] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged1850_1231 = stg1.stg1_stg1_1_merged1850_1231_to_stg1_stg1_ld9_merged1859_1215.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1850_1231;
  return 0;
}

// # of bundles = 2
// stg1_1_merged1850_write
//	stg1_stg1_1_merged1850_1216
//	stg1_stg1_1_merged1850_1217
//	stg1_stg1_1_merged1850_1218
//	stg1_stg1_1_merged1850_1219
//	stg1_stg1_1_merged1850_1220
//	stg1_stg1_1_merged1850_1221
//	stg1_stg1_1_merged1850_1222
//	stg1_stg1_1_merged1850_1223
//	stg1_stg1_1_merged1850_1224
//	stg1_stg1_1_merged1850_1225
//	stg1_stg1_1_merged1850_1226
//	stg1_stg1_1_merged1850_1227
//	stg1_stg1_1_merged1850_1228
//	stg1_stg1_1_merged1850_1229
//	stg1_stg1_1_merged1850_1230
//	stg1_stg1_1_merged1850_1231
inline void stg1_stg1_1_merged1850_write_bundle_write(hw_uint<256>& stg1_1_merged1850_write, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
	hw_uint<16> stg1_stg1_1_merged1850_1216_res = stg1_1_merged1850_write.extract<0, 15>();
	stg1_stg1_1_merged1850_1216_write(stg1_stg1_1_merged1850_1216_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1850_1217_res = stg1_1_merged1850_write.extract<16, 31>();
	stg1_stg1_1_merged1850_1217_write(stg1_stg1_1_merged1850_1217_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1850_1218_res = stg1_1_merged1850_write.extract<32, 47>();
	stg1_stg1_1_merged1850_1218_write(stg1_stg1_1_merged1850_1218_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1850_1219_res = stg1_1_merged1850_write.extract<48, 63>();
	stg1_stg1_1_merged1850_1219_write(stg1_stg1_1_merged1850_1219_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1850_1220_res = stg1_1_merged1850_write.extract<64, 79>();
	stg1_stg1_1_merged1850_1220_write(stg1_stg1_1_merged1850_1220_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1850_1221_res = stg1_1_merged1850_write.extract<80, 95>();
	stg1_stg1_1_merged1850_1221_write(stg1_stg1_1_merged1850_1221_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1850_1222_res = stg1_1_merged1850_write.extract<96, 111>();
	stg1_stg1_1_merged1850_1222_write(stg1_stg1_1_merged1850_1222_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1850_1223_res = stg1_1_merged1850_write.extract<112, 127>();
	stg1_stg1_1_merged1850_1223_write(stg1_stg1_1_merged1850_1223_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1850_1224_res = stg1_1_merged1850_write.extract<128, 143>();
	stg1_stg1_1_merged1850_1224_write(stg1_stg1_1_merged1850_1224_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1850_1225_res = stg1_1_merged1850_write.extract<144, 159>();
	stg1_stg1_1_merged1850_1225_write(stg1_stg1_1_merged1850_1225_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1850_1226_res = stg1_1_merged1850_write.extract<160, 175>();
	stg1_stg1_1_merged1850_1226_write(stg1_stg1_1_merged1850_1226_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1850_1227_res = stg1_1_merged1850_write.extract<176, 191>();
	stg1_stg1_1_merged1850_1227_write(stg1_stg1_1_merged1850_1227_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1850_1228_res = stg1_1_merged1850_write.extract<192, 207>();
	stg1_stg1_1_merged1850_1228_write(stg1_stg1_1_merged1850_1228_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1850_1229_res = stg1_1_merged1850_write.extract<208, 223>();
	stg1_stg1_1_merged1850_1229_write(stg1_stg1_1_merged1850_1229_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1850_1230_res = stg1_1_merged1850_write.extract<224, 239>();
	stg1_stg1_1_merged1850_1230_write(stg1_stg1_1_merged1850_1230_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1850_1231_res = stg1_1_merged1850_write.extract<240, 255>();
	stg1_stg1_1_merged1850_1231_write(stg1_stg1_1_merged1850_1231_res, stg1, root, stg1_0, stg1_1, dynamic_address);
}

// stg1_ld9_merged1859_read
//	stg1_stg1_ld9_merged1859_1200
//	stg1_stg1_ld9_merged1859_1201
//	stg1_stg1_ld9_merged1859_1202
//	stg1_stg1_ld9_merged1859_1203
//	stg1_stg1_ld9_merged1859_1204
//	stg1_stg1_ld9_merged1859_1205
//	stg1_stg1_ld9_merged1859_1206
//	stg1_stg1_ld9_merged1859_1207
//	stg1_stg1_ld9_merged1859_1208
//	stg1_stg1_ld9_merged1859_1209
//	stg1_stg1_ld9_merged1859_1210
//	stg1_stg1_ld9_merged1859_1211
//	stg1_stg1_ld9_merged1859_1212
//	stg1_stg1_ld9_merged1859_1213
//	stg1_stg1_ld9_merged1859_1214
//	stg1_stg1_ld9_merged1859_1215
inline hw_uint<256> stg1_stg1_ld9_merged1859_read_bundle_read(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
  // # of ports in bundle: 16
    // stg1_stg1_ld9_merged1859_1200
    // stg1_stg1_ld9_merged1859_1201
    // stg1_stg1_ld9_merged1859_1202
    // stg1_stg1_ld9_merged1859_1203
    // stg1_stg1_ld9_merged1859_1204
    // stg1_stg1_ld9_merged1859_1205
    // stg1_stg1_ld9_merged1859_1206
    // stg1_stg1_ld9_merged1859_1207
    // stg1_stg1_ld9_merged1859_1208
    // stg1_stg1_ld9_merged1859_1209
    // stg1_stg1_ld9_merged1859_1210
    // stg1_stg1_ld9_merged1859_1211
    // stg1_stg1_ld9_merged1859_1212
    // stg1_stg1_ld9_merged1859_1213
    // stg1_stg1_ld9_merged1859_1214
    // stg1_stg1_ld9_merged1859_1215

	hw_uint<256> result;
	hw_uint<16> stg1_stg1_ld9_merged1859_1200_res = stg1_stg1_ld9_merged1859_1200_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<0, 256>(result, stg1_stg1_ld9_merged1859_1200_res);
	hw_uint<16> stg1_stg1_ld9_merged1859_1201_res = stg1_stg1_ld9_merged1859_1201_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<16, 256>(result, stg1_stg1_ld9_merged1859_1201_res);
	hw_uint<16> stg1_stg1_ld9_merged1859_1202_res = stg1_stg1_ld9_merged1859_1202_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<32, 256>(result, stg1_stg1_ld9_merged1859_1202_res);
	hw_uint<16> stg1_stg1_ld9_merged1859_1203_res = stg1_stg1_ld9_merged1859_1203_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<48, 256>(result, stg1_stg1_ld9_merged1859_1203_res);
	hw_uint<16> stg1_stg1_ld9_merged1859_1204_res = stg1_stg1_ld9_merged1859_1204_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<64, 256>(result, stg1_stg1_ld9_merged1859_1204_res);
	hw_uint<16> stg1_stg1_ld9_merged1859_1205_res = stg1_stg1_ld9_merged1859_1205_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<80, 256>(result, stg1_stg1_ld9_merged1859_1205_res);
	hw_uint<16> stg1_stg1_ld9_merged1859_1206_res = stg1_stg1_ld9_merged1859_1206_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<96, 256>(result, stg1_stg1_ld9_merged1859_1206_res);
	hw_uint<16> stg1_stg1_ld9_merged1859_1207_res = stg1_stg1_ld9_merged1859_1207_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<112, 256>(result, stg1_stg1_ld9_merged1859_1207_res);
	hw_uint<16> stg1_stg1_ld9_merged1859_1208_res = stg1_stg1_ld9_merged1859_1208_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<128, 256>(result, stg1_stg1_ld9_merged1859_1208_res);
	hw_uint<16> stg1_stg1_ld9_merged1859_1209_res = stg1_stg1_ld9_merged1859_1209_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<144, 256>(result, stg1_stg1_ld9_merged1859_1209_res);
	hw_uint<16> stg1_stg1_ld9_merged1859_1210_res = stg1_stg1_ld9_merged1859_1210_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<160, 256>(result, stg1_stg1_ld9_merged1859_1210_res);
	hw_uint<16> stg1_stg1_ld9_merged1859_1211_res = stg1_stg1_ld9_merged1859_1211_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<176, 256>(result, stg1_stg1_ld9_merged1859_1211_res);
	hw_uint<16> stg1_stg1_ld9_merged1859_1212_res = stg1_stg1_ld9_merged1859_1212_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<192, 256>(result, stg1_stg1_ld9_merged1859_1212_res);
	hw_uint<16> stg1_stg1_ld9_merged1859_1213_res = stg1_stg1_ld9_merged1859_1213_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<208, 256>(result, stg1_stg1_ld9_merged1859_1213_res);
	hw_uint<16> stg1_stg1_ld9_merged1859_1214_res = stg1_stg1_ld9_merged1859_1214_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<224, 256>(result, stg1_stg1_ld9_merged1859_1214_res);
	hw_uint<16> stg1_stg1_ld9_merged1859_1215_res = stg1_stg1_ld9_merged1859_1215_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<240, 256>(result, stg1_stg1_ld9_merged1859_1215_res);
	return result;
}

struct stg10_stg10_1_merged1835_1936_to_stg10_stg10_ld13_merged1855_1920_cache {
	// RAM Box: {[15, 1983], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1835_1937_to_stg10_stg10_ld13_merged1855_1921_cache {
	// RAM Box: {[14, 1982], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1835_1938_to_stg10_stg10_ld13_merged1855_1922_cache {
	// RAM Box: {[13, 1981], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1835_1939_to_stg10_stg10_ld13_merged1855_1923_cache {
	// RAM Box: {[12, 1980], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1835_1940_to_stg10_stg10_ld13_merged1855_1924_cache {
	// RAM Box: {[11, 1979], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1835_1941_to_stg10_stg10_ld13_merged1855_1925_cache {
	// RAM Box: {[10, 1978], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1835_1942_to_stg10_stg10_ld13_merged1855_1926_cache {
	// RAM Box: {[9, 1977], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1835_1943_to_stg10_stg10_ld13_merged1855_1927_cache {
	// RAM Box: {[8, 1976], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1835_1944_to_stg10_stg10_ld13_merged1855_1928_cache {
	// RAM Box: {[7, 1975], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1835_1945_to_stg10_stg10_ld13_merged1855_1929_cache {
	// RAM Box: {[6, 1974], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1835_1946_to_stg10_stg10_ld13_merged1855_1930_cache {
	// RAM Box: {[5, 1973], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1835_1947_to_stg10_stg10_ld13_merged1855_1931_cache {
	// RAM Box: {[4, 1972], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1835_1948_to_stg10_stg10_ld13_merged1855_1932_cache {
	// RAM Box: {[3, 1971], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1835_1949_to_stg10_stg10_ld13_merged1855_1933_cache {
	// RAM Box: {[2, 1970], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1835_1950_to_stg10_stg10_ld13_merged1855_1934_cache {
	// RAM Box: {[1, 1969], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1835_1951_to_stg10_stg10_ld13_merged1855_1935_cache {
	// RAM Box: {[0, 1968], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_cache {
  // Reader addrs...
    // { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[15 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
    // { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[14 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
    // { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[13 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
    // { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[12 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
    // { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[11 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
    // { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[10 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
    // { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[9 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
    // { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[8 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
    // { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[7 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
    // { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[6 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
    // { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[5 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
    // { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[4 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
    // { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[3 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
    // { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[2 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
    // { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[1 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
    // { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
  // # of banks: 16
  stg10_stg10_1_merged1835_1936_to_stg10_stg10_ld13_merged1855_1920_cache stg10_stg10_1_merged1835_1936_to_stg10_stg10_ld13_merged1855_1920;
  stg10_stg10_1_merged1835_1937_to_stg10_stg10_ld13_merged1855_1921_cache stg10_stg10_1_merged1835_1937_to_stg10_stg10_ld13_merged1855_1921;
  stg10_stg10_1_merged1835_1938_to_stg10_stg10_ld13_merged1855_1922_cache stg10_stg10_1_merged1835_1938_to_stg10_stg10_ld13_merged1855_1922;
  stg10_stg10_1_merged1835_1939_to_stg10_stg10_ld13_merged1855_1923_cache stg10_stg10_1_merged1835_1939_to_stg10_stg10_ld13_merged1855_1923;
  stg10_stg10_1_merged1835_1940_to_stg10_stg10_ld13_merged1855_1924_cache stg10_stg10_1_merged1835_1940_to_stg10_stg10_ld13_merged1855_1924;
  stg10_stg10_1_merged1835_1941_to_stg10_stg10_ld13_merged1855_1925_cache stg10_stg10_1_merged1835_1941_to_stg10_stg10_ld13_merged1855_1925;
  stg10_stg10_1_merged1835_1942_to_stg10_stg10_ld13_merged1855_1926_cache stg10_stg10_1_merged1835_1942_to_stg10_stg10_ld13_merged1855_1926;
  stg10_stg10_1_merged1835_1943_to_stg10_stg10_ld13_merged1855_1927_cache stg10_stg10_1_merged1835_1943_to_stg10_stg10_ld13_merged1855_1927;
  stg10_stg10_1_merged1835_1944_to_stg10_stg10_ld13_merged1855_1928_cache stg10_stg10_1_merged1835_1944_to_stg10_stg10_ld13_merged1855_1928;
  stg10_stg10_1_merged1835_1945_to_stg10_stg10_ld13_merged1855_1929_cache stg10_stg10_1_merged1835_1945_to_stg10_stg10_ld13_merged1855_1929;
  stg10_stg10_1_merged1835_1946_to_stg10_stg10_ld13_merged1855_1930_cache stg10_stg10_1_merged1835_1946_to_stg10_stg10_ld13_merged1855_1930;
  stg10_stg10_1_merged1835_1947_to_stg10_stg10_ld13_merged1855_1931_cache stg10_stg10_1_merged1835_1947_to_stg10_stg10_ld13_merged1855_1931;
  stg10_stg10_1_merged1835_1948_to_stg10_stg10_ld13_merged1855_1932_cache stg10_stg10_1_merged1835_1948_to_stg10_stg10_ld13_merged1855_1932;
  stg10_stg10_1_merged1835_1949_to_stg10_stg10_ld13_merged1855_1933_cache stg10_stg10_1_merged1835_1949_to_stg10_stg10_ld13_merged1855_1933;
  stg10_stg10_1_merged1835_1950_to_stg10_stg10_ld13_merged1855_1934_cache stg10_stg10_1_merged1835_1950_to_stg10_stg10_ld13_merged1855_1934;
  stg10_stg10_1_merged1835_1951_to_stg10_stg10_ld13_merged1855_1935_cache stg10_stg10_1_merged1835_1951_to_stg10_stg10_ld13_merged1855_1935;
};



inline void stg10_stg10_1_merged1835_1936_write(hw_uint<16>& stg10_stg10_1_merged1835_1936, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1835_1936_to_stg10_stg10_ld13_merged1855_1920.push(stg10_stg10_1_merged1835_1936);
}

inline void stg10_stg10_1_merged1835_1937_write(hw_uint<16>& stg10_stg10_1_merged1835_1937, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1835_1937_to_stg10_stg10_ld13_merged1855_1921.push(stg10_stg10_1_merged1835_1937);
}

inline void stg10_stg10_1_merged1835_1938_write(hw_uint<16>& stg10_stg10_1_merged1835_1938, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1835_1938_to_stg10_stg10_ld13_merged1855_1922.push(stg10_stg10_1_merged1835_1938);
}

inline void stg10_stg10_1_merged1835_1939_write(hw_uint<16>& stg10_stg10_1_merged1835_1939, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1835_1939_to_stg10_stg10_ld13_merged1855_1923.push(stg10_stg10_1_merged1835_1939);
}

inline void stg10_stg10_1_merged1835_1940_write(hw_uint<16>& stg10_stg10_1_merged1835_1940, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1835_1940_to_stg10_stg10_ld13_merged1855_1924.push(stg10_stg10_1_merged1835_1940);
}

inline void stg10_stg10_1_merged1835_1941_write(hw_uint<16>& stg10_stg10_1_merged1835_1941, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1835_1941_to_stg10_stg10_ld13_merged1855_1925.push(stg10_stg10_1_merged1835_1941);
}

inline void stg10_stg10_1_merged1835_1942_write(hw_uint<16>& stg10_stg10_1_merged1835_1942, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1835_1942_to_stg10_stg10_ld13_merged1855_1926.push(stg10_stg10_1_merged1835_1942);
}

inline void stg10_stg10_1_merged1835_1943_write(hw_uint<16>& stg10_stg10_1_merged1835_1943, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1835_1943_to_stg10_stg10_ld13_merged1855_1927.push(stg10_stg10_1_merged1835_1943);
}

inline void stg10_stg10_1_merged1835_1944_write(hw_uint<16>& stg10_stg10_1_merged1835_1944, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1835_1944_to_stg10_stg10_ld13_merged1855_1928.push(stg10_stg10_1_merged1835_1944);
}

inline void stg10_stg10_1_merged1835_1945_write(hw_uint<16>& stg10_stg10_1_merged1835_1945, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1835_1945_to_stg10_stg10_ld13_merged1855_1929.push(stg10_stg10_1_merged1835_1945);
}

inline void stg10_stg10_1_merged1835_1946_write(hw_uint<16>& stg10_stg10_1_merged1835_1946, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1835_1946_to_stg10_stg10_ld13_merged1855_1930.push(stg10_stg10_1_merged1835_1946);
}

inline void stg10_stg10_1_merged1835_1947_write(hw_uint<16>& stg10_stg10_1_merged1835_1947, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1835_1947_to_stg10_stg10_ld13_merged1855_1931.push(stg10_stg10_1_merged1835_1947);
}

inline void stg10_stg10_1_merged1835_1948_write(hw_uint<16>& stg10_stg10_1_merged1835_1948, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1835_1948_to_stg10_stg10_ld13_merged1855_1932.push(stg10_stg10_1_merged1835_1948);
}

inline void stg10_stg10_1_merged1835_1949_write(hw_uint<16>& stg10_stg10_1_merged1835_1949, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1835_1949_to_stg10_stg10_ld13_merged1855_1933.push(stg10_stg10_1_merged1835_1949);
}

inline void stg10_stg10_1_merged1835_1950_write(hw_uint<16>& stg10_stg10_1_merged1835_1950, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1835_1950_to_stg10_stg10_ld13_merged1855_1934.push(stg10_stg10_1_merged1835_1950);
}

inline void stg10_stg10_1_merged1835_1951_write(hw_uint<16>& stg10_stg10_1_merged1835_1951, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1835_1951_to_stg10_stg10_ld13_merged1855_1935.push(stg10_stg10_1_merged1835_1951);
}

inline hw_uint<16> stg10_stg10_ld13_merged1855_1920_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1855_1920 read pattern: { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[15 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
  // Read schedule : { stg10_ld13_merged1855[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 34] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged1835_1936 = stg10.stg10_stg10_1_merged1835_1936_to_stg10_stg10_ld13_merged1855_1920.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1835_1936;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1855_1921_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1855_1921 read pattern: { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[14 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
  // Read schedule : { stg10_ld13_merged1855[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 34] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged1835_1937 = stg10.stg10_stg10_1_merged1835_1937_to_stg10_stg10_ld13_merged1855_1921.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1835_1937;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1855_1922_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1855_1922 read pattern: { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[13 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
  // Read schedule : { stg10_ld13_merged1855[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 34] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged1835_1938 = stg10.stg10_stg10_1_merged1835_1938_to_stg10_stg10_ld13_merged1855_1922.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1835_1938;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1855_1923_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1855_1923 read pattern: { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[12 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
  // Read schedule : { stg10_ld13_merged1855[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 34] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged1835_1939 = stg10.stg10_stg10_1_merged1835_1939_to_stg10_stg10_ld13_merged1855_1923.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1835_1939;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1855_1924_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1855_1924 read pattern: { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[11 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
  // Read schedule : { stg10_ld13_merged1855[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 34] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged1835_1940 = stg10.stg10_stg10_1_merged1835_1940_to_stg10_stg10_ld13_merged1855_1924.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1835_1940;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1855_1925_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1855_1925 read pattern: { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[10 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
  // Read schedule : { stg10_ld13_merged1855[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 34] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged1835_1941 = stg10.stg10_stg10_1_merged1835_1941_to_stg10_stg10_ld13_merged1855_1925.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1835_1941;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1855_1926_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1855_1926 read pattern: { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[9 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
  // Read schedule : { stg10_ld13_merged1855[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 34] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged1835_1942 = stg10.stg10_stg10_1_merged1835_1942_to_stg10_stg10_ld13_merged1855_1926.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1835_1942;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1855_1927_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1855_1927 read pattern: { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[8 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
  // Read schedule : { stg10_ld13_merged1855[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 34] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged1835_1943 = stg10.stg10_stg10_1_merged1835_1943_to_stg10_stg10_ld13_merged1855_1927.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1835_1943;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1855_1928_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1855_1928 read pattern: { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[7 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
  // Read schedule : { stg10_ld13_merged1855[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 34] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged1835_1944 = stg10.stg10_stg10_1_merged1835_1944_to_stg10_stg10_ld13_merged1855_1928.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1835_1944;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1855_1929_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1855_1929 read pattern: { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[6 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
  // Read schedule : { stg10_ld13_merged1855[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 34] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged1835_1945 = stg10.stg10_stg10_1_merged1835_1945_to_stg10_stg10_ld13_merged1855_1929.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1835_1945;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1855_1930_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1855_1930 read pattern: { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[5 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
  // Read schedule : { stg10_ld13_merged1855[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 34] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged1835_1946 = stg10.stg10_stg10_1_merged1835_1946_to_stg10_stg10_ld13_merged1855_1930.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1835_1946;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1855_1931_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1855_1931 read pattern: { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[4 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
  // Read schedule : { stg10_ld13_merged1855[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 34] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged1835_1947 = stg10.stg10_stg10_1_merged1835_1947_to_stg10_stg10_ld13_merged1855_1931.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1835_1947;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1855_1932_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1855_1932 read pattern: { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[3 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
  // Read schedule : { stg10_ld13_merged1855[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 34] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged1835_1948 = stg10.stg10_stg10_1_merged1835_1948_to_stg10_stg10_ld13_merged1855_1932.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1835_1948;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1855_1933_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1855_1933 read pattern: { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[2 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
  // Read schedule : { stg10_ld13_merged1855[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 34] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged1835_1949 = stg10.stg10_stg10_1_merged1835_1949_to_stg10_stg10_ld13_merged1855_1933.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1835_1949;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1855_1934_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1855_1934 read pattern: { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[1 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
  // Read schedule : { stg10_ld13_merged1855[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 34] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged1835_1950 = stg10.stg10_stg10_1_merged1835_1950_to_stg10_stg10_ld13_merged1855_1934.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1835_1950;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1855_1935_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1855_1935 read pattern: { stg10_ld13_merged1855[root = 0, stg10_ld14, stg10_ld13] -> stg10[16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1083 and 0 <= stg10_ld13 <= 123 }
  // Read schedule : { stg10_ld13_merged1855[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 34] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged1835_1951 = stg10.stg10_stg10_1_merged1835_1951_to_stg10_stg10_ld13_merged1855_1935.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1835_1951;
  return 0;
}

// # of bundles = 2
// stg10_1_merged1835_write
//	stg10_stg10_1_merged1835_1936
//	stg10_stg10_1_merged1835_1937
//	stg10_stg10_1_merged1835_1938
//	stg10_stg10_1_merged1835_1939
//	stg10_stg10_1_merged1835_1940
//	stg10_stg10_1_merged1835_1941
//	stg10_stg10_1_merged1835_1942
//	stg10_stg10_1_merged1835_1943
//	stg10_stg10_1_merged1835_1944
//	stg10_stg10_1_merged1835_1945
//	stg10_stg10_1_merged1835_1946
//	stg10_stg10_1_merged1835_1947
//	stg10_stg10_1_merged1835_1948
//	stg10_stg10_1_merged1835_1949
//	stg10_stg10_1_merged1835_1950
//	stg10_stg10_1_merged1835_1951
inline void stg10_stg10_1_merged1835_write_bundle_write(hw_uint<256>& stg10_1_merged1835_write, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
	hw_uint<16> stg10_stg10_1_merged1835_1936_res = stg10_1_merged1835_write.extract<0, 15>();
	stg10_stg10_1_merged1835_1936_write(stg10_stg10_1_merged1835_1936_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1835_1937_res = stg10_1_merged1835_write.extract<16, 31>();
	stg10_stg10_1_merged1835_1937_write(stg10_stg10_1_merged1835_1937_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1835_1938_res = stg10_1_merged1835_write.extract<32, 47>();
	stg10_stg10_1_merged1835_1938_write(stg10_stg10_1_merged1835_1938_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1835_1939_res = stg10_1_merged1835_write.extract<48, 63>();
	stg10_stg10_1_merged1835_1939_write(stg10_stg10_1_merged1835_1939_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1835_1940_res = stg10_1_merged1835_write.extract<64, 79>();
	stg10_stg10_1_merged1835_1940_write(stg10_stg10_1_merged1835_1940_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1835_1941_res = stg10_1_merged1835_write.extract<80, 95>();
	stg10_stg10_1_merged1835_1941_write(stg10_stg10_1_merged1835_1941_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1835_1942_res = stg10_1_merged1835_write.extract<96, 111>();
	stg10_stg10_1_merged1835_1942_write(stg10_stg10_1_merged1835_1942_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1835_1943_res = stg10_1_merged1835_write.extract<112, 127>();
	stg10_stg10_1_merged1835_1943_write(stg10_stg10_1_merged1835_1943_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1835_1944_res = stg10_1_merged1835_write.extract<128, 143>();
	stg10_stg10_1_merged1835_1944_write(stg10_stg10_1_merged1835_1944_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1835_1945_res = stg10_1_merged1835_write.extract<144, 159>();
	stg10_stg10_1_merged1835_1945_write(stg10_stg10_1_merged1835_1945_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1835_1946_res = stg10_1_merged1835_write.extract<160, 175>();
	stg10_stg10_1_merged1835_1946_write(stg10_stg10_1_merged1835_1946_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1835_1947_res = stg10_1_merged1835_write.extract<176, 191>();
	stg10_stg10_1_merged1835_1947_write(stg10_stg10_1_merged1835_1947_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1835_1948_res = stg10_1_merged1835_write.extract<192, 207>();
	stg10_stg10_1_merged1835_1948_write(stg10_stg10_1_merged1835_1948_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1835_1949_res = stg10_1_merged1835_write.extract<208, 223>();
	stg10_stg10_1_merged1835_1949_write(stg10_stg10_1_merged1835_1949_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1835_1950_res = stg10_1_merged1835_write.extract<224, 239>();
	stg10_stg10_1_merged1835_1950_write(stg10_stg10_1_merged1835_1950_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1835_1951_res = stg10_1_merged1835_write.extract<240, 255>();
	stg10_stg10_1_merged1835_1951_write(stg10_stg10_1_merged1835_1951_res, stg10, root, stg10_0, stg10_1, dynamic_address);
}

// stg10_ld13_merged1855_read
//	stg10_stg10_ld13_merged1855_1920
//	stg10_stg10_ld13_merged1855_1921
//	stg10_stg10_ld13_merged1855_1922
//	stg10_stg10_ld13_merged1855_1923
//	stg10_stg10_ld13_merged1855_1924
//	stg10_stg10_ld13_merged1855_1925
//	stg10_stg10_ld13_merged1855_1926
//	stg10_stg10_ld13_merged1855_1927
//	stg10_stg10_ld13_merged1855_1928
//	stg10_stg10_ld13_merged1855_1929
//	stg10_stg10_ld13_merged1855_1930
//	stg10_stg10_ld13_merged1855_1931
//	stg10_stg10_ld13_merged1855_1932
//	stg10_stg10_ld13_merged1855_1933
//	stg10_stg10_ld13_merged1855_1934
//	stg10_stg10_ld13_merged1855_1935
inline hw_uint<256> stg10_stg10_ld13_merged1855_read_bundle_read(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
  // # of ports in bundle: 16
    // stg10_stg10_ld13_merged1855_1920
    // stg10_stg10_ld13_merged1855_1921
    // stg10_stg10_ld13_merged1855_1922
    // stg10_stg10_ld13_merged1855_1923
    // stg10_stg10_ld13_merged1855_1924
    // stg10_stg10_ld13_merged1855_1925
    // stg10_stg10_ld13_merged1855_1926
    // stg10_stg10_ld13_merged1855_1927
    // stg10_stg10_ld13_merged1855_1928
    // stg10_stg10_ld13_merged1855_1929
    // stg10_stg10_ld13_merged1855_1930
    // stg10_stg10_ld13_merged1855_1931
    // stg10_stg10_ld13_merged1855_1932
    // stg10_stg10_ld13_merged1855_1933
    // stg10_stg10_ld13_merged1855_1934
    // stg10_stg10_ld13_merged1855_1935

	hw_uint<256> result;
	hw_uint<16> stg10_stg10_ld13_merged1855_1920_res = stg10_stg10_ld13_merged1855_1920_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<0, 256>(result, stg10_stg10_ld13_merged1855_1920_res);
	hw_uint<16> stg10_stg10_ld13_merged1855_1921_res = stg10_stg10_ld13_merged1855_1921_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<16, 256>(result, stg10_stg10_ld13_merged1855_1921_res);
	hw_uint<16> stg10_stg10_ld13_merged1855_1922_res = stg10_stg10_ld13_merged1855_1922_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<32, 256>(result, stg10_stg10_ld13_merged1855_1922_res);
	hw_uint<16> stg10_stg10_ld13_merged1855_1923_res = stg10_stg10_ld13_merged1855_1923_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<48, 256>(result, stg10_stg10_ld13_merged1855_1923_res);
	hw_uint<16> stg10_stg10_ld13_merged1855_1924_res = stg10_stg10_ld13_merged1855_1924_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<64, 256>(result, stg10_stg10_ld13_merged1855_1924_res);
	hw_uint<16> stg10_stg10_ld13_merged1855_1925_res = stg10_stg10_ld13_merged1855_1925_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<80, 256>(result, stg10_stg10_ld13_merged1855_1925_res);
	hw_uint<16> stg10_stg10_ld13_merged1855_1926_res = stg10_stg10_ld13_merged1855_1926_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<96, 256>(result, stg10_stg10_ld13_merged1855_1926_res);
	hw_uint<16> stg10_stg10_ld13_merged1855_1927_res = stg10_stg10_ld13_merged1855_1927_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<112, 256>(result, stg10_stg10_ld13_merged1855_1927_res);
	hw_uint<16> stg10_stg10_ld13_merged1855_1928_res = stg10_stg10_ld13_merged1855_1928_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<128, 256>(result, stg10_stg10_ld13_merged1855_1928_res);
	hw_uint<16> stg10_stg10_ld13_merged1855_1929_res = stg10_stg10_ld13_merged1855_1929_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<144, 256>(result, stg10_stg10_ld13_merged1855_1929_res);
	hw_uint<16> stg10_stg10_ld13_merged1855_1930_res = stg10_stg10_ld13_merged1855_1930_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<160, 256>(result, stg10_stg10_ld13_merged1855_1930_res);
	hw_uint<16> stg10_stg10_ld13_merged1855_1931_res = stg10_stg10_ld13_merged1855_1931_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<176, 256>(result, stg10_stg10_ld13_merged1855_1931_res);
	hw_uint<16> stg10_stg10_ld13_merged1855_1932_res = stg10_stg10_ld13_merged1855_1932_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<192, 256>(result, stg10_stg10_ld13_merged1855_1932_res);
	hw_uint<16> stg10_stg10_ld13_merged1855_1933_res = stg10_stg10_ld13_merged1855_1933_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<208, 256>(result, stg10_stg10_ld13_merged1855_1933_res);
	hw_uint<16> stg10_stg10_ld13_merged1855_1934_res = stg10_stg10_ld13_merged1855_1934_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<224, 256>(result, stg10_stg10_ld13_merged1855_1934_res);
	hw_uint<16> stg10_stg10_ld13_merged1855_1935_res = stg10_stg10_ld13_merged1855_1935_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<240, 256>(result, stg10_stg10_ld13_merged1855_1935_res);
	return result;
}

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1872_merged_banks_4_cache {
	// RAM Box: {[15, 1967], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1873_merged_banks_4_cache {
	// RAM Box: {[14, 1966], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1874_merged_banks_4_cache {
	// RAM Box: {[13, 1965], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1875_merged_banks_4_cache {
	// RAM Box: {[12, 1964], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1876_merged_banks_4_cache {
	// RAM Box: {[11, 1963], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1877_merged_banks_4_cache {
	// RAM Box: {[10, 1962], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1878_merged_banks_4_cache {
	// RAM Box: {[9, 1961], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1879_merged_banks_4_cache {
	// RAM Box: {[8, 1960], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1880_merged_banks_4_cache {
	// RAM Box: {[7, 1959], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1881_merged_banks_4_cache {
	// RAM Box: {[6, 1958], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1882_merged_banks_4_cache {
	// RAM Box: {[5, 1957], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1883_merged_banks_4_cache {
	// RAM Box: {[4, 1956], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1884_merged_banks_4_cache {
	// RAM Box: {[3, 1955], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1885_merged_banks_4_cache {
	// RAM Box: {[2, 1954], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1886_merged_banks_4_cache {
	// RAM Box: {[1, 1969], [0, 1082]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 124, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1887_merged_banks_4_cache {
	// RAM Box: {[0, 1968], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 124, 125
	hw_uint<16> f0;
	fifo<hw_uint<16>, 123> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_124() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_cache {
  // Reader addrs...
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[15 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[16 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[16 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[17 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[14 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[15 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[15 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[16 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[13 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[14 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[14 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[15 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[12 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[13 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[13 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[14 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[11 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[12 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[12 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[13 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[10 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[11 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[11 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[12 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[9 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[10 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[10 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[11 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[8 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[9 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[9 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[10 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[7 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[8 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[8 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[9 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[6 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[7 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[7 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[8 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[5 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[6 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[6 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[7 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[4 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[5 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[5 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[6 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[3 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[4 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[4 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[5 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[2 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[3 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[3 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[4 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[1 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[2 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[2 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[3 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[1 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[1 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[2 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // # of banks: 16
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1872_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1872_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1873_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1873_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1874_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1874_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1875_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1875_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1876_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1876_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1877_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1877_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1878_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1878_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1879_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1879_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1880_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1880_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1881_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1881_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1882_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1882_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1883_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1883_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1884_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1884_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1885_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1885_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1886_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1886_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1887_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1887_merged_banks_4;
};



inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1872_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1872, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1872_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1872);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1873_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1873, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1873_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1873);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1874_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1874, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1874_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1874);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1875_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1875, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1875_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1875);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1876_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1876, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1876_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1876);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1877_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1877, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1877_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1877);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1878_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1878, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1878_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1878);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1879_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1879, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1879_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1879);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1880_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1880, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1880_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1880);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1881_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1881, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1881_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1881);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1882_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1882, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1882_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1882);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1883_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1883, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1883_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1883);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1884_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1884, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1884_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1884);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1885_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1885, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1885_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1885);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1886_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1886, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1886_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1886);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1887_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1887, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1887_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1887);
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1808_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1808 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[15 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1872 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1872_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1872;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1809_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1809 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[16 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1887 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1887_merged_banks_4.peek_124();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1887;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1810_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1810 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[16 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1887 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1887_merged_banks_4.peek_0();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1887;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1811_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1811 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[17 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1886 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1886_merged_banks_4.peek_124();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1886;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1812_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1812 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[14 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1873 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1873_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1873;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1813_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1813 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[15 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1872 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1872_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1872;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1814_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1814 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[15 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1872 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1872_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1872;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1815_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1815 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[16 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1887 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1887_merged_banks_4.peek_124();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1887;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1816_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1816 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[13 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1874 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1874_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1874;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1817_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1817 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[14 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1873 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1873_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1873;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1818_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1818 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[14 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1873 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1873_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1873;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1819_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1819 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[15 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1872 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1872_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1872;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1820_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1820 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[12 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1875 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1875_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1875;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1821_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1821 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[13 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1874 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1874_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1874;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1822_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1822 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[13 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1874 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1874_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1874;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1823_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1823 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[14 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1873 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1873_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1873;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1824_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1824 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[11 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1876 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1876_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1876;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1825_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1825 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[12 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1875 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1875_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1875;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1826_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1826 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[12 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1875 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1875_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1875;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1827_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1827 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[13 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1874 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1874_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1874;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1828_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1828 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[10 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1877 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1877_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1877;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1829_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1829 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[11 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1876 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1876_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1876;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1830_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1830 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[11 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1876 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1876_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1876;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1831_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1831 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[12 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1875 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1875_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1875;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1832_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1832 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[9 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1878 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1878_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1878;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1833_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1833 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[10 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1877 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1877_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1877;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1834_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1834 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[10 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1877 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1877_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1877;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1835_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1835 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[11 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1876 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1876_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1876;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1836_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1836 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[8 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1879 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1879_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1879;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1837_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1837 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[9 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1878 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1878_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1878;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1838_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1838 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[9 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1878 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1878_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1878;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1839_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1839 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[10 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1877 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1877_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1877;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1840_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1840 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[7 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1880 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1880_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1880;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1841_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1841 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[8 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1879 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1879_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1879;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1842_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1842 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[8 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1879 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1879_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1879;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1843_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1843 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[9 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1878 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1878_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1878;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1844_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1844 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[6 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1881 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1881_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1881;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1845_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1845 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[7 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1880 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1880_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1880;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1846_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1846 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[7 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1880 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1880_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1880;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1847_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1847 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[8 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1879 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1879_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1879;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1848_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1848 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[5 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1882 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1882_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1882;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1849_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1849 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[6 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1881 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1881_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1881;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1850_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1850 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[6 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1881 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1881_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1881;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1851_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1851 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[7 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1880 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1880_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1880;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1852_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1852 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[4 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1883 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1883_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1883;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1853_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1853 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[5 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1882 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1882_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1882;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1854_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1854 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[5 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1882 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1882_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1882;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1855_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1855 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[6 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1881 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1881_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1881;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1856_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1856 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[3 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1884 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1884_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1884;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1857_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1857 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[4 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1883 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1883_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1883;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1858_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1858 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[4 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1883 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1883_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1883;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1859_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1859 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[5 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1882 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1882_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1882;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1860_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1860 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[2 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1885 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1885_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1885;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1861_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1861 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[3 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1884 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1884_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1884;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1862_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1862 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[3 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1884 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1884_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1884;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1863_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1863 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[4 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1883 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1883_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1883;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1864_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1864 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[1 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1886 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1886_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1886;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1865_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1865 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[2 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1885 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1885_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1885;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1866_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1866 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[2 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1885 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1885_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1885;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1867_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1867 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[3 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1884 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1884_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1884;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1868_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1868 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1887 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1887_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1887;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1869_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1869 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[1 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1886 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1886_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1886;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1870_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1870 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[1 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1886 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1886_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1886;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1871_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1840_1871 read pattern: { stg11_1_merged1840[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[2 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1885 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1885_merged_banks_4.peek_125();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1885;
  return 0;
}

// # of bundles = 2
// stg10_to_gp_412_ld77_merged1790_write
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1872
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1873
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1874
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1875
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1876
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1877
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1878
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1879
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1880
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1881
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1882
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1883
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1884
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1885
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1886
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1887
inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_write_bundle_write(hw_uint<256>& stg10_to_gp_412_ld77_merged1790_write, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1872_res = stg10_to_gp_412_ld77_merged1790_write.extract<0, 15>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1872_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1872_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1873_res = stg10_to_gp_412_ld77_merged1790_write.extract<16, 31>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1873_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1873_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1874_res = stg10_to_gp_412_ld77_merged1790_write.extract<32, 47>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1874_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1874_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1875_res = stg10_to_gp_412_ld77_merged1790_write.extract<48, 63>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1875_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1875_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1876_res = stg10_to_gp_412_ld77_merged1790_write.extract<64, 79>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1876_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1876_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1877_res = stg10_to_gp_412_ld77_merged1790_write.extract<80, 95>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1877_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1877_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1878_res = stg10_to_gp_412_ld77_merged1790_write.extract<96, 111>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1878_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1878_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1879_res = stg10_to_gp_412_ld77_merged1790_write.extract<112, 127>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1879_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1879_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1880_res = stg10_to_gp_412_ld77_merged1790_write.extract<128, 143>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1880_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1880_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1881_res = stg10_to_gp_412_ld77_merged1790_write.extract<144, 159>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1881_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1881_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1882_res = stg10_to_gp_412_ld77_merged1790_write.extract<160, 175>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1882_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1882_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1883_res = stg10_to_gp_412_ld77_merged1790_write.extract<176, 191>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1883_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1883_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1884_res = stg10_to_gp_412_ld77_merged1790_write.extract<192, 207>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1884_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1884_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1885_res = stg10_to_gp_412_ld77_merged1790_write.extract<208, 223>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1885_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1885_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1886_res = stg10_to_gp_412_ld77_merged1790_write.extract<224, 239>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1886_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1886_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1887_res = stg10_to_gp_412_ld77_merged1790_write.extract<240, 255>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1887_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_1887_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
}

// stg11_1_merged1840_read
//	stg10_FIFO_buf76_stg11_1_merged1840_1808
//	stg10_FIFO_buf76_stg11_1_merged1840_1809
//	stg10_FIFO_buf76_stg11_1_merged1840_1810
//	stg10_FIFO_buf76_stg11_1_merged1840_1811
//	stg10_FIFO_buf76_stg11_1_merged1840_1812
//	stg10_FIFO_buf76_stg11_1_merged1840_1813
//	stg10_FIFO_buf76_stg11_1_merged1840_1814
//	stg10_FIFO_buf76_stg11_1_merged1840_1815
//	stg10_FIFO_buf76_stg11_1_merged1840_1816
//	stg10_FIFO_buf76_stg11_1_merged1840_1817
//	stg10_FIFO_buf76_stg11_1_merged1840_1818
//	stg10_FIFO_buf76_stg11_1_merged1840_1819
//	stg10_FIFO_buf76_stg11_1_merged1840_1820
//	stg10_FIFO_buf76_stg11_1_merged1840_1821
//	stg10_FIFO_buf76_stg11_1_merged1840_1822
//	stg10_FIFO_buf76_stg11_1_merged1840_1823
//	stg10_FIFO_buf76_stg11_1_merged1840_1824
//	stg10_FIFO_buf76_stg11_1_merged1840_1825
//	stg10_FIFO_buf76_stg11_1_merged1840_1826
//	stg10_FIFO_buf76_stg11_1_merged1840_1827
//	stg10_FIFO_buf76_stg11_1_merged1840_1828
//	stg10_FIFO_buf76_stg11_1_merged1840_1829
//	stg10_FIFO_buf76_stg11_1_merged1840_1830
//	stg10_FIFO_buf76_stg11_1_merged1840_1831
//	stg10_FIFO_buf76_stg11_1_merged1840_1832
//	stg10_FIFO_buf76_stg11_1_merged1840_1833
//	stg10_FIFO_buf76_stg11_1_merged1840_1834
//	stg10_FIFO_buf76_stg11_1_merged1840_1835
//	stg10_FIFO_buf76_stg11_1_merged1840_1836
//	stg10_FIFO_buf76_stg11_1_merged1840_1837
//	stg10_FIFO_buf76_stg11_1_merged1840_1838
//	stg10_FIFO_buf76_stg11_1_merged1840_1839
//	stg10_FIFO_buf76_stg11_1_merged1840_1840
//	stg10_FIFO_buf76_stg11_1_merged1840_1841
//	stg10_FIFO_buf76_stg11_1_merged1840_1842
//	stg10_FIFO_buf76_stg11_1_merged1840_1843
//	stg10_FIFO_buf76_stg11_1_merged1840_1844
//	stg10_FIFO_buf76_stg11_1_merged1840_1845
//	stg10_FIFO_buf76_stg11_1_merged1840_1846
//	stg10_FIFO_buf76_stg11_1_merged1840_1847
//	stg10_FIFO_buf76_stg11_1_merged1840_1848
//	stg10_FIFO_buf76_stg11_1_merged1840_1849
//	stg10_FIFO_buf76_stg11_1_merged1840_1850
//	stg10_FIFO_buf76_stg11_1_merged1840_1851
//	stg10_FIFO_buf76_stg11_1_merged1840_1852
//	stg10_FIFO_buf76_stg11_1_merged1840_1853
//	stg10_FIFO_buf76_stg11_1_merged1840_1854
//	stg10_FIFO_buf76_stg11_1_merged1840_1855
//	stg10_FIFO_buf76_stg11_1_merged1840_1856
//	stg10_FIFO_buf76_stg11_1_merged1840_1857
//	stg10_FIFO_buf76_stg11_1_merged1840_1858
//	stg10_FIFO_buf76_stg11_1_merged1840_1859
//	stg10_FIFO_buf76_stg11_1_merged1840_1860
//	stg10_FIFO_buf76_stg11_1_merged1840_1861
//	stg10_FIFO_buf76_stg11_1_merged1840_1862
//	stg10_FIFO_buf76_stg11_1_merged1840_1863
//	stg10_FIFO_buf76_stg11_1_merged1840_1864
//	stg10_FIFO_buf76_stg11_1_merged1840_1865
//	stg10_FIFO_buf76_stg11_1_merged1840_1866
//	stg10_FIFO_buf76_stg11_1_merged1840_1867
//	stg10_FIFO_buf76_stg11_1_merged1840_1868
//	stg10_FIFO_buf76_stg11_1_merged1840_1869
//	stg10_FIFO_buf76_stg11_1_merged1840_1870
//	stg10_FIFO_buf76_stg11_1_merged1840_1871
inline hw_uint<1024> stg10_FIFO_buf76_stg11_1_merged1840_read_bundle_read(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg10_FIFO_buf76_stg11_1_merged1840_1808
    // stg10_FIFO_buf76_stg11_1_merged1840_1809
    // stg10_FIFO_buf76_stg11_1_merged1840_1810
    // stg10_FIFO_buf76_stg11_1_merged1840_1811
    // stg10_FIFO_buf76_stg11_1_merged1840_1812
    // stg10_FIFO_buf76_stg11_1_merged1840_1813
    // stg10_FIFO_buf76_stg11_1_merged1840_1814
    // stg10_FIFO_buf76_stg11_1_merged1840_1815
    // stg10_FIFO_buf76_stg11_1_merged1840_1816
    // stg10_FIFO_buf76_stg11_1_merged1840_1817
    // stg10_FIFO_buf76_stg11_1_merged1840_1818
    // stg10_FIFO_buf76_stg11_1_merged1840_1819
    // stg10_FIFO_buf76_stg11_1_merged1840_1820
    // stg10_FIFO_buf76_stg11_1_merged1840_1821
    // stg10_FIFO_buf76_stg11_1_merged1840_1822
    // stg10_FIFO_buf76_stg11_1_merged1840_1823
    // stg10_FIFO_buf76_stg11_1_merged1840_1824
    // stg10_FIFO_buf76_stg11_1_merged1840_1825
    // stg10_FIFO_buf76_stg11_1_merged1840_1826
    // stg10_FIFO_buf76_stg11_1_merged1840_1827
    // stg10_FIFO_buf76_stg11_1_merged1840_1828
    // stg10_FIFO_buf76_stg11_1_merged1840_1829
    // stg10_FIFO_buf76_stg11_1_merged1840_1830
    // stg10_FIFO_buf76_stg11_1_merged1840_1831
    // stg10_FIFO_buf76_stg11_1_merged1840_1832
    // stg10_FIFO_buf76_stg11_1_merged1840_1833
    // stg10_FIFO_buf76_stg11_1_merged1840_1834
    // stg10_FIFO_buf76_stg11_1_merged1840_1835
    // stg10_FIFO_buf76_stg11_1_merged1840_1836
    // stg10_FIFO_buf76_stg11_1_merged1840_1837
    // stg10_FIFO_buf76_stg11_1_merged1840_1838
    // stg10_FIFO_buf76_stg11_1_merged1840_1839
    // stg10_FIFO_buf76_stg11_1_merged1840_1840
    // stg10_FIFO_buf76_stg11_1_merged1840_1841
    // stg10_FIFO_buf76_stg11_1_merged1840_1842
    // stg10_FIFO_buf76_stg11_1_merged1840_1843
    // stg10_FIFO_buf76_stg11_1_merged1840_1844
    // stg10_FIFO_buf76_stg11_1_merged1840_1845
    // stg10_FIFO_buf76_stg11_1_merged1840_1846
    // stg10_FIFO_buf76_stg11_1_merged1840_1847
    // stg10_FIFO_buf76_stg11_1_merged1840_1848
    // stg10_FIFO_buf76_stg11_1_merged1840_1849
    // stg10_FIFO_buf76_stg11_1_merged1840_1850
    // stg10_FIFO_buf76_stg11_1_merged1840_1851
    // stg10_FIFO_buf76_stg11_1_merged1840_1852
    // stg10_FIFO_buf76_stg11_1_merged1840_1853
    // stg10_FIFO_buf76_stg11_1_merged1840_1854
    // stg10_FIFO_buf76_stg11_1_merged1840_1855
    // stg10_FIFO_buf76_stg11_1_merged1840_1856
    // stg10_FIFO_buf76_stg11_1_merged1840_1857
    // stg10_FIFO_buf76_stg11_1_merged1840_1858
    // stg10_FIFO_buf76_stg11_1_merged1840_1859
    // stg10_FIFO_buf76_stg11_1_merged1840_1860
    // stg10_FIFO_buf76_stg11_1_merged1840_1861
    // stg10_FIFO_buf76_stg11_1_merged1840_1862
    // stg10_FIFO_buf76_stg11_1_merged1840_1863
    // stg10_FIFO_buf76_stg11_1_merged1840_1864
    // stg10_FIFO_buf76_stg11_1_merged1840_1865
    // stg10_FIFO_buf76_stg11_1_merged1840_1866
    // stg10_FIFO_buf76_stg11_1_merged1840_1867
    // stg10_FIFO_buf76_stg11_1_merged1840_1868
    // stg10_FIFO_buf76_stg11_1_merged1840_1869
    // stg10_FIFO_buf76_stg11_1_merged1840_1870
    // stg10_FIFO_buf76_stg11_1_merged1840_1871

	hw_uint<1024> result;
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1808_res = stg10_FIFO_buf76_stg11_1_merged1840_1808_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<0, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1808_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1809_res = stg10_FIFO_buf76_stg11_1_merged1840_1809_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<16, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1809_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1810_res = stg10_FIFO_buf76_stg11_1_merged1840_1810_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<32, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1810_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1811_res = stg10_FIFO_buf76_stg11_1_merged1840_1811_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<48, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1811_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1812_res = stg10_FIFO_buf76_stg11_1_merged1840_1812_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<64, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1812_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1813_res = stg10_FIFO_buf76_stg11_1_merged1840_1813_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<80, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1813_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1814_res = stg10_FIFO_buf76_stg11_1_merged1840_1814_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<96, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1814_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1815_res = stg10_FIFO_buf76_stg11_1_merged1840_1815_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<112, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1815_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1816_res = stg10_FIFO_buf76_stg11_1_merged1840_1816_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<128, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1816_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1817_res = stg10_FIFO_buf76_stg11_1_merged1840_1817_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<144, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1817_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1818_res = stg10_FIFO_buf76_stg11_1_merged1840_1818_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<160, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1818_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1819_res = stg10_FIFO_buf76_stg11_1_merged1840_1819_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<176, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1819_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1820_res = stg10_FIFO_buf76_stg11_1_merged1840_1820_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<192, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1820_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1821_res = stg10_FIFO_buf76_stg11_1_merged1840_1821_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<208, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1821_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1822_res = stg10_FIFO_buf76_stg11_1_merged1840_1822_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<224, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1822_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1823_res = stg10_FIFO_buf76_stg11_1_merged1840_1823_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<240, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1823_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1824_res = stg10_FIFO_buf76_stg11_1_merged1840_1824_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<256, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1824_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1825_res = stg10_FIFO_buf76_stg11_1_merged1840_1825_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<272, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1825_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1826_res = stg10_FIFO_buf76_stg11_1_merged1840_1826_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<288, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1826_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1827_res = stg10_FIFO_buf76_stg11_1_merged1840_1827_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<304, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1827_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1828_res = stg10_FIFO_buf76_stg11_1_merged1840_1828_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<320, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1828_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1829_res = stg10_FIFO_buf76_stg11_1_merged1840_1829_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<336, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1829_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1830_res = stg10_FIFO_buf76_stg11_1_merged1840_1830_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<352, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1830_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1831_res = stg10_FIFO_buf76_stg11_1_merged1840_1831_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<368, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1831_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1832_res = stg10_FIFO_buf76_stg11_1_merged1840_1832_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<384, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1832_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1833_res = stg10_FIFO_buf76_stg11_1_merged1840_1833_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<400, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1833_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1834_res = stg10_FIFO_buf76_stg11_1_merged1840_1834_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<416, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1834_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1835_res = stg10_FIFO_buf76_stg11_1_merged1840_1835_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<432, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1835_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1836_res = stg10_FIFO_buf76_stg11_1_merged1840_1836_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<448, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1836_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1837_res = stg10_FIFO_buf76_stg11_1_merged1840_1837_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<464, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1837_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1838_res = stg10_FIFO_buf76_stg11_1_merged1840_1838_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<480, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1838_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1839_res = stg10_FIFO_buf76_stg11_1_merged1840_1839_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<496, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1839_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1840_res = stg10_FIFO_buf76_stg11_1_merged1840_1840_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<512, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1840_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1841_res = stg10_FIFO_buf76_stg11_1_merged1840_1841_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<528, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1841_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1842_res = stg10_FIFO_buf76_stg11_1_merged1840_1842_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<544, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1842_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1843_res = stg10_FIFO_buf76_stg11_1_merged1840_1843_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<560, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1843_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1844_res = stg10_FIFO_buf76_stg11_1_merged1840_1844_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<576, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1844_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1845_res = stg10_FIFO_buf76_stg11_1_merged1840_1845_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<592, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1845_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1846_res = stg10_FIFO_buf76_stg11_1_merged1840_1846_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<608, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1846_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1847_res = stg10_FIFO_buf76_stg11_1_merged1840_1847_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<624, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1847_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1848_res = stg10_FIFO_buf76_stg11_1_merged1840_1848_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<640, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1848_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1849_res = stg10_FIFO_buf76_stg11_1_merged1840_1849_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<656, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1849_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1850_res = stg10_FIFO_buf76_stg11_1_merged1840_1850_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<672, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1850_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1851_res = stg10_FIFO_buf76_stg11_1_merged1840_1851_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<688, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1851_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1852_res = stg10_FIFO_buf76_stg11_1_merged1840_1852_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<704, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1852_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1853_res = stg10_FIFO_buf76_stg11_1_merged1840_1853_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<720, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1853_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1854_res = stg10_FIFO_buf76_stg11_1_merged1840_1854_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<736, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1854_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1855_res = stg10_FIFO_buf76_stg11_1_merged1840_1855_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<752, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1855_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1856_res = stg10_FIFO_buf76_stg11_1_merged1840_1856_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<768, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1856_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1857_res = stg10_FIFO_buf76_stg11_1_merged1840_1857_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<784, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1857_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1858_res = stg10_FIFO_buf76_stg11_1_merged1840_1858_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<800, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1858_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1859_res = stg10_FIFO_buf76_stg11_1_merged1840_1859_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<816, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1859_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1860_res = stg10_FIFO_buf76_stg11_1_merged1840_1860_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<832, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1860_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1861_res = stg10_FIFO_buf76_stg11_1_merged1840_1861_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<848, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1861_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1862_res = stg10_FIFO_buf76_stg11_1_merged1840_1862_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<864, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1862_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1863_res = stg10_FIFO_buf76_stg11_1_merged1840_1863_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<880, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1863_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1864_res = stg10_FIFO_buf76_stg11_1_merged1840_1864_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<896, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1864_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1865_res = stg10_FIFO_buf76_stg11_1_merged1840_1865_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<912, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1865_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1866_res = stg10_FIFO_buf76_stg11_1_merged1840_1866_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<928, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1866_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1867_res = stg10_FIFO_buf76_stg11_1_merged1840_1867_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<944, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1867_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1868_res = stg10_FIFO_buf76_stg11_1_merged1840_1868_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<960, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1868_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1869_res = stg10_FIFO_buf76_stg11_1_merged1840_1869_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<976, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1869_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1870_res = stg10_FIFO_buf76_stg11_1_merged1840_1870_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<992, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1870_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1840_1871_res = stg10_FIFO_buf76_stg11_1_merged1840_1871_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<1008, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1840_1871_res);
	return result;
}

struct stg11_stg11_1_merged1840_1792_to_stg11_stg11_ld17_merged1812_1776_cache {
	// RAM Box: {[15, 1967], [0, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1840_1793_to_stg11_stg11_ld17_merged1812_1777_cache {
	// RAM Box: {[14, 1966], [0, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1840_1794_to_stg11_stg11_ld17_merged1812_1778_cache {
	// RAM Box: {[13, 1965], [0, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1840_1795_to_stg11_stg11_ld17_merged1812_1779_cache {
	// RAM Box: {[12, 1964], [0, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1840_1796_to_stg11_stg11_ld17_merged1812_1780_cache {
	// RAM Box: {[11, 1963], [0, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1840_1797_to_stg11_stg11_ld17_merged1812_1781_cache {
	// RAM Box: {[10, 1962], [0, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1840_1798_to_stg11_stg11_ld17_merged1812_1782_cache {
	// RAM Box: {[9, 1961], [0, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1840_1799_to_stg11_stg11_ld17_merged1812_1783_cache {
	// RAM Box: {[8, 1960], [0, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1840_1800_to_stg11_stg11_ld17_merged1812_1784_cache {
	// RAM Box: {[7, 1959], [0, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1840_1801_to_stg11_stg11_ld17_merged1812_1785_cache {
	// RAM Box: {[6, 1958], [0, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1840_1802_to_stg11_stg11_ld17_merged1812_1786_cache {
	// RAM Box: {[5, 1957], [0, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1840_1803_to_stg11_stg11_ld17_merged1812_1787_cache {
	// RAM Box: {[4, 1956], [0, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1840_1804_to_stg11_stg11_ld17_merged1812_1788_cache {
	// RAM Box: {[3, 1955], [0, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1840_1805_to_stg11_stg11_ld17_merged1812_1789_cache {
	// RAM Box: {[2, 1954], [0, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1840_1806_to_stg11_stg11_ld17_merged1812_1790_cache {
	// RAM Box: {[1, 1953], [0, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1840_1807_to_stg11_stg11_ld17_merged1812_1791_cache {
	// RAM Box: {[0, 1952], [0, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_cache {
  // Reader addrs...
    // { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[15 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
    // { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[14 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
    // { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[13 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
    // { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[12 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
    // { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[11 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
    // { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[10 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
    // { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[9 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
    // { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[8 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
    // { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[7 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
    // { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[6 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
    // { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[5 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
    // { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[4 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
    // { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[3 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
    // { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[2 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
    // { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[1 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
    // { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
  // # of banks: 16
  stg11_stg11_1_merged1840_1792_to_stg11_stg11_ld17_merged1812_1776_cache stg11_stg11_1_merged1840_1792_to_stg11_stg11_ld17_merged1812_1776;
  stg11_stg11_1_merged1840_1793_to_stg11_stg11_ld17_merged1812_1777_cache stg11_stg11_1_merged1840_1793_to_stg11_stg11_ld17_merged1812_1777;
  stg11_stg11_1_merged1840_1794_to_stg11_stg11_ld17_merged1812_1778_cache stg11_stg11_1_merged1840_1794_to_stg11_stg11_ld17_merged1812_1778;
  stg11_stg11_1_merged1840_1795_to_stg11_stg11_ld17_merged1812_1779_cache stg11_stg11_1_merged1840_1795_to_stg11_stg11_ld17_merged1812_1779;
  stg11_stg11_1_merged1840_1796_to_stg11_stg11_ld17_merged1812_1780_cache stg11_stg11_1_merged1840_1796_to_stg11_stg11_ld17_merged1812_1780;
  stg11_stg11_1_merged1840_1797_to_stg11_stg11_ld17_merged1812_1781_cache stg11_stg11_1_merged1840_1797_to_stg11_stg11_ld17_merged1812_1781;
  stg11_stg11_1_merged1840_1798_to_stg11_stg11_ld17_merged1812_1782_cache stg11_stg11_1_merged1840_1798_to_stg11_stg11_ld17_merged1812_1782;
  stg11_stg11_1_merged1840_1799_to_stg11_stg11_ld17_merged1812_1783_cache stg11_stg11_1_merged1840_1799_to_stg11_stg11_ld17_merged1812_1783;
  stg11_stg11_1_merged1840_1800_to_stg11_stg11_ld17_merged1812_1784_cache stg11_stg11_1_merged1840_1800_to_stg11_stg11_ld17_merged1812_1784;
  stg11_stg11_1_merged1840_1801_to_stg11_stg11_ld17_merged1812_1785_cache stg11_stg11_1_merged1840_1801_to_stg11_stg11_ld17_merged1812_1785;
  stg11_stg11_1_merged1840_1802_to_stg11_stg11_ld17_merged1812_1786_cache stg11_stg11_1_merged1840_1802_to_stg11_stg11_ld17_merged1812_1786;
  stg11_stg11_1_merged1840_1803_to_stg11_stg11_ld17_merged1812_1787_cache stg11_stg11_1_merged1840_1803_to_stg11_stg11_ld17_merged1812_1787;
  stg11_stg11_1_merged1840_1804_to_stg11_stg11_ld17_merged1812_1788_cache stg11_stg11_1_merged1840_1804_to_stg11_stg11_ld17_merged1812_1788;
  stg11_stg11_1_merged1840_1805_to_stg11_stg11_ld17_merged1812_1789_cache stg11_stg11_1_merged1840_1805_to_stg11_stg11_ld17_merged1812_1789;
  stg11_stg11_1_merged1840_1806_to_stg11_stg11_ld17_merged1812_1790_cache stg11_stg11_1_merged1840_1806_to_stg11_stg11_ld17_merged1812_1790;
  stg11_stg11_1_merged1840_1807_to_stg11_stg11_ld17_merged1812_1791_cache stg11_stg11_1_merged1840_1807_to_stg11_stg11_ld17_merged1812_1791;
};



inline void stg11_stg11_1_merged1840_1792_write(hw_uint<16>& stg11_stg11_1_merged1840_1792, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1840_1792_to_stg11_stg11_ld17_merged1812_1776.push(stg11_stg11_1_merged1840_1792);
}

inline void stg11_stg11_1_merged1840_1793_write(hw_uint<16>& stg11_stg11_1_merged1840_1793, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1840_1793_to_stg11_stg11_ld17_merged1812_1777.push(stg11_stg11_1_merged1840_1793);
}

inline void stg11_stg11_1_merged1840_1794_write(hw_uint<16>& stg11_stg11_1_merged1840_1794, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1840_1794_to_stg11_stg11_ld17_merged1812_1778.push(stg11_stg11_1_merged1840_1794);
}

inline void stg11_stg11_1_merged1840_1795_write(hw_uint<16>& stg11_stg11_1_merged1840_1795, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1840_1795_to_stg11_stg11_ld17_merged1812_1779.push(stg11_stg11_1_merged1840_1795);
}

inline void stg11_stg11_1_merged1840_1796_write(hw_uint<16>& stg11_stg11_1_merged1840_1796, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1840_1796_to_stg11_stg11_ld17_merged1812_1780.push(stg11_stg11_1_merged1840_1796);
}

inline void stg11_stg11_1_merged1840_1797_write(hw_uint<16>& stg11_stg11_1_merged1840_1797, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1840_1797_to_stg11_stg11_ld17_merged1812_1781.push(stg11_stg11_1_merged1840_1797);
}

inline void stg11_stg11_1_merged1840_1798_write(hw_uint<16>& stg11_stg11_1_merged1840_1798, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1840_1798_to_stg11_stg11_ld17_merged1812_1782.push(stg11_stg11_1_merged1840_1798);
}

inline void stg11_stg11_1_merged1840_1799_write(hw_uint<16>& stg11_stg11_1_merged1840_1799, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1840_1799_to_stg11_stg11_ld17_merged1812_1783.push(stg11_stg11_1_merged1840_1799);
}

inline void stg11_stg11_1_merged1840_1800_write(hw_uint<16>& stg11_stg11_1_merged1840_1800, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1840_1800_to_stg11_stg11_ld17_merged1812_1784.push(stg11_stg11_1_merged1840_1800);
}

inline void stg11_stg11_1_merged1840_1801_write(hw_uint<16>& stg11_stg11_1_merged1840_1801, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1840_1801_to_stg11_stg11_ld17_merged1812_1785.push(stg11_stg11_1_merged1840_1801);
}

inline void stg11_stg11_1_merged1840_1802_write(hw_uint<16>& stg11_stg11_1_merged1840_1802, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1840_1802_to_stg11_stg11_ld17_merged1812_1786.push(stg11_stg11_1_merged1840_1802);
}

inline void stg11_stg11_1_merged1840_1803_write(hw_uint<16>& stg11_stg11_1_merged1840_1803, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1840_1803_to_stg11_stg11_ld17_merged1812_1787.push(stg11_stg11_1_merged1840_1803);
}

inline void stg11_stg11_1_merged1840_1804_write(hw_uint<16>& stg11_stg11_1_merged1840_1804, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1840_1804_to_stg11_stg11_ld17_merged1812_1788.push(stg11_stg11_1_merged1840_1804);
}

inline void stg11_stg11_1_merged1840_1805_write(hw_uint<16>& stg11_stg11_1_merged1840_1805, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1840_1805_to_stg11_stg11_ld17_merged1812_1789.push(stg11_stg11_1_merged1840_1805);
}

inline void stg11_stg11_1_merged1840_1806_write(hw_uint<16>& stg11_stg11_1_merged1840_1806, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1840_1806_to_stg11_stg11_ld17_merged1812_1790.push(stg11_stg11_1_merged1840_1806);
}

inline void stg11_stg11_1_merged1840_1807_write(hw_uint<16>& stg11_stg11_1_merged1840_1807, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1840_1807_to_stg11_stg11_ld17_merged1812_1791.push(stg11_stg11_1_merged1840_1807);
}

inline hw_uint<16> stg11_stg11_ld17_merged1812_1776_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1812_1776 read pattern: { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[15 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
  // Read schedule : { stg11_ld17_merged1812[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 37] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged1840_1792 = stg11.stg11_stg11_1_merged1840_1792_to_stg11_stg11_ld17_merged1812_1776.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1840_1792;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1812_1777_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1812_1777 read pattern: { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[14 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
  // Read schedule : { stg11_ld17_merged1812[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 37] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged1840_1793 = stg11.stg11_stg11_1_merged1840_1793_to_stg11_stg11_ld17_merged1812_1777.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1840_1793;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1812_1778_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1812_1778 read pattern: { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[13 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
  // Read schedule : { stg11_ld17_merged1812[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 37] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged1840_1794 = stg11.stg11_stg11_1_merged1840_1794_to_stg11_stg11_ld17_merged1812_1778.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1840_1794;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1812_1779_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1812_1779 read pattern: { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[12 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
  // Read schedule : { stg11_ld17_merged1812[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 37] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged1840_1795 = stg11.stg11_stg11_1_merged1840_1795_to_stg11_stg11_ld17_merged1812_1779.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1840_1795;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1812_1780_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1812_1780 read pattern: { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[11 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
  // Read schedule : { stg11_ld17_merged1812[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 37] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged1840_1796 = stg11.stg11_stg11_1_merged1840_1796_to_stg11_stg11_ld17_merged1812_1780.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1840_1796;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1812_1781_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1812_1781 read pattern: { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[10 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
  // Read schedule : { stg11_ld17_merged1812[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 37] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged1840_1797 = stg11.stg11_stg11_1_merged1840_1797_to_stg11_stg11_ld17_merged1812_1781.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1840_1797;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1812_1782_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1812_1782 read pattern: { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[9 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
  // Read schedule : { stg11_ld17_merged1812[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 37] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged1840_1798 = stg11.stg11_stg11_1_merged1840_1798_to_stg11_stg11_ld17_merged1812_1782.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1840_1798;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1812_1783_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1812_1783 read pattern: { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[8 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
  // Read schedule : { stg11_ld17_merged1812[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 37] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged1840_1799 = stg11.stg11_stg11_1_merged1840_1799_to_stg11_stg11_ld17_merged1812_1783.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1840_1799;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1812_1784_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1812_1784 read pattern: { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[7 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
  // Read schedule : { stg11_ld17_merged1812[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 37] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged1840_1800 = stg11.stg11_stg11_1_merged1840_1800_to_stg11_stg11_ld17_merged1812_1784.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1840_1800;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1812_1785_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1812_1785 read pattern: { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[6 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
  // Read schedule : { stg11_ld17_merged1812[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 37] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged1840_1801 = stg11.stg11_stg11_1_merged1840_1801_to_stg11_stg11_ld17_merged1812_1785.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1840_1801;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1812_1786_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1812_1786 read pattern: { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[5 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
  // Read schedule : { stg11_ld17_merged1812[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 37] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged1840_1802 = stg11.stg11_stg11_1_merged1840_1802_to_stg11_stg11_ld17_merged1812_1786.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1840_1802;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1812_1787_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1812_1787 read pattern: { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[4 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
  // Read schedule : { stg11_ld17_merged1812[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 37] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged1840_1803 = stg11.stg11_stg11_1_merged1840_1803_to_stg11_stg11_ld17_merged1812_1787.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1840_1803;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1812_1788_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1812_1788 read pattern: { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[3 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
  // Read schedule : { stg11_ld17_merged1812[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 37] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged1840_1804 = stg11.stg11_stg11_1_merged1840_1804_to_stg11_stg11_ld17_merged1812_1788.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1840_1804;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1812_1789_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1812_1789 read pattern: { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[2 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
  // Read schedule : { stg11_ld17_merged1812[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 37] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged1840_1805 = stg11.stg11_stg11_1_merged1840_1805_to_stg11_stg11_ld17_merged1812_1789.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1840_1805;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1812_1790_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1812_1790 read pattern: { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[1 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
  // Read schedule : { stg11_ld17_merged1812[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 37] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged1840_1806 = stg11.stg11_stg11_1_merged1840_1806_to_stg11_stg11_ld17_merged1812_1790.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1840_1806;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1812_1791_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1812_1791 read pattern: { stg11_ld17_merged1812[root = 0, stg11_ld18, stg11_ld17] -> stg11[16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1082 and 0 <= stg11_ld17 <= 122 }
  // Read schedule : { stg11_ld17_merged1812[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 37] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged1840_1807 = stg11.stg11_stg11_1_merged1840_1807_to_stg11_stg11_ld17_merged1812_1791.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1840_1807;
  return 0;
}

// # of bundles = 2
// stg11_1_merged1840_write
//	stg11_stg11_1_merged1840_1792
//	stg11_stg11_1_merged1840_1793
//	stg11_stg11_1_merged1840_1794
//	stg11_stg11_1_merged1840_1795
//	stg11_stg11_1_merged1840_1796
//	stg11_stg11_1_merged1840_1797
//	stg11_stg11_1_merged1840_1798
//	stg11_stg11_1_merged1840_1799
//	stg11_stg11_1_merged1840_1800
//	stg11_stg11_1_merged1840_1801
//	stg11_stg11_1_merged1840_1802
//	stg11_stg11_1_merged1840_1803
//	stg11_stg11_1_merged1840_1804
//	stg11_stg11_1_merged1840_1805
//	stg11_stg11_1_merged1840_1806
//	stg11_stg11_1_merged1840_1807
inline void stg11_stg11_1_merged1840_write_bundle_write(hw_uint<256>& stg11_1_merged1840_write, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
	hw_uint<16> stg11_stg11_1_merged1840_1792_res = stg11_1_merged1840_write.extract<0, 15>();
	stg11_stg11_1_merged1840_1792_write(stg11_stg11_1_merged1840_1792_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1840_1793_res = stg11_1_merged1840_write.extract<16, 31>();
	stg11_stg11_1_merged1840_1793_write(stg11_stg11_1_merged1840_1793_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1840_1794_res = stg11_1_merged1840_write.extract<32, 47>();
	stg11_stg11_1_merged1840_1794_write(stg11_stg11_1_merged1840_1794_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1840_1795_res = stg11_1_merged1840_write.extract<48, 63>();
	stg11_stg11_1_merged1840_1795_write(stg11_stg11_1_merged1840_1795_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1840_1796_res = stg11_1_merged1840_write.extract<64, 79>();
	stg11_stg11_1_merged1840_1796_write(stg11_stg11_1_merged1840_1796_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1840_1797_res = stg11_1_merged1840_write.extract<80, 95>();
	stg11_stg11_1_merged1840_1797_write(stg11_stg11_1_merged1840_1797_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1840_1798_res = stg11_1_merged1840_write.extract<96, 111>();
	stg11_stg11_1_merged1840_1798_write(stg11_stg11_1_merged1840_1798_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1840_1799_res = stg11_1_merged1840_write.extract<112, 127>();
	stg11_stg11_1_merged1840_1799_write(stg11_stg11_1_merged1840_1799_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1840_1800_res = stg11_1_merged1840_write.extract<128, 143>();
	stg11_stg11_1_merged1840_1800_write(stg11_stg11_1_merged1840_1800_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1840_1801_res = stg11_1_merged1840_write.extract<144, 159>();
	stg11_stg11_1_merged1840_1801_write(stg11_stg11_1_merged1840_1801_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1840_1802_res = stg11_1_merged1840_write.extract<160, 175>();
	stg11_stg11_1_merged1840_1802_write(stg11_stg11_1_merged1840_1802_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1840_1803_res = stg11_1_merged1840_write.extract<176, 191>();
	stg11_stg11_1_merged1840_1803_write(stg11_stg11_1_merged1840_1803_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1840_1804_res = stg11_1_merged1840_write.extract<192, 207>();
	stg11_stg11_1_merged1840_1804_write(stg11_stg11_1_merged1840_1804_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1840_1805_res = stg11_1_merged1840_write.extract<208, 223>();
	stg11_stg11_1_merged1840_1805_write(stg11_stg11_1_merged1840_1805_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1840_1806_res = stg11_1_merged1840_write.extract<224, 239>();
	stg11_stg11_1_merged1840_1806_write(stg11_stg11_1_merged1840_1806_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1840_1807_res = stg11_1_merged1840_write.extract<240, 255>();
	stg11_stg11_1_merged1840_1807_write(stg11_stg11_1_merged1840_1807_res, stg11, root, stg11_0, stg11_1, dynamic_address);
}

// stg11_ld17_merged1812_read
//	stg11_stg11_ld17_merged1812_1776
//	stg11_stg11_ld17_merged1812_1777
//	stg11_stg11_ld17_merged1812_1778
//	stg11_stg11_ld17_merged1812_1779
//	stg11_stg11_ld17_merged1812_1780
//	stg11_stg11_ld17_merged1812_1781
//	stg11_stg11_ld17_merged1812_1782
//	stg11_stg11_ld17_merged1812_1783
//	stg11_stg11_ld17_merged1812_1784
//	stg11_stg11_ld17_merged1812_1785
//	stg11_stg11_ld17_merged1812_1786
//	stg11_stg11_ld17_merged1812_1787
//	stg11_stg11_ld17_merged1812_1788
//	stg11_stg11_ld17_merged1812_1789
//	stg11_stg11_ld17_merged1812_1790
//	stg11_stg11_ld17_merged1812_1791
inline hw_uint<256> stg11_stg11_ld17_merged1812_read_bundle_read(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
  // # of ports in bundle: 16
    // stg11_stg11_ld17_merged1812_1776
    // stg11_stg11_ld17_merged1812_1777
    // stg11_stg11_ld17_merged1812_1778
    // stg11_stg11_ld17_merged1812_1779
    // stg11_stg11_ld17_merged1812_1780
    // stg11_stg11_ld17_merged1812_1781
    // stg11_stg11_ld17_merged1812_1782
    // stg11_stg11_ld17_merged1812_1783
    // stg11_stg11_ld17_merged1812_1784
    // stg11_stg11_ld17_merged1812_1785
    // stg11_stg11_ld17_merged1812_1786
    // stg11_stg11_ld17_merged1812_1787
    // stg11_stg11_ld17_merged1812_1788
    // stg11_stg11_ld17_merged1812_1789
    // stg11_stg11_ld17_merged1812_1790
    // stg11_stg11_ld17_merged1812_1791

	hw_uint<256> result;
	hw_uint<16> stg11_stg11_ld17_merged1812_1776_res = stg11_stg11_ld17_merged1812_1776_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<0, 256>(result, stg11_stg11_ld17_merged1812_1776_res);
	hw_uint<16> stg11_stg11_ld17_merged1812_1777_res = stg11_stg11_ld17_merged1812_1777_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<16, 256>(result, stg11_stg11_ld17_merged1812_1777_res);
	hw_uint<16> stg11_stg11_ld17_merged1812_1778_res = stg11_stg11_ld17_merged1812_1778_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<32, 256>(result, stg11_stg11_ld17_merged1812_1778_res);
	hw_uint<16> stg11_stg11_ld17_merged1812_1779_res = stg11_stg11_ld17_merged1812_1779_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<48, 256>(result, stg11_stg11_ld17_merged1812_1779_res);
	hw_uint<16> stg11_stg11_ld17_merged1812_1780_res = stg11_stg11_ld17_merged1812_1780_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<64, 256>(result, stg11_stg11_ld17_merged1812_1780_res);
	hw_uint<16> stg11_stg11_ld17_merged1812_1781_res = stg11_stg11_ld17_merged1812_1781_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<80, 256>(result, stg11_stg11_ld17_merged1812_1781_res);
	hw_uint<16> stg11_stg11_ld17_merged1812_1782_res = stg11_stg11_ld17_merged1812_1782_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<96, 256>(result, stg11_stg11_ld17_merged1812_1782_res);
	hw_uint<16> stg11_stg11_ld17_merged1812_1783_res = stg11_stg11_ld17_merged1812_1783_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<112, 256>(result, stg11_stg11_ld17_merged1812_1783_res);
	hw_uint<16> stg11_stg11_ld17_merged1812_1784_res = stg11_stg11_ld17_merged1812_1784_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<128, 256>(result, stg11_stg11_ld17_merged1812_1784_res);
	hw_uint<16> stg11_stg11_ld17_merged1812_1785_res = stg11_stg11_ld17_merged1812_1785_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<144, 256>(result, stg11_stg11_ld17_merged1812_1785_res);
	hw_uint<16> stg11_stg11_ld17_merged1812_1786_res = stg11_stg11_ld17_merged1812_1786_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<160, 256>(result, stg11_stg11_ld17_merged1812_1786_res);
	hw_uint<16> stg11_stg11_ld17_merged1812_1787_res = stg11_stg11_ld17_merged1812_1787_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<176, 256>(result, stg11_stg11_ld17_merged1812_1787_res);
	hw_uint<16> stg11_stg11_ld17_merged1812_1788_res = stg11_stg11_ld17_merged1812_1788_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<192, 256>(result, stg11_stg11_ld17_merged1812_1788_res);
	hw_uint<16> stg11_stg11_ld17_merged1812_1789_res = stg11_stg11_ld17_merged1812_1789_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<208, 256>(result, stg11_stg11_ld17_merged1812_1789_res);
	hw_uint<16> stg11_stg11_ld17_merged1812_1790_res = stg11_stg11_ld17_merged1812_1790_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<224, 256>(result, stg11_stg11_ld17_merged1812_1790_res);
	hw_uint<16> stg11_stg11_ld17_merged1812_1791_res = stg11_stg11_ld17_merged1812_1791_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<240, 256>(result, stg11_stg11_ld17_merged1812_1791_res);
	return result;
}

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1728_merged_banks_4_cache {
	// RAM Box: {[15, 1951], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1729_merged_banks_4_cache {
	// RAM Box: {[14, 1950], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1730_merged_banks_4_cache {
	// RAM Box: {[13, 1949], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1731_merged_banks_4_cache {
	// RAM Box: {[12, 1948], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1732_merged_banks_4_cache {
	// RAM Box: {[11, 1947], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1733_merged_banks_4_cache {
	// RAM Box: {[10, 1946], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1734_merged_banks_4_cache {
	// RAM Box: {[9, 1945], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1735_merged_banks_4_cache {
	// RAM Box: {[8, 1944], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1736_merged_banks_4_cache {
	// RAM Box: {[7, 1943], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1737_merged_banks_4_cache {
	// RAM Box: {[6, 1942], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1738_merged_banks_4_cache {
	// RAM Box: {[5, 1941], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1739_merged_banks_4_cache {
	// RAM Box: {[4, 1940], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1740_merged_banks_4_cache {
	// RAM Box: {[3, 1939], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1741_merged_banks_4_cache {
	// RAM Box: {[2, 1938], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1742_merged_banks_4_cache {
	// RAM Box: {[1, 1953], [0, 1081]}
	// Capacity: 125
	// # of read delays: 4
  // 0, 1, 123, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1743_merged_banks_4_cache {
	// RAM Box: {[0, 1952], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 123, 124
	hw_uint<16> f0;
	fifo<hw_uint<16>, 122> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_123() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_cache {
  // Reader addrs...
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[15 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[16 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[16 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[17 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[14 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[15 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[15 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[16 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[13 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[14 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[14 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[15 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[12 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[13 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[13 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[14 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[11 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[12 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[12 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[13 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[10 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[11 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[11 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[12 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[9 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[10 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[10 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[11 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[8 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[9 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[9 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[10 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[7 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[8 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[8 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[9 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[6 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[7 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[7 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[8 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[5 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[6 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[6 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[7 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[4 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[5 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[5 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[6 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[3 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[4 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[4 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[5 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[2 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[3 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[3 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[4 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[1 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[2 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[2 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[3 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[1 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[1 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[2 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // # of banks: 16
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1728_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1728_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1729_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1729_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1730_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1730_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1731_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1731_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1732_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1732_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1733_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1733_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1734_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1734_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1735_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1735_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1736_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1736_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1737_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1737_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1738_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1738_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1739_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1739_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1740_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1740_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1741_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1741_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1742_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1742_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1743_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1743_merged_banks_4;
};



inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1728_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1728, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1728_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1728);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1729_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1729, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1729_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1729);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1730_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1730, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1730_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1730);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1731_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1731, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1731_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1731);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1732_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1732, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1732_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1732);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1733_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1733, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1733_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1733);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1734_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1734, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1734_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1734);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1735_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1735, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1735_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1735);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1736_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1736, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1736_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1736);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1737_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1737, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1737_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1737);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1738_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1738, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1738_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1738);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1739_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1739, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1739_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1739);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1740_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1740, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1740_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1740);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1741_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1741, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1741_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1741);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1742_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1742, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1742_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1742);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1743_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1743, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1743_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1743);
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1664_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1664 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[15 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1728 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1728_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1728;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1665_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1665 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[16 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1743 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1743_merged_banks_4.peek_123();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1743;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1666_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1666 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[16 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1743 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1743_merged_banks_4.peek_0();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1743;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1667_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1667 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[17 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1742 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1742_merged_banks_4.peek_123();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1742;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1668_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1668 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[14 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1729 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1729_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1729;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1669_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1669 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[15 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1728 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1728_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1728;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1670_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1670 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[15 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1728 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1728_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1728;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1671_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1671 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[16 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1743 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1743_merged_banks_4.peek_123();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1743;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1672_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1672 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[13 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1730 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1730_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1730;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1673_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1673 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[14 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1729 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1729_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1729;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1674_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1674 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[14 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1729 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1729_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1729;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1675_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1675 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[15 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1728 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1728_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1728;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1676_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1676 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[12 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1731 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1731_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1731;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1677_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1677 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[13 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1730 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1730_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1730;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1678_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1678 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[13 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1730 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1730_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1730;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1679_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1679 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[14 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1729 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1729_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1729;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1680_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1680 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[11 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1732 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1732_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1732;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1681_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1681 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[12 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1731 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1731_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1731;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1682_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1682 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[12 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1731 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1731_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1731;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1683_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1683 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[13 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1730 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1730_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1730;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1684_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1684 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[10 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1733 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1733_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1733;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1685_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1685 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[11 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1732 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1732_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1732;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1686_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1686 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[11 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1732 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1732_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1732;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1687_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1687 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[12 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1731 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1731_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1731;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1688_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1688 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[9 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1734 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1734_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1734;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1689_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1689 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[10 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1733 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1733_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1733;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1690_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1690 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[10 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1733 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1733_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1733;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1691_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1691 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[11 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1732 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1732_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1732;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1692_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1692 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[8 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1735 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1735_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1735;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1693_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1693 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[9 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1734 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1734_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1734;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1694_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1694 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[9 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1734 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1734_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1734;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1695_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1695 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[10 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1733 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1733_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1733;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1696_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1696 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[7 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1736 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1736_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1736;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1697_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1697 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[8 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1735 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1735_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1735;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1698_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1698 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[8 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1735 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1735_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1735;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1699_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1699 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[9 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1734 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1734_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1734;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1700_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1700 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[6 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1737 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1737_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1737;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1701_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1701 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[7 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1736 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1736_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1736;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1702_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1702 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[7 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1736 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1736_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1736;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1703_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1703 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[8 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1735 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1735_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1735;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1704_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1704 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[5 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1738 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1738_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1738;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1705_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1705 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[6 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1737 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1737_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1737;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1706_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1706 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[6 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1737 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1737_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1737;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1707_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1707 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[7 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1736 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1736_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1736;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1708_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1708 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[4 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1739 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1739_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1739;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1709_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1709 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[5 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1738 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1738_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1738;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1710_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1710 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[5 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1738 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1738_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1738;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1711_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1711 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[6 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1737 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1737_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1737;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1712_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1712 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[3 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1740 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1740_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1740;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1713_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1713 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[4 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1739 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1739_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1739;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1714_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1714 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[4 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1739 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1739_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1739;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1715_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1715 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[5 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1738 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1738_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1738;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1716_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1716 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[2 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1741 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1741_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1741;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1717_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1717 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[3 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1740 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1740_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1740;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1718_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1718 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[3 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1740 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1740_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1740;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1719_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1719 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[4 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1739 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1739_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1739;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1720_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1720 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[1 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1742 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1742_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1742;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1721_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1721 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[2 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1741 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1741_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1741;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1722_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1722 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[2 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1741 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1741_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1741;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1723_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1723 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[3 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1740 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1740_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1740;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1724_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1724 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1743 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1743_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1743;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1725_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1725 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[1 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1742 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1742_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1742;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1726_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1726 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[1 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1742 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1742_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1742;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1727_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1820_1727 read pattern: { stg12_1_merged1820[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[2 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1741 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1741_merged_banks_4.peek_124();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1741;
  return 0;
}

// # of bundles = 2
// stg11_to_gp_516_ld81_merged1786_write
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1728
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1729
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1730
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1731
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1732
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1733
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1734
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1735
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1736
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1737
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1738
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1739
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1740
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1741
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1742
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1743
inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_write_bundle_write(hw_uint<256>& stg11_to_gp_516_ld81_merged1786_write, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1728_res = stg11_to_gp_516_ld81_merged1786_write.extract<0, 15>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1728_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1728_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1729_res = stg11_to_gp_516_ld81_merged1786_write.extract<16, 31>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1729_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1729_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1730_res = stg11_to_gp_516_ld81_merged1786_write.extract<32, 47>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1730_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1730_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1731_res = stg11_to_gp_516_ld81_merged1786_write.extract<48, 63>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1731_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1731_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1732_res = stg11_to_gp_516_ld81_merged1786_write.extract<64, 79>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1732_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1732_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1733_res = stg11_to_gp_516_ld81_merged1786_write.extract<80, 95>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1733_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1733_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1734_res = stg11_to_gp_516_ld81_merged1786_write.extract<96, 111>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1734_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1734_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1735_res = stg11_to_gp_516_ld81_merged1786_write.extract<112, 127>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1735_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1735_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1736_res = stg11_to_gp_516_ld81_merged1786_write.extract<128, 143>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1736_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1736_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1737_res = stg11_to_gp_516_ld81_merged1786_write.extract<144, 159>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1737_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1737_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1738_res = stg11_to_gp_516_ld81_merged1786_write.extract<160, 175>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1738_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1738_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1739_res = stg11_to_gp_516_ld81_merged1786_write.extract<176, 191>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1739_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1739_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1740_res = stg11_to_gp_516_ld81_merged1786_write.extract<192, 207>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1740_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1740_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1741_res = stg11_to_gp_516_ld81_merged1786_write.extract<208, 223>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1741_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1741_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1742_res = stg11_to_gp_516_ld81_merged1786_write.extract<224, 239>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1742_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1742_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1743_res = stg11_to_gp_516_ld81_merged1786_write.extract<240, 255>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1743_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_1743_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
}

// stg12_1_merged1820_read
//	stg11_FIFO_buf80_stg12_1_merged1820_1664
//	stg11_FIFO_buf80_stg12_1_merged1820_1665
//	stg11_FIFO_buf80_stg12_1_merged1820_1666
//	stg11_FIFO_buf80_stg12_1_merged1820_1667
//	stg11_FIFO_buf80_stg12_1_merged1820_1668
//	stg11_FIFO_buf80_stg12_1_merged1820_1669
//	stg11_FIFO_buf80_stg12_1_merged1820_1670
//	stg11_FIFO_buf80_stg12_1_merged1820_1671
//	stg11_FIFO_buf80_stg12_1_merged1820_1672
//	stg11_FIFO_buf80_stg12_1_merged1820_1673
//	stg11_FIFO_buf80_stg12_1_merged1820_1674
//	stg11_FIFO_buf80_stg12_1_merged1820_1675
//	stg11_FIFO_buf80_stg12_1_merged1820_1676
//	stg11_FIFO_buf80_stg12_1_merged1820_1677
//	stg11_FIFO_buf80_stg12_1_merged1820_1678
//	stg11_FIFO_buf80_stg12_1_merged1820_1679
//	stg11_FIFO_buf80_stg12_1_merged1820_1680
//	stg11_FIFO_buf80_stg12_1_merged1820_1681
//	stg11_FIFO_buf80_stg12_1_merged1820_1682
//	stg11_FIFO_buf80_stg12_1_merged1820_1683
//	stg11_FIFO_buf80_stg12_1_merged1820_1684
//	stg11_FIFO_buf80_stg12_1_merged1820_1685
//	stg11_FIFO_buf80_stg12_1_merged1820_1686
//	stg11_FIFO_buf80_stg12_1_merged1820_1687
//	stg11_FIFO_buf80_stg12_1_merged1820_1688
//	stg11_FIFO_buf80_stg12_1_merged1820_1689
//	stg11_FIFO_buf80_stg12_1_merged1820_1690
//	stg11_FIFO_buf80_stg12_1_merged1820_1691
//	stg11_FIFO_buf80_stg12_1_merged1820_1692
//	stg11_FIFO_buf80_stg12_1_merged1820_1693
//	stg11_FIFO_buf80_stg12_1_merged1820_1694
//	stg11_FIFO_buf80_stg12_1_merged1820_1695
//	stg11_FIFO_buf80_stg12_1_merged1820_1696
//	stg11_FIFO_buf80_stg12_1_merged1820_1697
//	stg11_FIFO_buf80_stg12_1_merged1820_1698
//	stg11_FIFO_buf80_stg12_1_merged1820_1699
//	stg11_FIFO_buf80_stg12_1_merged1820_1700
//	stg11_FIFO_buf80_stg12_1_merged1820_1701
//	stg11_FIFO_buf80_stg12_1_merged1820_1702
//	stg11_FIFO_buf80_stg12_1_merged1820_1703
//	stg11_FIFO_buf80_stg12_1_merged1820_1704
//	stg11_FIFO_buf80_stg12_1_merged1820_1705
//	stg11_FIFO_buf80_stg12_1_merged1820_1706
//	stg11_FIFO_buf80_stg12_1_merged1820_1707
//	stg11_FIFO_buf80_stg12_1_merged1820_1708
//	stg11_FIFO_buf80_stg12_1_merged1820_1709
//	stg11_FIFO_buf80_stg12_1_merged1820_1710
//	stg11_FIFO_buf80_stg12_1_merged1820_1711
//	stg11_FIFO_buf80_stg12_1_merged1820_1712
//	stg11_FIFO_buf80_stg12_1_merged1820_1713
//	stg11_FIFO_buf80_stg12_1_merged1820_1714
//	stg11_FIFO_buf80_stg12_1_merged1820_1715
//	stg11_FIFO_buf80_stg12_1_merged1820_1716
//	stg11_FIFO_buf80_stg12_1_merged1820_1717
//	stg11_FIFO_buf80_stg12_1_merged1820_1718
//	stg11_FIFO_buf80_stg12_1_merged1820_1719
//	stg11_FIFO_buf80_stg12_1_merged1820_1720
//	stg11_FIFO_buf80_stg12_1_merged1820_1721
//	stg11_FIFO_buf80_stg12_1_merged1820_1722
//	stg11_FIFO_buf80_stg12_1_merged1820_1723
//	stg11_FIFO_buf80_stg12_1_merged1820_1724
//	stg11_FIFO_buf80_stg12_1_merged1820_1725
//	stg11_FIFO_buf80_stg12_1_merged1820_1726
//	stg11_FIFO_buf80_stg12_1_merged1820_1727
inline hw_uint<1024> stg11_FIFO_buf80_stg12_1_merged1820_read_bundle_read(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg11_FIFO_buf80_stg12_1_merged1820_1664
    // stg11_FIFO_buf80_stg12_1_merged1820_1665
    // stg11_FIFO_buf80_stg12_1_merged1820_1666
    // stg11_FIFO_buf80_stg12_1_merged1820_1667
    // stg11_FIFO_buf80_stg12_1_merged1820_1668
    // stg11_FIFO_buf80_stg12_1_merged1820_1669
    // stg11_FIFO_buf80_stg12_1_merged1820_1670
    // stg11_FIFO_buf80_stg12_1_merged1820_1671
    // stg11_FIFO_buf80_stg12_1_merged1820_1672
    // stg11_FIFO_buf80_stg12_1_merged1820_1673
    // stg11_FIFO_buf80_stg12_1_merged1820_1674
    // stg11_FIFO_buf80_stg12_1_merged1820_1675
    // stg11_FIFO_buf80_stg12_1_merged1820_1676
    // stg11_FIFO_buf80_stg12_1_merged1820_1677
    // stg11_FIFO_buf80_stg12_1_merged1820_1678
    // stg11_FIFO_buf80_stg12_1_merged1820_1679
    // stg11_FIFO_buf80_stg12_1_merged1820_1680
    // stg11_FIFO_buf80_stg12_1_merged1820_1681
    // stg11_FIFO_buf80_stg12_1_merged1820_1682
    // stg11_FIFO_buf80_stg12_1_merged1820_1683
    // stg11_FIFO_buf80_stg12_1_merged1820_1684
    // stg11_FIFO_buf80_stg12_1_merged1820_1685
    // stg11_FIFO_buf80_stg12_1_merged1820_1686
    // stg11_FIFO_buf80_stg12_1_merged1820_1687
    // stg11_FIFO_buf80_stg12_1_merged1820_1688
    // stg11_FIFO_buf80_stg12_1_merged1820_1689
    // stg11_FIFO_buf80_stg12_1_merged1820_1690
    // stg11_FIFO_buf80_stg12_1_merged1820_1691
    // stg11_FIFO_buf80_stg12_1_merged1820_1692
    // stg11_FIFO_buf80_stg12_1_merged1820_1693
    // stg11_FIFO_buf80_stg12_1_merged1820_1694
    // stg11_FIFO_buf80_stg12_1_merged1820_1695
    // stg11_FIFO_buf80_stg12_1_merged1820_1696
    // stg11_FIFO_buf80_stg12_1_merged1820_1697
    // stg11_FIFO_buf80_stg12_1_merged1820_1698
    // stg11_FIFO_buf80_stg12_1_merged1820_1699
    // stg11_FIFO_buf80_stg12_1_merged1820_1700
    // stg11_FIFO_buf80_stg12_1_merged1820_1701
    // stg11_FIFO_buf80_stg12_1_merged1820_1702
    // stg11_FIFO_buf80_stg12_1_merged1820_1703
    // stg11_FIFO_buf80_stg12_1_merged1820_1704
    // stg11_FIFO_buf80_stg12_1_merged1820_1705
    // stg11_FIFO_buf80_stg12_1_merged1820_1706
    // stg11_FIFO_buf80_stg12_1_merged1820_1707
    // stg11_FIFO_buf80_stg12_1_merged1820_1708
    // stg11_FIFO_buf80_stg12_1_merged1820_1709
    // stg11_FIFO_buf80_stg12_1_merged1820_1710
    // stg11_FIFO_buf80_stg12_1_merged1820_1711
    // stg11_FIFO_buf80_stg12_1_merged1820_1712
    // stg11_FIFO_buf80_stg12_1_merged1820_1713
    // stg11_FIFO_buf80_stg12_1_merged1820_1714
    // stg11_FIFO_buf80_stg12_1_merged1820_1715
    // stg11_FIFO_buf80_stg12_1_merged1820_1716
    // stg11_FIFO_buf80_stg12_1_merged1820_1717
    // stg11_FIFO_buf80_stg12_1_merged1820_1718
    // stg11_FIFO_buf80_stg12_1_merged1820_1719
    // stg11_FIFO_buf80_stg12_1_merged1820_1720
    // stg11_FIFO_buf80_stg12_1_merged1820_1721
    // stg11_FIFO_buf80_stg12_1_merged1820_1722
    // stg11_FIFO_buf80_stg12_1_merged1820_1723
    // stg11_FIFO_buf80_stg12_1_merged1820_1724
    // stg11_FIFO_buf80_stg12_1_merged1820_1725
    // stg11_FIFO_buf80_stg12_1_merged1820_1726
    // stg11_FIFO_buf80_stg12_1_merged1820_1727

	hw_uint<1024> result;
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1664_res = stg11_FIFO_buf80_stg12_1_merged1820_1664_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<0, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1664_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1665_res = stg11_FIFO_buf80_stg12_1_merged1820_1665_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<16, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1665_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1666_res = stg11_FIFO_buf80_stg12_1_merged1820_1666_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<32, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1666_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1667_res = stg11_FIFO_buf80_stg12_1_merged1820_1667_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<48, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1667_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1668_res = stg11_FIFO_buf80_stg12_1_merged1820_1668_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<64, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1668_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1669_res = stg11_FIFO_buf80_stg12_1_merged1820_1669_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<80, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1669_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1670_res = stg11_FIFO_buf80_stg12_1_merged1820_1670_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<96, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1670_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1671_res = stg11_FIFO_buf80_stg12_1_merged1820_1671_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<112, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1671_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1672_res = stg11_FIFO_buf80_stg12_1_merged1820_1672_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<128, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1672_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1673_res = stg11_FIFO_buf80_stg12_1_merged1820_1673_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<144, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1673_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1674_res = stg11_FIFO_buf80_stg12_1_merged1820_1674_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<160, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1674_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1675_res = stg11_FIFO_buf80_stg12_1_merged1820_1675_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<176, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1675_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1676_res = stg11_FIFO_buf80_stg12_1_merged1820_1676_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<192, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1676_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1677_res = stg11_FIFO_buf80_stg12_1_merged1820_1677_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<208, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1677_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1678_res = stg11_FIFO_buf80_stg12_1_merged1820_1678_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<224, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1678_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1679_res = stg11_FIFO_buf80_stg12_1_merged1820_1679_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<240, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1679_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1680_res = stg11_FIFO_buf80_stg12_1_merged1820_1680_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<256, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1680_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1681_res = stg11_FIFO_buf80_stg12_1_merged1820_1681_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<272, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1681_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1682_res = stg11_FIFO_buf80_stg12_1_merged1820_1682_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<288, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1682_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1683_res = stg11_FIFO_buf80_stg12_1_merged1820_1683_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<304, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1683_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1684_res = stg11_FIFO_buf80_stg12_1_merged1820_1684_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<320, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1684_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1685_res = stg11_FIFO_buf80_stg12_1_merged1820_1685_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<336, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1685_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1686_res = stg11_FIFO_buf80_stg12_1_merged1820_1686_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<352, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1686_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1687_res = stg11_FIFO_buf80_stg12_1_merged1820_1687_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<368, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1687_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1688_res = stg11_FIFO_buf80_stg12_1_merged1820_1688_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<384, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1688_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1689_res = stg11_FIFO_buf80_stg12_1_merged1820_1689_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<400, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1689_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1690_res = stg11_FIFO_buf80_stg12_1_merged1820_1690_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<416, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1690_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1691_res = stg11_FIFO_buf80_stg12_1_merged1820_1691_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<432, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1691_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1692_res = stg11_FIFO_buf80_stg12_1_merged1820_1692_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<448, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1692_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1693_res = stg11_FIFO_buf80_stg12_1_merged1820_1693_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<464, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1693_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1694_res = stg11_FIFO_buf80_stg12_1_merged1820_1694_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<480, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1694_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1695_res = stg11_FIFO_buf80_stg12_1_merged1820_1695_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<496, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1695_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1696_res = stg11_FIFO_buf80_stg12_1_merged1820_1696_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<512, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1696_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1697_res = stg11_FIFO_buf80_stg12_1_merged1820_1697_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<528, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1697_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1698_res = stg11_FIFO_buf80_stg12_1_merged1820_1698_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<544, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1698_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1699_res = stg11_FIFO_buf80_stg12_1_merged1820_1699_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<560, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1699_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1700_res = stg11_FIFO_buf80_stg12_1_merged1820_1700_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<576, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1700_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1701_res = stg11_FIFO_buf80_stg12_1_merged1820_1701_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<592, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1701_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1702_res = stg11_FIFO_buf80_stg12_1_merged1820_1702_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<608, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1702_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1703_res = stg11_FIFO_buf80_stg12_1_merged1820_1703_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<624, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1703_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1704_res = stg11_FIFO_buf80_stg12_1_merged1820_1704_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<640, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1704_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1705_res = stg11_FIFO_buf80_stg12_1_merged1820_1705_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<656, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1705_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1706_res = stg11_FIFO_buf80_stg12_1_merged1820_1706_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<672, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1706_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1707_res = stg11_FIFO_buf80_stg12_1_merged1820_1707_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<688, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1707_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1708_res = stg11_FIFO_buf80_stg12_1_merged1820_1708_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<704, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1708_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1709_res = stg11_FIFO_buf80_stg12_1_merged1820_1709_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<720, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1709_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1710_res = stg11_FIFO_buf80_stg12_1_merged1820_1710_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<736, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1710_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1711_res = stg11_FIFO_buf80_stg12_1_merged1820_1711_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<752, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1711_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1712_res = stg11_FIFO_buf80_stg12_1_merged1820_1712_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<768, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1712_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1713_res = stg11_FIFO_buf80_stg12_1_merged1820_1713_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<784, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1713_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1714_res = stg11_FIFO_buf80_stg12_1_merged1820_1714_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<800, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1714_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1715_res = stg11_FIFO_buf80_stg12_1_merged1820_1715_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<816, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1715_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1716_res = stg11_FIFO_buf80_stg12_1_merged1820_1716_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<832, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1716_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1717_res = stg11_FIFO_buf80_stg12_1_merged1820_1717_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<848, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1717_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1718_res = stg11_FIFO_buf80_stg12_1_merged1820_1718_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<864, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1718_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1719_res = stg11_FIFO_buf80_stg12_1_merged1820_1719_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<880, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1719_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1720_res = stg11_FIFO_buf80_stg12_1_merged1820_1720_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<896, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1720_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1721_res = stg11_FIFO_buf80_stg12_1_merged1820_1721_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<912, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1721_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1722_res = stg11_FIFO_buf80_stg12_1_merged1820_1722_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<928, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1722_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1723_res = stg11_FIFO_buf80_stg12_1_merged1820_1723_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<944, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1723_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1724_res = stg11_FIFO_buf80_stg12_1_merged1820_1724_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<960, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1724_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1725_res = stg11_FIFO_buf80_stg12_1_merged1820_1725_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<976, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1725_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1726_res = stg11_FIFO_buf80_stg12_1_merged1820_1726_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<992, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1726_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1820_1727_res = stg11_FIFO_buf80_stg12_1_merged1820_1727_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<1008, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1820_1727_res);
	return result;
}

struct stg12_stg12_1_merged1820_1648_to_stg12_stg12_ld21_merged1817_1632_cache {
	// RAM Box: {[15, 1951], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1820_1649_to_stg12_stg12_ld21_merged1817_1633_cache {
	// RAM Box: {[14, 1950], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1820_1650_to_stg12_stg12_ld21_merged1817_1634_cache {
	// RAM Box: {[13, 1949], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1820_1651_to_stg12_stg12_ld21_merged1817_1635_cache {
	// RAM Box: {[12, 1948], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1820_1652_to_stg12_stg12_ld21_merged1817_1636_cache {
	// RAM Box: {[11, 1947], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1820_1653_to_stg12_stg12_ld21_merged1817_1637_cache {
	// RAM Box: {[10, 1946], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1820_1654_to_stg12_stg12_ld21_merged1817_1638_cache {
	// RAM Box: {[9, 1945], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1820_1655_to_stg12_stg12_ld21_merged1817_1639_cache {
	// RAM Box: {[8, 1944], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1820_1656_to_stg12_stg12_ld21_merged1817_1640_cache {
	// RAM Box: {[7, 1943], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1820_1657_to_stg12_stg12_ld21_merged1817_1641_cache {
	// RAM Box: {[6, 1942], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1820_1658_to_stg12_stg12_ld21_merged1817_1642_cache {
	// RAM Box: {[5, 1941], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1820_1659_to_stg12_stg12_ld21_merged1817_1643_cache {
	// RAM Box: {[4, 1940], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1820_1660_to_stg12_stg12_ld21_merged1817_1644_cache {
	// RAM Box: {[3, 1939], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1820_1661_to_stg12_stg12_ld21_merged1817_1645_cache {
	// RAM Box: {[2, 1938], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1820_1662_to_stg12_stg12_ld21_merged1817_1646_cache {
	// RAM Box: {[1, 1937], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1820_1663_to_stg12_stg12_ld21_merged1817_1647_cache {
	// RAM Box: {[0, 1936], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_cache {
  // Reader addrs...
    // { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[15 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
    // { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[14 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
    // { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[13 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
    // { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[12 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
    // { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[11 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
    // { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[10 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
    // { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[9 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
    // { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[8 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
    // { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[7 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
    // { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[6 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
    // { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[5 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
    // { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[4 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
    // { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[3 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
    // { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[2 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
    // { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[1 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
    // { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
  // # of banks: 16
  stg12_stg12_1_merged1820_1648_to_stg12_stg12_ld21_merged1817_1632_cache stg12_stg12_1_merged1820_1648_to_stg12_stg12_ld21_merged1817_1632;
  stg12_stg12_1_merged1820_1649_to_stg12_stg12_ld21_merged1817_1633_cache stg12_stg12_1_merged1820_1649_to_stg12_stg12_ld21_merged1817_1633;
  stg12_stg12_1_merged1820_1650_to_stg12_stg12_ld21_merged1817_1634_cache stg12_stg12_1_merged1820_1650_to_stg12_stg12_ld21_merged1817_1634;
  stg12_stg12_1_merged1820_1651_to_stg12_stg12_ld21_merged1817_1635_cache stg12_stg12_1_merged1820_1651_to_stg12_stg12_ld21_merged1817_1635;
  stg12_stg12_1_merged1820_1652_to_stg12_stg12_ld21_merged1817_1636_cache stg12_stg12_1_merged1820_1652_to_stg12_stg12_ld21_merged1817_1636;
  stg12_stg12_1_merged1820_1653_to_stg12_stg12_ld21_merged1817_1637_cache stg12_stg12_1_merged1820_1653_to_stg12_stg12_ld21_merged1817_1637;
  stg12_stg12_1_merged1820_1654_to_stg12_stg12_ld21_merged1817_1638_cache stg12_stg12_1_merged1820_1654_to_stg12_stg12_ld21_merged1817_1638;
  stg12_stg12_1_merged1820_1655_to_stg12_stg12_ld21_merged1817_1639_cache stg12_stg12_1_merged1820_1655_to_stg12_stg12_ld21_merged1817_1639;
  stg12_stg12_1_merged1820_1656_to_stg12_stg12_ld21_merged1817_1640_cache stg12_stg12_1_merged1820_1656_to_stg12_stg12_ld21_merged1817_1640;
  stg12_stg12_1_merged1820_1657_to_stg12_stg12_ld21_merged1817_1641_cache stg12_stg12_1_merged1820_1657_to_stg12_stg12_ld21_merged1817_1641;
  stg12_stg12_1_merged1820_1658_to_stg12_stg12_ld21_merged1817_1642_cache stg12_stg12_1_merged1820_1658_to_stg12_stg12_ld21_merged1817_1642;
  stg12_stg12_1_merged1820_1659_to_stg12_stg12_ld21_merged1817_1643_cache stg12_stg12_1_merged1820_1659_to_stg12_stg12_ld21_merged1817_1643;
  stg12_stg12_1_merged1820_1660_to_stg12_stg12_ld21_merged1817_1644_cache stg12_stg12_1_merged1820_1660_to_stg12_stg12_ld21_merged1817_1644;
  stg12_stg12_1_merged1820_1661_to_stg12_stg12_ld21_merged1817_1645_cache stg12_stg12_1_merged1820_1661_to_stg12_stg12_ld21_merged1817_1645;
  stg12_stg12_1_merged1820_1662_to_stg12_stg12_ld21_merged1817_1646_cache stg12_stg12_1_merged1820_1662_to_stg12_stg12_ld21_merged1817_1646;
  stg12_stg12_1_merged1820_1663_to_stg12_stg12_ld21_merged1817_1647_cache stg12_stg12_1_merged1820_1663_to_stg12_stg12_ld21_merged1817_1647;
};



inline void stg12_stg12_1_merged1820_1648_write(hw_uint<16>& stg12_stg12_1_merged1820_1648, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1820_1648_to_stg12_stg12_ld21_merged1817_1632.push(stg12_stg12_1_merged1820_1648);
}

inline void stg12_stg12_1_merged1820_1649_write(hw_uint<16>& stg12_stg12_1_merged1820_1649, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1820_1649_to_stg12_stg12_ld21_merged1817_1633.push(stg12_stg12_1_merged1820_1649);
}

inline void stg12_stg12_1_merged1820_1650_write(hw_uint<16>& stg12_stg12_1_merged1820_1650, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1820_1650_to_stg12_stg12_ld21_merged1817_1634.push(stg12_stg12_1_merged1820_1650);
}

inline void stg12_stg12_1_merged1820_1651_write(hw_uint<16>& stg12_stg12_1_merged1820_1651, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1820_1651_to_stg12_stg12_ld21_merged1817_1635.push(stg12_stg12_1_merged1820_1651);
}

inline void stg12_stg12_1_merged1820_1652_write(hw_uint<16>& stg12_stg12_1_merged1820_1652, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1820_1652_to_stg12_stg12_ld21_merged1817_1636.push(stg12_stg12_1_merged1820_1652);
}

inline void stg12_stg12_1_merged1820_1653_write(hw_uint<16>& stg12_stg12_1_merged1820_1653, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1820_1653_to_stg12_stg12_ld21_merged1817_1637.push(stg12_stg12_1_merged1820_1653);
}

inline void stg12_stg12_1_merged1820_1654_write(hw_uint<16>& stg12_stg12_1_merged1820_1654, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1820_1654_to_stg12_stg12_ld21_merged1817_1638.push(stg12_stg12_1_merged1820_1654);
}

inline void stg12_stg12_1_merged1820_1655_write(hw_uint<16>& stg12_stg12_1_merged1820_1655, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1820_1655_to_stg12_stg12_ld21_merged1817_1639.push(stg12_stg12_1_merged1820_1655);
}

inline void stg12_stg12_1_merged1820_1656_write(hw_uint<16>& stg12_stg12_1_merged1820_1656, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1820_1656_to_stg12_stg12_ld21_merged1817_1640.push(stg12_stg12_1_merged1820_1656);
}

inline void stg12_stg12_1_merged1820_1657_write(hw_uint<16>& stg12_stg12_1_merged1820_1657, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1820_1657_to_stg12_stg12_ld21_merged1817_1641.push(stg12_stg12_1_merged1820_1657);
}

inline void stg12_stg12_1_merged1820_1658_write(hw_uint<16>& stg12_stg12_1_merged1820_1658, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1820_1658_to_stg12_stg12_ld21_merged1817_1642.push(stg12_stg12_1_merged1820_1658);
}

inline void stg12_stg12_1_merged1820_1659_write(hw_uint<16>& stg12_stg12_1_merged1820_1659, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1820_1659_to_stg12_stg12_ld21_merged1817_1643.push(stg12_stg12_1_merged1820_1659);
}

inline void stg12_stg12_1_merged1820_1660_write(hw_uint<16>& stg12_stg12_1_merged1820_1660, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1820_1660_to_stg12_stg12_ld21_merged1817_1644.push(stg12_stg12_1_merged1820_1660);
}

inline void stg12_stg12_1_merged1820_1661_write(hw_uint<16>& stg12_stg12_1_merged1820_1661, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1820_1661_to_stg12_stg12_ld21_merged1817_1645.push(stg12_stg12_1_merged1820_1661);
}

inline void stg12_stg12_1_merged1820_1662_write(hw_uint<16>& stg12_stg12_1_merged1820_1662, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1820_1662_to_stg12_stg12_ld21_merged1817_1646.push(stg12_stg12_1_merged1820_1662);
}

inline void stg12_stg12_1_merged1820_1663_write(hw_uint<16>& stg12_stg12_1_merged1820_1663, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1820_1663_to_stg12_stg12_ld21_merged1817_1647.push(stg12_stg12_1_merged1820_1663);
}

inline hw_uint<16> stg12_stg12_ld21_merged1817_1632_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1817_1632 read pattern: { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[15 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
  // Read schedule : { stg12_ld21_merged1817[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 40] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged1820_1648 = stg12.stg12_stg12_1_merged1820_1648_to_stg12_stg12_ld21_merged1817_1632.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1820_1648;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1817_1633_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1817_1633 read pattern: { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[14 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
  // Read schedule : { stg12_ld21_merged1817[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 40] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged1820_1649 = stg12.stg12_stg12_1_merged1820_1649_to_stg12_stg12_ld21_merged1817_1633.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1820_1649;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1817_1634_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1817_1634 read pattern: { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[13 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
  // Read schedule : { stg12_ld21_merged1817[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 40] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged1820_1650 = stg12.stg12_stg12_1_merged1820_1650_to_stg12_stg12_ld21_merged1817_1634.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1820_1650;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1817_1635_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1817_1635 read pattern: { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[12 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
  // Read schedule : { stg12_ld21_merged1817[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 40] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged1820_1651 = stg12.stg12_stg12_1_merged1820_1651_to_stg12_stg12_ld21_merged1817_1635.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1820_1651;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1817_1636_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1817_1636 read pattern: { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[11 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
  // Read schedule : { stg12_ld21_merged1817[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 40] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged1820_1652 = stg12.stg12_stg12_1_merged1820_1652_to_stg12_stg12_ld21_merged1817_1636.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1820_1652;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1817_1637_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1817_1637 read pattern: { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[10 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
  // Read schedule : { stg12_ld21_merged1817[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 40] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged1820_1653 = stg12.stg12_stg12_1_merged1820_1653_to_stg12_stg12_ld21_merged1817_1637.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1820_1653;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1817_1638_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1817_1638 read pattern: { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[9 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
  // Read schedule : { stg12_ld21_merged1817[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 40] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged1820_1654 = stg12.stg12_stg12_1_merged1820_1654_to_stg12_stg12_ld21_merged1817_1638.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1820_1654;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1817_1639_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1817_1639 read pattern: { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[8 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
  // Read schedule : { stg12_ld21_merged1817[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 40] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged1820_1655 = stg12.stg12_stg12_1_merged1820_1655_to_stg12_stg12_ld21_merged1817_1639.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1820_1655;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1817_1640_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1817_1640 read pattern: { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[7 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
  // Read schedule : { stg12_ld21_merged1817[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 40] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged1820_1656 = stg12.stg12_stg12_1_merged1820_1656_to_stg12_stg12_ld21_merged1817_1640.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1820_1656;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1817_1641_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1817_1641 read pattern: { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[6 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
  // Read schedule : { stg12_ld21_merged1817[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 40] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged1820_1657 = stg12.stg12_stg12_1_merged1820_1657_to_stg12_stg12_ld21_merged1817_1641.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1820_1657;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1817_1642_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1817_1642 read pattern: { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[5 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
  // Read schedule : { stg12_ld21_merged1817[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 40] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged1820_1658 = stg12.stg12_stg12_1_merged1820_1658_to_stg12_stg12_ld21_merged1817_1642.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1820_1658;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1817_1643_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1817_1643 read pattern: { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[4 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
  // Read schedule : { stg12_ld21_merged1817[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 40] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged1820_1659 = stg12.stg12_stg12_1_merged1820_1659_to_stg12_stg12_ld21_merged1817_1643.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1820_1659;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1817_1644_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1817_1644 read pattern: { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[3 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
  // Read schedule : { stg12_ld21_merged1817[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 40] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged1820_1660 = stg12.stg12_stg12_1_merged1820_1660_to_stg12_stg12_ld21_merged1817_1644.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1820_1660;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1817_1645_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1817_1645 read pattern: { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[2 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
  // Read schedule : { stg12_ld21_merged1817[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 40] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged1820_1661 = stg12.stg12_stg12_1_merged1820_1661_to_stg12_stg12_ld21_merged1817_1645.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1820_1661;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1817_1646_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1817_1646 read pattern: { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[1 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
  // Read schedule : { stg12_ld21_merged1817[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 40] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged1820_1662 = stg12.stg12_stg12_1_merged1820_1662_to_stg12_stg12_ld21_merged1817_1646.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1820_1662;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1817_1647_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1817_1647 read pattern: { stg12_ld21_merged1817[root = 0, stg12_ld22, stg12_ld21] -> stg12[16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1081 and 0 <= stg12_ld21 <= 121 }
  // Read schedule : { stg12_ld21_merged1817[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 40] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged1820_1663 = stg12.stg12_stg12_1_merged1820_1663_to_stg12_stg12_ld21_merged1817_1647.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1820_1663;
  return 0;
}

// # of bundles = 2
// stg12_1_merged1820_write
//	stg12_stg12_1_merged1820_1648
//	stg12_stg12_1_merged1820_1649
//	stg12_stg12_1_merged1820_1650
//	stg12_stg12_1_merged1820_1651
//	stg12_stg12_1_merged1820_1652
//	stg12_stg12_1_merged1820_1653
//	stg12_stg12_1_merged1820_1654
//	stg12_stg12_1_merged1820_1655
//	stg12_stg12_1_merged1820_1656
//	stg12_stg12_1_merged1820_1657
//	stg12_stg12_1_merged1820_1658
//	stg12_stg12_1_merged1820_1659
//	stg12_stg12_1_merged1820_1660
//	stg12_stg12_1_merged1820_1661
//	stg12_stg12_1_merged1820_1662
//	stg12_stg12_1_merged1820_1663
inline void stg12_stg12_1_merged1820_write_bundle_write(hw_uint<256>& stg12_1_merged1820_write, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
	hw_uint<16> stg12_stg12_1_merged1820_1648_res = stg12_1_merged1820_write.extract<0, 15>();
	stg12_stg12_1_merged1820_1648_write(stg12_stg12_1_merged1820_1648_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1820_1649_res = stg12_1_merged1820_write.extract<16, 31>();
	stg12_stg12_1_merged1820_1649_write(stg12_stg12_1_merged1820_1649_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1820_1650_res = stg12_1_merged1820_write.extract<32, 47>();
	stg12_stg12_1_merged1820_1650_write(stg12_stg12_1_merged1820_1650_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1820_1651_res = stg12_1_merged1820_write.extract<48, 63>();
	stg12_stg12_1_merged1820_1651_write(stg12_stg12_1_merged1820_1651_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1820_1652_res = stg12_1_merged1820_write.extract<64, 79>();
	stg12_stg12_1_merged1820_1652_write(stg12_stg12_1_merged1820_1652_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1820_1653_res = stg12_1_merged1820_write.extract<80, 95>();
	stg12_stg12_1_merged1820_1653_write(stg12_stg12_1_merged1820_1653_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1820_1654_res = stg12_1_merged1820_write.extract<96, 111>();
	stg12_stg12_1_merged1820_1654_write(stg12_stg12_1_merged1820_1654_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1820_1655_res = stg12_1_merged1820_write.extract<112, 127>();
	stg12_stg12_1_merged1820_1655_write(stg12_stg12_1_merged1820_1655_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1820_1656_res = stg12_1_merged1820_write.extract<128, 143>();
	stg12_stg12_1_merged1820_1656_write(stg12_stg12_1_merged1820_1656_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1820_1657_res = stg12_1_merged1820_write.extract<144, 159>();
	stg12_stg12_1_merged1820_1657_write(stg12_stg12_1_merged1820_1657_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1820_1658_res = stg12_1_merged1820_write.extract<160, 175>();
	stg12_stg12_1_merged1820_1658_write(stg12_stg12_1_merged1820_1658_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1820_1659_res = stg12_1_merged1820_write.extract<176, 191>();
	stg12_stg12_1_merged1820_1659_write(stg12_stg12_1_merged1820_1659_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1820_1660_res = stg12_1_merged1820_write.extract<192, 207>();
	stg12_stg12_1_merged1820_1660_write(stg12_stg12_1_merged1820_1660_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1820_1661_res = stg12_1_merged1820_write.extract<208, 223>();
	stg12_stg12_1_merged1820_1661_write(stg12_stg12_1_merged1820_1661_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1820_1662_res = stg12_1_merged1820_write.extract<224, 239>();
	stg12_stg12_1_merged1820_1662_write(stg12_stg12_1_merged1820_1662_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1820_1663_res = stg12_1_merged1820_write.extract<240, 255>();
	stg12_stg12_1_merged1820_1663_write(stg12_stg12_1_merged1820_1663_res, stg12, root, stg12_0, stg12_1, dynamic_address);
}

// stg12_ld21_merged1817_read
//	stg12_stg12_ld21_merged1817_1632
//	stg12_stg12_ld21_merged1817_1633
//	stg12_stg12_ld21_merged1817_1634
//	stg12_stg12_ld21_merged1817_1635
//	stg12_stg12_ld21_merged1817_1636
//	stg12_stg12_ld21_merged1817_1637
//	stg12_stg12_ld21_merged1817_1638
//	stg12_stg12_ld21_merged1817_1639
//	stg12_stg12_ld21_merged1817_1640
//	stg12_stg12_ld21_merged1817_1641
//	stg12_stg12_ld21_merged1817_1642
//	stg12_stg12_ld21_merged1817_1643
//	stg12_stg12_ld21_merged1817_1644
//	stg12_stg12_ld21_merged1817_1645
//	stg12_stg12_ld21_merged1817_1646
//	stg12_stg12_ld21_merged1817_1647
inline hw_uint<256> stg12_stg12_ld21_merged1817_read_bundle_read(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
  // # of ports in bundle: 16
    // stg12_stg12_ld21_merged1817_1632
    // stg12_stg12_ld21_merged1817_1633
    // stg12_stg12_ld21_merged1817_1634
    // stg12_stg12_ld21_merged1817_1635
    // stg12_stg12_ld21_merged1817_1636
    // stg12_stg12_ld21_merged1817_1637
    // stg12_stg12_ld21_merged1817_1638
    // stg12_stg12_ld21_merged1817_1639
    // stg12_stg12_ld21_merged1817_1640
    // stg12_stg12_ld21_merged1817_1641
    // stg12_stg12_ld21_merged1817_1642
    // stg12_stg12_ld21_merged1817_1643
    // stg12_stg12_ld21_merged1817_1644
    // stg12_stg12_ld21_merged1817_1645
    // stg12_stg12_ld21_merged1817_1646
    // stg12_stg12_ld21_merged1817_1647

	hw_uint<256> result;
	hw_uint<16> stg12_stg12_ld21_merged1817_1632_res = stg12_stg12_ld21_merged1817_1632_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<0, 256>(result, stg12_stg12_ld21_merged1817_1632_res);
	hw_uint<16> stg12_stg12_ld21_merged1817_1633_res = stg12_stg12_ld21_merged1817_1633_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<16, 256>(result, stg12_stg12_ld21_merged1817_1633_res);
	hw_uint<16> stg12_stg12_ld21_merged1817_1634_res = stg12_stg12_ld21_merged1817_1634_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<32, 256>(result, stg12_stg12_ld21_merged1817_1634_res);
	hw_uint<16> stg12_stg12_ld21_merged1817_1635_res = stg12_stg12_ld21_merged1817_1635_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<48, 256>(result, stg12_stg12_ld21_merged1817_1635_res);
	hw_uint<16> stg12_stg12_ld21_merged1817_1636_res = stg12_stg12_ld21_merged1817_1636_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<64, 256>(result, stg12_stg12_ld21_merged1817_1636_res);
	hw_uint<16> stg12_stg12_ld21_merged1817_1637_res = stg12_stg12_ld21_merged1817_1637_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<80, 256>(result, stg12_stg12_ld21_merged1817_1637_res);
	hw_uint<16> stg12_stg12_ld21_merged1817_1638_res = stg12_stg12_ld21_merged1817_1638_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<96, 256>(result, stg12_stg12_ld21_merged1817_1638_res);
	hw_uint<16> stg12_stg12_ld21_merged1817_1639_res = stg12_stg12_ld21_merged1817_1639_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<112, 256>(result, stg12_stg12_ld21_merged1817_1639_res);
	hw_uint<16> stg12_stg12_ld21_merged1817_1640_res = stg12_stg12_ld21_merged1817_1640_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<128, 256>(result, stg12_stg12_ld21_merged1817_1640_res);
	hw_uint<16> stg12_stg12_ld21_merged1817_1641_res = stg12_stg12_ld21_merged1817_1641_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<144, 256>(result, stg12_stg12_ld21_merged1817_1641_res);
	hw_uint<16> stg12_stg12_ld21_merged1817_1642_res = stg12_stg12_ld21_merged1817_1642_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<160, 256>(result, stg12_stg12_ld21_merged1817_1642_res);
	hw_uint<16> stg12_stg12_ld21_merged1817_1643_res = stg12_stg12_ld21_merged1817_1643_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<176, 256>(result, stg12_stg12_ld21_merged1817_1643_res);
	hw_uint<16> stg12_stg12_ld21_merged1817_1644_res = stg12_stg12_ld21_merged1817_1644_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<192, 256>(result, stg12_stg12_ld21_merged1817_1644_res);
	hw_uint<16> stg12_stg12_ld21_merged1817_1645_res = stg12_stg12_ld21_merged1817_1645_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<208, 256>(result, stg12_stg12_ld21_merged1817_1645_res);
	hw_uint<16> stg12_stg12_ld21_merged1817_1646_res = stg12_stg12_ld21_merged1817_1646_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<224, 256>(result, stg12_stg12_ld21_merged1817_1646_res);
	hw_uint<16> stg12_stg12_ld21_merged1817_1647_res = stg12_stg12_ld21_merged1817_1647_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<240, 256>(result, stg12_stg12_ld21_merged1817_1647_res);
	return result;
}

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1584_merged_banks_4_cache {
	// RAM Box: {[15, 1935], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1585_merged_banks_4_cache {
	// RAM Box: {[14, 1934], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1586_merged_banks_4_cache {
	// RAM Box: {[13, 1933], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1587_merged_banks_4_cache {
	// RAM Box: {[12, 1932], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1588_merged_banks_4_cache {
	// RAM Box: {[11, 1931], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1589_merged_banks_4_cache {
	// RAM Box: {[10, 1930], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1590_merged_banks_4_cache {
	// RAM Box: {[9, 1929], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1591_merged_banks_4_cache {
	// RAM Box: {[8, 1928], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1592_merged_banks_4_cache {
	// RAM Box: {[7, 1927], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1593_merged_banks_4_cache {
	// RAM Box: {[6, 1926], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1594_merged_banks_4_cache {
	// RAM Box: {[5, 1925], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1595_merged_banks_4_cache {
	// RAM Box: {[4, 1924], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1596_merged_banks_4_cache {
	// RAM Box: {[3, 1923], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1597_merged_banks_4_cache {
	// RAM Box: {[2, 1922], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1598_merged_banks_4_cache {
	// RAM Box: {[1, 1937], [0, 1080]}
	// Capacity: 124
	// # of read delays: 4
  // 0, 1, 122, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}

	inline hw_uint<16> peek_123() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1599_merged_banks_4_cache {
	// RAM Box: {[0, 1936], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 122, 123
	hw_uint<16> f0;
	fifo<hw_uint<16>, 121> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_122() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_cache {
  // Reader addrs...
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[15 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[16 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[16 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[17 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[14 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[15 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[15 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[16 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[13 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[14 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[14 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[15 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[12 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[13 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[13 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[14 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[11 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[12 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[12 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[13 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[10 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[11 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[11 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[12 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[9 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[10 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[10 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[11 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[8 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[9 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[9 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[10 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[7 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[8 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[8 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[9 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[6 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[7 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[7 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[8 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[5 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[6 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[6 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[7 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[4 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[5 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[5 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[6 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[3 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[4 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[4 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[5 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[2 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[3 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[3 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[4 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[1 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[2 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[2 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[3 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[1 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[1 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[2 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // # of banks: 16
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1584_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1584_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1585_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1585_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1586_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1586_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1587_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1587_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1588_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1588_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1589_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1589_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1590_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1590_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1591_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1591_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1592_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1592_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1593_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1593_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1594_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1594_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1595_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1595_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1596_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1596_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1597_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1597_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1598_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1598_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1599_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1599_merged_banks_4;
};



inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1584_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1584, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1584_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1584);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1585_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1585, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1585_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1585);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1586_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1586, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1586_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1586);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1587_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1587, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1587_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1587);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1588_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1588, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1588_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1588);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1589_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1589, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1589_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1589);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1590_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1590, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1590_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1590);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1591_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1591, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1591_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1591);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1592_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1592, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1592_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1592);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1593_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1593, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1593_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1593);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1594_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1594, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1594_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1594);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1595_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1595, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1595_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1595);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1596_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1596, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1596_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1596);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1597_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1597, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1597_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1597);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1598_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1598, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1598_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1598);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1599_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1599, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1599_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1599);
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1520_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1520 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[15 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1584 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1584_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1584;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1521_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1521 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[16 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1599 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1599_merged_banks_4.peek_122();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1599;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1522_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1522 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[16 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1599 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1599_merged_banks_4.peek_0();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1599;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1523_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1523 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[17 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1598 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1598_merged_banks_4.peek_122();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1598;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1524_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1524 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[14 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1585 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1585_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1585;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1525_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1525 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[15 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1584 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1584_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1584;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1526_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1526 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[15 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1584 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1584_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1584;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1527_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1527 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[16 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1599 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1599_merged_banks_4.peek_122();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1599;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1528_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1528 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[13 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1586 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1586_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1586;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1529_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1529 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[14 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1585 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1585_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1585;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1530_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1530 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[14 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1585 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1585_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1585;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1531_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1531 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[15 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1584 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1584_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1584;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1532_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1532 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[12 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1587 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1587_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1587;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1533_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1533 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[13 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1586 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1586_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1586;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1534_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1534 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[13 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1586 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1586_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1586;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1535_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1535 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[14 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1585 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1585_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1585;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1536_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1536 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[11 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1588 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1588_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1588;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1537_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1537 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[12 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1587 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1587_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1587;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1538_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1538 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[12 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1587 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1587_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1587;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1539_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1539 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[13 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1586 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1586_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1586;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1540_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1540 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[10 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1589 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1589_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1589;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1541_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1541 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[11 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1588 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1588_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1588;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1542_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1542 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[11 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1588 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1588_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1588;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1543_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1543 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[12 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1587 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1587_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1587;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1544_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1544 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[9 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1590 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1590_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1590;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1545_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1545 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[10 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1589 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1589_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1589;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1546_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1546 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[10 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1589 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1589_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1589;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1547_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1547 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[11 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1588 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1588_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1588;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1548_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1548 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[8 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1591 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1591_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1591;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1549_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1549 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[9 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1590 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1590_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1590;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1550_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1550 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[9 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1590 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1590_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1590;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1551_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1551 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[10 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1589 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1589_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1589;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1552_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1552 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[7 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1592 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1592_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1592;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1553_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1553 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[8 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1591 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1591_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1591;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1554_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1554 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[8 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1591 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1591_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1591;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1555_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1555 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[9 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1590 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1590_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1590;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1556_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1556 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[6 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1593 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1593_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1593;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1557_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1557 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[7 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1592 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1592_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1592;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1558_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1558 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[7 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1592 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1592_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1592;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1559_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1559 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[8 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1591 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1591_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1591;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1560_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1560 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[5 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1594 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1594_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1594;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1561_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1561 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[6 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1593 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1593_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1593;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1562_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1562 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[6 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1593 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1593_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1593;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1563_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1563 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[7 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1592 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1592_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1592;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1564_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1564 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[4 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1595 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1595_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1595;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1565_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1565 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[5 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1594 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1594_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1594;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1566_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1566 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[5 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1594 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1594_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1594;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1567_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1567 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[6 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1593 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1593_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1593;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1568_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1568 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[3 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1596 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1596_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1596;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1569_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1569 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[4 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1595 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1595_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1595;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1570_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1570 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[4 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1595 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1595_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1595;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1571_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1571 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[5 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1594 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1594_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1594;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1572_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1572 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[2 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1597 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1597_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1597;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1573_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1573 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[3 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1596 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1596_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1596;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1574_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1574 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[3 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1596 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1596_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1596;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1575_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1575 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[4 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1595 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1595_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1595;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1576_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1576 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[1 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1598 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1598_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1598;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1577_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1577 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[2 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1597 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1597_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1597;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1578_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1578 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[2 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1597 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1597_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1597;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1579_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1579 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[3 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1596 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1596_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1596;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1580_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1580 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1599 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1599_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1599;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1581_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1581 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[1 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1598 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1598_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1598;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1582_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1582 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[1 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1598 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1598_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1598;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1583_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1823_1583 read pattern: { stg13_1_merged1823[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[2 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1597 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1597_merged_banks_4.peek_123();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1597;
  return 0;
}

// # of bundles = 2
// stg12_to_gp_620_ld85_merged1784_write
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1584
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1585
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1586
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1587
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1588
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1589
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1590
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1591
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1592
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1593
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1594
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1595
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1596
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1597
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1598
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1599
inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_write_bundle_write(hw_uint<256>& stg12_to_gp_620_ld85_merged1784_write, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1584_res = stg12_to_gp_620_ld85_merged1784_write.extract<0, 15>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1584_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1584_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1585_res = stg12_to_gp_620_ld85_merged1784_write.extract<16, 31>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1585_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1585_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1586_res = stg12_to_gp_620_ld85_merged1784_write.extract<32, 47>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1586_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1586_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1587_res = stg12_to_gp_620_ld85_merged1784_write.extract<48, 63>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1587_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1587_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1588_res = stg12_to_gp_620_ld85_merged1784_write.extract<64, 79>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1588_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1588_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1589_res = stg12_to_gp_620_ld85_merged1784_write.extract<80, 95>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1589_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1589_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1590_res = stg12_to_gp_620_ld85_merged1784_write.extract<96, 111>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1590_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1590_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1591_res = stg12_to_gp_620_ld85_merged1784_write.extract<112, 127>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1591_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1591_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1592_res = stg12_to_gp_620_ld85_merged1784_write.extract<128, 143>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1592_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1592_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1593_res = stg12_to_gp_620_ld85_merged1784_write.extract<144, 159>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1593_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1593_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1594_res = stg12_to_gp_620_ld85_merged1784_write.extract<160, 175>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1594_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1594_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1595_res = stg12_to_gp_620_ld85_merged1784_write.extract<176, 191>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1595_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1595_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1596_res = stg12_to_gp_620_ld85_merged1784_write.extract<192, 207>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1596_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1596_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1597_res = stg12_to_gp_620_ld85_merged1784_write.extract<208, 223>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1597_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1597_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1598_res = stg12_to_gp_620_ld85_merged1784_write.extract<224, 239>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1598_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1598_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1599_res = stg12_to_gp_620_ld85_merged1784_write.extract<240, 255>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1599_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_1599_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
}

// stg13_1_merged1823_read
//	stg12_FIFO_buf84_stg13_1_merged1823_1520
//	stg12_FIFO_buf84_stg13_1_merged1823_1521
//	stg12_FIFO_buf84_stg13_1_merged1823_1522
//	stg12_FIFO_buf84_stg13_1_merged1823_1523
//	stg12_FIFO_buf84_stg13_1_merged1823_1524
//	stg12_FIFO_buf84_stg13_1_merged1823_1525
//	stg12_FIFO_buf84_stg13_1_merged1823_1526
//	stg12_FIFO_buf84_stg13_1_merged1823_1527
//	stg12_FIFO_buf84_stg13_1_merged1823_1528
//	stg12_FIFO_buf84_stg13_1_merged1823_1529
//	stg12_FIFO_buf84_stg13_1_merged1823_1530
//	stg12_FIFO_buf84_stg13_1_merged1823_1531
//	stg12_FIFO_buf84_stg13_1_merged1823_1532
//	stg12_FIFO_buf84_stg13_1_merged1823_1533
//	stg12_FIFO_buf84_stg13_1_merged1823_1534
//	stg12_FIFO_buf84_stg13_1_merged1823_1535
//	stg12_FIFO_buf84_stg13_1_merged1823_1536
//	stg12_FIFO_buf84_stg13_1_merged1823_1537
//	stg12_FIFO_buf84_stg13_1_merged1823_1538
//	stg12_FIFO_buf84_stg13_1_merged1823_1539
//	stg12_FIFO_buf84_stg13_1_merged1823_1540
//	stg12_FIFO_buf84_stg13_1_merged1823_1541
//	stg12_FIFO_buf84_stg13_1_merged1823_1542
//	stg12_FIFO_buf84_stg13_1_merged1823_1543
//	stg12_FIFO_buf84_stg13_1_merged1823_1544
//	stg12_FIFO_buf84_stg13_1_merged1823_1545
//	stg12_FIFO_buf84_stg13_1_merged1823_1546
//	stg12_FIFO_buf84_stg13_1_merged1823_1547
//	stg12_FIFO_buf84_stg13_1_merged1823_1548
//	stg12_FIFO_buf84_stg13_1_merged1823_1549
//	stg12_FIFO_buf84_stg13_1_merged1823_1550
//	stg12_FIFO_buf84_stg13_1_merged1823_1551
//	stg12_FIFO_buf84_stg13_1_merged1823_1552
//	stg12_FIFO_buf84_stg13_1_merged1823_1553
//	stg12_FIFO_buf84_stg13_1_merged1823_1554
//	stg12_FIFO_buf84_stg13_1_merged1823_1555
//	stg12_FIFO_buf84_stg13_1_merged1823_1556
//	stg12_FIFO_buf84_stg13_1_merged1823_1557
//	stg12_FIFO_buf84_stg13_1_merged1823_1558
//	stg12_FIFO_buf84_stg13_1_merged1823_1559
//	stg12_FIFO_buf84_stg13_1_merged1823_1560
//	stg12_FIFO_buf84_stg13_1_merged1823_1561
//	stg12_FIFO_buf84_stg13_1_merged1823_1562
//	stg12_FIFO_buf84_stg13_1_merged1823_1563
//	stg12_FIFO_buf84_stg13_1_merged1823_1564
//	stg12_FIFO_buf84_stg13_1_merged1823_1565
//	stg12_FIFO_buf84_stg13_1_merged1823_1566
//	stg12_FIFO_buf84_stg13_1_merged1823_1567
//	stg12_FIFO_buf84_stg13_1_merged1823_1568
//	stg12_FIFO_buf84_stg13_1_merged1823_1569
//	stg12_FIFO_buf84_stg13_1_merged1823_1570
//	stg12_FIFO_buf84_stg13_1_merged1823_1571
//	stg12_FIFO_buf84_stg13_1_merged1823_1572
//	stg12_FIFO_buf84_stg13_1_merged1823_1573
//	stg12_FIFO_buf84_stg13_1_merged1823_1574
//	stg12_FIFO_buf84_stg13_1_merged1823_1575
//	stg12_FIFO_buf84_stg13_1_merged1823_1576
//	stg12_FIFO_buf84_stg13_1_merged1823_1577
//	stg12_FIFO_buf84_stg13_1_merged1823_1578
//	stg12_FIFO_buf84_stg13_1_merged1823_1579
//	stg12_FIFO_buf84_stg13_1_merged1823_1580
//	stg12_FIFO_buf84_stg13_1_merged1823_1581
//	stg12_FIFO_buf84_stg13_1_merged1823_1582
//	stg12_FIFO_buf84_stg13_1_merged1823_1583
inline hw_uint<1024> stg12_FIFO_buf84_stg13_1_merged1823_read_bundle_read(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg12_FIFO_buf84_stg13_1_merged1823_1520
    // stg12_FIFO_buf84_stg13_1_merged1823_1521
    // stg12_FIFO_buf84_stg13_1_merged1823_1522
    // stg12_FIFO_buf84_stg13_1_merged1823_1523
    // stg12_FIFO_buf84_stg13_1_merged1823_1524
    // stg12_FIFO_buf84_stg13_1_merged1823_1525
    // stg12_FIFO_buf84_stg13_1_merged1823_1526
    // stg12_FIFO_buf84_stg13_1_merged1823_1527
    // stg12_FIFO_buf84_stg13_1_merged1823_1528
    // stg12_FIFO_buf84_stg13_1_merged1823_1529
    // stg12_FIFO_buf84_stg13_1_merged1823_1530
    // stg12_FIFO_buf84_stg13_1_merged1823_1531
    // stg12_FIFO_buf84_stg13_1_merged1823_1532
    // stg12_FIFO_buf84_stg13_1_merged1823_1533
    // stg12_FIFO_buf84_stg13_1_merged1823_1534
    // stg12_FIFO_buf84_stg13_1_merged1823_1535
    // stg12_FIFO_buf84_stg13_1_merged1823_1536
    // stg12_FIFO_buf84_stg13_1_merged1823_1537
    // stg12_FIFO_buf84_stg13_1_merged1823_1538
    // stg12_FIFO_buf84_stg13_1_merged1823_1539
    // stg12_FIFO_buf84_stg13_1_merged1823_1540
    // stg12_FIFO_buf84_stg13_1_merged1823_1541
    // stg12_FIFO_buf84_stg13_1_merged1823_1542
    // stg12_FIFO_buf84_stg13_1_merged1823_1543
    // stg12_FIFO_buf84_stg13_1_merged1823_1544
    // stg12_FIFO_buf84_stg13_1_merged1823_1545
    // stg12_FIFO_buf84_stg13_1_merged1823_1546
    // stg12_FIFO_buf84_stg13_1_merged1823_1547
    // stg12_FIFO_buf84_stg13_1_merged1823_1548
    // stg12_FIFO_buf84_stg13_1_merged1823_1549
    // stg12_FIFO_buf84_stg13_1_merged1823_1550
    // stg12_FIFO_buf84_stg13_1_merged1823_1551
    // stg12_FIFO_buf84_stg13_1_merged1823_1552
    // stg12_FIFO_buf84_stg13_1_merged1823_1553
    // stg12_FIFO_buf84_stg13_1_merged1823_1554
    // stg12_FIFO_buf84_stg13_1_merged1823_1555
    // stg12_FIFO_buf84_stg13_1_merged1823_1556
    // stg12_FIFO_buf84_stg13_1_merged1823_1557
    // stg12_FIFO_buf84_stg13_1_merged1823_1558
    // stg12_FIFO_buf84_stg13_1_merged1823_1559
    // stg12_FIFO_buf84_stg13_1_merged1823_1560
    // stg12_FIFO_buf84_stg13_1_merged1823_1561
    // stg12_FIFO_buf84_stg13_1_merged1823_1562
    // stg12_FIFO_buf84_stg13_1_merged1823_1563
    // stg12_FIFO_buf84_stg13_1_merged1823_1564
    // stg12_FIFO_buf84_stg13_1_merged1823_1565
    // stg12_FIFO_buf84_stg13_1_merged1823_1566
    // stg12_FIFO_buf84_stg13_1_merged1823_1567
    // stg12_FIFO_buf84_stg13_1_merged1823_1568
    // stg12_FIFO_buf84_stg13_1_merged1823_1569
    // stg12_FIFO_buf84_stg13_1_merged1823_1570
    // stg12_FIFO_buf84_stg13_1_merged1823_1571
    // stg12_FIFO_buf84_stg13_1_merged1823_1572
    // stg12_FIFO_buf84_stg13_1_merged1823_1573
    // stg12_FIFO_buf84_stg13_1_merged1823_1574
    // stg12_FIFO_buf84_stg13_1_merged1823_1575
    // stg12_FIFO_buf84_stg13_1_merged1823_1576
    // stg12_FIFO_buf84_stg13_1_merged1823_1577
    // stg12_FIFO_buf84_stg13_1_merged1823_1578
    // stg12_FIFO_buf84_stg13_1_merged1823_1579
    // stg12_FIFO_buf84_stg13_1_merged1823_1580
    // stg12_FIFO_buf84_stg13_1_merged1823_1581
    // stg12_FIFO_buf84_stg13_1_merged1823_1582
    // stg12_FIFO_buf84_stg13_1_merged1823_1583

	hw_uint<1024> result;
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1520_res = stg12_FIFO_buf84_stg13_1_merged1823_1520_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<0, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1520_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1521_res = stg12_FIFO_buf84_stg13_1_merged1823_1521_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<16, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1521_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1522_res = stg12_FIFO_buf84_stg13_1_merged1823_1522_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<32, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1522_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1523_res = stg12_FIFO_buf84_stg13_1_merged1823_1523_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<48, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1523_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1524_res = stg12_FIFO_buf84_stg13_1_merged1823_1524_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<64, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1524_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1525_res = stg12_FIFO_buf84_stg13_1_merged1823_1525_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<80, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1525_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1526_res = stg12_FIFO_buf84_stg13_1_merged1823_1526_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<96, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1526_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1527_res = stg12_FIFO_buf84_stg13_1_merged1823_1527_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<112, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1527_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1528_res = stg12_FIFO_buf84_stg13_1_merged1823_1528_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<128, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1528_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1529_res = stg12_FIFO_buf84_stg13_1_merged1823_1529_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<144, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1529_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1530_res = stg12_FIFO_buf84_stg13_1_merged1823_1530_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<160, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1530_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1531_res = stg12_FIFO_buf84_stg13_1_merged1823_1531_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<176, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1531_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1532_res = stg12_FIFO_buf84_stg13_1_merged1823_1532_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<192, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1532_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1533_res = stg12_FIFO_buf84_stg13_1_merged1823_1533_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<208, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1533_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1534_res = stg12_FIFO_buf84_stg13_1_merged1823_1534_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<224, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1534_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1535_res = stg12_FIFO_buf84_stg13_1_merged1823_1535_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<240, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1535_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1536_res = stg12_FIFO_buf84_stg13_1_merged1823_1536_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<256, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1536_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1537_res = stg12_FIFO_buf84_stg13_1_merged1823_1537_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<272, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1537_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1538_res = stg12_FIFO_buf84_stg13_1_merged1823_1538_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<288, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1538_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1539_res = stg12_FIFO_buf84_stg13_1_merged1823_1539_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<304, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1539_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1540_res = stg12_FIFO_buf84_stg13_1_merged1823_1540_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<320, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1540_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1541_res = stg12_FIFO_buf84_stg13_1_merged1823_1541_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<336, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1541_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1542_res = stg12_FIFO_buf84_stg13_1_merged1823_1542_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<352, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1542_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1543_res = stg12_FIFO_buf84_stg13_1_merged1823_1543_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<368, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1543_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1544_res = stg12_FIFO_buf84_stg13_1_merged1823_1544_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<384, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1544_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1545_res = stg12_FIFO_buf84_stg13_1_merged1823_1545_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<400, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1545_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1546_res = stg12_FIFO_buf84_stg13_1_merged1823_1546_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<416, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1546_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1547_res = stg12_FIFO_buf84_stg13_1_merged1823_1547_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<432, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1547_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1548_res = stg12_FIFO_buf84_stg13_1_merged1823_1548_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<448, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1548_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1549_res = stg12_FIFO_buf84_stg13_1_merged1823_1549_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<464, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1549_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1550_res = stg12_FIFO_buf84_stg13_1_merged1823_1550_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<480, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1550_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1551_res = stg12_FIFO_buf84_stg13_1_merged1823_1551_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<496, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1551_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1552_res = stg12_FIFO_buf84_stg13_1_merged1823_1552_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<512, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1552_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1553_res = stg12_FIFO_buf84_stg13_1_merged1823_1553_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<528, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1553_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1554_res = stg12_FIFO_buf84_stg13_1_merged1823_1554_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<544, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1554_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1555_res = stg12_FIFO_buf84_stg13_1_merged1823_1555_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<560, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1555_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1556_res = stg12_FIFO_buf84_stg13_1_merged1823_1556_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<576, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1556_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1557_res = stg12_FIFO_buf84_stg13_1_merged1823_1557_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<592, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1557_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1558_res = stg12_FIFO_buf84_stg13_1_merged1823_1558_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<608, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1558_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1559_res = stg12_FIFO_buf84_stg13_1_merged1823_1559_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<624, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1559_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1560_res = stg12_FIFO_buf84_stg13_1_merged1823_1560_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<640, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1560_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1561_res = stg12_FIFO_buf84_stg13_1_merged1823_1561_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<656, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1561_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1562_res = stg12_FIFO_buf84_stg13_1_merged1823_1562_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<672, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1562_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1563_res = stg12_FIFO_buf84_stg13_1_merged1823_1563_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<688, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1563_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1564_res = stg12_FIFO_buf84_stg13_1_merged1823_1564_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<704, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1564_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1565_res = stg12_FIFO_buf84_stg13_1_merged1823_1565_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<720, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1565_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1566_res = stg12_FIFO_buf84_stg13_1_merged1823_1566_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<736, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1566_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1567_res = stg12_FIFO_buf84_stg13_1_merged1823_1567_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<752, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1567_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1568_res = stg12_FIFO_buf84_stg13_1_merged1823_1568_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<768, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1568_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1569_res = stg12_FIFO_buf84_stg13_1_merged1823_1569_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<784, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1569_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1570_res = stg12_FIFO_buf84_stg13_1_merged1823_1570_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<800, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1570_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1571_res = stg12_FIFO_buf84_stg13_1_merged1823_1571_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<816, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1571_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1572_res = stg12_FIFO_buf84_stg13_1_merged1823_1572_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<832, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1572_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1573_res = stg12_FIFO_buf84_stg13_1_merged1823_1573_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<848, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1573_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1574_res = stg12_FIFO_buf84_stg13_1_merged1823_1574_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<864, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1574_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1575_res = stg12_FIFO_buf84_stg13_1_merged1823_1575_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<880, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1575_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1576_res = stg12_FIFO_buf84_stg13_1_merged1823_1576_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<896, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1576_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1577_res = stg12_FIFO_buf84_stg13_1_merged1823_1577_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<912, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1577_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1578_res = stg12_FIFO_buf84_stg13_1_merged1823_1578_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<928, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1578_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1579_res = stg12_FIFO_buf84_stg13_1_merged1823_1579_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<944, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1579_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1580_res = stg12_FIFO_buf84_stg13_1_merged1823_1580_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<960, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1580_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1581_res = stg12_FIFO_buf84_stg13_1_merged1823_1581_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<976, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1581_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1582_res = stg12_FIFO_buf84_stg13_1_merged1823_1582_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<992, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1582_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1823_1583_res = stg12_FIFO_buf84_stg13_1_merged1823_1583_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<1008, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1823_1583_res);
	return result;
}

struct stg13_stg13_1_merged1823_1504_to_stg13_stg13_ld25_merged1770_1488_cache {
	// RAM Box: {[15, 1935], [0, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1823_1505_to_stg13_stg13_ld25_merged1770_1489_cache {
	// RAM Box: {[14, 1934], [0, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1823_1506_to_stg13_stg13_ld25_merged1770_1490_cache {
	// RAM Box: {[13, 1933], [0, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1823_1507_to_stg13_stg13_ld25_merged1770_1491_cache {
	// RAM Box: {[12, 1932], [0, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1823_1508_to_stg13_stg13_ld25_merged1770_1492_cache {
	// RAM Box: {[11, 1931], [0, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1823_1509_to_stg13_stg13_ld25_merged1770_1493_cache {
	// RAM Box: {[10, 1930], [0, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1823_1510_to_stg13_stg13_ld25_merged1770_1494_cache {
	// RAM Box: {[9, 1929], [0, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1823_1511_to_stg13_stg13_ld25_merged1770_1495_cache {
	// RAM Box: {[8, 1928], [0, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1823_1512_to_stg13_stg13_ld25_merged1770_1496_cache {
	// RAM Box: {[7, 1927], [0, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1823_1513_to_stg13_stg13_ld25_merged1770_1497_cache {
	// RAM Box: {[6, 1926], [0, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1823_1514_to_stg13_stg13_ld25_merged1770_1498_cache {
	// RAM Box: {[5, 1925], [0, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1823_1515_to_stg13_stg13_ld25_merged1770_1499_cache {
	// RAM Box: {[4, 1924], [0, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1823_1516_to_stg13_stg13_ld25_merged1770_1500_cache {
	// RAM Box: {[3, 1923], [0, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1823_1517_to_stg13_stg13_ld25_merged1770_1501_cache {
	// RAM Box: {[2, 1922], [0, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1823_1518_to_stg13_stg13_ld25_merged1770_1502_cache {
	// RAM Box: {[1, 1921], [0, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1823_1519_to_stg13_stg13_ld25_merged1770_1503_cache {
	// RAM Box: {[0, 1920], [0, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_cache {
  // Reader addrs...
    // { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[15 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
    // { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[14 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
    // { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[13 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
    // { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[12 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
    // { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[11 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
    // { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[10 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
    // { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[9 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
    // { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[8 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
    // { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[7 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
    // { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[6 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
    // { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[5 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
    // { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[4 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
    // { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[3 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
    // { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[2 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
    // { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[1 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
    // { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
  // # of banks: 16
  stg13_stg13_1_merged1823_1504_to_stg13_stg13_ld25_merged1770_1488_cache stg13_stg13_1_merged1823_1504_to_stg13_stg13_ld25_merged1770_1488;
  stg13_stg13_1_merged1823_1505_to_stg13_stg13_ld25_merged1770_1489_cache stg13_stg13_1_merged1823_1505_to_stg13_stg13_ld25_merged1770_1489;
  stg13_stg13_1_merged1823_1506_to_stg13_stg13_ld25_merged1770_1490_cache stg13_stg13_1_merged1823_1506_to_stg13_stg13_ld25_merged1770_1490;
  stg13_stg13_1_merged1823_1507_to_stg13_stg13_ld25_merged1770_1491_cache stg13_stg13_1_merged1823_1507_to_stg13_stg13_ld25_merged1770_1491;
  stg13_stg13_1_merged1823_1508_to_stg13_stg13_ld25_merged1770_1492_cache stg13_stg13_1_merged1823_1508_to_stg13_stg13_ld25_merged1770_1492;
  stg13_stg13_1_merged1823_1509_to_stg13_stg13_ld25_merged1770_1493_cache stg13_stg13_1_merged1823_1509_to_stg13_stg13_ld25_merged1770_1493;
  stg13_stg13_1_merged1823_1510_to_stg13_stg13_ld25_merged1770_1494_cache stg13_stg13_1_merged1823_1510_to_stg13_stg13_ld25_merged1770_1494;
  stg13_stg13_1_merged1823_1511_to_stg13_stg13_ld25_merged1770_1495_cache stg13_stg13_1_merged1823_1511_to_stg13_stg13_ld25_merged1770_1495;
  stg13_stg13_1_merged1823_1512_to_stg13_stg13_ld25_merged1770_1496_cache stg13_stg13_1_merged1823_1512_to_stg13_stg13_ld25_merged1770_1496;
  stg13_stg13_1_merged1823_1513_to_stg13_stg13_ld25_merged1770_1497_cache stg13_stg13_1_merged1823_1513_to_stg13_stg13_ld25_merged1770_1497;
  stg13_stg13_1_merged1823_1514_to_stg13_stg13_ld25_merged1770_1498_cache stg13_stg13_1_merged1823_1514_to_stg13_stg13_ld25_merged1770_1498;
  stg13_stg13_1_merged1823_1515_to_stg13_stg13_ld25_merged1770_1499_cache stg13_stg13_1_merged1823_1515_to_stg13_stg13_ld25_merged1770_1499;
  stg13_stg13_1_merged1823_1516_to_stg13_stg13_ld25_merged1770_1500_cache stg13_stg13_1_merged1823_1516_to_stg13_stg13_ld25_merged1770_1500;
  stg13_stg13_1_merged1823_1517_to_stg13_stg13_ld25_merged1770_1501_cache stg13_stg13_1_merged1823_1517_to_stg13_stg13_ld25_merged1770_1501;
  stg13_stg13_1_merged1823_1518_to_stg13_stg13_ld25_merged1770_1502_cache stg13_stg13_1_merged1823_1518_to_stg13_stg13_ld25_merged1770_1502;
  stg13_stg13_1_merged1823_1519_to_stg13_stg13_ld25_merged1770_1503_cache stg13_stg13_1_merged1823_1519_to_stg13_stg13_ld25_merged1770_1503;
};



inline void stg13_stg13_1_merged1823_1504_write(hw_uint<16>& stg13_stg13_1_merged1823_1504, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1823_1504_to_stg13_stg13_ld25_merged1770_1488.push(stg13_stg13_1_merged1823_1504);
}

inline void stg13_stg13_1_merged1823_1505_write(hw_uint<16>& stg13_stg13_1_merged1823_1505, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1823_1505_to_stg13_stg13_ld25_merged1770_1489.push(stg13_stg13_1_merged1823_1505);
}

inline void stg13_stg13_1_merged1823_1506_write(hw_uint<16>& stg13_stg13_1_merged1823_1506, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1823_1506_to_stg13_stg13_ld25_merged1770_1490.push(stg13_stg13_1_merged1823_1506);
}

inline void stg13_stg13_1_merged1823_1507_write(hw_uint<16>& stg13_stg13_1_merged1823_1507, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1823_1507_to_stg13_stg13_ld25_merged1770_1491.push(stg13_stg13_1_merged1823_1507);
}

inline void stg13_stg13_1_merged1823_1508_write(hw_uint<16>& stg13_stg13_1_merged1823_1508, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1823_1508_to_stg13_stg13_ld25_merged1770_1492.push(stg13_stg13_1_merged1823_1508);
}

inline void stg13_stg13_1_merged1823_1509_write(hw_uint<16>& stg13_stg13_1_merged1823_1509, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1823_1509_to_stg13_stg13_ld25_merged1770_1493.push(stg13_stg13_1_merged1823_1509);
}

inline void stg13_stg13_1_merged1823_1510_write(hw_uint<16>& stg13_stg13_1_merged1823_1510, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1823_1510_to_stg13_stg13_ld25_merged1770_1494.push(stg13_stg13_1_merged1823_1510);
}

inline void stg13_stg13_1_merged1823_1511_write(hw_uint<16>& stg13_stg13_1_merged1823_1511, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1823_1511_to_stg13_stg13_ld25_merged1770_1495.push(stg13_stg13_1_merged1823_1511);
}

inline void stg13_stg13_1_merged1823_1512_write(hw_uint<16>& stg13_stg13_1_merged1823_1512, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1823_1512_to_stg13_stg13_ld25_merged1770_1496.push(stg13_stg13_1_merged1823_1512);
}

inline void stg13_stg13_1_merged1823_1513_write(hw_uint<16>& stg13_stg13_1_merged1823_1513, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1823_1513_to_stg13_stg13_ld25_merged1770_1497.push(stg13_stg13_1_merged1823_1513);
}

inline void stg13_stg13_1_merged1823_1514_write(hw_uint<16>& stg13_stg13_1_merged1823_1514, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1823_1514_to_stg13_stg13_ld25_merged1770_1498.push(stg13_stg13_1_merged1823_1514);
}

inline void stg13_stg13_1_merged1823_1515_write(hw_uint<16>& stg13_stg13_1_merged1823_1515, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1823_1515_to_stg13_stg13_ld25_merged1770_1499.push(stg13_stg13_1_merged1823_1515);
}

inline void stg13_stg13_1_merged1823_1516_write(hw_uint<16>& stg13_stg13_1_merged1823_1516, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1823_1516_to_stg13_stg13_ld25_merged1770_1500.push(stg13_stg13_1_merged1823_1516);
}

inline void stg13_stg13_1_merged1823_1517_write(hw_uint<16>& stg13_stg13_1_merged1823_1517, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1823_1517_to_stg13_stg13_ld25_merged1770_1501.push(stg13_stg13_1_merged1823_1517);
}

inline void stg13_stg13_1_merged1823_1518_write(hw_uint<16>& stg13_stg13_1_merged1823_1518, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1823_1518_to_stg13_stg13_ld25_merged1770_1502.push(stg13_stg13_1_merged1823_1518);
}

inline void stg13_stg13_1_merged1823_1519_write(hw_uint<16>& stg13_stg13_1_merged1823_1519, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1823_1519_to_stg13_stg13_ld25_merged1770_1503.push(stg13_stg13_1_merged1823_1519);
}

inline hw_uint<16> stg13_stg13_ld25_merged1770_1488_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1770_1488 read pattern: { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[15 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
  // Read schedule : { stg13_ld25_merged1770[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 43] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged1823_1504 = stg13.stg13_stg13_1_merged1823_1504_to_stg13_stg13_ld25_merged1770_1488.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1823_1504;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1770_1489_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1770_1489 read pattern: { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[14 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
  // Read schedule : { stg13_ld25_merged1770[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 43] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged1823_1505 = stg13.stg13_stg13_1_merged1823_1505_to_stg13_stg13_ld25_merged1770_1489.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1823_1505;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1770_1490_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1770_1490 read pattern: { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[13 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
  // Read schedule : { stg13_ld25_merged1770[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 43] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged1823_1506 = stg13.stg13_stg13_1_merged1823_1506_to_stg13_stg13_ld25_merged1770_1490.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1823_1506;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1770_1491_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1770_1491 read pattern: { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[12 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
  // Read schedule : { stg13_ld25_merged1770[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 43] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged1823_1507 = stg13.stg13_stg13_1_merged1823_1507_to_stg13_stg13_ld25_merged1770_1491.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1823_1507;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1770_1492_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1770_1492 read pattern: { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[11 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
  // Read schedule : { stg13_ld25_merged1770[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 43] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged1823_1508 = stg13.stg13_stg13_1_merged1823_1508_to_stg13_stg13_ld25_merged1770_1492.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1823_1508;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1770_1493_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1770_1493 read pattern: { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[10 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
  // Read schedule : { stg13_ld25_merged1770[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 43] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged1823_1509 = stg13.stg13_stg13_1_merged1823_1509_to_stg13_stg13_ld25_merged1770_1493.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1823_1509;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1770_1494_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1770_1494 read pattern: { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[9 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
  // Read schedule : { stg13_ld25_merged1770[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 43] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged1823_1510 = stg13.stg13_stg13_1_merged1823_1510_to_stg13_stg13_ld25_merged1770_1494.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1823_1510;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1770_1495_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1770_1495 read pattern: { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[8 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
  // Read schedule : { stg13_ld25_merged1770[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 43] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged1823_1511 = stg13.stg13_stg13_1_merged1823_1511_to_stg13_stg13_ld25_merged1770_1495.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1823_1511;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1770_1496_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1770_1496 read pattern: { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[7 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
  // Read schedule : { stg13_ld25_merged1770[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 43] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged1823_1512 = stg13.stg13_stg13_1_merged1823_1512_to_stg13_stg13_ld25_merged1770_1496.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1823_1512;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1770_1497_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1770_1497 read pattern: { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[6 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
  // Read schedule : { stg13_ld25_merged1770[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 43] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged1823_1513 = stg13.stg13_stg13_1_merged1823_1513_to_stg13_stg13_ld25_merged1770_1497.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1823_1513;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1770_1498_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1770_1498 read pattern: { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[5 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
  // Read schedule : { stg13_ld25_merged1770[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 43] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged1823_1514 = stg13.stg13_stg13_1_merged1823_1514_to_stg13_stg13_ld25_merged1770_1498.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1823_1514;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1770_1499_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1770_1499 read pattern: { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[4 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
  // Read schedule : { stg13_ld25_merged1770[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 43] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged1823_1515 = stg13.stg13_stg13_1_merged1823_1515_to_stg13_stg13_ld25_merged1770_1499.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1823_1515;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1770_1500_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1770_1500 read pattern: { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[3 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
  // Read schedule : { stg13_ld25_merged1770[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 43] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged1823_1516 = stg13.stg13_stg13_1_merged1823_1516_to_stg13_stg13_ld25_merged1770_1500.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1823_1516;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1770_1501_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1770_1501 read pattern: { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[2 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
  // Read schedule : { stg13_ld25_merged1770[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 43] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged1823_1517 = stg13.stg13_stg13_1_merged1823_1517_to_stg13_stg13_ld25_merged1770_1501.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1823_1517;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1770_1502_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1770_1502 read pattern: { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[1 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
  // Read schedule : { stg13_ld25_merged1770[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 43] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged1823_1518 = stg13.stg13_stg13_1_merged1823_1518_to_stg13_stg13_ld25_merged1770_1502.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1823_1518;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1770_1503_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1770_1503 read pattern: { stg13_ld25_merged1770[root = 0, stg13_ld26, stg13_ld25] -> stg13[16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1080 and 0 <= stg13_ld25 <= 120 }
  // Read schedule : { stg13_ld25_merged1770[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 43] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged1823_1519 = stg13.stg13_stg13_1_merged1823_1519_to_stg13_stg13_ld25_merged1770_1503.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1823_1519;
  return 0;
}

// # of bundles = 2
// stg13_1_merged1823_write
//	stg13_stg13_1_merged1823_1504
//	stg13_stg13_1_merged1823_1505
//	stg13_stg13_1_merged1823_1506
//	stg13_stg13_1_merged1823_1507
//	stg13_stg13_1_merged1823_1508
//	stg13_stg13_1_merged1823_1509
//	stg13_stg13_1_merged1823_1510
//	stg13_stg13_1_merged1823_1511
//	stg13_stg13_1_merged1823_1512
//	stg13_stg13_1_merged1823_1513
//	stg13_stg13_1_merged1823_1514
//	stg13_stg13_1_merged1823_1515
//	stg13_stg13_1_merged1823_1516
//	stg13_stg13_1_merged1823_1517
//	stg13_stg13_1_merged1823_1518
//	stg13_stg13_1_merged1823_1519
inline void stg13_stg13_1_merged1823_write_bundle_write(hw_uint<256>& stg13_1_merged1823_write, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
	hw_uint<16> stg13_stg13_1_merged1823_1504_res = stg13_1_merged1823_write.extract<0, 15>();
	stg13_stg13_1_merged1823_1504_write(stg13_stg13_1_merged1823_1504_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1823_1505_res = stg13_1_merged1823_write.extract<16, 31>();
	stg13_stg13_1_merged1823_1505_write(stg13_stg13_1_merged1823_1505_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1823_1506_res = stg13_1_merged1823_write.extract<32, 47>();
	stg13_stg13_1_merged1823_1506_write(stg13_stg13_1_merged1823_1506_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1823_1507_res = stg13_1_merged1823_write.extract<48, 63>();
	stg13_stg13_1_merged1823_1507_write(stg13_stg13_1_merged1823_1507_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1823_1508_res = stg13_1_merged1823_write.extract<64, 79>();
	stg13_stg13_1_merged1823_1508_write(stg13_stg13_1_merged1823_1508_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1823_1509_res = stg13_1_merged1823_write.extract<80, 95>();
	stg13_stg13_1_merged1823_1509_write(stg13_stg13_1_merged1823_1509_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1823_1510_res = stg13_1_merged1823_write.extract<96, 111>();
	stg13_stg13_1_merged1823_1510_write(stg13_stg13_1_merged1823_1510_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1823_1511_res = stg13_1_merged1823_write.extract<112, 127>();
	stg13_stg13_1_merged1823_1511_write(stg13_stg13_1_merged1823_1511_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1823_1512_res = stg13_1_merged1823_write.extract<128, 143>();
	stg13_stg13_1_merged1823_1512_write(stg13_stg13_1_merged1823_1512_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1823_1513_res = stg13_1_merged1823_write.extract<144, 159>();
	stg13_stg13_1_merged1823_1513_write(stg13_stg13_1_merged1823_1513_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1823_1514_res = stg13_1_merged1823_write.extract<160, 175>();
	stg13_stg13_1_merged1823_1514_write(stg13_stg13_1_merged1823_1514_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1823_1515_res = stg13_1_merged1823_write.extract<176, 191>();
	stg13_stg13_1_merged1823_1515_write(stg13_stg13_1_merged1823_1515_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1823_1516_res = stg13_1_merged1823_write.extract<192, 207>();
	stg13_stg13_1_merged1823_1516_write(stg13_stg13_1_merged1823_1516_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1823_1517_res = stg13_1_merged1823_write.extract<208, 223>();
	stg13_stg13_1_merged1823_1517_write(stg13_stg13_1_merged1823_1517_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1823_1518_res = stg13_1_merged1823_write.extract<224, 239>();
	stg13_stg13_1_merged1823_1518_write(stg13_stg13_1_merged1823_1518_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1823_1519_res = stg13_1_merged1823_write.extract<240, 255>();
	stg13_stg13_1_merged1823_1519_write(stg13_stg13_1_merged1823_1519_res, stg13, root, stg13_0, stg13_1, dynamic_address);
}

// stg13_ld25_merged1770_read
//	stg13_stg13_ld25_merged1770_1488
//	stg13_stg13_ld25_merged1770_1489
//	stg13_stg13_ld25_merged1770_1490
//	stg13_stg13_ld25_merged1770_1491
//	stg13_stg13_ld25_merged1770_1492
//	stg13_stg13_ld25_merged1770_1493
//	stg13_stg13_ld25_merged1770_1494
//	stg13_stg13_ld25_merged1770_1495
//	stg13_stg13_ld25_merged1770_1496
//	stg13_stg13_ld25_merged1770_1497
//	stg13_stg13_ld25_merged1770_1498
//	stg13_stg13_ld25_merged1770_1499
//	stg13_stg13_ld25_merged1770_1500
//	stg13_stg13_ld25_merged1770_1501
//	stg13_stg13_ld25_merged1770_1502
//	stg13_stg13_ld25_merged1770_1503
inline hw_uint<256> stg13_stg13_ld25_merged1770_read_bundle_read(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
  // # of ports in bundle: 16
    // stg13_stg13_ld25_merged1770_1488
    // stg13_stg13_ld25_merged1770_1489
    // stg13_stg13_ld25_merged1770_1490
    // stg13_stg13_ld25_merged1770_1491
    // stg13_stg13_ld25_merged1770_1492
    // stg13_stg13_ld25_merged1770_1493
    // stg13_stg13_ld25_merged1770_1494
    // stg13_stg13_ld25_merged1770_1495
    // stg13_stg13_ld25_merged1770_1496
    // stg13_stg13_ld25_merged1770_1497
    // stg13_stg13_ld25_merged1770_1498
    // stg13_stg13_ld25_merged1770_1499
    // stg13_stg13_ld25_merged1770_1500
    // stg13_stg13_ld25_merged1770_1501
    // stg13_stg13_ld25_merged1770_1502
    // stg13_stg13_ld25_merged1770_1503

	hw_uint<256> result;
	hw_uint<16> stg13_stg13_ld25_merged1770_1488_res = stg13_stg13_ld25_merged1770_1488_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<0, 256>(result, stg13_stg13_ld25_merged1770_1488_res);
	hw_uint<16> stg13_stg13_ld25_merged1770_1489_res = stg13_stg13_ld25_merged1770_1489_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<16, 256>(result, stg13_stg13_ld25_merged1770_1489_res);
	hw_uint<16> stg13_stg13_ld25_merged1770_1490_res = stg13_stg13_ld25_merged1770_1490_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<32, 256>(result, stg13_stg13_ld25_merged1770_1490_res);
	hw_uint<16> stg13_stg13_ld25_merged1770_1491_res = stg13_stg13_ld25_merged1770_1491_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<48, 256>(result, stg13_stg13_ld25_merged1770_1491_res);
	hw_uint<16> stg13_stg13_ld25_merged1770_1492_res = stg13_stg13_ld25_merged1770_1492_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<64, 256>(result, stg13_stg13_ld25_merged1770_1492_res);
	hw_uint<16> stg13_stg13_ld25_merged1770_1493_res = stg13_stg13_ld25_merged1770_1493_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<80, 256>(result, stg13_stg13_ld25_merged1770_1493_res);
	hw_uint<16> stg13_stg13_ld25_merged1770_1494_res = stg13_stg13_ld25_merged1770_1494_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<96, 256>(result, stg13_stg13_ld25_merged1770_1494_res);
	hw_uint<16> stg13_stg13_ld25_merged1770_1495_res = stg13_stg13_ld25_merged1770_1495_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<112, 256>(result, stg13_stg13_ld25_merged1770_1495_res);
	hw_uint<16> stg13_stg13_ld25_merged1770_1496_res = stg13_stg13_ld25_merged1770_1496_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<128, 256>(result, stg13_stg13_ld25_merged1770_1496_res);
	hw_uint<16> stg13_stg13_ld25_merged1770_1497_res = stg13_stg13_ld25_merged1770_1497_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<144, 256>(result, stg13_stg13_ld25_merged1770_1497_res);
	hw_uint<16> stg13_stg13_ld25_merged1770_1498_res = stg13_stg13_ld25_merged1770_1498_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<160, 256>(result, stg13_stg13_ld25_merged1770_1498_res);
	hw_uint<16> stg13_stg13_ld25_merged1770_1499_res = stg13_stg13_ld25_merged1770_1499_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<176, 256>(result, stg13_stg13_ld25_merged1770_1499_res);
	hw_uint<16> stg13_stg13_ld25_merged1770_1500_res = stg13_stg13_ld25_merged1770_1500_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<192, 256>(result, stg13_stg13_ld25_merged1770_1500_res);
	hw_uint<16> stg13_stg13_ld25_merged1770_1501_res = stg13_stg13_ld25_merged1770_1501_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<208, 256>(result, stg13_stg13_ld25_merged1770_1501_res);
	hw_uint<16> stg13_stg13_ld25_merged1770_1502_res = stg13_stg13_ld25_merged1770_1502_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<224, 256>(result, stg13_stg13_ld25_merged1770_1502_res);
	hw_uint<16> stg13_stg13_ld25_merged1770_1503_res = stg13_stg13_ld25_merged1770_1503_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<240, 256>(result, stg13_stg13_ld25_merged1770_1503_res);
	return result;
}

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1440_merged_banks_4_cache {
	// RAM Box: {[15, 1919], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1441_merged_banks_4_cache {
	// RAM Box: {[14, 1918], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1442_merged_banks_4_cache {
	// RAM Box: {[13, 1917], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1443_merged_banks_4_cache {
	// RAM Box: {[12, 1916], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1444_merged_banks_4_cache {
	// RAM Box: {[11, 1915], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1445_merged_banks_4_cache {
	// RAM Box: {[10, 1914], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1446_merged_banks_4_cache {
	// RAM Box: {[9, 1913], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1447_merged_banks_4_cache {
	// RAM Box: {[8, 1912], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1448_merged_banks_4_cache {
	// RAM Box: {[7, 1911], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1449_merged_banks_4_cache {
	// RAM Box: {[6, 1910], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1450_merged_banks_4_cache {
	// RAM Box: {[5, 1909], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1451_merged_banks_4_cache {
	// RAM Box: {[4, 1908], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1452_merged_banks_4_cache {
	// RAM Box: {[3, 1907], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1453_merged_banks_4_cache {
	// RAM Box: {[2, 1906], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1454_merged_banks_4_cache {
	// RAM Box: {[1, 1921], [0, 1079]}
	// Capacity: 123
	// # of read delays: 4
  // 0, 1, 121, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 119> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_121() {
		return f4;
	}

	inline hw_uint<16> peek_122() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 119
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 119 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1455_merged_banks_4_cache {
	// RAM Box: {[0, 1920], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 121, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_cache {
  // Reader addrs...
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[15 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[16 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[16 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[17 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[14 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[15 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[15 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[16 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[13 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[14 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[14 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[15 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[12 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[13 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[13 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[14 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[11 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[12 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[12 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[13 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[10 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[11 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[11 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[12 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[9 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[10 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[10 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[11 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[8 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[9 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[9 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[10 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[7 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[8 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[8 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[9 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[6 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[7 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[7 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[8 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[5 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[6 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[6 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[7 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[4 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[5 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[5 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[6 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[3 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[4 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[4 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[5 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[2 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[3 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[3 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[4 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[1 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[2 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[2 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[3 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[1 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[1 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[2 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // # of banks: 16
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1440_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1440_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1441_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1441_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1442_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1442_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1443_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1443_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1444_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1444_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1445_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1445_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1446_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1446_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1447_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1447_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1448_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1448_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1449_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1449_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1450_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1450_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1451_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1451_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1452_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1452_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1453_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1453_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1454_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1454_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1455_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1455_merged_banks_4;
};



inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1440_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1440, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1440_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1440);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1441_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1441, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1441_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1441);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1442_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1442, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1442_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1442);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1443_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1443, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1443_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1443);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1444_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1444, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1444_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1444);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1445_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1445, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1445_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1445);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1446_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1446, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1446_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1446);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1447_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1447, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1447_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1447);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1448_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1448, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1448_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1448);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1449_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1449, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1449_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1449);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1450_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1450, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1450_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1450);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1451_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1451, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1451_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1451);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1452_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1452, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1452_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1452);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1453_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1453, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1453_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1453);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1454_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1454, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1454_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1454);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1455_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1455, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1455_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1455);
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1376_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1376 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[15 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1440 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1440_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1440;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1377_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1377 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[16 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1455 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1455_merged_banks_4.peek_121();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1455;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1378_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1378 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[16 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1455 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1455_merged_banks_4.peek_0();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1455;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1379_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1379 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[17 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1454 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1454_merged_banks_4.peek_121();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1454;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1380_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1380 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[14 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1441 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1441_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1441;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1381_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1381 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[15 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1440 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1440_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1440;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1382_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1382 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[15 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1440 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1440_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1440;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1383_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1383 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[16 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1455 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1455_merged_banks_4.peek_121();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1455;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1384_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1384 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[13 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1442 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1442_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1442;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1385_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1385 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[14 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1441 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1441_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1441;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1386_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1386 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[14 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1441 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1441_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1441;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1387_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1387 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[15 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1440 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1440_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1440;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1388_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1388 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[12 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1443 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1443_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1443;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1389_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1389 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[13 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1442 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1442_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1442;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1390_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1390 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[13 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1442 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1442_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1442;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1391_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1391 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[14 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1441 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1441_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1441;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1392_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1392 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[11 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1444 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1444_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1444;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1393_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1393 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[12 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1443 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1443_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1443;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1394_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1394 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[12 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1443 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1443_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1443;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1395_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1395 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[13 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1442 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1442_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1442;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1396_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1396 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[10 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1445 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1445_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1445;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1397_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1397 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[11 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1444 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1444_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1444;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1398_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1398 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[11 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1444 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1444_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1444;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1399_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1399 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[12 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1443 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1443_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1443;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1400_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1400 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[9 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1446 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1446_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1446;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1401_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1401 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[10 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1445 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1445_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1445;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1402_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1402 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[10 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1445 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1445_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1445;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1403_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1403 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[11 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1444 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1444_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1444;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1404_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1404 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[8 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1447 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1447_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1447;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1405_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1405 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[9 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1446 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1446_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1446;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1406_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1406 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[9 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1446 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1446_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1446;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1407_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1407 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[10 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1445 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1445_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1445;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1408_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1408 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[7 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1448 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1448_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1448;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1409_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1409 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[8 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1447 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1447_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1447;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1410_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1410 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[8 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1447 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1447_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1447;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1411_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1411 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[9 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1446 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1446_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1446;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1412_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1412 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[6 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1449 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1449_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1449;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1413_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1413 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[7 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1448 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1448_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1448;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1414_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1414 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[7 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1448 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1448_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1448;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1415_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1415 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[8 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1447 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1447_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1447;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1416_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1416 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[5 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1450 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1450_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1450;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1417_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1417 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[6 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1449 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1449_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1449;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1418_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1418 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[6 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1449 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1449_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1449;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1419_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1419 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[7 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1448 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1448_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1448;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1420_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1420 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[4 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1451 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1451_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1451;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1421_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1421 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[5 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1450 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1450_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1450;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1422_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1422 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[5 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1450 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1450_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1450;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1423_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1423 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[6 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1449 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1449_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1449;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1424_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1424 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[3 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1452 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1452_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1452;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1425_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1425 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[4 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1451 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1451_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1451;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1426_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1426 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[4 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1451 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1451_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1451;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1427_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1427 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[5 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1450 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1450_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1450;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1428_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1428 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[2 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1453 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1453_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1453;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1429_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1429 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[3 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1452 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1452_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1452;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1430_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1430 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[3 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1452 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1452_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1452;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1431_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1431 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[4 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1451 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1451_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1451;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1432_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1432 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[1 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1454 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1454_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1454;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1433_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1433 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[2 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1453 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1453_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1453;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1434_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1434 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[2 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1453 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1453_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1453;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1435_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1435 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[3 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1452 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1452_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1452;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1436_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1436 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1455 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1455_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1455;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1437_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1437 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[1 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1454 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1454_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1454;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1438_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1438 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[1 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1454 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1454_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1454;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1439_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1826_1439 read pattern: { stg14_1_merged1826[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[2 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1453 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1453_merged_banks_4.peek_122();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1453;
  return 0;
}

// # of bundles = 2
// stg13_to_gp_724_ld89_merged1765_write
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1440
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1441
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1442
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1443
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1444
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1445
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1446
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1447
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1448
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1449
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1450
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1451
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1452
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1453
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1454
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1455
inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_write_bundle_write(hw_uint<256>& stg13_to_gp_724_ld89_merged1765_write, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1440_res = stg13_to_gp_724_ld89_merged1765_write.extract<0, 15>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1440_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1440_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1441_res = stg13_to_gp_724_ld89_merged1765_write.extract<16, 31>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1441_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1441_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1442_res = stg13_to_gp_724_ld89_merged1765_write.extract<32, 47>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1442_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1442_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1443_res = stg13_to_gp_724_ld89_merged1765_write.extract<48, 63>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1443_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1443_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1444_res = stg13_to_gp_724_ld89_merged1765_write.extract<64, 79>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1444_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1444_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1445_res = stg13_to_gp_724_ld89_merged1765_write.extract<80, 95>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1445_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1445_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1446_res = stg13_to_gp_724_ld89_merged1765_write.extract<96, 111>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1446_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1446_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1447_res = stg13_to_gp_724_ld89_merged1765_write.extract<112, 127>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1447_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1447_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1448_res = stg13_to_gp_724_ld89_merged1765_write.extract<128, 143>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1448_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1448_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1449_res = stg13_to_gp_724_ld89_merged1765_write.extract<144, 159>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1449_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1449_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1450_res = stg13_to_gp_724_ld89_merged1765_write.extract<160, 175>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1450_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1450_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1451_res = stg13_to_gp_724_ld89_merged1765_write.extract<176, 191>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1451_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1451_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1452_res = stg13_to_gp_724_ld89_merged1765_write.extract<192, 207>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1452_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1452_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1453_res = stg13_to_gp_724_ld89_merged1765_write.extract<208, 223>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1453_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1453_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1454_res = stg13_to_gp_724_ld89_merged1765_write.extract<224, 239>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1454_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1454_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1455_res = stg13_to_gp_724_ld89_merged1765_write.extract<240, 255>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1455_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_1455_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
}

// stg14_1_merged1826_read
//	stg13_FIFO_buf88_stg14_1_merged1826_1376
//	stg13_FIFO_buf88_stg14_1_merged1826_1377
//	stg13_FIFO_buf88_stg14_1_merged1826_1378
//	stg13_FIFO_buf88_stg14_1_merged1826_1379
//	stg13_FIFO_buf88_stg14_1_merged1826_1380
//	stg13_FIFO_buf88_stg14_1_merged1826_1381
//	stg13_FIFO_buf88_stg14_1_merged1826_1382
//	stg13_FIFO_buf88_stg14_1_merged1826_1383
//	stg13_FIFO_buf88_stg14_1_merged1826_1384
//	stg13_FIFO_buf88_stg14_1_merged1826_1385
//	stg13_FIFO_buf88_stg14_1_merged1826_1386
//	stg13_FIFO_buf88_stg14_1_merged1826_1387
//	stg13_FIFO_buf88_stg14_1_merged1826_1388
//	stg13_FIFO_buf88_stg14_1_merged1826_1389
//	stg13_FIFO_buf88_stg14_1_merged1826_1390
//	stg13_FIFO_buf88_stg14_1_merged1826_1391
//	stg13_FIFO_buf88_stg14_1_merged1826_1392
//	stg13_FIFO_buf88_stg14_1_merged1826_1393
//	stg13_FIFO_buf88_stg14_1_merged1826_1394
//	stg13_FIFO_buf88_stg14_1_merged1826_1395
//	stg13_FIFO_buf88_stg14_1_merged1826_1396
//	stg13_FIFO_buf88_stg14_1_merged1826_1397
//	stg13_FIFO_buf88_stg14_1_merged1826_1398
//	stg13_FIFO_buf88_stg14_1_merged1826_1399
//	stg13_FIFO_buf88_stg14_1_merged1826_1400
//	stg13_FIFO_buf88_stg14_1_merged1826_1401
//	stg13_FIFO_buf88_stg14_1_merged1826_1402
//	stg13_FIFO_buf88_stg14_1_merged1826_1403
//	stg13_FIFO_buf88_stg14_1_merged1826_1404
//	stg13_FIFO_buf88_stg14_1_merged1826_1405
//	stg13_FIFO_buf88_stg14_1_merged1826_1406
//	stg13_FIFO_buf88_stg14_1_merged1826_1407
//	stg13_FIFO_buf88_stg14_1_merged1826_1408
//	stg13_FIFO_buf88_stg14_1_merged1826_1409
//	stg13_FIFO_buf88_stg14_1_merged1826_1410
//	stg13_FIFO_buf88_stg14_1_merged1826_1411
//	stg13_FIFO_buf88_stg14_1_merged1826_1412
//	stg13_FIFO_buf88_stg14_1_merged1826_1413
//	stg13_FIFO_buf88_stg14_1_merged1826_1414
//	stg13_FIFO_buf88_stg14_1_merged1826_1415
//	stg13_FIFO_buf88_stg14_1_merged1826_1416
//	stg13_FIFO_buf88_stg14_1_merged1826_1417
//	stg13_FIFO_buf88_stg14_1_merged1826_1418
//	stg13_FIFO_buf88_stg14_1_merged1826_1419
//	stg13_FIFO_buf88_stg14_1_merged1826_1420
//	stg13_FIFO_buf88_stg14_1_merged1826_1421
//	stg13_FIFO_buf88_stg14_1_merged1826_1422
//	stg13_FIFO_buf88_stg14_1_merged1826_1423
//	stg13_FIFO_buf88_stg14_1_merged1826_1424
//	stg13_FIFO_buf88_stg14_1_merged1826_1425
//	stg13_FIFO_buf88_stg14_1_merged1826_1426
//	stg13_FIFO_buf88_stg14_1_merged1826_1427
//	stg13_FIFO_buf88_stg14_1_merged1826_1428
//	stg13_FIFO_buf88_stg14_1_merged1826_1429
//	stg13_FIFO_buf88_stg14_1_merged1826_1430
//	stg13_FIFO_buf88_stg14_1_merged1826_1431
//	stg13_FIFO_buf88_stg14_1_merged1826_1432
//	stg13_FIFO_buf88_stg14_1_merged1826_1433
//	stg13_FIFO_buf88_stg14_1_merged1826_1434
//	stg13_FIFO_buf88_stg14_1_merged1826_1435
//	stg13_FIFO_buf88_stg14_1_merged1826_1436
//	stg13_FIFO_buf88_stg14_1_merged1826_1437
//	stg13_FIFO_buf88_stg14_1_merged1826_1438
//	stg13_FIFO_buf88_stg14_1_merged1826_1439
inline hw_uint<1024> stg13_FIFO_buf88_stg14_1_merged1826_read_bundle_read(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg13_FIFO_buf88_stg14_1_merged1826_1376
    // stg13_FIFO_buf88_stg14_1_merged1826_1377
    // stg13_FIFO_buf88_stg14_1_merged1826_1378
    // stg13_FIFO_buf88_stg14_1_merged1826_1379
    // stg13_FIFO_buf88_stg14_1_merged1826_1380
    // stg13_FIFO_buf88_stg14_1_merged1826_1381
    // stg13_FIFO_buf88_stg14_1_merged1826_1382
    // stg13_FIFO_buf88_stg14_1_merged1826_1383
    // stg13_FIFO_buf88_stg14_1_merged1826_1384
    // stg13_FIFO_buf88_stg14_1_merged1826_1385
    // stg13_FIFO_buf88_stg14_1_merged1826_1386
    // stg13_FIFO_buf88_stg14_1_merged1826_1387
    // stg13_FIFO_buf88_stg14_1_merged1826_1388
    // stg13_FIFO_buf88_stg14_1_merged1826_1389
    // stg13_FIFO_buf88_stg14_1_merged1826_1390
    // stg13_FIFO_buf88_stg14_1_merged1826_1391
    // stg13_FIFO_buf88_stg14_1_merged1826_1392
    // stg13_FIFO_buf88_stg14_1_merged1826_1393
    // stg13_FIFO_buf88_stg14_1_merged1826_1394
    // stg13_FIFO_buf88_stg14_1_merged1826_1395
    // stg13_FIFO_buf88_stg14_1_merged1826_1396
    // stg13_FIFO_buf88_stg14_1_merged1826_1397
    // stg13_FIFO_buf88_stg14_1_merged1826_1398
    // stg13_FIFO_buf88_stg14_1_merged1826_1399
    // stg13_FIFO_buf88_stg14_1_merged1826_1400
    // stg13_FIFO_buf88_stg14_1_merged1826_1401
    // stg13_FIFO_buf88_stg14_1_merged1826_1402
    // stg13_FIFO_buf88_stg14_1_merged1826_1403
    // stg13_FIFO_buf88_stg14_1_merged1826_1404
    // stg13_FIFO_buf88_stg14_1_merged1826_1405
    // stg13_FIFO_buf88_stg14_1_merged1826_1406
    // stg13_FIFO_buf88_stg14_1_merged1826_1407
    // stg13_FIFO_buf88_stg14_1_merged1826_1408
    // stg13_FIFO_buf88_stg14_1_merged1826_1409
    // stg13_FIFO_buf88_stg14_1_merged1826_1410
    // stg13_FIFO_buf88_stg14_1_merged1826_1411
    // stg13_FIFO_buf88_stg14_1_merged1826_1412
    // stg13_FIFO_buf88_stg14_1_merged1826_1413
    // stg13_FIFO_buf88_stg14_1_merged1826_1414
    // stg13_FIFO_buf88_stg14_1_merged1826_1415
    // stg13_FIFO_buf88_stg14_1_merged1826_1416
    // stg13_FIFO_buf88_stg14_1_merged1826_1417
    // stg13_FIFO_buf88_stg14_1_merged1826_1418
    // stg13_FIFO_buf88_stg14_1_merged1826_1419
    // stg13_FIFO_buf88_stg14_1_merged1826_1420
    // stg13_FIFO_buf88_stg14_1_merged1826_1421
    // stg13_FIFO_buf88_stg14_1_merged1826_1422
    // stg13_FIFO_buf88_stg14_1_merged1826_1423
    // stg13_FIFO_buf88_stg14_1_merged1826_1424
    // stg13_FIFO_buf88_stg14_1_merged1826_1425
    // stg13_FIFO_buf88_stg14_1_merged1826_1426
    // stg13_FIFO_buf88_stg14_1_merged1826_1427
    // stg13_FIFO_buf88_stg14_1_merged1826_1428
    // stg13_FIFO_buf88_stg14_1_merged1826_1429
    // stg13_FIFO_buf88_stg14_1_merged1826_1430
    // stg13_FIFO_buf88_stg14_1_merged1826_1431
    // stg13_FIFO_buf88_stg14_1_merged1826_1432
    // stg13_FIFO_buf88_stg14_1_merged1826_1433
    // stg13_FIFO_buf88_stg14_1_merged1826_1434
    // stg13_FIFO_buf88_stg14_1_merged1826_1435
    // stg13_FIFO_buf88_stg14_1_merged1826_1436
    // stg13_FIFO_buf88_stg14_1_merged1826_1437
    // stg13_FIFO_buf88_stg14_1_merged1826_1438
    // stg13_FIFO_buf88_stg14_1_merged1826_1439

	hw_uint<1024> result;
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1376_res = stg13_FIFO_buf88_stg14_1_merged1826_1376_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<0, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1376_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1377_res = stg13_FIFO_buf88_stg14_1_merged1826_1377_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<16, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1377_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1378_res = stg13_FIFO_buf88_stg14_1_merged1826_1378_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<32, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1378_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1379_res = stg13_FIFO_buf88_stg14_1_merged1826_1379_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<48, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1379_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1380_res = stg13_FIFO_buf88_stg14_1_merged1826_1380_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<64, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1380_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1381_res = stg13_FIFO_buf88_stg14_1_merged1826_1381_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<80, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1381_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1382_res = stg13_FIFO_buf88_stg14_1_merged1826_1382_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<96, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1382_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1383_res = stg13_FIFO_buf88_stg14_1_merged1826_1383_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<112, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1383_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1384_res = stg13_FIFO_buf88_stg14_1_merged1826_1384_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<128, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1384_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1385_res = stg13_FIFO_buf88_stg14_1_merged1826_1385_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<144, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1385_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1386_res = stg13_FIFO_buf88_stg14_1_merged1826_1386_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<160, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1386_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1387_res = stg13_FIFO_buf88_stg14_1_merged1826_1387_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<176, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1387_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1388_res = stg13_FIFO_buf88_stg14_1_merged1826_1388_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<192, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1388_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1389_res = stg13_FIFO_buf88_stg14_1_merged1826_1389_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<208, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1389_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1390_res = stg13_FIFO_buf88_stg14_1_merged1826_1390_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<224, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1390_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1391_res = stg13_FIFO_buf88_stg14_1_merged1826_1391_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<240, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1391_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1392_res = stg13_FIFO_buf88_stg14_1_merged1826_1392_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<256, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1392_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1393_res = stg13_FIFO_buf88_stg14_1_merged1826_1393_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<272, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1393_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1394_res = stg13_FIFO_buf88_stg14_1_merged1826_1394_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<288, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1394_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1395_res = stg13_FIFO_buf88_stg14_1_merged1826_1395_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<304, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1395_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1396_res = stg13_FIFO_buf88_stg14_1_merged1826_1396_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<320, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1396_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1397_res = stg13_FIFO_buf88_stg14_1_merged1826_1397_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<336, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1397_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1398_res = stg13_FIFO_buf88_stg14_1_merged1826_1398_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<352, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1398_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1399_res = stg13_FIFO_buf88_stg14_1_merged1826_1399_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<368, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1399_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1400_res = stg13_FIFO_buf88_stg14_1_merged1826_1400_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<384, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1400_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1401_res = stg13_FIFO_buf88_stg14_1_merged1826_1401_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<400, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1401_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1402_res = stg13_FIFO_buf88_stg14_1_merged1826_1402_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<416, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1402_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1403_res = stg13_FIFO_buf88_stg14_1_merged1826_1403_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<432, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1403_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1404_res = stg13_FIFO_buf88_stg14_1_merged1826_1404_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<448, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1404_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1405_res = stg13_FIFO_buf88_stg14_1_merged1826_1405_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<464, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1405_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1406_res = stg13_FIFO_buf88_stg14_1_merged1826_1406_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<480, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1406_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1407_res = stg13_FIFO_buf88_stg14_1_merged1826_1407_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<496, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1407_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1408_res = stg13_FIFO_buf88_stg14_1_merged1826_1408_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<512, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1408_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1409_res = stg13_FIFO_buf88_stg14_1_merged1826_1409_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<528, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1409_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1410_res = stg13_FIFO_buf88_stg14_1_merged1826_1410_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<544, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1410_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1411_res = stg13_FIFO_buf88_stg14_1_merged1826_1411_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<560, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1411_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1412_res = stg13_FIFO_buf88_stg14_1_merged1826_1412_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<576, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1412_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1413_res = stg13_FIFO_buf88_stg14_1_merged1826_1413_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<592, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1413_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1414_res = stg13_FIFO_buf88_stg14_1_merged1826_1414_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<608, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1414_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1415_res = stg13_FIFO_buf88_stg14_1_merged1826_1415_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<624, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1415_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1416_res = stg13_FIFO_buf88_stg14_1_merged1826_1416_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<640, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1416_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1417_res = stg13_FIFO_buf88_stg14_1_merged1826_1417_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<656, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1417_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1418_res = stg13_FIFO_buf88_stg14_1_merged1826_1418_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<672, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1418_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1419_res = stg13_FIFO_buf88_stg14_1_merged1826_1419_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<688, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1419_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1420_res = stg13_FIFO_buf88_stg14_1_merged1826_1420_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<704, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1420_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1421_res = stg13_FIFO_buf88_stg14_1_merged1826_1421_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<720, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1421_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1422_res = stg13_FIFO_buf88_stg14_1_merged1826_1422_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<736, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1422_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1423_res = stg13_FIFO_buf88_stg14_1_merged1826_1423_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<752, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1423_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1424_res = stg13_FIFO_buf88_stg14_1_merged1826_1424_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<768, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1424_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1425_res = stg13_FIFO_buf88_stg14_1_merged1826_1425_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<784, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1425_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1426_res = stg13_FIFO_buf88_stg14_1_merged1826_1426_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<800, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1426_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1427_res = stg13_FIFO_buf88_stg14_1_merged1826_1427_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<816, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1427_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1428_res = stg13_FIFO_buf88_stg14_1_merged1826_1428_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<832, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1428_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1429_res = stg13_FIFO_buf88_stg14_1_merged1826_1429_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<848, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1429_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1430_res = stg13_FIFO_buf88_stg14_1_merged1826_1430_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<864, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1430_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1431_res = stg13_FIFO_buf88_stg14_1_merged1826_1431_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<880, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1431_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1432_res = stg13_FIFO_buf88_stg14_1_merged1826_1432_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<896, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1432_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1433_res = stg13_FIFO_buf88_stg14_1_merged1826_1433_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<912, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1433_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1434_res = stg13_FIFO_buf88_stg14_1_merged1826_1434_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<928, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1434_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1435_res = stg13_FIFO_buf88_stg14_1_merged1826_1435_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<944, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1435_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1436_res = stg13_FIFO_buf88_stg14_1_merged1826_1436_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<960, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1436_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1437_res = stg13_FIFO_buf88_stg14_1_merged1826_1437_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<976, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1437_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1438_res = stg13_FIFO_buf88_stg14_1_merged1826_1438_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<992, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1438_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1826_1439_res = stg13_FIFO_buf88_stg14_1_merged1826_1439_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<1008, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1826_1439_res);
	return result;
}

struct stg14_stg14_1_merged1826_1360_to_stg14_stg14_ld29_merged1754_1344_cache {
	// RAM Box: {[15, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1826_1361_to_stg14_stg14_ld29_merged1754_1345_cache {
	// RAM Box: {[14, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1826_1362_to_stg14_stg14_ld29_merged1754_1346_cache {
	// RAM Box: {[13, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1826_1363_to_stg14_stg14_ld29_merged1754_1347_cache {
	// RAM Box: {[12, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1826_1364_to_stg14_stg14_ld29_merged1754_1348_cache {
	// RAM Box: {[11, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1826_1365_to_stg14_stg14_ld29_merged1754_1349_cache {
	// RAM Box: {[10, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1826_1366_to_stg14_stg14_ld29_merged1754_1350_cache {
	// RAM Box: {[9, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1826_1367_to_stg14_stg14_ld29_merged1754_1351_cache {
	// RAM Box: {[8, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1826_1368_to_stg14_stg14_ld29_merged1754_1352_cache {
	// RAM Box: {[7, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1826_1369_to_stg14_stg14_ld29_merged1754_1353_cache {
	// RAM Box: {[6, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1826_1370_to_stg14_stg14_ld29_merged1754_1354_cache {
	// RAM Box: {[5, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1826_1371_to_stg14_stg14_ld29_merged1754_1355_cache {
	// RAM Box: {[4, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1826_1372_to_stg14_stg14_ld29_merged1754_1356_cache {
	// RAM Box: {[3, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1826_1373_to_stg14_stg14_ld29_merged1754_1357_cache {
	// RAM Box: {[2, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1826_1374_to_stg14_stg14_ld29_merged1754_1358_cache {
	// RAM Box: {[1, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1826_1375_to_stg14_stg14_ld29_merged1754_1359_cache {
	// RAM Box: {[0, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_cache {
  // Reader addrs...
    // { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[15 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
    // { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[14 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
    // { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[13 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
    // { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[12 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
    // { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[11 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
    // { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[10 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
    // { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[9 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
    // { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[8 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
    // { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[7 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
    // { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[6 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
    // { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[5 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
    // { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[4 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
    // { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[3 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
    // { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[2 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
    // { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[1 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
    // { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
  // # of banks: 16
  stg14_stg14_1_merged1826_1360_to_stg14_stg14_ld29_merged1754_1344_cache stg14_stg14_1_merged1826_1360_to_stg14_stg14_ld29_merged1754_1344;
  stg14_stg14_1_merged1826_1361_to_stg14_stg14_ld29_merged1754_1345_cache stg14_stg14_1_merged1826_1361_to_stg14_stg14_ld29_merged1754_1345;
  stg14_stg14_1_merged1826_1362_to_stg14_stg14_ld29_merged1754_1346_cache stg14_stg14_1_merged1826_1362_to_stg14_stg14_ld29_merged1754_1346;
  stg14_stg14_1_merged1826_1363_to_stg14_stg14_ld29_merged1754_1347_cache stg14_stg14_1_merged1826_1363_to_stg14_stg14_ld29_merged1754_1347;
  stg14_stg14_1_merged1826_1364_to_stg14_stg14_ld29_merged1754_1348_cache stg14_stg14_1_merged1826_1364_to_stg14_stg14_ld29_merged1754_1348;
  stg14_stg14_1_merged1826_1365_to_stg14_stg14_ld29_merged1754_1349_cache stg14_stg14_1_merged1826_1365_to_stg14_stg14_ld29_merged1754_1349;
  stg14_stg14_1_merged1826_1366_to_stg14_stg14_ld29_merged1754_1350_cache stg14_stg14_1_merged1826_1366_to_stg14_stg14_ld29_merged1754_1350;
  stg14_stg14_1_merged1826_1367_to_stg14_stg14_ld29_merged1754_1351_cache stg14_stg14_1_merged1826_1367_to_stg14_stg14_ld29_merged1754_1351;
  stg14_stg14_1_merged1826_1368_to_stg14_stg14_ld29_merged1754_1352_cache stg14_stg14_1_merged1826_1368_to_stg14_stg14_ld29_merged1754_1352;
  stg14_stg14_1_merged1826_1369_to_stg14_stg14_ld29_merged1754_1353_cache stg14_stg14_1_merged1826_1369_to_stg14_stg14_ld29_merged1754_1353;
  stg14_stg14_1_merged1826_1370_to_stg14_stg14_ld29_merged1754_1354_cache stg14_stg14_1_merged1826_1370_to_stg14_stg14_ld29_merged1754_1354;
  stg14_stg14_1_merged1826_1371_to_stg14_stg14_ld29_merged1754_1355_cache stg14_stg14_1_merged1826_1371_to_stg14_stg14_ld29_merged1754_1355;
  stg14_stg14_1_merged1826_1372_to_stg14_stg14_ld29_merged1754_1356_cache stg14_stg14_1_merged1826_1372_to_stg14_stg14_ld29_merged1754_1356;
  stg14_stg14_1_merged1826_1373_to_stg14_stg14_ld29_merged1754_1357_cache stg14_stg14_1_merged1826_1373_to_stg14_stg14_ld29_merged1754_1357;
  stg14_stg14_1_merged1826_1374_to_stg14_stg14_ld29_merged1754_1358_cache stg14_stg14_1_merged1826_1374_to_stg14_stg14_ld29_merged1754_1358;
  stg14_stg14_1_merged1826_1375_to_stg14_stg14_ld29_merged1754_1359_cache stg14_stg14_1_merged1826_1375_to_stg14_stg14_ld29_merged1754_1359;
};



inline void stg14_stg14_1_merged1826_1360_write(hw_uint<16>& stg14_stg14_1_merged1826_1360, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1826_1360_to_stg14_stg14_ld29_merged1754_1344.push(stg14_stg14_1_merged1826_1360);
}

inline void stg14_stg14_1_merged1826_1361_write(hw_uint<16>& stg14_stg14_1_merged1826_1361, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1826_1361_to_stg14_stg14_ld29_merged1754_1345.push(stg14_stg14_1_merged1826_1361);
}

inline void stg14_stg14_1_merged1826_1362_write(hw_uint<16>& stg14_stg14_1_merged1826_1362, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1826_1362_to_stg14_stg14_ld29_merged1754_1346.push(stg14_stg14_1_merged1826_1362);
}

inline void stg14_stg14_1_merged1826_1363_write(hw_uint<16>& stg14_stg14_1_merged1826_1363, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1826_1363_to_stg14_stg14_ld29_merged1754_1347.push(stg14_stg14_1_merged1826_1363);
}

inline void stg14_stg14_1_merged1826_1364_write(hw_uint<16>& stg14_stg14_1_merged1826_1364, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1826_1364_to_stg14_stg14_ld29_merged1754_1348.push(stg14_stg14_1_merged1826_1364);
}

inline void stg14_stg14_1_merged1826_1365_write(hw_uint<16>& stg14_stg14_1_merged1826_1365, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1826_1365_to_stg14_stg14_ld29_merged1754_1349.push(stg14_stg14_1_merged1826_1365);
}

inline void stg14_stg14_1_merged1826_1366_write(hw_uint<16>& stg14_stg14_1_merged1826_1366, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1826_1366_to_stg14_stg14_ld29_merged1754_1350.push(stg14_stg14_1_merged1826_1366);
}

inline void stg14_stg14_1_merged1826_1367_write(hw_uint<16>& stg14_stg14_1_merged1826_1367, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1826_1367_to_stg14_stg14_ld29_merged1754_1351.push(stg14_stg14_1_merged1826_1367);
}

inline void stg14_stg14_1_merged1826_1368_write(hw_uint<16>& stg14_stg14_1_merged1826_1368, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1826_1368_to_stg14_stg14_ld29_merged1754_1352.push(stg14_stg14_1_merged1826_1368);
}

inline void stg14_stg14_1_merged1826_1369_write(hw_uint<16>& stg14_stg14_1_merged1826_1369, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1826_1369_to_stg14_stg14_ld29_merged1754_1353.push(stg14_stg14_1_merged1826_1369);
}

inline void stg14_stg14_1_merged1826_1370_write(hw_uint<16>& stg14_stg14_1_merged1826_1370, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1826_1370_to_stg14_stg14_ld29_merged1754_1354.push(stg14_stg14_1_merged1826_1370);
}

inline void stg14_stg14_1_merged1826_1371_write(hw_uint<16>& stg14_stg14_1_merged1826_1371, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1826_1371_to_stg14_stg14_ld29_merged1754_1355.push(stg14_stg14_1_merged1826_1371);
}

inline void stg14_stg14_1_merged1826_1372_write(hw_uint<16>& stg14_stg14_1_merged1826_1372, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1826_1372_to_stg14_stg14_ld29_merged1754_1356.push(stg14_stg14_1_merged1826_1372);
}

inline void stg14_stg14_1_merged1826_1373_write(hw_uint<16>& stg14_stg14_1_merged1826_1373, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1826_1373_to_stg14_stg14_ld29_merged1754_1357.push(stg14_stg14_1_merged1826_1373);
}

inline void stg14_stg14_1_merged1826_1374_write(hw_uint<16>& stg14_stg14_1_merged1826_1374, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1826_1374_to_stg14_stg14_ld29_merged1754_1358.push(stg14_stg14_1_merged1826_1374);
}

inline void stg14_stg14_1_merged1826_1375_write(hw_uint<16>& stg14_stg14_1_merged1826_1375, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1826_1375_to_stg14_stg14_ld29_merged1754_1359.push(stg14_stg14_1_merged1826_1375);
}

inline hw_uint<16> stg14_stg14_ld29_merged1754_1344_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1754_1344 read pattern: { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[15 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
  // Read schedule : { stg14_ld29_merged1754[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged1826_1360 = stg14.stg14_stg14_1_merged1826_1360_to_stg14_stg14_ld29_merged1754_1344.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1826_1360;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1754_1345_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1754_1345 read pattern: { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[14 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
  // Read schedule : { stg14_ld29_merged1754[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged1826_1361 = stg14.stg14_stg14_1_merged1826_1361_to_stg14_stg14_ld29_merged1754_1345.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1826_1361;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1754_1346_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1754_1346 read pattern: { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[13 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
  // Read schedule : { stg14_ld29_merged1754[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged1826_1362 = stg14.stg14_stg14_1_merged1826_1362_to_stg14_stg14_ld29_merged1754_1346.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1826_1362;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1754_1347_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1754_1347 read pattern: { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[12 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
  // Read schedule : { stg14_ld29_merged1754[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged1826_1363 = stg14.stg14_stg14_1_merged1826_1363_to_stg14_stg14_ld29_merged1754_1347.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1826_1363;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1754_1348_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1754_1348 read pattern: { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[11 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
  // Read schedule : { stg14_ld29_merged1754[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged1826_1364 = stg14.stg14_stg14_1_merged1826_1364_to_stg14_stg14_ld29_merged1754_1348.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1826_1364;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1754_1349_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1754_1349 read pattern: { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[10 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
  // Read schedule : { stg14_ld29_merged1754[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged1826_1365 = stg14.stg14_stg14_1_merged1826_1365_to_stg14_stg14_ld29_merged1754_1349.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1826_1365;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1754_1350_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1754_1350 read pattern: { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[9 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
  // Read schedule : { stg14_ld29_merged1754[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged1826_1366 = stg14.stg14_stg14_1_merged1826_1366_to_stg14_stg14_ld29_merged1754_1350.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1826_1366;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1754_1351_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1754_1351 read pattern: { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[8 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
  // Read schedule : { stg14_ld29_merged1754[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged1826_1367 = stg14.stg14_stg14_1_merged1826_1367_to_stg14_stg14_ld29_merged1754_1351.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1826_1367;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1754_1352_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1754_1352 read pattern: { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[7 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
  // Read schedule : { stg14_ld29_merged1754[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged1826_1368 = stg14.stg14_stg14_1_merged1826_1368_to_stg14_stg14_ld29_merged1754_1352.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1826_1368;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1754_1353_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1754_1353 read pattern: { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[6 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
  // Read schedule : { stg14_ld29_merged1754[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged1826_1369 = stg14.stg14_stg14_1_merged1826_1369_to_stg14_stg14_ld29_merged1754_1353.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1826_1369;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1754_1354_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1754_1354 read pattern: { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[5 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
  // Read schedule : { stg14_ld29_merged1754[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged1826_1370 = stg14.stg14_stg14_1_merged1826_1370_to_stg14_stg14_ld29_merged1754_1354.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1826_1370;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1754_1355_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1754_1355 read pattern: { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[4 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
  // Read schedule : { stg14_ld29_merged1754[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged1826_1371 = stg14.stg14_stg14_1_merged1826_1371_to_stg14_stg14_ld29_merged1754_1355.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1826_1371;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1754_1356_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1754_1356 read pattern: { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[3 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
  // Read schedule : { stg14_ld29_merged1754[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged1826_1372 = stg14.stg14_stg14_1_merged1826_1372_to_stg14_stg14_ld29_merged1754_1356.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1826_1372;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1754_1357_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1754_1357 read pattern: { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[2 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
  // Read schedule : { stg14_ld29_merged1754[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged1826_1373 = stg14.stg14_stg14_1_merged1826_1373_to_stg14_stg14_ld29_merged1754_1357.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1826_1373;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1754_1358_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1754_1358 read pattern: { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[1 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
  // Read schedule : { stg14_ld29_merged1754[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged1826_1374 = stg14.stg14_stg14_1_merged1826_1374_to_stg14_stg14_ld29_merged1754_1358.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1826_1374;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1754_1359_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1754_1359 read pattern: { stg14_ld29_merged1754[root = 0, stg14_ld30, stg14_ld29] -> stg14[16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 119 }
  // Read schedule : { stg14_ld29_merged1754[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged1826_1375 = stg14.stg14_stg14_1_merged1826_1375_to_stg14_stg14_ld29_merged1754_1359.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1826_1375;
  return 0;
}

// # of bundles = 2
// stg14_1_merged1826_write
//	stg14_stg14_1_merged1826_1360
//	stg14_stg14_1_merged1826_1361
//	stg14_stg14_1_merged1826_1362
//	stg14_stg14_1_merged1826_1363
//	stg14_stg14_1_merged1826_1364
//	stg14_stg14_1_merged1826_1365
//	stg14_stg14_1_merged1826_1366
//	stg14_stg14_1_merged1826_1367
//	stg14_stg14_1_merged1826_1368
//	stg14_stg14_1_merged1826_1369
//	stg14_stg14_1_merged1826_1370
//	stg14_stg14_1_merged1826_1371
//	stg14_stg14_1_merged1826_1372
//	stg14_stg14_1_merged1826_1373
//	stg14_stg14_1_merged1826_1374
//	stg14_stg14_1_merged1826_1375
inline void stg14_stg14_1_merged1826_write_bundle_write(hw_uint<256>& stg14_1_merged1826_write, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
	hw_uint<16> stg14_stg14_1_merged1826_1360_res = stg14_1_merged1826_write.extract<0, 15>();
	stg14_stg14_1_merged1826_1360_write(stg14_stg14_1_merged1826_1360_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1826_1361_res = stg14_1_merged1826_write.extract<16, 31>();
	stg14_stg14_1_merged1826_1361_write(stg14_stg14_1_merged1826_1361_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1826_1362_res = stg14_1_merged1826_write.extract<32, 47>();
	stg14_stg14_1_merged1826_1362_write(stg14_stg14_1_merged1826_1362_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1826_1363_res = stg14_1_merged1826_write.extract<48, 63>();
	stg14_stg14_1_merged1826_1363_write(stg14_stg14_1_merged1826_1363_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1826_1364_res = stg14_1_merged1826_write.extract<64, 79>();
	stg14_stg14_1_merged1826_1364_write(stg14_stg14_1_merged1826_1364_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1826_1365_res = stg14_1_merged1826_write.extract<80, 95>();
	stg14_stg14_1_merged1826_1365_write(stg14_stg14_1_merged1826_1365_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1826_1366_res = stg14_1_merged1826_write.extract<96, 111>();
	stg14_stg14_1_merged1826_1366_write(stg14_stg14_1_merged1826_1366_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1826_1367_res = stg14_1_merged1826_write.extract<112, 127>();
	stg14_stg14_1_merged1826_1367_write(stg14_stg14_1_merged1826_1367_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1826_1368_res = stg14_1_merged1826_write.extract<128, 143>();
	stg14_stg14_1_merged1826_1368_write(stg14_stg14_1_merged1826_1368_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1826_1369_res = stg14_1_merged1826_write.extract<144, 159>();
	stg14_stg14_1_merged1826_1369_write(stg14_stg14_1_merged1826_1369_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1826_1370_res = stg14_1_merged1826_write.extract<160, 175>();
	stg14_stg14_1_merged1826_1370_write(stg14_stg14_1_merged1826_1370_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1826_1371_res = stg14_1_merged1826_write.extract<176, 191>();
	stg14_stg14_1_merged1826_1371_write(stg14_stg14_1_merged1826_1371_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1826_1372_res = stg14_1_merged1826_write.extract<192, 207>();
	stg14_stg14_1_merged1826_1372_write(stg14_stg14_1_merged1826_1372_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1826_1373_res = stg14_1_merged1826_write.extract<208, 223>();
	stg14_stg14_1_merged1826_1373_write(stg14_stg14_1_merged1826_1373_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1826_1374_res = stg14_1_merged1826_write.extract<224, 239>();
	stg14_stg14_1_merged1826_1374_write(stg14_stg14_1_merged1826_1374_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1826_1375_res = stg14_1_merged1826_write.extract<240, 255>();
	stg14_stg14_1_merged1826_1375_write(stg14_stg14_1_merged1826_1375_res, stg14, root, stg14_0, stg14_1, dynamic_address);
}

// stg14_ld29_merged1754_read
//	stg14_stg14_ld29_merged1754_1344
//	stg14_stg14_ld29_merged1754_1345
//	stg14_stg14_ld29_merged1754_1346
//	stg14_stg14_ld29_merged1754_1347
//	stg14_stg14_ld29_merged1754_1348
//	stg14_stg14_ld29_merged1754_1349
//	stg14_stg14_ld29_merged1754_1350
//	stg14_stg14_ld29_merged1754_1351
//	stg14_stg14_ld29_merged1754_1352
//	stg14_stg14_ld29_merged1754_1353
//	stg14_stg14_ld29_merged1754_1354
//	stg14_stg14_ld29_merged1754_1355
//	stg14_stg14_ld29_merged1754_1356
//	stg14_stg14_ld29_merged1754_1357
//	stg14_stg14_ld29_merged1754_1358
//	stg14_stg14_ld29_merged1754_1359
inline hw_uint<256> stg14_stg14_ld29_merged1754_read_bundle_read(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
  // # of ports in bundle: 16
    // stg14_stg14_ld29_merged1754_1344
    // stg14_stg14_ld29_merged1754_1345
    // stg14_stg14_ld29_merged1754_1346
    // stg14_stg14_ld29_merged1754_1347
    // stg14_stg14_ld29_merged1754_1348
    // stg14_stg14_ld29_merged1754_1349
    // stg14_stg14_ld29_merged1754_1350
    // stg14_stg14_ld29_merged1754_1351
    // stg14_stg14_ld29_merged1754_1352
    // stg14_stg14_ld29_merged1754_1353
    // stg14_stg14_ld29_merged1754_1354
    // stg14_stg14_ld29_merged1754_1355
    // stg14_stg14_ld29_merged1754_1356
    // stg14_stg14_ld29_merged1754_1357
    // stg14_stg14_ld29_merged1754_1358
    // stg14_stg14_ld29_merged1754_1359

	hw_uint<256> result;
	hw_uint<16> stg14_stg14_ld29_merged1754_1344_res = stg14_stg14_ld29_merged1754_1344_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<0, 256>(result, stg14_stg14_ld29_merged1754_1344_res);
	hw_uint<16> stg14_stg14_ld29_merged1754_1345_res = stg14_stg14_ld29_merged1754_1345_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<16, 256>(result, stg14_stg14_ld29_merged1754_1345_res);
	hw_uint<16> stg14_stg14_ld29_merged1754_1346_res = stg14_stg14_ld29_merged1754_1346_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<32, 256>(result, stg14_stg14_ld29_merged1754_1346_res);
	hw_uint<16> stg14_stg14_ld29_merged1754_1347_res = stg14_stg14_ld29_merged1754_1347_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<48, 256>(result, stg14_stg14_ld29_merged1754_1347_res);
	hw_uint<16> stg14_stg14_ld29_merged1754_1348_res = stg14_stg14_ld29_merged1754_1348_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<64, 256>(result, stg14_stg14_ld29_merged1754_1348_res);
	hw_uint<16> stg14_stg14_ld29_merged1754_1349_res = stg14_stg14_ld29_merged1754_1349_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<80, 256>(result, stg14_stg14_ld29_merged1754_1349_res);
	hw_uint<16> stg14_stg14_ld29_merged1754_1350_res = stg14_stg14_ld29_merged1754_1350_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<96, 256>(result, stg14_stg14_ld29_merged1754_1350_res);
	hw_uint<16> stg14_stg14_ld29_merged1754_1351_res = stg14_stg14_ld29_merged1754_1351_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<112, 256>(result, stg14_stg14_ld29_merged1754_1351_res);
	hw_uint<16> stg14_stg14_ld29_merged1754_1352_res = stg14_stg14_ld29_merged1754_1352_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<128, 256>(result, stg14_stg14_ld29_merged1754_1352_res);
	hw_uint<16> stg14_stg14_ld29_merged1754_1353_res = stg14_stg14_ld29_merged1754_1353_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<144, 256>(result, stg14_stg14_ld29_merged1754_1353_res);
	hw_uint<16> stg14_stg14_ld29_merged1754_1354_res = stg14_stg14_ld29_merged1754_1354_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<160, 256>(result, stg14_stg14_ld29_merged1754_1354_res);
	hw_uint<16> stg14_stg14_ld29_merged1754_1355_res = stg14_stg14_ld29_merged1754_1355_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<176, 256>(result, stg14_stg14_ld29_merged1754_1355_res);
	hw_uint<16> stg14_stg14_ld29_merged1754_1356_res = stg14_stg14_ld29_merged1754_1356_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<192, 256>(result, stg14_stg14_ld29_merged1754_1356_res);
	hw_uint<16> stg14_stg14_ld29_merged1754_1357_res = stg14_stg14_ld29_merged1754_1357_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<208, 256>(result, stg14_stg14_ld29_merged1754_1357_res);
	hw_uint<16> stg14_stg14_ld29_merged1754_1358_res = stg14_stg14_ld29_merged1754_1358_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<224, 256>(result, stg14_stg14_ld29_merged1754_1358_res);
	hw_uint<16> stg14_stg14_ld29_merged1754_1359_res = stg14_stg14_ld29_merged1754_1359_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<240, 256>(result, stg14_stg14_ld29_merged1754_1359_res);
	return result;
}

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1296_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2176_cache {
	// RAM Box: {[15, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1297_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2177_cache {
	// RAM Box: {[14, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1298_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2178_cache {
	// RAM Box: {[13, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1299_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2179_cache {
	// RAM Box: {[12, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1300_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2180_cache {
	// RAM Box: {[11, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1301_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2181_cache {
	// RAM Box: {[10, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1302_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2182_cache {
	// RAM Box: {[9, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1303_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2183_cache {
	// RAM Box: {[8, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1304_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2184_cache {
	// RAM Box: {[7, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1305_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2185_cache {
	// RAM Box: {[6, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1306_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2186_cache {
	// RAM Box: {[5, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1307_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2187_cache {
	// RAM Box: {[4, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1308_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2188_cache {
	// RAM Box: {[3, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1309_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2189_cache {
	// RAM Box: {[2, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1310_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2190_cache {
	// RAM Box: {[1, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1311_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2191_cache {
	// RAM Box: {[0, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_cache {
  // Reader addrs...
    // { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[15 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
    // { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[14 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
    // { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[13 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
    // { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[12 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
    // { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[11 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
    // { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[10 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
    // { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[9 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
    // { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[8 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
    // { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[7 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
    // { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[6 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
    // { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[5 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
    // { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[4 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
    // { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[3 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
    // { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[2 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
    // { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[1 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
    // { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
  // # of banks: 16
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1296_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2176_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1296_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2176;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1297_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2177_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1297_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2177;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1298_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2178_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1298_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2178;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1299_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2179_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1299_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2179;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1300_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2180_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1300_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2180;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1301_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2181_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1301_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2181;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1302_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2182_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1302_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2182;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1303_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2183_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1303_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2183;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1304_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2184_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1304_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2184;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1305_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2185_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1305_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2185;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1306_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2186_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1306_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2186;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1307_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2187_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1307_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2187;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1308_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2188_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1308_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2188;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1309_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2189_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1309_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2189;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1310_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2190_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1310_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2190;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1311_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2191_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1311_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2191;
};



inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1296_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1296, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1296_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2176.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1296);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1297_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1297, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1297_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2177.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1297);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1298_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1298, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1298_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2178.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1298);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1299_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1299, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1299_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2179.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1299);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1300_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1300, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1300_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2180.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1300);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1301_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1301, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1301_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2181.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1301);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1302_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1302, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1302_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2182.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1302);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1303_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1303, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1303_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2183.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1303);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1304_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1304, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1304_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2184.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1304);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1305_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1305, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1305_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2185.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1305);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1306_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1306, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1306_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2186.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1306);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1307_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1307, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1307_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2187.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1307);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1308_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1308, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1308_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2188.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1308);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1309_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1309, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1309_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2189.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1309);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1310_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1310, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1310_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2190.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1310);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1311_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1311, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1311_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2191.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1311);
}

inline hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2176_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac4_16_0, int jac4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac4_16_1_merged1843_2176 read pattern: { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[15 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
  // Read schedule : { jac4_16_1_merged1843[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1788[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1296 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1296_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2176.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1296;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2177_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac4_16_0, int jac4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac4_16_1_merged1843_2177 read pattern: { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[14 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
  // Read schedule : { jac4_16_1_merged1843[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1788[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1297 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1297_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2177.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1297;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2178_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac4_16_0, int jac4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac4_16_1_merged1843_2178 read pattern: { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[13 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
  // Read schedule : { jac4_16_1_merged1843[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1788[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1298 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1298_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2178.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1298;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2179_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac4_16_0, int jac4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac4_16_1_merged1843_2179 read pattern: { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[12 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
  // Read schedule : { jac4_16_1_merged1843[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1788[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1299 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1299_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2179.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1299;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2180_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac4_16_0, int jac4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac4_16_1_merged1843_2180 read pattern: { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[11 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
  // Read schedule : { jac4_16_1_merged1843[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1788[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1300 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1300_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2180.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1300;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2181_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac4_16_0, int jac4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac4_16_1_merged1843_2181 read pattern: { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[10 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
  // Read schedule : { jac4_16_1_merged1843[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1788[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1301 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1301_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2181.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1301;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2182_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac4_16_0, int jac4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac4_16_1_merged1843_2182 read pattern: { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[9 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
  // Read schedule : { jac4_16_1_merged1843[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1788[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1302 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1302_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2182.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1302;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2183_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac4_16_0, int jac4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac4_16_1_merged1843_2183 read pattern: { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[8 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
  // Read schedule : { jac4_16_1_merged1843[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1788[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1303 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1303_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2183.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1303;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2184_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac4_16_0, int jac4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac4_16_1_merged1843_2184 read pattern: { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[7 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
  // Read schedule : { jac4_16_1_merged1843[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1788[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1304 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1304_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2184.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1304;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2185_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac4_16_0, int jac4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac4_16_1_merged1843_2185 read pattern: { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[6 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
  // Read schedule : { jac4_16_1_merged1843[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1788[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1305 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1305_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2185.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1305;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2186_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac4_16_0, int jac4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac4_16_1_merged1843_2186 read pattern: { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[5 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
  // Read schedule : { jac4_16_1_merged1843[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1788[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1306 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1306_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2186.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1306;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2187_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac4_16_0, int jac4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac4_16_1_merged1843_2187 read pattern: { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[4 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
  // Read schedule : { jac4_16_1_merged1843[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1788[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1307 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1307_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2187.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1307;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2188_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac4_16_0, int jac4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac4_16_1_merged1843_2188 read pattern: { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[3 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
  // Read schedule : { jac4_16_1_merged1843[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1788[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1308 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1308_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2188.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1308;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2189_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac4_16_0, int jac4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac4_16_1_merged1843_2189 read pattern: { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[2 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
  // Read schedule : { jac4_16_1_merged1843[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1788[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1309 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1309_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2189.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1309;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2190_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac4_16_0, int jac4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac4_16_1_merged1843_2190 read pattern: { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[1 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
  // Read schedule : { jac4_16_1_merged1843[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1788[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1310 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1310_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2190.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1310;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2191_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac4_16_0, int jac4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac4_16_1_merged1843_2191 read pattern: { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> stg14_FIFO_buf92[16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
  // Read schedule : { jac4_16_1_merged1843[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1788[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1311 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1311_to_stg14_FIFO_buf92_jac4_16_1_merged1843_2191.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1311;
  return 0;
}

// # of bundles = 2
// jac4_16_1_merged1843_read
//	stg14_FIFO_buf92_jac4_16_1_merged1843_2176
//	stg14_FIFO_buf92_jac4_16_1_merged1843_2177
//	stg14_FIFO_buf92_jac4_16_1_merged1843_2178
//	stg14_FIFO_buf92_jac4_16_1_merged1843_2179
//	stg14_FIFO_buf92_jac4_16_1_merged1843_2180
//	stg14_FIFO_buf92_jac4_16_1_merged1843_2181
//	stg14_FIFO_buf92_jac4_16_1_merged1843_2182
//	stg14_FIFO_buf92_jac4_16_1_merged1843_2183
//	stg14_FIFO_buf92_jac4_16_1_merged1843_2184
//	stg14_FIFO_buf92_jac4_16_1_merged1843_2185
//	stg14_FIFO_buf92_jac4_16_1_merged1843_2186
//	stg14_FIFO_buf92_jac4_16_1_merged1843_2187
//	stg14_FIFO_buf92_jac4_16_1_merged1843_2188
//	stg14_FIFO_buf92_jac4_16_1_merged1843_2189
//	stg14_FIFO_buf92_jac4_16_1_merged1843_2190
//	stg14_FIFO_buf92_jac4_16_1_merged1843_2191
inline hw_uint<256> stg14_FIFO_buf92_jac4_16_1_merged1843_read_bundle_read(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac4_16_0, int jac4_16_1, int dynamic_address) {
  // # of ports in bundle: 16
    // stg14_FIFO_buf92_jac4_16_1_merged1843_2176
    // stg14_FIFO_buf92_jac4_16_1_merged1843_2177
    // stg14_FIFO_buf92_jac4_16_1_merged1843_2178
    // stg14_FIFO_buf92_jac4_16_1_merged1843_2179
    // stg14_FIFO_buf92_jac4_16_1_merged1843_2180
    // stg14_FIFO_buf92_jac4_16_1_merged1843_2181
    // stg14_FIFO_buf92_jac4_16_1_merged1843_2182
    // stg14_FIFO_buf92_jac4_16_1_merged1843_2183
    // stg14_FIFO_buf92_jac4_16_1_merged1843_2184
    // stg14_FIFO_buf92_jac4_16_1_merged1843_2185
    // stg14_FIFO_buf92_jac4_16_1_merged1843_2186
    // stg14_FIFO_buf92_jac4_16_1_merged1843_2187
    // stg14_FIFO_buf92_jac4_16_1_merged1843_2188
    // stg14_FIFO_buf92_jac4_16_1_merged1843_2189
    // stg14_FIFO_buf92_jac4_16_1_merged1843_2190
    // stg14_FIFO_buf92_jac4_16_1_merged1843_2191

	hw_uint<256> result;
	hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2176_res = stg14_FIFO_buf92_jac4_16_1_merged1843_2176_select(stg14_FIFO_buf92, root, jac4_16_0, jac4_16_1, dynamic_address);
	set_at<0, 256>(result, stg14_FIFO_buf92_jac4_16_1_merged1843_2176_res);
	hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2177_res = stg14_FIFO_buf92_jac4_16_1_merged1843_2177_select(stg14_FIFO_buf92, root, jac4_16_0, jac4_16_1, dynamic_address);
	set_at<16, 256>(result, stg14_FIFO_buf92_jac4_16_1_merged1843_2177_res);
	hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2178_res = stg14_FIFO_buf92_jac4_16_1_merged1843_2178_select(stg14_FIFO_buf92, root, jac4_16_0, jac4_16_1, dynamic_address);
	set_at<32, 256>(result, stg14_FIFO_buf92_jac4_16_1_merged1843_2178_res);
	hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2179_res = stg14_FIFO_buf92_jac4_16_1_merged1843_2179_select(stg14_FIFO_buf92, root, jac4_16_0, jac4_16_1, dynamic_address);
	set_at<48, 256>(result, stg14_FIFO_buf92_jac4_16_1_merged1843_2179_res);
	hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2180_res = stg14_FIFO_buf92_jac4_16_1_merged1843_2180_select(stg14_FIFO_buf92, root, jac4_16_0, jac4_16_1, dynamic_address);
	set_at<64, 256>(result, stg14_FIFO_buf92_jac4_16_1_merged1843_2180_res);
	hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2181_res = stg14_FIFO_buf92_jac4_16_1_merged1843_2181_select(stg14_FIFO_buf92, root, jac4_16_0, jac4_16_1, dynamic_address);
	set_at<80, 256>(result, stg14_FIFO_buf92_jac4_16_1_merged1843_2181_res);
	hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2182_res = stg14_FIFO_buf92_jac4_16_1_merged1843_2182_select(stg14_FIFO_buf92, root, jac4_16_0, jac4_16_1, dynamic_address);
	set_at<96, 256>(result, stg14_FIFO_buf92_jac4_16_1_merged1843_2182_res);
	hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2183_res = stg14_FIFO_buf92_jac4_16_1_merged1843_2183_select(stg14_FIFO_buf92, root, jac4_16_0, jac4_16_1, dynamic_address);
	set_at<112, 256>(result, stg14_FIFO_buf92_jac4_16_1_merged1843_2183_res);
	hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2184_res = stg14_FIFO_buf92_jac4_16_1_merged1843_2184_select(stg14_FIFO_buf92, root, jac4_16_0, jac4_16_1, dynamic_address);
	set_at<128, 256>(result, stg14_FIFO_buf92_jac4_16_1_merged1843_2184_res);
	hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2185_res = stg14_FIFO_buf92_jac4_16_1_merged1843_2185_select(stg14_FIFO_buf92, root, jac4_16_0, jac4_16_1, dynamic_address);
	set_at<144, 256>(result, stg14_FIFO_buf92_jac4_16_1_merged1843_2185_res);
	hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2186_res = stg14_FIFO_buf92_jac4_16_1_merged1843_2186_select(stg14_FIFO_buf92, root, jac4_16_0, jac4_16_1, dynamic_address);
	set_at<160, 256>(result, stg14_FIFO_buf92_jac4_16_1_merged1843_2186_res);
	hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2187_res = stg14_FIFO_buf92_jac4_16_1_merged1843_2187_select(stg14_FIFO_buf92, root, jac4_16_0, jac4_16_1, dynamic_address);
	set_at<176, 256>(result, stg14_FIFO_buf92_jac4_16_1_merged1843_2187_res);
	hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2188_res = stg14_FIFO_buf92_jac4_16_1_merged1843_2188_select(stg14_FIFO_buf92, root, jac4_16_0, jac4_16_1, dynamic_address);
	set_at<192, 256>(result, stg14_FIFO_buf92_jac4_16_1_merged1843_2188_res);
	hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2189_res = stg14_FIFO_buf92_jac4_16_1_merged1843_2189_select(stg14_FIFO_buf92, root, jac4_16_0, jac4_16_1, dynamic_address);
	set_at<208, 256>(result, stg14_FIFO_buf92_jac4_16_1_merged1843_2189_res);
	hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2190_res = stg14_FIFO_buf92_jac4_16_1_merged1843_2190_select(stg14_FIFO_buf92, root, jac4_16_0, jac4_16_1, dynamic_address);
	set_at<224, 256>(result, stg14_FIFO_buf92_jac4_16_1_merged1843_2190_res);
	hw_uint<16> stg14_FIFO_buf92_jac4_16_1_merged1843_2191_res = stg14_FIFO_buf92_jac4_16_1_merged1843_2191_select(stg14_FIFO_buf92, root, jac4_16_0, jac4_16_1, dynamic_address);
	set_at<240, 256>(result, stg14_FIFO_buf92_jac4_16_1_merged1843_2191_res);
	return result;
}

// stg14_to_gp_128_ld93_merged1788_write
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1296
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1297
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1298
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1299
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1300
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1301
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1302
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1303
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1304
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1305
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1306
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1307
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1308
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1309
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1310
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1311
inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_write_bundle_write(hw_uint<256>& stg14_to_gp_128_ld93_merged1788_write, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1296_res = stg14_to_gp_128_ld93_merged1788_write.extract<0, 15>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1296_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1296_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1297_res = stg14_to_gp_128_ld93_merged1788_write.extract<16, 31>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1297_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1297_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1298_res = stg14_to_gp_128_ld93_merged1788_write.extract<32, 47>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1298_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1298_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1299_res = stg14_to_gp_128_ld93_merged1788_write.extract<48, 63>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1299_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1299_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1300_res = stg14_to_gp_128_ld93_merged1788_write.extract<64, 79>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1300_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1300_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1301_res = stg14_to_gp_128_ld93_merged1788_write.extract<80, 95>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1301_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1301_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1302_res = stg14_to_gp_128_ld93_merged1788_write.extract<96, 111>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1302_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1302_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1303_res = stg14_to_gp_128_ld93_merged1788_write.extract<112, 127>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1303_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1303_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1304_res = stg14_to_gp_128_ld93_merged1788_write.extract<128, 143>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1304_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1304_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1305_res = stg14_to_gp_128_ld93_merged1788_write.extract<144, 159>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1305_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1305_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1306_res = stg14_to_gp_128_ld93_merged1788_write.extract<160, 175>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1306_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1306_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1307_res = stg14_to_gp_128_ld93_merged1788_write.extract<176, 191>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1307_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1307_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1308_res = stg14_to_gp_128_ld93_merged1788_write.extract<192, 207>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1308_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1308_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1309_res = stg14_to_gp_128_ld93_merged1788_write.extract<208, 223>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1309_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1309_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1310_res = stg14_to_gp_128_ld93_merged1788_write.extract<224, 239>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1310_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1310_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1311_res = stg14_to_gp_128_ld93_merged1788_write.extract<240, 255>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1311_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_1311_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
}

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1152_merged_banks_4_cache {
	// RAM Box: {[15, 2111], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1153_merged_banks_4_cache {
	// RAM Box: {[14, 2110], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1154_merged_banks_4_cache {
	// RAM Box: {[13, 2109], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1155_merged_banks_4_cache {
	// RAM Box: {[12, 2108], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1156_merged_banks_4_cache {
	// RAM Box: {[11, 2107], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1157_merged_banks_4_cache {
	// RAM Box: {[10, 2106], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1158_merged_banks_4_cache {
	// RAM Box: {[9, 2105], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1159_merged_banks_4_cache {
	// RAM Box: {[8, 2104], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1160_merged_banks_4_cache {
	// RAM Box: {[7, 2103], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1161_merged_banks_4_cache {
	// RAM Box: {[6, 2102], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1162_merged_banks_4_cache {
	// RAM Box: {[5, 2101], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1163_merged_banks_4_cache {
	// RAM Box: {[4, 2100], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1164_merged_banks_4_cache {
	// RAM Box: {[3, 2099], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1165_merged_banks_4_cache {
	// RAM Box: {[2, 2098], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1166_merged_banks_4_cache {
	// RAM Box: {[1, 2113], [0, 1091]}
	// Capacity: 135
	// # of read delays: 4
  // 0, 1, 133, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}

	inline hw_uint<16> peek_134() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1167_merged_banks_4_cache {
	// RAM Box: {[0, 2112], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 133, 134
	hw_uint<16> f0;
	fifo<hw_uint<16>, 132> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_133() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_cache {
  // Reader addrs...
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[15 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[16 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[16 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[17 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[14 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[15 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[15 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[16 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[13 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[14 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[14 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[15 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[12 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[13 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[13 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[14 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[11 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[12 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[12 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[13 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[10 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[11 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[11 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[12 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[9 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[10 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[10 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[11 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[8 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[9 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[9 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[10 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[7 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[8 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[8 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[9 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[6 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[7 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[7 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[8 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[5 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[6 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[6 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[7 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[4 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[5 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[5 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[6 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[3 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[4 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[4 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[5 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[2 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[3 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[3 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[4 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[1 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[2 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[2 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[3 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[1 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[1 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[2 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // # of banks: 16
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1152_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1152_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1153_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1153_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1154_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1154_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1155_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1155_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1156_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1156_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1157_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1157_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1158_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1158_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1159_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1159_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1160_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1160_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1161_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1161_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1162_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1162_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1163_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1163_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1164_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1164_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1165_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1165_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1166_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1166_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1167_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1167_merged_banks_4;
};



inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1152_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1152, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1152_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1152);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1153_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1153, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1153_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1153);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1154_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1154, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1154_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1154);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1155_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1155, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1155_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1155);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1156_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1156, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1156_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1156);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1157_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1157, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1157_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1157);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1158_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1158, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1158_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1158);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1159_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1159, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1159_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1159);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1160_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1160, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1160_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1160);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1161_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1161, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1161_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1161);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1162_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1162, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1162_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1162);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1163_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1163, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1163_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1163);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1164_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1164, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1164_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1164);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1165_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1165, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1165_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1165);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1166_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1166, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1166_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1166);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1167_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1167, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1167_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1167);
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1088_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1088 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[15 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1152 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1152_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1152;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1089_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1089 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[16 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1167 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1167_merged_banks_4.peek_133();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1167;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1090_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1090 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[16 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1167 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1167_merged_banks_4.peek_0();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1167;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1091_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1091 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[17 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1166 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1166_merged_banks_4.peek_133();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1166;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1092_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1092 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[14 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1153 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1153_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1153;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1093_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1093 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[15 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1152 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1152_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1152;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1094_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1094 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[15 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1152 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1152_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1152;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1095_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1095 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[16 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1167 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1167_merged_banks_4.peek_133();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1167;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1096_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1096 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[13 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1154 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1154_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1154;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1097_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1097 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[14 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1153 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1153_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1153;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1098_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1098 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[14 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1153 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1153_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1153;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1099_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1099 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[15 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1152 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1152_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1152;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1100_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1100 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[12 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1155 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1155_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1155;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1101_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1101 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[13 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1154 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1154_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1154;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1102_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1102 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[13 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1154 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1154_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1154;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1103_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1103 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[14 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1153 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1153_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1153;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1104_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1104 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[11 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1156 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1156_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1156;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1105_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1105 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[12 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1155 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1155_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1155;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1106_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1106 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[12 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1155 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1155_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1155;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1107_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1107 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[13 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1154 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1154_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1154;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1108_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1108 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[10 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1157 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1157_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1157;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1109_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1109 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[11 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1156 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1156_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1156;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1110_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1110 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[11 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1156 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1156_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1156;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1111_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1111 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[12 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1155 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1155_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1155;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1112_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1112 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[9 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1158 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1158_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1158;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1113_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1113 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[10 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1157 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1157_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1157;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1114_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1114 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[10 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1157 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1157_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1157;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1115_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1115 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[11 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1156 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1156_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1156;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1116_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1116 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[8 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1159 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1159_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1159;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1117_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1117 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[9 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1158 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1158_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1158;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1118_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1118 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[9 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1158 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1158_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1158;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1119_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1119 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[10 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1157 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1157_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1157;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1120_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1120 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[7 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1160 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1160_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1160;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1121_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1121 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[8 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1159 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1159_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1159;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1122_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1122 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[8 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1159 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1159_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1159;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1123_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1123 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[9 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1158 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1158_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1158;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1124_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1124 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[6 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1161 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1161_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1161;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1125_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1125 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[7 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1160 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1160_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1160;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1126_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1126 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[7 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1160 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1160_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1160;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1127_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1127 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[8 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1159 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1159_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1159;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1128_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1128 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[5 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1162 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1162_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1162;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1129_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1129 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[6 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1161 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1161_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1161;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1130_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1130 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[6 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1161 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1161_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1161;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1131_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1131 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[7 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1160 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1160_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1160;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1132_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1132 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[4 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1163 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1163_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1163;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1133_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1133 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[5 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1162 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1162_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1162;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1134_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1134 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[5 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1162 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1162_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1162;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1135_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1135 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[6 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1161 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1161_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1161;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1136_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1136 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[3 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1164 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1164_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1164;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1137_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1137 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[4 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1163 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1163_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1163;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1138_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1138 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[4 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1163 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1163_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1163;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1139_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1139 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[5 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1162 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1162_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1162;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1140_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1140 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[2 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1165 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1165_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1165;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1141_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1141 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[3 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1164 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1164_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1164;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1142_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1142 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[3 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1164 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1164_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1164;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1143_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1143 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[4 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1163 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1163_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1163;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1144_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1144 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[1 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1166 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1166_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1166;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1145_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1145 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[2 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1165 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1165_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1165;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1146_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1146 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[2 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1165 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1165_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1165;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1147_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1147 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[3 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1164 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1164_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1164;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1148_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1148 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1167 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1167_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1167;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1149_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1149 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[1 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1166 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1166_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1166;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1150_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1150 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[1 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1166 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1166_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1166;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1151_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1815_1151 read pattern: { stg2_1_merged1815[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[2 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1165 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1165_merged_banks_4.peek_134();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1165;
  return 0;
}

// # of bundles = 2
// stg1_to_gp_98_ld73_merged1782_write
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1152
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1153
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1154
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1155
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1156
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1157
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1158
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1159
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1160
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1161
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1162
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1163
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1164
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1165
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1166
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1167
inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_write_bundle_write(hw_uint<256>& stg1_to_gp_98_ld73_merged1782_write, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1152_res = stg1_to_gp_98_ld73_merged1782_write.extract<0, 15>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1152_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1152_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1153_res = stg1_to_gp_98_ld73_merged1782_write.extract<16, 31>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1153_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1153_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1154_res = stg1_to_gp_98_ld73_merged1782_write.extract<32, 47>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1154_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1154_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1155_res = stg1_to_gp_98_ld73_merged1782_write.extract<48, 63>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1155_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1155_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1156_res = stg1_to_gp_98_ld73_merged1782_write.extract<64, 79>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1156_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1156_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1157_res = stg1_to_gp_98_ld73_merged1782_write.extract<80, 95>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1157_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1157_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1158_res = stg1_to_gp_98_ld73_merged1782_write.extract<96, 111>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1158_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1158_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1159_res = stg1_to_gp_98_ld73_merged1782_write.extract<112, 127>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1159_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1159_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1160_res = stg1_to_gp_98_ld73_merged1782_write.extract<128, 143>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1160_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1160_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1161_res = stg1_to_gp_98_ld73_merged1782_write.extract<144, 159>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1161_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1161_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1162_res = stg1_to_gp_98_ld73_merged1782_write.extract<160, 175>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1162_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1162_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1163_res = stg1_to_gp_98_ld73_merged1782_write.extract<176, 191>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1163_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1163_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1164_res = stg1_to_gp_98_ld73_merged1782_write.extract<192, 207>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1164_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1164_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1165_res = stg1_to_gp_98_ld73_merged1782_write.extract<208, 223>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1165_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1165_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1166_res = stg1_to_gp_98_ld73_merged1782_write.extract<224, 239>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1166_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1166_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1167_res = stg1_to_gp_98_ld73_merged1782_write.extract<240, 255>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1167_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_1167_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
}

// stg2_1_merged1815_read
//	stg1_FIFO_buf72_stg2_1_merged1815_1088
//	stg1_FIFO_buf72_stg2_1_merged1815_1089
//	stg1_FIFO_buf72_stg2_1_merged1815_1090
//	stg1_FIFO_buf72_stg2_1_merged1815_1091
//	stg1_FIFO_buf72_stg2_1_merged1815_1092
//	stg1_FIFO_buf72_stg2_1_merged1815_1093
//	stg1_FIFO_buf72_stg2_1_merged1815_1094
//	stg1_FIFO_buf72_stg2_1_merged1815_1095
//	stg1_FIFO_buf72_stg2_1_merged1815_1096
//	stg1_FIFO_buf72_stg2_1_merged1815_1097
//	stg1_FIFO_buf72_stg2_1_merged1815_1098
//	stg1_FIFO_buf72_stg2_1_merged1815_1099
//	stg1_FIFO_buf72_stg2_1_merged1815_1100
//	stg1_FIFO_buf72_stg2_1_merged1815_1101
//	stg1_FIFO_buf72_stg2_1_merged1815_1102
//	stg1_FIFO_buf72_stg2_1_merged1815_1103
//	stg1_FIFO_buf72_stg2_1_merged1815_1104
//	stg1_FIFO_buf72_stg2_1_merged1815_1105
//	stg1_FIFO_buf72_stg2_1_merged1815_1106
//	stg1_FIFO_buf72_stg2_1_merged1815_1107
//	stg1_FIFO_buf72_stg2_1_merged1815_1108
//	stg1_FIFO_buf72_stg2_1_merged1815_1109
//	stg1_FIFO_buf72_stg2_1_merged1815_1110
//	stg1_FIFO_buf72_stg2_1_merged1815_1111
//	stg1_FIFO_buf72_stg2_1_merged1815_1112
//	stg1_FIFO_buf72_stg2_1_merged1815_1113
//	stg1_FIFO_buf72_stg2_1_merged1815_1114
//	stg1_FIFO_buf72_stg2_1_merged1815_1115
//	stg1_FIFO_buf72_stg2_1_merged1815_1116
//	stg1_FIFO_buf72_stg2_1_merged1815_1117
//	stg1_FIFO_buf72_stg2_1_merged1815_1118
//	stg1_FIFO_buf72_stg2_1_merged1815_1119
//	stg1_FIFO_buf72_stg2_1_merged1815_1120
//	stg1_FIFO_buf72_stg2_1_merged1815_1121
//	stg1_FIFO_buf72_stg2_1_merged1815_1122
//	stg1_FIFO_buf72_stg2_1_merged1815_1123
//	stg1_FIFO_buf72_stg2_1_merged1815_1124
//	stg1_FIFO_buf72_stg2_1_merged1815_1125
//	stg1_FIFO_buf72_stg2_1_merged1815_1126
//	stg1_FIFO_buf72_stg2_1_merged1815_1127
//	stg1_FIFO_buf72_stg2_1_merged1815_1128
//	stg1_FIFO_buf72_stg2_1_merged1815_1129
//	stg1_FIFO_buf72_stg2_1_merged1815_1130
//	stg1_FIFO_buf72_stg2_1_merged1815_1131
//	stg1_FIFO_buf72_stg2_1_merged1815_1132
//	stg1_FIFO_buf72_stg2_1_merged1815_1133
//	stg1_FIFO_buf72_stg2_1_merged1815_1134
//	stg1_FIFO_buf72_stg2_1_merged1815_1135
//	stg1_FIFO_buf72_stg2_1_merged1815_1136
//	stg1_FIFO_buf72_stg2_1_merged1815_1137
//	stg1_FIFO_buf72_stg2_1_merged1815_1138
//	stg1_FIFO_buf72_stg2_1_merged1815_1139
//	stg1_FIFO_buf72_stg2_1_merged1815_1140
//	stg1_FIFO_buf72_stg2_1_merged1815_1141
//	stg1_FIFO_buf72_stg2_1_merged1815_1142
//	stg1_FIFO_buf72_stg2_1_merged1815_1143
//	stg1_FIFO_buf72_stg2_1_merged1815_1144
//	stg1_FIFO_buf72_stg2_1_merged1815_1145
//	stg1_FIFO_buf72_stg2_1_merged1815_1146
//	stg1_FIFO_buf72_stg2_1_merged1815_1147
//	stg1_FIFO_buf72_stg2_1_merged1815_1148
//	stg1_FIFO_buf72_stg2_1_merged1815_1149
//	stg1_FIFO_buf72_stg2_1_merged1815_1150
//	stg1_FIFO_buf72_stg2_1_merged1815_1151
inline hw_uint<1024> stg1_FIFO_buf72_stg2_1_merged1815_read_bundle_read(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg1_FIFO_buf72_stg2_1_merged1815_1088
    // stg1_FIFO_buf72_stg2_1_merged1815_1089
    // stg1_FIFO_buf72_stg2_1_merged1815_1090
    // stg1_FIFO_buf72_stg2_1_merged1815_1091
    // stg1_FIFO_buf72_stg2_1_merged1815_1092
    // stg1_FIFO_buf72_stg2_1_merged1815_1093
    // stg1_FIFO_buf72_stg2_1_merged1815_1094
    // stg1_FIFO_buf72_stg2_1_merged1815_1095
    // stg1_FIFO_buf72_stg2_1_merged1815_1096
    // stg1_FIFO_buf72_stg2_1_merged1815_1097
    // stg1_FIFO_buf72_stg2_1_merged1815_1098
    // stg1_FIFO_buf72_stg2_1_merged1815_1099
    // stg1_FIFO_buf72_stg2_1_merged1815_1100
    // stg1_FIFO_buf72_stg2_1_merged1815_1101
    // stg1_FIFO_buf72_stg2_1_merged1815_1102
    // stg1_FIFO_buf72_stg2_1_merged1815_1103
    // stg1_FIFO_buf72_stg2_1_merged1815_1104
    // stg1_FIFO_buf72_stg2_1_merged1815_1105
    // stg1_FIFO_buf72_stg2_1_merged1815_1106
    // stg1_FIFO_buf72_stg2_1_merged1815_1107
    // stg1_FIFO_buf72_stg2_1_merged1815_1108
    // stg1_FIFO_buf72_stg2_1_merged1815_1109
    // stg1_FIFO_buf72_stg2_1_merged1815_1110
    // stg1_FIFO_buf72_stg2_1_merged1815_1111
    // stg1_FIFO_buf72_stg2_1_merged1815_1112
    // stg1_FIFO_buf72_stg2_1_merged1815_1113
    // stg1_FIFO_buf72_stg2_1_merged1815_1114
    // stg1_FIFO_buf72_stg2_1_merged1815_1115
    // stg1_FIFO_buf72_stg2_1_merged1815_1116
    // stg1_FIFO_buf72_stg2_1_merged1815_1117
    // stg1_FIFO_buf72_stg2_1_merged1815_1118
    // stg1_FIFO_buf72_stg2_1_merged1815_1119
    // stg1_FIFO_buf72_stg2_1_merged1815_1120
    // stg1_FIFO_buf72_stg2_1_merged1815_1121
    // stg1_FIFO_buf72_stg2_1_merged1815_1122
    // stg1_FIFO_buf72_stg2_1_merged1815_1123
    // stg1_FIFO_buf72_stg2_1_merged1815_1124
    // stg1_FIFO_buf72_stg2_1_merged1815_1125
    // stg1_FIFO_buf72_stg2_1_merged1815_1126
    // stg1_FIFO_buf72_stg2_1_merged1815_1127
    // stg1_FIFO_buf72_stg2_1_merged1815_1128
    // stg1_FIFO_buf72_stg2_1_merged1815_1129
    // stg1_FIFO_buf72_stg2_1_merged1815_1130
    // stg1_FIFO_buf72_stg2_1_merged1815_1131
    // stg1_FIFO_buf72_stg2_1_merged1815_1132
    // stg1_FIFO_buf72_stg2_1_merged1815_1133
    // stg1_FIFO_buf72_stg2_1_merged1815_1134
    // stg1_FIFO_buf72_stg2_1_merged1815_1135
    // stg1_FIFO_buf72_stg2_1_merged1815_1136
    // stg1_FIFO_buf72_stg2_1_merged1815_1137
    // stg1_FIFO_buf72_stg2_1_merged1815_1138
    // stg1_FIFO_buf72_stg2_1_merged1815_1139
    // stg1_FIFO_buf72_stg2_1_merged1815_1140
    // stg1_FIFO_buf72_stg2_1_merged1815_1141
    // stg1_FIFO_buf72_stg2_1_merged1815_1142
    // stg1_FIFO_buf72_stg2_1_merged1815_1143
    // stg1_FIFO_buf72_stg2_1_merged1815_1144
    // stg1_FIFO_buf72_stg2_1_merged1815_1145
    // stg1_FIFO_buf72_stg2_1_merged1815_1146
    // stg1_FIFO_buf72_stg2_1_merged1815_1147
    // stg1_FIFO_buf72_stg2_1_merged1815_1148
    // stg1_FIFO_buf72_stg2_1_merged1815_1149
    // stg1_FIFO_buf72_stg2_1_merged1815_1150
    // stg1_FIFO_buf72_stg2_1_merged1815_1151

	hw_uint<1024> result;
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1088_res = stg1_FIFO_buf72_stg2_1_merged1815_1088_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<0, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1088_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1089_res = stg1_FIFO_buf72_stg2_1_merged1815_1089_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<16, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1089_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1090_res = stg1_FIFO_buf72_stg2_1_merged1815_1090_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<32, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1090_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1091_res = stg1_FIFO_buf72_stg2_1_merged1815_1091_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<48, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1091_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1092_res = stg1_FIFO_buf72_stg2_1_merged1815_1092_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<64, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1092_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1093_res = stg1_FIFO_buf72_stg2_1_merged1815_1093_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<80, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1093_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1094_res = stg1_FIFO_buf72_stg2_1_merged1815_1094_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<96, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1094_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1095_res = stg1_FIFO_buf72_stg2_1_merged1815_1095_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<112, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1095_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1096_res = stg1_FIFO_buf72_stg2_1_merged1815_1096_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<128, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1096_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1097_res = stg1_FIFO_buf72_stg2_1_merged1815_1097_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<144, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1097_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1098_res = stg1_FIFO_buf72_stg2_1_merged1815_1098_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<160, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1098_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1099_res = stg1_FIFO_buf72_stg2_1_merged1815_1099_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<176, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1099_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1100_res = stg1_FIFO_buf72_stg2_1_merged1815_1100_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<192, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1100_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1101_res = stg1_FIFO_buf72_stg2_1_merged1815_1101_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<208, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1101_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1102_res = stg1_FIFO_buf72_stg2_1_merged1815_1102_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<224, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1102_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1103_res = stg1_FIFO_buf72_stg2_1_merged1815_1103_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<240, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1103_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1104_res = stg1_FIFO_buf72_stg2_1_merged1815_1104_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<256, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1104_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1105_res = stg1_FIFO_buf72_stg2_1_merged1815_1105_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<272, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1105_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1106_res = stg1_FIFO_buf72_stg2_1_merged1815_1106_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<288, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1106_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1107_res = stg1_FIFO_buf72_stg2_1_merged1815_1107_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<304, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1107_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1108_res = stg1_FIFO_buf72_stg2_1_merged1815_1108_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<320, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1108_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1109_res = stg1_FIFO_buf72_stg2_1_merged1815_1109_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<336, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1109_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1110_res = stg1_FIFO_buf72_stg2_1_merged1815_1110_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<352, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1110_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1111_res = stg1_FIFO_buf72_stg2_1_merged1815_1111_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<368, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1111_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1112_res = stg1_FIFO_buf72_stg2_1_merged1815_1112_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<384, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1112_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1113_res = stg1_FIFO_buf72_stg2_1_merged1815_1113_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<400, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1113_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1114_res = stg1_FIFO_buf72_stg2_1_merged1815_1114_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<416, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1114_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1115_res = stg1_FIFO_buf72_stg2_1_merged1815_1115_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<432, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1115_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1116_res = stg1_FIFO_buf72_stg2_1_merged1815_1116_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<448, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1116_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1117_res = stg1_FIFO_buf72_stg2_1_merged1815_1117_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<464, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1117_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1118_res = stg1_FIFO_buf72_stg2_1_merged1815_1118_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<480, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1118_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1119_res = stg1_FIFO_buf72_stg2_1_merged1815_1119_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<496, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1119_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1120_res = stg1_FIFO_buf72_stg2_1_merged1815_1120_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<512, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1120_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1121_res = stg1_FIFO_buf72_stg2_1_merged1815_1121_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<528, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1121_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1122_res = stg1_FIFO_buf72_stg2_1_merged1815_1122_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<544, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1122_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1123_res = stg1_FIFO_buf72_stg2_1_merged1815_1123_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<560, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1123_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1124_res = stg1_FIFO_buf72_stg2_1_merged1815_1124_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<576, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1124_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1125_res = stg1_FIFO_buf72_stg2_1_merged1815_1125_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<592, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1125_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1126_res = stg1_FIFO_buf72_stg2_1_merged1815_1126_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<608, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1126_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1127_res = stg1_FIFO_buf72_stg2_1_merged1815_1127_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<624, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1127_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1128_res = stg1_FIFO_buf72_stg2_1_merged1815_1128_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<640, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1128_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1129_res = stg1_FIFO_buf72_stg2_1_merged1815_1129_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<656, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1129_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1130_res = stg1_FIFO_buf72_stg2_1_merged1815_1130_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<672, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1130_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1131_res = stg1_FIFO_buf72_stg2_1_merged1815_1131_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<688, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1131_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1132_res = stg1_FIFO_buf72_stg2_1_merged1815_1132_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<704, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1132_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1133_res = stg1_FIFO_buf72_stg2_1_merged1815_1133_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<720, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1133_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1134_res = stg1_FIFO_buf72_stg2_1_merged1815_1134_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<736, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1134_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1135_res = stg1_FIFO_buf72_stg2_1_merged1815_1135_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<752, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1135_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1136_res = stg1_FIFO_buf72_stg2_1_merged1815_1136_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<768, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1136_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1137_res = stg1_FIFO_buf72_stg2_1_merged1815_1137_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<784, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1137_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1138_res = stg1_FIFO_buf72_stg2_1_merged1815_1138_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<800, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1138_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1139_res = stg1_FIFO_buf72_stg2_1_merged1815_1139_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<816, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1139_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1140_res = stg1_FIFO_buf72_stg2_1_merged1815_1140_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<832, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1140_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1141_res = stg1_FIFO_buf72_stg2_1_merged1815_1141_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<848, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1141_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1142_res = stg1_FIFO_buf72_stg2_1_merged1815_1142_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<864, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1142_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1143_res = stg1_FIFO_buf72_stg2_1_merged1815_1143_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<880, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1143_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1144_res = stg1_FIFO_buf72_stg2_1_merged1815_1144_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<896, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1144_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1145_res = stg1_FIFO_buf72_stg2_1_merged1815_1145_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<912, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1145_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1146_res = stg1_FIFO_buf72_stg2_1_merged1815_1146_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<928, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1146_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1147_res = stg1_FIFO_buf72_stg2_1_merged1815_1147_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<944, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1147_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1148_res = stg1_FIFO_buf72_stg2_1_merged1815_1148_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<960, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1148_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1149_res = stg1_FIFO_buf72_stg2_1_merged1815_1149_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<976, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1149_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1150_res = stg1_FIFO_buf72_stg2_1_merged1815_1150_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<992, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1150_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1815_1151_res = stg1_FIFO_buf72_stg2_1_merged1815_1151_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<1008, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1815_1151_res);
	return result;
}

struct stg2_stg2_1_merged1815_1072_to_stg2_stg2_ld33_merged1772_1056_cache {
	// RAM Box: {[15, 2111], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1815_1073_to_stg2_stg2_ld33_merged1772_1057_cache {
	// RAM Box: {[14, 2110], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1815_1074_to_stg2_stg2_ld33_merged1772_1058_cache {
	// RAM Box: {[13, 2109], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1815_1075_to_stg2_stg2_ld33_merged1772_1059_cache {
	// RAM Box: {[12, 2108], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1815_1076_to_stg2_stg2_ld33_merged1772_1060_cache {
	// RAM Box: {[11, 2107], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1815_1077_to_stg2_stg2_ld33_merged1772_1061_cache {
	// RAM Box: {[10, 2106], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1815_1078_to_stg2_stg2_ld33_merged1772_1062_cache {
	// RAM Box: {[9, 2105], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1815_1079_to_stg2_stg2_ld33_merged1772_1063_cache {
	// RAM Box: {[8, 2104], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1815_1080_to_stg2_stg2_ld33_merged1772_1064_cache {
	// RAM Box: {[7, 2103], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1815_1081_to_stg2_stg2_ld33_merged1772_1065_cache {
	// RAM Box: {[6, 2102], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1815_1082_to_stg2_stg2_ld33_merged1772_1066_cache {
	// RAM Box: {[5, 2101], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1815_1083_to_stg2_stg2_ld33_merged1772_1067_cache {
	// RAM Box: {[4, 2100], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1815_1084_to_stg2_stg2_ld33_merged1772_1068_cache {
	// RAM Box: {[3, 2099], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1815_1085_to_stg2_stg2_ld33_merged1772_1069_cache {
	// RAM Box: {[2, 2098], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1815_1086_to_stg2_stg2_ld33_merged1772_1070_cache {
	// RAM Box: {[1, 2097], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1815_1087_to_stg2_stg2_ld33_merged1772_1071_cache {
	// RAM Box: {[0, 2096], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_cache {
  // Reader addrs...
    // { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[15 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
    // { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[14 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
    // { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[13 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
    // { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[12 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
    // { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[11 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
    // { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[10 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
    // { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[9 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
    // { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[8 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
    // { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[7 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
    // { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[6 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
    // { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[5 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
    // { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[4 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
    // { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[3 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
    // { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[2 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
    // { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[1 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
    // { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
  // # of banks: 16
  stg2_stg2_1_merged1815_1072_to_stg2_stg2_ld33_merged1772_1056_cache stg2_stg2_1_merged1815_1072_to_stg2_stg2_ld33_merged1772_1056;
  stg2_stg2_1_merged1815_1073_to_stg2_stg2_ld33_merged1772_1057_cache stg2_stg2_1_merged1815_1073_to_stg2_stg2_ld33_merged1772_1057;
  stg2_stg2_1_merged1815_1074_to_stg2_stg2_ld33_merged1772_1058_cache stg2_stg2_1_merged1815_1074_to_stg2_stg2_ld33_merged1772_1058;
  stg2_stg2_1_merged1815_1075_to_stg2_stg2_ld33_merged1772_1059_cache stg2_stg2_1_merged1815_1075_to_stg2_stg2_ld33_merged1772_1059;
  stg2_stg2_1_merged1815_1076_to_stg2_stg2_ld33_merged1772_1060_cache stg2_stg2_1_merged1815_1076_to_stg2_stg2_ld33_merged1772_1060;
  stg2_stg2_1_merged1815_1077_to_stg2_stg2_ld33_merged1772_1061_cache stg2_stg2_1_merged1815_1077_to_stg2_stg2_ld33_merged1772_1061;
  stg2_stg2_1_merged1815_1078_to_stg2_stg2_ld33_merged1772_1062_cache stg2_stg2_1_merged1815_1078_to_stg2_stg2_ld33_merged1772_1062;
  stg2_stg2_1_merged1815_1079_to_stg2_stg2_ld33_merged1772_1063_cache stg2_stg2_1_merged1815_1079_to_stg2_stg2_ld33_merged1772_1063;
  stg2_stg2_1_merged1815_1080_to_stg2_stg2_ld33_merged1772_1064_cache stg2_stg2_1_merged1815_1080_to_stg2_stg2_ld33_merged1772_1064;
  stg2_stg2_1_merged1815_1081_to_stg2_stg2_ld33_merged1772_1065_cache stg2_stg2_1_merged1815_1081_to_stg2_stg2_ld33_merged1772_1065;
  stg2_stg2_1_merged1815_1082_to_stg2_stg2_ld33_merged1772_1066_cache stg2_stg2_1_merged1815_1082_to_stg2_stg2_ld33_merged1772_1066;
  stg2_stg2_1_merged1815_1083_to_stg2_stg2_ld33_merged1772_1067_cache stg2_stg2_1_merged1815_1083_to_stg2_stg2_ld33_merged1772_1067;
  stg2_stg2_1_merged1815_1084_to_stg2_stg2_ld33_merged1772_1068_cache stg2_stg2_1_merged1815_1084_to_stg2_stg2_ld33_merged1772_1068;
  stg2_stg2_1_merged1815_1085_to_stg2_stg2_ld33_merged1772_1069_cache stg2_stg2_1_merged1815_1085_to_stg2_stg2_ld33_merged1772_1069;
  stg2_stg2_1_merged1815_1086_to_stg2_stg2_ld33_merged1772_1070_cache stg2_stg2_1_merged1815_1086_to_stg2_stg2_ld33_merged1772_1070;
  stg2_stg2_1_merged1815_1087_to_stg2_stg2_ld33_merged1772_1071_cache stg2_stg2_1_merged1815_1087_to_stg2_stg2_ld33_merged1772_1071;
};



inline void stg2_stg2_1_merged1815_1072_write(hw_uint<16>& stg2_stg2_1_merged1815_1072, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1815_1072_to_stg2_stg2_ld33_merged1772_1056.push(stg2_stg2_1_merged1815_1072);
}

inline void stg2_stg2_1_merged1815_1073_write(hw_uint<16>& stg2_stg2_1_merged1815_1073, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1815_1073_to_stg2_stg2_ld33_merged1772_1057.push(stg2_stg2_1_merged1815_1073);
}

inline void stg2_stg2_1_merged1815_1074_write(hw_uint<16>& stg2_stg2_1_merged1815_1074, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1815_1074_to_stg2_stg2_ld33_merged1772_1058.push(stg2_stg2_1_merged1815_1074);
}

inline void stg2_stg2_1_merged1815_1075_write(hw_uint<16>& stg2_stg2_1_merged1815_1075, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1815_1075_to_stg2_stg2_ld33_merged1772_1059.push(stg2_stg2_1_merged1815_1075);
}

inline void stg2_stg2_1_merged1815_1076_write(hw_uint<16>& stg2_stg2_1_merged1815_1076, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1815_1076_to_stg2_stg2_ld33_merged1772_1060.push(stg2_stg2_1_merged1815_1076);
}

inline void stg2_stg2_1_merged1815_1077_write(hw_uint<16>& stg2_stg2_1_merged1815_1077, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1815_1077_to_stg2_stg2_ld33_merged1772_1061.push(stg2_stg2_1_merged1815_1077);
}

inline void stg2_stg2_1_merged1815_1078_write(hw_uint<16>& stg2_stg2_1_merged1815_1078, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1815_1078_to_stg2_stg2_ld33_merged1772_1062.push(stg2_stg2_1_merged1815_1078);
}

inline void stg2_stg2_1_merged1815_1079_write(hw_uint<16>& stg2_stg2_1_merged1815_1079, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1815_1079_to_stg2_stg2_ld33_merged1772_1063.push(stg2_stg2_1_merged1815_1079);
}

inline void stg2_stg2_1_merged1815_1080_write(hw_uint<16>& stg2_stg2_1_merged1815_1080, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1815_1080_to_stg2_stg2_ld33_merged1772_1064.push(stg2_stg2_1_merged1815_1080);
}

inline void stg2_stg2_1_merged1815_1081_write(hw_uint<16>& stg2_stg2_1_merged1815_1081, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1815_1081_to_stg2_stg2_ld33_merged1772_1065.push(stg2_stg2_1_merged1815_1081);
}

inline void stg2_stg2_1_merged1815_1082_write(hw_uint<16>& stg2_stg2_1_merged1815_1082, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1815_1082_to_stg2_stg2_ld33_merged1772_1066.push(stg2_stg2_1_merged1815_1082);
}

inline void stg2_stg2_1_merged1815_1083_write(hw_uint<16>& stg2_stg2_1_merged1815_1083, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1815_1083_to_stg2_stg2_ld33_merged1772_1067.push(stg2_stg2_1_merged1815_1083);
}

inline void stg2_stg2_1_merged1815_1084_write(hw_uint<16>& stg2_stg2_1_merged1815_1084, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1815_1084_to_stg2_stg2_ld33_merged1772_1068.push(stg2_stg2_1_merged1815_1084);
}

inline void stg2_stg2_1_merged1815_1085_write(hw_uint<16>& stg2_stg2_1_merged1815_1085, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1815_1085_to_stg2_stg2_ld33_merged1772_1069.push(stg2_stg2_1_merged1815_1085);
}

inline void stg2_stg2_1_merged1815_1086_write(hw_uint<16>& stg2_stg2_1_merged1815_1086, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1815_1086_to_stg2_stg2_ld33_merged1772_1070.push(stg2_stg2_1_merged1815_1086);
}

inline void stg2_stg2_1_merged1815_1087_write(hw_uint<16>& stg2_stg2_1_merged1815_1087, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1815_1087_to_stg2_stg2_ld33_merged1772_1071.push(stg2_stg2_1_merged1815_1087);
}

inline hw_uint<16> stg2_stg2_ld33_merged1772_1056_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1772_1056 read pattern: { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[15 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
  // Read schedule : { stg2_ld33_merged1772[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 10] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged1815_1072 = stg2.stg2_stg2_1_merged1815_1072_to_stg2_stg2_ld33_merged1772_1056.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1815_1072;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1772_1057_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1772_1057 read pattern: { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[14 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
  // Read schedule : { stg2_ld33_merged1772[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 10] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged1815_1073 = stg2.stg2_stg2_1_merged1815_1073_to_stg2_stg2_ld33_merged1772_1057.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1815_1073;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1772_1058_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1772_1058 read pattern: { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[13 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
  // Read schedule : { stg2_ld33_merged1772[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 10] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged1815_1074 = stg2.stg2_stg2_1_merged1815_1074_to_stg2_stg2_ld33_merged1772_1058.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1815_1074;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1772_1059_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1772_1059 read pattern: { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[12 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
  // Read schedule : { stg2_ld33_merged1772[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 10] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged1815_1075 = stg2.stg2_stg2_1_merged1815_1075_to_stg2_stg2_ld33_merged1772_1059.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1815_1075;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1772_1060_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1772_1060 read pattern: { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[11 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
  // Read schedule : { stg2_ld33_merged1772[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 10] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged1815_1076 = stg2.stg2_stg2_1_merged1815_1076_to_stg2_stg2_ld33_merged1772_1060.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1815_1076;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1772_1061_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1772_1061 read pattern: { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[10 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
  // Read schedule : { stg2_ld33_merged1772[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 10] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged1815_1077 = stg2.stg2_stg2_1_merged1815_1077_to_stg2_stg2_ld33_merged1772_1061.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1815_1077;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1772_1062_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1772_1062 read pattern: { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[9 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
  // Read schedule : { stg2_ld33_merged1772[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 10] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged1815_1078 = stg2.stg2_stg2_1_merged1815_1078_to_stg2_stg2_ld33_merged1772_1062.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1815_1078;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1772_1063_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1772_1063 read pattern: { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[8 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
  // Read schedule : { stg2_ld33_merged1772[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 10] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged1815_1079 = stg2.stg2_stg2_1_merged1815_1079_to_stg2_stg2_ld33_merged1772_1063.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1815_1079;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1772_1064_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1772_1064 read pattern: { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[7 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
  // Read schedule : { stg2_ld33_merged1772[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 10] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged1815_1080 = stg2.stg2_stg2_1_merged1815_1080_to_stg2_stg2_ld33_merged1772_1064.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1815_1080;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1772_1065_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1772_1065 read pattern: { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[6 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
  // Read schedule : { stg2_ld33_merged1772[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 10] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged1815_1081 = stg2.stg2_stg2_1_merged1815_1081_to_stg2_stg2_ld33_merged1772_1065.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1815_1081;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1772_1066_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1772_1066 read pattern: { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[5 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
  // Read schedule : { stg2_ld33_merged1772[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 10] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged1815_1082 = stg2.stg2_stg2_1_merged1815_1082_to_stg2_stg2_ld33_merged1772_1066.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1815_1082;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1772_1067_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1772_1067 read pattern: { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[4 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
  // Read schedule : { stg2_ld33_merged1772[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 10] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged1815_1083 = stg2.stg2_stg2_1_merged1815_1083_to_stg2_stg2_ld33_merged1772_1067.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1815_1083;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1772_1068_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1772_1068 read pattern: { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[3 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
  // Read schedule : { stg2_ld33_merged1772[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 10] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged1815_1084 = stg2.stg2_stg2_1_merged1815_1084_to_stg2_stg2_ld33_merged1772_1068.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1815_1084;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1772_1069_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1772_1069 read pattern: { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[2 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
  // Read schedule : { stg2_ld33_merged1772[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 10] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged1815_1085 = stg2.stg2_stg2_1_merged1815_1085_to_stg2_stg2_ld33_merged1772_1069.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1815_1085;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1772_1070_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1772_1070 read pattern: { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[1 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
  // Read schedule : { stg2_ld33_merged1772[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 10] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged1815_1086 = stg2.stg2_stg2_1_merged1815_1086_to_stg2_stg2_ld33_merged1772_1070.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1815_1086;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1772_1071_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1772_1071 read pattern: { stg2_ld33_merged1772[root = 0, stg2_ld34, stg2_ld33] -> stg2[16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1091 and 0 <= stg2_ld33 <= 131 }
  // Read schedule : { stg2_ld33_merged1772[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 10] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged1815_1087 = stg2.stg2_stg2_1_merged1815_1087_to_stg2_stg2_ld33_merged1772_1071.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1815_1087;
  return 0;
}

// # of bundles = 2
// stg2_1_merged1815_write
//	stg2_stg2_1_merged1815_1072
//	stg2_stg2_1_merged1815_1073
//	stg2_stg2_1_merged1815_1074
//	stg2_stg2_1_merged1815_1075
//	stg2_stg2_1_merged1815_1076
//	stg2_stg2_1_merged1815_1077
//	stg2_stg2_1_merged1815_1078
//	stg2_stg2_1_merged1815_1079
//	stg2_stg2_1_merged1815_1080
//	stg2_stg2_1_merged1815_1081
//	stg2_stg2_1_merged1815_1082
//	stg2_stg2_1_merged1815_1083
//	stg2_stg2_1_merged1815_1084
//	stg2_stg2_1_merged1815_1085
//	stg2_stg2_1_merged1815_1086
//	stg2_stg2_1_merged1815_1087
inline void stg2_stg2_1_merged1815_write_bundle_write(hw_uint<256>& stg2_1_merged1815_write, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
	hw_uint<16> stg2_stg2_1_merged1815_1072_res = stg2_1_merged1815_write.extract<0, 15>();
	stg2_stg2_1_merged1815_1072_write(stg2_stg2_1_merged1815_1072_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1815_1073_res = stg2_1_merged1815_write.extract<16, 31>();
	stg2_stg2_1_merged1815_1073_write(stg2_stg2_1_merged1815_1073_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1815_1074_res = stg2_1_merged1815_write.extract<32, 47>();
	stg2_stg2_1_merged1815_1074_write(stg2_stg2_1_merged1815_1074_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1815_1075_res = stg2_1_merged1815_write.extract<48, 63>();
	stg2_stg2_1_merged1815_1075_write(stg2_stg2_1_merged1815_1075_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1815_1076_res = stg2_1_merged1815_write.extract<64, 79>();
	stg2_stg2_1_merged1815_1076_write(stg2_stg2_1_merged1815_1076_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1815_1077_res = stg2_1_merged1815_write.extract<80, 95>();
	stg2_stg2_1_merged1815_1077_write(stg2_stg2_1_merged1815_1077_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1815_1078_res = stg2_1_merged1815_write.extract<96, 111>();
	stg2_stg2_1_merged1815_1078_write(stg2_stg2_1_merged1815_1078_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1815_1079_res = stg2_1_merged1815_write.extract<112, 127>();
	stg2_stg2_1_merged1815_1079_write(stg2_stg2_1_merged1815_1079_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1815_1080_res = stg2_1_merged1815_write.extract<128, 143>();
	stg2_stg2_1_merged1815_1080_write(stg2_stg2_1_merged1815_1080_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1815_1081_res = stg2_1_merged1815_write.extract<144, 159>();
	stg2_stg2_1_merged1815_1081_write(stg2_stg2_1_merged1815_1081_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1815_1082_res = stg2_1_merged1815_write.extract<160, 175>();
	stg2_stg2_1_merged1815_1082_write(stg2_stg2_1_merged1815_1082_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1815_1083_res = stg2_1_merged1815_write.extract<176, 191>();
	stg2_stg2_1_merged1815_1083_write(stg2_stg2_1_merged1815_1083_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1815_1084_res = stg2_1_merged1815_write.extract<192, 207>();
	stg2_stg2_1_merged1815_1084_write(stg2_stg2_1_merged1815_1084_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1815_1085_res = stg2_1_merged1815_write.extract<208, 223>();
	stg2_stg2_1_merged1815_1085_write(stg2_stg2_1_merged1815_1085_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1815_1086_res = stg2_1_merged1815_write.extract<224, 239>();
	stg2_stg2_1_merged1815_1086_write(stg2_stg2_1_merged1815_1086_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1815_1087_res = stg2_1_merged1815_write.extract<240, 255>();
	stg2_stg2_1_merged1815_1087_write(stg2_stg2_1_merged1815_1087_res, stg2, root, stg2_0, stg2_1, dynamic_address);
}

// stg2_ld33_merged1772_read
//	stg2_stg2_ld33_merged1772_1056
//	stg2_stg2_ld33_merged1772_1057
//	stg2_stg2_ld33_merged1772_1058
//	stg2_stg2_ld33_merged1772_1059
//	stg2_stg2_ld33_merged1772_1060
//	stg2_stg2_ld33_merged1772_1061
//	stg2_stg2_ld33_merged1772_1062
//	stg2_stg2_ld33_merged1772_1063
//	stg2_stg2_ld33_merged1772_1064
//	stg2_stg2_ld33_merged1772_1065
//	stg2_stg2_ld33_merged1772_1066
//	stg2_stg2_ld33_merged1772_1067
//	stg2_stg2_ld33_merged1772_1068
//	stg2_stg2_ld33_merged1772_1069
//	stg2_stg2_ld33_merged1772_1070
//	stg2_stg2_ld33_merged1772_1071
inline hw_uint<256> stg2_stg2_ld33_merged1772_read_bundle_read(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
  // # of ports in bundle: 16
    // stg2_stg2_ld33_merged1772_1056
    // stg2_stg2_ld33_merged1772_1057
    // stg2_stg2_ld33_merged1772_1058
    // stg2_stg2_ld33_merged1772_1059
    // stg2_stg2_ld33_merged1772_1060
    // stg2_stg2_ld33_merged1772_1061
    // stg2_stg2_ld33_merged1772_1062
    // stg2_stg2_ld33_merged1772_1063
    // stg2_stg2_ld33_merged1772_1064
    // stg2_stg2_ld33_merged1772_1065
    // stg2_stg2_ld33_merged1772_1066
    // stg2_stg2_ld33_merged1772_1067
    // stg2_stg2_ld33_merged1772_1068
    // stg2_stg2_ld33_merged1772_1069
    // stg2_stg2_ld33_merged1772_1070
    // stg2_stg2_ld33_merged1772_1071

	hw_uint<256> result;
	hw_uint<16> stg2_stg2_ld33_merged1772_1056_res = stg2_stg2_ld33_merged1772_1056_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<0, 256>(result, stg2_stg2_ld33_merged1772_1056_res);
	hw_uint<16> stg2_stg2_ld33_merged1772_1057_res = stg2_stg2_ld33_merged1772_1057_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<16, 256>(result, stg2_stg2_ld33_merged1772_1057_res);
	hw_uint<16> stg2_stg2_ld33_merged1772_1058_res = stg2_stg2_ld33_merged1772_1058_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<32, 256>(result, stg2_stg2_ld33_merged1772_1058_res);
	hw_uint<16> stg2_stg2_ld33_merged1772_1059_res = stg2_stg2_ld33_merged1772_1059_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<48, 256>(result, stg2_stg2_ld33_merged1772_1059_res);
	hw_uint<16> stg2_stg2_ld33_merged1772_1060_res = stg2_stg2_ld33_merged1772_1060_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<64, 256>(result, stg2_stg2_ld33_merged1772_1060_res);
	hw_uint<16> stg2_stg2_ld33_merged1772_1061_res = stg2_stg2_ld33_merged1772_1061_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<80, 256>(result, stg2_stg2_ld33_merged1772_1061_res);
	hw_uint<16> stg2_stg2_ld33_merged1772_1062_res = stg2_stg2_ld33_merged1772_1062_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<96, 256>(result, stg2_stg2_ld33_merged1772_1062_res);
	hw_uint<16> stg2_stg2_ld33_merged1772_1063_res = stg2_stg2_ld33_merged1772_1063_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<112, 256>(result, stg2_stg2_ld33_merged1772_1063_res);
	hw_uint<16> stg2_stg2_ld33_merged1772_1064_res = stg2_stg2_ld33_merged1772_1064_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<128, 256>(result, stg2_stg2_ld33_merged1772_1064_res);
	hw_uint<16> stg2_stg2_ld33_merged1772_1065_res = stg2_stg2_ld33_merged1772_1065_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<144, 256>(result, stg2_stg2_ld33_merged1772_1065_res);
	hw_uint<16> stg2_stg2_ld33_merged1772_1066_res = stg2_stg2_ld33_merged1772_1066_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<160, 256>(result, stg2_stg2_ld33_merged1772_1066_res);
	hw_uint<16> stg2_stg2_ld33_merged1772_1067_res = stg2_stg2_ld33_merged1772_1067_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<176, 256>(result, stg2_stg2_ld33_merged1772_1067_res);
	hw_uint<16> stg2_stg2_ld33_merged1772_1068_res = stg2_stg2_ld33_merged1772_1068_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<192, 256>(result, stg2_stg2_ld33_merged1772_1068_res);
	hw_uint<16> stg2_stg2_ld33_merged1772_1069_res = stg2_stg2_ld33_merged1772_1069_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<208, 256>(result, stg2_stg2_ld33_merged1772_1069_res);
	hw_uint<16> stg2_stg2_ld33_merged1772_1070_res = stg2_stg2_ld33_merged1772_1070_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<224, 256>(result, stg2_stg2_ld33_merged1772_1070_res);
	hw_uint<16> stg2_stg2_ld33_merged1772_1071_res = stg2_stg2_ld33_merged1772_1071_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<240, 256>(result, stg2_stg2_ld33_merged1772_1071_res);
	return result;
}

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1008_merged_banks_4_cache {
	// RAM Box: {[15, 2095], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1009_merged_banks_4_cache {
	// RAM Box: {[14, 2094], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1010_merged_banks_4_cache {
	// RAM Box: {[13, 2093], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1011_merged_banks_4_cache {
	// RAM Box: {[12, 2092], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1012_merged_banks_4_cache {
	// RAM Box: {[11, 2091], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1013_merged_banks_4_cache {
	// RAM Box: {[10, 2090], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1014_merged_banks_4_cache {
	// RAM Box: {[9, 2089], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1015_merged_banks_4_cache {
	// RAM Box: {[8, 2088], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1016_merged_banks_4_cache {
	// RAM Box: {[7, 2087], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1017_merged_banks_4_cache {
	// RAM Box: {[6, 2086], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1018_merged_banks_4_cache {
	// RAM Box: {[5, 2085], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1019_merged_banks_4_cache {
	// RAM Box: {[4, 2084], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1020_merged_banks_4_cache {
	// RAM Box: {[3, 2083], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1021_merged_banks_4_cache {
	// RAM Box: {[2, 2082], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1022_merged_banks_4_cache {
	// RAM Box: {[1, 2097], [0, 1090]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 132, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1023_merged_banks_4_cache {
	// RAM Box: {[0, 2096], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 132, 133
	hw_uint<16> f0;
	fifo<hw_uint<16>, 131> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_132() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_cache {
  // Reader addrs...
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[1 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[2 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[2 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[3 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[1 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[1 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[2 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[15 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[16 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[16 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[17 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[14 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[15 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[15 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[16 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[13 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[14 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[14 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[15 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[12 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[13 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[13 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[14 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[11 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[12 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[12 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[13 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[10 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[11 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[11 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[12 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[9 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[10 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[10 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[11 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[8 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[9 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[9 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[10 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[7 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[8 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[8 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[9 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[6 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[7 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[7 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[8 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[5 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[6 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[6 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[7 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[4 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[5 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[5 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[6 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[3 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[4 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[4 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[5 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[2 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[3 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[3 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[4 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // # of banks: 16
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1008_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1008_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1009_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1009_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1010_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1010_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1011_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1011_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1012_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1012_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1013_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1013_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1014_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1014_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1015_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1015_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1016_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1016_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1017_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1017_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1018_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1018_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1019_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1019_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1020_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1020_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1021_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1021_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1022_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1022_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1023_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1023_merged_banks_4;
};



inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1008_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1008, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1008_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1008);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1009_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1009, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1009_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1009);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1010_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1010, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1010_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1010);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1011_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1011, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1011_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1011);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1012_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1012, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1012_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1012);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1013_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1013, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1013_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1013);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1014_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1014, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1014_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1014);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1015_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1015, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1015_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1015);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1016_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1016, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1016_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1016);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1017_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1017, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1017_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1017);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1018_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1018, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1018_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1018);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1019_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1019, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1019_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1019);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1020_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1020, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1020_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1020);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1021_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1021, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1021_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1021);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1022_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1022, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1022_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1022);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1023_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1023, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1023_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1023);
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_1000_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_1000 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[1 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1022 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1022_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1022;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_1001_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_1001 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[2 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1021 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1021_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1021;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_1002_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_1002 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[2 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1021 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1021_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1021;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_1003_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_1003 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[3 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1020 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1020_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1020;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_1004_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_1004 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1023 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1023_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1023;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_1005_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_1005 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[1 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1022 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1022_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1022;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_1006_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_1006 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[1 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1022 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1022_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1022;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_1007_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_1007 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[2 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1021 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1021_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1021;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_944_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_944 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[15 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1008 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1008_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1008;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_945_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_945 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[16 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1023 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1023_merged_banks_4.peek_132();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1023;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_946_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_946 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[16 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1023 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1023_merged_banks_4.peek_0();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1023;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_947_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_947 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[17 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1022 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1022_merged_banks_4.peek_132();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1022;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_948_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_948 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[14 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1009 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1009_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1009;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_949_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_949 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[15 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1008 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1008_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1008;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_950_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_950 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[15 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1008 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1008_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1008;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_951_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_951 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[16 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1023 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1023_merged_banks_4.peek_132();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1023;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_952_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_952 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[13 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1010 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1010_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1010;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_953_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_953 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[14 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1009 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1009_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1009;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_954_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_954 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[14 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1009 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1009_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1009;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_955_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_955 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[15 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1008 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1008_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1008;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_956_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_956 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[12 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1011 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1011_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1011;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_957_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_957 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[13 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1010 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1010_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1010;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_958_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_958 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[13 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1010 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1010_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1010;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_959_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_959 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[14 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1009 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1009_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1009;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_960_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_960 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[11 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1012 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1012_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1012;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_961_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_961 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[12 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1011 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1011_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1011;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_962_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_962 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[12 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1011 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1011_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1011;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_963_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_963 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[13 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1010 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1010_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1010;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_964_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_964 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[10 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1013 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1013_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1013;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_965_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_965 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[11 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1012 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1012_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1012;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_966_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_966 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[11 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1012 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1012_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1012;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_967_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_967 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[12 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1011 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1011_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1011;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_968_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_968 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[9 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1014 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1014_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1014;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_969_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_969 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[10 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1013 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1013_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1013;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_970_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_970 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[10 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1013 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1013_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1013;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_971_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_971 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[11 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1012 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1012_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1012;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_972_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_972 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[8 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1015 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1015_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1015;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_973_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_973 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[9 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1014 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1014_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1014;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_974_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_974 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[9 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1014 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1014_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1014;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_975_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_975 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[10 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1013 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1013_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1013;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_976_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_976 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[7 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1016 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1016_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1016;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_977_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_977 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[8 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1015 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1015_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1015;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_978_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_978 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[8 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1015 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1015_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1015;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_979_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_979 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[9 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1014 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1014_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1014;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_980_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_980 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[6 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1017 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1017_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1017;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_981_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_981 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[7 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1016 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1016_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1016;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_982_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_982 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[7 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1016 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1016_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1016;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_983_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_983 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[8 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1015 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1015_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1015;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_984_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_984 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[5 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1018 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1018_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1018;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_985_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_985 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[6 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1017 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1017_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1017;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_986_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_986 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[6 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1017 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1017_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1017;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_987_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_987 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[7 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1016 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1016_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1016;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_988_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_988 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[4 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1019 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1019_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1019;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_989_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_989 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[5 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1018 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1018_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1018;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_990_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_990 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[5 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1018 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1018_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1018;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_991_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_991 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[6 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1017 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1017_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1017;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_992_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_992 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[3 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1020 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1020_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1020;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_993_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_993 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[4 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1019 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1019_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1019;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_994_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_994 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[4 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1019 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1019_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1019;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_995_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_995 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[5 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1018 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1018_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1018;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_996_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_996 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[2 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1021 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1021_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1021;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_997_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_997 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[3 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1020 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1020_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1020;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_998_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_998 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[3 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1020 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1020_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1020;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_999_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1752_999 read pattern: { stg3_1_merged1752[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[4 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1019 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1019_merged_banks_4.peek_133();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1019;
  return 0;
}

// # of bundles = 2
// stg2_to_gp_1032_ld97_merged1776_write
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1008
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1009
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1010
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1011
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1012
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1013
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1014
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1015
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1016
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1017
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1018
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1019
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1020
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1021
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1022
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1023
inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_write_bundle_write(hw_uint<256>& stg2_to_gp_1032_ld97_merged1776_write, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1008_res = stg2_to_gp_1032_ld97_merged1776_write.extract<0, 15>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1008_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1008_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1009_res = stg2_to_gp_1032_ld97_merged1776_write.extract<16, 31>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1009_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1009_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1010_res = stg2_to_gp_1032_ld97_merged1776_write.extract<32, 47>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1010_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1010_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1011_res = stg2_to_gp_1032_ld97_merged1776_write.extract<48, 63>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1011_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1011_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1012_res = stg2_to_gp_1032_ld97_merged1776_write.extract<64, 79>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1012_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1012_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1013_res = stg2_to_gp_1032_ld97_merged1776_write.extract<80, 95>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1013_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1013_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1014_res = stg2_to_gp_1032_ld97_merged1776_write.extract<96, 111>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1014_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1014_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1015_res = stg2_to_gp_1032_ld97_merged1776_write.extract<112, 127>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1015_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1015_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1016_res = stg2_to_gp_1032_ld97_merged1776_write.extract<128, 143>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1016_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1016_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1017_res = stg2_to_gp_1032_ld97_merged1776_write.extract<144, 159>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1017_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1017_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1018_res = stg2_to_gp_1032_ld97_merged1776_write.extract<160, 175>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1018_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1018_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1019_res = stg2_to_gp_1032_ld97_merged1776_write.extract<176, 191>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1019_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1019_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1020_res = stg2_to_gp_1032_ld97_merged1776_write.extract<192, 207>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1020_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1020_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1021_res = stg2_to_gp_1032_ld97_merged1776_write.extract<208, 223>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1021_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1021_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1022_res = stg2_to_gp_1032_ld97_merged1776_write.extract<224, 239>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1022_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1022_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1023_res = stg2_to_gp_1032_ld97_merged1776_write.extract<240, 255>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1023_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_1023_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
}

// stg3_1_merged1752_read
//	stg2_FIFO_buf96_stg3_1_merged1752_944
//	stg2_FIFO_buf96_stg3_1_merged1752_945
//	stg2_FIFO_buf96_stg3_1_merged1752_946
//	stg2_FIFO_buf96_stg3_1_merged1752_947
//	stg2_FIFO_buf96_stg3_1_merged1752_948
//	stg2_FIFO_buf96_stg3_1_merged1752_949
//	stg2_FIFO_buf96_stg3_1_merged1752_950
//	stg2_FIFO_buf96_stg3_1_merged1752_951
//	stg2_FIFO_buf96_stg3_1_merged1752_952
//	stg2_FIFO_buf96_stg3_1_merged1752_953
//	stg2_FIFO_buf96_stg3_1_merged1752_954
//	stg2_FIFO_buf96_stg3_1_merged1752_955
//	stg2_FIFO_buf96_stg3_1_merged1752_956
//	stg2_FIFO_buf96_stg3_1_merged1752_957
//	stg2_FIFO_buf96_stg3_1_merged1752_958
//	stg2_FIFO_buf96_stg3_1_merged1752_959
//	stg2_FIFO_buf96_stg3_1_merged1752_960
//	stg2_FIFO_buf96_stg3_1_merged1752_961
//	stg2_FIFO_buf96_stg3_1_merged1752_962
//	stg2_FIFO_buf96_stg3_1_merged1752_963
//	stg2_FIFO_buf96_stg3_1_merged1752_964
//	stg2_FIFO_buf96_stg3_1_merged1752_965
//	stg2_FIFO_buf96_stg3_1_merged1752_966
//	stg2_FIFO_buf96_stg3_1_merged1752_967
//	stg2_FIFO_buf96_stg3_1_merged1752_968
//	stg2_FIFO_buf96_stg3_1_merged1752_969
//	stg2_FIFO_buf96_stg3_1_merged1752_970
//	stg2_FIFO_buf96_stg3_1_merged1752_971
//	stg2_FIFO_buf96_stg3_1_merged1752_972
//	stg2_FIFO_buf96_stg3_1_merged1752_973
//	stg2_FIFO_buf96_stg3_1_merged1752_974
//	stg2_FIFO_buf96_stg3_1_merged1752_975
//	stg2_FIFO_buf96_stg3_1_merged1752_976
//	stg2_FIFO_buf96_stg3_1_merged1752_977
//	stg2_FIFO_buf96_stg3_1_merged1752_978
//	stg2_FIFO_buf96_stg3_1_merged1752_979
//	stg2_FIFO_buf96_stg3_1_merged1752_980
//	stg2_FIFO_buf96_stg3_1_merged1752_981
//	stg2_FIFO_buf96_stg3_1_merged1752_982
//	stg2_FIFO_buf96_stg3_1_merged1752_983
//	stg2_FIFO_buf96_stg3_1_merged1752_984
//	stg2_FIFO_buf96_stg3_1_merged1752_985
//	stg2_FIFO_buf96_stg3_1_merged1752_986
//	stg2_FIFO_buf96_stg3_1_merged1752_987
//	stg2_FIFO_buf96_stg3_1_merged1752_988
//	stg2_FIFO_buf96_stg3_1_merged1752_989
//	stg2_FIFO_buf96_stg3_1_merged1752_990
//	stg2_FIFO_buf96_stg3_1_merged1752_991
//	stg2_FIFO_buf96_stg3_1_merged1752_992
//	stg2_FIFO_buf96_stg3_1_merged1752_993
//	stg2_FIFO_buf96_stg3_1_merged1752_994
//	stg2_FIFO_buf96_stg3_1_merged1752_995
//	stg2_FIFO_buf96_stg3_1_merged1752_996
//	stg2_FIFO_buf96_stg3_1_merged1752_997
//	stg2_FIFO_buf96_stg3_1_merged1752_998
//	stg2_FIFO_buf96_stg3_1_merged1752_999
//	stg2_FIFO_buf96_stg3_1_merged1752_1000
//	stg2_FIFO_buf96_stg3_1_merged1752_1001
//	stg2_FIFO_buf96_stg3_1_merged1752_1002
//	stg2_FIFO_buf96_stg3_1_merged1752_1003
//	stg2_FIFO_buf96_stg3_1_merged1752_1004
//	stg2_FIFO_buf96_stg3_1_merged1752_1005
//	stg2_FIFO_buf96_stg3_1_merged1752_1006
//	stg2_FIFO_buf96_stg3_1_merged1752_1007
inline hw_uint<1024> stg2_FIFO_buf96_stg3_1_merged1752_read_bundle_read(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg2_FIFO_buf96_stg3_1_merged1752_944
    // stg2_FIFO_buf96_stg3_1_merged1752_945
    // stg2_FIFO_buf96_stg3_1_merged1752_946
    // stg2_FIFO_buf96_stg3_1_merged1752_947
    // stg2_FIFO_buf96_stg3_1_merged1752_948
    // stg2_FIFO_buf96_stg3_1_merged1752_949
    // stg2_FIFO_buf96_stg3_1_merged1752_950
    // stg2_FIFO_buf96_stg3_1_merged1752_951
    // stg2_FIFO_buf96_stg3_1_merged1752_952
    // stg2_FIFO_buf96_stg3_1_merged1752_953
    // stg2_FIFO_buf96_stg3_1_merged1752_954
    // stg2_FIFO_buf96_stg3_1_merged1752_955
    // stg2_FIFO_buf96_stg3_1_merged1752_956
    // stg2_FIFO_buf96_stg3_1_merged1752_957
    // stg2_FIFO_buf96_stg3_1_merged1752_958
    // stg2_FIFO_buf96_stg3_1_merged1752_959
    // stg2_FIFO_buf96_stg3_1_merged1752_960
    // stg2_FIFO_buf96_stg3_1_merged1752_961
    // stg2_FIFO_buf96_stg3_1_merged1752_962
    // stg2_FIFO_buf96_stg3_1_merged1752_963
    // stg2_FIFO_buf96_stg3_1_merged1752_964
    // stg2_FIFO_buf96_stg3_1_merged1752_965
    // stg2_FIFO_buf96_stg3_1_merged1752_966
    // stg2_FIFO_buf96_stg3_1_merged1752_967
    // stg2_FIFO_buf96_stg3_1_merged1752_968
    // stg2_FIFO_buf96_stg3_1_merged1752_969
    // stg2_FIFO_buf96_stg3_1_merged1752_970
    // stg2_FIFO_buf96_stg3_1_merged1752_971
    // stg2_FIFO_buf96_stg3_1_merged1752_972
    // stg2_FIFO_buf96_stg3_1_merged1752_973
    // stg2_FIFO_buf96_stg3_1_merged1752_974
    // stg2_FIFO_buf96_stg3_1_merged1752_975
    // stg2_FIFO_buf96_stg3_1_merged1752_976
    // stg2_FIFO_buf96_stg3_1_merged1752_977
    // stg2_FIFO_buf96_stg3_1_merged1752_978
    // stg2_FIFO_buf96_stg3_1_merged1752_979
    // stg2_FIFO_buf96_stg3_1_merged1752_980
    // stg2_FIFO_buf96_stg3_1_merged1752_981
    // stg2_FIFO_buf96_stg3_1_merged1752_982
    // stg2_FIFO_buf96_stg3_1_merged1752_983
    // stg2_FIFO_buf96_stg3_1_merged1752_984
    // stg2_FIFO_buf96_stg3_1_merged1752_985
    // stg2_FIFO_buf96_stg3_1_merged1752_986
    // stg2_FIFO_buf96_stg3_1_merged1752_987
    // stg2_FIFO_buf96_stg3_1_merged1752_988
    // stg2_FIFO_buf96_stg3_1_merged1752_989
    // stg2_FIFO_buf96_stg3_1_merged1752_990
    // stg2_FIFO_buf96_stg3_1_merged1752_991
    // stg2_FIFO_buf96_stg3_1_merged1752_992
    // stg2_FIFO_buf96_stg3_1_merged1752_993
    // stg2_FIFO_buf96_stg3_1_merged1752_994
    // stg2_FIFO_buf96_stg3_1_merged1752_995
    // stg2_FIFO_buf96_stg3_1_merged1752_996
    // stg2_FIFO_buf96_stg3_1_merged1752_997
    // stg2_FIFO_buf96_stg3_1_merged1752_998
    // stg2_FIFO_buf96_stg3_1_merged1752_999
    // stg2_FIFO_buf96_stg3_1_merged1752_1000
    // stg2_FIFO_buf96_stg3_1_merged1752_1001
    // stg2_FIFO_buf96_stg3_1_merged1752_1002
    // stg2_FIFO_buf96_stg3_1_merged1752_1003
    // stg2_FIFO_buf96_stg3_1_merged1752_1004
    // stg2_FIFO_buf96_stg3_1_merged1752_1005
    // stg2_FIFO_buf96_stg3_1_merged1752_1006
    // stg2_FIFO_buf96_stg3_1_merged1752_1007

	hw_uint<1024> result;
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_944_res = stg2_FIFO_buf96_stg3_1_merged1752_944_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<0, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_944_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_945_res = stg2_FIFO_buf96_stg3_1_merged1752_945_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<16, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_945_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_946_res = stg2_FIFO_buf96_stg3_1_merged1752_946_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<32, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_946_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_947_res = stg2_FIFO_buf96_stg3_1_merged1752_947_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<48, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_947_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_948_res = stg2_FIFO_buf96_stg3_1_merged1752_948_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<64, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_948_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_949_res = stg2_FIFO_buf96_stg3_1_merged1752_949_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<80, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_949_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_950_res = stg2_FIFO_buf96_stg3_1_merged1752_950_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<96, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_950_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_951_res = stg2_FIFO_buf96_stg3_1_merged1752_951_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<112, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_951_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_952_res = stg2_FIFO_buf96_stg3_1_merged1752_952_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<128, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_952_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_953_res = stg2_FIFO_buf96_stg3_1_merged1752_953_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<144, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_953_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_954_res = stg2_FIFO_buf96_stg3_1_merged1752_954_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<160, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_954_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_955_res = stg2_FIFO_buf96_stg3_1_merged1752_955_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<176, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_955_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_956_res = stg2_FIFO_buf96_stg3_1_merged1752_956_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<192, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_956_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_957_res = stg2_FIFO_buf96_stg3_1_merged1752_957_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<208, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_957_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_958_res = stg2_FIFO_buf96_stg3_1_merged1752_958_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<224, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_958_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_959_res = stg2_FIFO_buf96_stg3_1_merged1752_959_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<240, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_959_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_960_res = stg2_FIFO_buf96_stg3_1_merged1752_960_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<256, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_960_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_961_res = stg2_FIFO_buf96_stg3_1_merged1752_961_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<272, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_961_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_962_res = stg2_FIFO_buf96_stg3_1_merged1752_962_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<288, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_962_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_963_res = stg2_FIFO_buf96_stg3_1_merged1752_963_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<304, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_963_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_964_res = stg2_FIFO_buf96_stg3_1_merged1752_964_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<320, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_964_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_965_res = stg2_FIFO_buf96_stg3_1_merged1752_965_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<336, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_965_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_966_res = stg2_FIFO_buf96_stg3_1_merged1752_966_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<352, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_966_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_967_res = stg2_FIFO_buf96_stg3_1_merged1752_967_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<368, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_967_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_968_res = stg2_FIFO_buf96_stg3_1_merged1752_968_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<384, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_968_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_969_res = stg2_FIFO_buf96_stg3_1_merged1752_969_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<400, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_969_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_970_res = stg2_FIFO_buf96_stg3_1_merged1752_970_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<416, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_970_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_971_res = stg2_FIFO_buf96_stg3_1_merged1752_971_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<432, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_971_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_972_res = stg2_FIFO_buf96_stg3_1_merged1752_972_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<448, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_972_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_973_res = stg2_FIFO_buf96_stg3_1_merged1752_973_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<464, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_973_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_974_res = stg2_FIFO_buf96_stg3_1_merged1752_974_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<480, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_974_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_975_res = stg2_FIFO_buf96_stg3_1_merged1752_975_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<496, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_975_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_976_res = stg2_FIFO_buf96_stg3_1_merged1752_976_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<512, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_976_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_977_res = stg2_FIFO_buf96_stg3_1_merged1752_977_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<528, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_977_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_978_res = stg2_FIFO_buf96_stg3_1_merged1752_978_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<544, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_978_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_979_res = stg2_FIFO_buf96_stg3_1_merged1752_979_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<560, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_979_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_980_res = stg2_FIFO_buf96_stg3_1_merged1752_980_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<576, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_980_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_981_res = stg2_FIFO_buf96_stg3_1_merged1752_981_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<592, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_981_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_982_res = stg2_FIFO_buf96_stg3_1_merged1752_982_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<608, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_982_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_983_res = stg2_FIFO_buf96_stg3_1_merged1752_983_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<624, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_983_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_984_res = stg2_FIFO_buf96_stg3_1_merged1752_984_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<640, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_984_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_985_res = stg2_FIFO_buf96_stg3_1_merged1752_985_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<656, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_985_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_986_res = stg2_FIFO_buf96_stg3_1_merged1752_986_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<672, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_986_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_987_res = stg2_FIFO_buf96_stg3_1_merged1752_987_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<688, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_987_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_988_res = stg2_FIFO_buf96_stg3_1_merged1752_988_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<704, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_988_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_989_res = stg2_FIFO_buf96_stg3_1_merged1752_989_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<720, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_989_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_990_res = stg2_FIFO_buf96_stg3_1_merged1752_990_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<736, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_990_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_991_res = stg2_FIFO_buf96_stg3_1_merged1752_991_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<752, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_991_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_992_res = stg2_FIFO_buf96_stg3_1_merged1752_992_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<768, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_992_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_993_res = stg2_FIFO_buf96_stg3_1_merged1752_993_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<784, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_993_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_994_res = stg2_FIFO_buf96_stg3_1_merged1752_994_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<800, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_994_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_995_res = stg2_FIFO_buf96_stg3_1_merged1752_995_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<816, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_995_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_996_res = stg2_FIFO_buf96_stg3_1_merged1752_996_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<832, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_996_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_997_res = stg2_FIFO_buf96_stg3_1_merged1752_997_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<848, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_997_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_998_res = stg2_FIFO_buf96_stg3_1_merged1752_998_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<864, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_998_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_999_res = stg2_FIFO_buf96_stg3_1_merged1752_999_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<880, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_999_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_1000_res = stg2_FIFO_buf96_stg3_1_merged1752_1000_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<896, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_1000_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_1001_res = stg2_FIFO_buf96_stg3_1_merged1752_1001_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<912, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_1001_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_1002_res = stg2_FIFO_buf96_stg3_1_merged1752_1002_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<928, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_1002_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_1003_res = stg2_FIFO_buf96_stg3_1_merged1752_1003_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<944, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_1003_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_1004_res = stg2_FIFO_buf96_stg3_1_merged1752_1004_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<960, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_1004_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_1005_res = stg2_FIFO_buf96_stg3_1_merged1752_1005_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<976, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_1005_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_1006_res = stg2_FIFO_buf96_stg3_1_merged1752_1006_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<992, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_1006_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1752_1007_res = stg2_FIFO_buf96_stg3_1_merged1752_1007_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<1008, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1752_1007_res);
	return result;
}

struct stg3_stg3_1_merged1752_928_to_stg3_stg3_ld37_merged1792_912_cache {
	// RAM Box: {[15, 2095], [0, 1090]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1752_929_to_stg3_stg3_ld37_merged1792_913_cache {
	// RAM Box: {[14, 2094], [0, 1090]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1752_930_to_stg3_stg3_ld37_merged1792_914_cache {
	// RAM Box: {[13, 2093], [0, 1090]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1752_931_to_stg3_stg3_ld37_merged1792_915_cache {
	// RAM Box: {[12, 2092], [0, 1090]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1752_932_to_stg3_stg3_ld37_merged1792_916_cache {
	// RAM Box: {[11, 2091], [0, 1090]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1752_933_to_stg3_stg3_ld37_merged1792_917_cache {
	// RAM Box: {[10, 2090], [0, 1090]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1752_934_to_stg3_stg3_ld37_merged1792_918_cache {
	// RAM Box: {[9, 2089], [0, 1090]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1752_935_to_stg3_stg3_ld37_merged1792_919_cache {
	// RAM Box: {[8, 2088], [0, 1090]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1752_936_to_stg3_stg3_ld37_merged1792_920_cache {
	// RAM Box: {[7, 2087], [0, 1090]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1752_937_to_stg3_stg3_ld37_merged1792_921_cache {
	// RAM Box: {[6, 2086], [0, 1090]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1752_938_to_stg3_stg3_ld37_merged1792_922_cache {
	// RAM Box: {[5, 2085], [0, 1090]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1752_939_to_stg3_stg3_ld37_merged1792_923_cache {
	// RAM Box: {[4, 2084], [0, 1090]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1752_940_to_stg3_stg3_ld37_merged1792_924_cache {
	// RAM Box: {[3, 2083], [0, 1090]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1752_941_to_stg3_stg3_ld37_merged1792_925_cache {
	// RAM Box: {[2, 2082], [0, 1090]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1752_942_to_stg3_stg3_ld37_merged1792_926_cache {
	// RAM Box: {[1, 2081], [0, 1090]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1752_943_to_stg3_stg3_ld37_merged1792_927_cache {
	// RAM Box: {[0, 2080], [0, 1090]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_cache {
  // Reader addrs...
    // { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[15 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
    // { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[14 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
    // { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[13 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
    // { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[12 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
    // { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[11 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
    // { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[10 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
    // { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[9 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
    // { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[8 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
    // { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[7 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
    // { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[6 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
    // { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[5 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
    // { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[4 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
    // { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[3 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
    // { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[2 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
    // { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[1 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
    // { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
  // # of banks: 16
  stg3_stg3_1_merged1752_928_to_stg3_stg3_ld37_merged1792_912_cache stg3_stg3_1_merged1752_928_to_stg3_stg3_ld37_merged1792_912;
  stg3_stg3_1_merged1752_929_to_stg3_stg3_ld37_merged1792_913_cache stg3_stg3_1_merged1752_929_to_stg3_stg3_ld37_merged1792_913;
  stg3_stg3_1_merged1752_930_to_stg3_stg3_ld37_merged1792_914_cache stg3_stg3_1_merged1752_930_to_stg3_stg3_ld37_merged1792_914;
  stg3_stg3_1_merged1752_931_to_stg3_stg3_ld37_merged1792_915_cache stg3_stg3_1_merged1752_931_to_stg3_stg3_ld37_merged1792_915;
  stg3_stg3_1_merged1752_932_to_stg3_stg3_ld37_merged1792_916_cache stg3_stg3_1_merged1752_932_to_stg3_stg3_ld37_merged1792_916;
  stg3_stg3_1_merged1752_933_to_stg3_stg3_ld37_merged1792_917_cache stg3_stg3_1_merged1752_933_to_stg3_stg3_ld37_merged1792_917;
  stg3_stg3_1_merged1752_934_to_stg3_stg3_ld37_merged1792_918_cache stg3_stg3_1_merged1752_934_to_stg3_stg3_ld37_merged1792_918;
  stg3_stg3_1_merged1752_935_to_stg3_stg3_ld37_merged1792_919_cache stg3_stg3_1_merged1752_935_to_stg3_stg3_ld37_merged1792_919;
  stg3_stg3_1_merged1752_936_to_stg3_stg3_ld37_merged1792_920_cache stg3_stg3_1_merged1752_936_to_stg3_stg3_ld37_merged1792_920;
  stg3_stg3_1_merged1752_937_to_stg3_stg3_ld37_merged1792_921_cache stg3_stg3_1_merged1752_937_to_stg3_stg3_ld37_merged1792_921;
  stg3_stg3_1_merged1752_938_to_stg3_stg3_ld37_merged1792_922_cache stg3_stg3_1_merged1752_938_to_stg3_stg3_ld37_merged1792_922;
  stg3_stg3_1_merged1752_939_to_stg3_stg3_ld37_merged1792_923_cache stg3_stg3_1_merged1752_939_to_stg3_stg3_ld37_merged1792_923;
  stg3_stg3_1_merged1752_940_to_stg3_stg3_ld37_merged1792_924_cache stg3_stg3_1_merged1752_940_to_stg3_stg3_ld37_merged1792_924;
  stg3_stg3_1_merged1752_941_to_stg3_stg3_ld37_merged1792_925_cache stg3_stg3_1_merged1752_941_to_stg3_stg3_ld37_merged1792_925;
  stg3_stg3_1_merged1752_942_to_stg3_stg3_ld37_merged1792_926_cache stg3_stg3_1_merged1752_942_to_stg3_stg3_ld37_merged1792_926;
  stg3_stg3_1_merged1752_943_to_stg3_stg3_ld37_merged1792_927_cache stg3_stg3_1_merged1752_943_to_stg3_stg3_ld37_merged1792_927;
};



inline void stg3_stg3_1_merged1752_928_write(hw_uint<16>& stg3_stg3_1_merged1752_928, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1752_928_to_stg3_stg3_ld37_merged1792_912.push(stg3_stg3_1_merged1752_928);
}

inline void stg3_stg3_1_merged1752_929_write(hw_uint<16>& stg3_stg3_1_merged1752_929, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1752_929_to_stg3_stg3_ld37_merged1792_913.push(stg3_stg3_1_merged1752_929);
}

inline void stg3_stg3_1_merged1752_930_write(hw_uint<16>& stg3_stg3_1_merged1752_930, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1752_930_to_stg3_stg3_ld37_merged1792_914.push(stg3_stg3_1_merged1752_930);
}

inline void stg3_stg3_1_merged1752_931_write(hw_uint<16>& stg3_stg3_1_merged1752_931, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1752_931_to_stg3_stg3_ld37_merged1792_915.push(stg3_stg3_1_merged1752_931);
}

inline void stg3_stg3_1_merged1752_932_write(hw_uint<16>& stg3_stg3_1_merged1752_932, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1752_932_to_stg3_stg3_ld37_merged1792_916.push(stg3_stg3_1_merged1752_932);
}

inline void stg3_stg3_1_merged1752_933_write(hw_uint<16>& stg3_stg3_1_merged1752_933, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1752_933_to_stg3_stg3_ld37_merged1792_917.push(stg3_stg3_1_merged1752_933);
}

inline void stg3_stg3_1_merged1752_934_write(hw_uint<16>& stg3_stg3_1_merged1752_934, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1752_934_to_stg3_stg3_ld37_merged1792_918.push(stg3_stg3_1_merged1752_934);
}

inline void stg3_stg3_1_merged1752_935_write(hw_uint<16>& stg3_stg3_1_merged1752_935, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1752_935_to_stg3_stg3_ld37_merged1792_919.push(stg3_stg3_1_merged1752_935);
}

inline void stg3_stg3_1_merged1752_936_write(hw_uint<16>& stg3_stg3_1_merged1752_936, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1752_936_to_stg3_stg3_ld37_merged1792_920.push(stg3_stg3_1_merged1752_936);
}

inline void stg3_stg3_1_merged1752_937_write(hw_uint<16>& stg3_stg3_1_merged1752_937, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1752_937_to_stg3_stg3_ld37_merged1792_921.push(stg3_stg3_1_merged1752_937);
}

inline void stg3_stg3_1_merged1752_938_write(hw_uint<16>& stg3_stg3_1_merged1752_938, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1752_938_to_stg3_stg3_ld37_merged1792_922.push(stg3_stg3_1_merged1752_938);
}

inline void stg3_stg3_1_merged1752_939_write(hw_uint<16>& stg3_stg3_1_merged1752_939, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1752_939_to_stg3_stg3_ld37_merged1792_923.push(stg3_stg3_1_merged1752_939);
}

inline void stg3_stg3_1_merged1752_940_write(hw_uint<16>& stg3_stg3_1_merged1752_940, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1752_940_to_stg3_stg3_ld37_merged1792_924.push(stg3_stg3_1_merged1752_940);
}

inline void stg3_stg3_1_merged1752_941_write(hw_uint<16>& stg3_stg3_1_merged1752_941, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1752_941_to_stg3_stg3_ld37_merged1792_925.push(stg3_stg3_1_merged1752_941);
}

inline void stg3_stg3_1_merged1752_942_write(hw_uint<16>& stg3_stg3_1_merged1752_942, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1752_942_to_stg3_stg3_ld37_merged1792_926.push(stg3_stg3_1_merged1752_942);
}

inline void stg3_stg3_1_merged1752_943_write(hw_uint<16>& stg3_stg3_1_merged1752_943, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1752_943_to_stg3_stg3_ld37_merged1792_927.push(stg3_stg3_1_merged1752_943);
}

inline hw_uint<16> stg3_stg3_ld37_merged1792_912_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1792_912 read pattern: { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[15 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
  // Read schedule : { stg3_ld37_merged1792[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 13] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged1752_928 = stg3.stg3_stg3_1_merged1752_928_to_stg3_stg3_ld37_merged1792_912.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1752_928;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1792_913_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1792_913 read pattern: { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[14 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
  // Read schedule : { stg3_ld37_merged1792[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 13] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged1752_929 = stg3.stg3_stg3_1_merged1752_929_to_stg3_stg3_ld37_merged1792_913.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1752_929;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1792_914_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1792_914 read pattern: { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[13 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
  // Read schedule : { stg3_ld37_merged1792[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 13] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged1752_930 = stg3.stg3_stg3_1_merged1752_930_to_stg3_stg3_ld37_merged1792_914.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1752_930;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1792_915_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1792_915 read pattern: { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[12 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
  // Read schedule : { stg3_ld37_merged1792[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 13] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged1752_931 = stg3.stg3_stg3_1_merged1752_931_to_stg3_stg3_ld37_merged1792_915.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1752_931;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1792_916_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1792_916 read pattern: { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[11 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
  // Read schedule : { stg3_ld37_merged1792[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 13] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged1752_932 = stg3.stg3_stg3_1_merged1752_932_to_stg3_stg3_ld37_merged1792_916.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1752_932;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1792_917_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1792_917 read pattern: { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[10 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
  // Read schedule : { stg3_ld37_merged1792[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 13] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged1752_933 = stg3.stg3_stg3_1_merged1752_933_to_stg3_stg3_ld37_merged1792_917.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1752_933;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1792_918_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1792_918 read pattern: { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[9 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
  // Read schedule : { stg3_ld37_merged1792[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 13] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged1752_934 = stg3.stg3_stg3_1_merged1752_934_to_stg3_stg3_ld37_merged1792_918.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1752_934;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1792_919_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1792_919 read pattern: { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[8 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
  // Read schedule : { stg3_ld37_merged1792[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 13] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged1752_935 = stg3.stg3_stg3_1_merged1752_935_to_stg3_stg3_ld37_merged1792_919.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1752_935;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1792_920_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1792_920 read pattern: { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[7 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
  // Read schedule : { stg3_ld37_merged1792[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 13] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged1752_936 = stg3.stg3_stg3_1_merged1752_936_to_stg3_stg3_ld37_merged1792_920.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1752_936;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1792_921_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1792_921 read pattern: { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[6 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
  // Read schedule : { stg3_ld37_merged1792[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 13] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged1752_937 = stg3.stg3_stg3_1_merged1752_937_to_stg3_stg3_ld37_merged1792_921.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1752_937;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1792_922_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1792_922 read pattern: { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[5 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
  // Read schedule : { stg3_ld37_merged1792[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 13] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged1752_938 = stg3.stg3_stg3_1_merged1752_938_to_stg3_stg3_ld37_merged1792_922.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1752_938;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1792_923_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1792_923 read pattern: { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[4 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
  // Read schedule : { stg3_ld37_merged1792[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 13] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged1752_939 = stg3.stg3_stg3_1_merged1752_939_to_stg3_stg3_ld37_merged1792_923.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1752_939;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1792_924_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1792_924 read pattern: { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[3 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
  // Read schedule : { stg3_ld37_merged1792[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 13] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged1752_940 = stg3.stg3_stg3_1_merged1752_940_to_stg3_stg3_ld37_merged1792_924.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1752_940;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1792_925_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1792_925 read pattern: { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[2 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
  // Read schedule : { stg3_ld37_merged1792[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 13] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged1752_941 = stg3.stg3_stg3_1_merged1752_941_to_stg3_stg3_ld37_merged1792_925.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1752_941;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1792_926_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1792_926 read pattern: { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[1 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
  // Read schedule : { stg3_ld37_merged1792[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 13] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged1752_942 = stg3.stg3_stg3_1_merged1752_942_to_stg3_stg3_ld37_merged1792_926.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1752_942;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1792_927_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1792_927 read pattern: { stg3_ld37_merged1792[root = 0, stg3_ld38, stg3_ld37] -> stg3[16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1090 and 0 <= stg3_ld37 <= 130 }
  // Read schedule : { stg3_ld37_merged1792[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 13] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged1752_943 = stg3.stg3_stg3_1_merged1752_943_to_stg3_stg3_ld37_merged1792_927.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1752_943;
  return 0;
}

// # of bundles = 2
// stg3_1_merged1752_write
//	stg3_stg3_1_merged1752_928
//	stg3_stg3_1_merged1752_929
//	stg3_stg3_1_merged1752_930
//	stg3_stg3_1_merged1752_931
//	stg3_stg3_1_merged1752_932
//	stg3_stg3_1_merged1752_933
//	stg3_stg3_1_merged1752_934
//	stg3_stg3_1_merged1752_935
//	stg3_stg3_1_merged1752_936
//	stg3_stg3_1_merged1752_937
//	stg3_stg3_1_merged1752_938
//	stg3_stg3_1_merged1752_939
//	stg3_stg3_1_merged1752_940
//	stg3_stg3_1_merged1752_941
//	stg3_stg3_1_merged1752_942
//	stg3_stg3_1_merged1752_943
inline void stg3_stg3_1_merged1752_write_bundle_write(hw_uint<256>& stg3_1_merged1752_write, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
	hw_uint<16> stg3_stg3_1_merged1752_928_res = stg3_1_merged1752_write.extract<0, 15>();
	stg3_stg3_1_merged1752_928_write(stg3_stg3_1_merged1752_928_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1752_929_res = stg3_1_merged1752_write.extract<16, 31>();
	stg3_stg3_1_merged1752_929_write(stg3_stg3_1_merged1752_929_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1752_930_res = stg3_1_merged1752_write.extract<32, 47>();
	stg3_stg3_1_merged1752_930_write(stg3_stg3_1_merged1752_930_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1752_931_res = stg3_1_merged1752_write.extract<48, 63>();
	stg3_stg3_1_merged1752_931_write(stg3_stg3_1_merged1752_931_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1752_932_res = stg3_1_merged1752_write.extract<64, 79>();
	stg3_stg3_1_merged1752_932_write(stg3_stg3_1_merged1752_932_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1752_933_res = stg3_1_merged1752_write.extract<80, 95>();
	stg3_stg3_1_merged1752_933_write(stg3_stg3_1_merged1752_933_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1752_934_res = stg3_1_merged1752_write.extract<96, 111>();
	stg3_stg3_1_merged1752_934_write(stg3_stg3_1_merged1752_934_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1752_935_res = stg3_1_merged1752_write.extract<112, 127>();
	stg3_stg3_1_merged1752_935_write(stg3_stg3_1_merged1752_935_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1752_936_res = stg3_1_merged1752_write.extract<128, 143>();
	stg3_stg3_1_merged1752_936_write(stg3_stg3_1_merged1752_936_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1752_937_res = stg3_1_merged1752_write.extract<144, 159>();
	stg3_stg3_1_merged1752_937_write(stg3_stg3_1_merged1752_937_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1752_938_res = stg3_1_merged1752_write.extract<160, 175>();
	stg3_stg3_1_merged1752_938_write(stg3_stg3_1_merged1752_938_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1752_939_res = stg3_1_merged1752_write.extract<176, 191>();
	stg3_stg3_1_merged1752_939_write(stg3_stg3_1_merged1752_939_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1752_940_res = stg3_1_merged1752_write.extract<192, 207>();
	stg3_stg3_1_merged1752_940_write(stg3_stg3_1_merged1752_940_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1752_941_res = stg3_1_merged1752_write.extract<208, 223>();
	stg3_stg3_1_merged1752_941_write(stg3_stg3_1_merged1752_941_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1752_942_res = stg3_1_merged1752_write.extract<224, 239>();
	stg3_stg3_1_merged1752_942_write(stg3_stg3_1_merged1752_942_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1752_943_res = stg3_1_merged1752_write.extract<240, 255>();
	stg3_stg3_1_merged1752_943_write(stg3_stg3_1_merged1752_943_res, stg3, root, stg3_0, stg3_1, dynamic_address);
}

// stg3_ld37_merged1792_read
//	stg3_stg3_ld37_merged1792_912
//	stg3_stg3_ld37_merged1792_913
//	stg3_stg3_ld37_merged1792_914
//	stg3_stg3_ld37_merged1792_915
//	stg3_stg3_ld37_merged1792_916
//	stg3_stg3_ld37_merged1792_917
//	stg3_stg3_ld37_merged1792_918
//	stg3_stg3_ld37_merged1792_919
//	stg3_stg3_ld37_merged1792_920
//	stg3_stg3_ld37_merged1792_921
//	stg3_stg3_ld37_merged1792_922
//	stg3_stg3_ld37_merged1792_923
//	stg3_stg3_ld37_merged1792_924
//	stg3_stg3_ld37_merged1792_925
//	stg3_stg3_ld37_merged1792_926
//	stg3_stg3_ld37_merged1792_927
inline hw_uint<256> stg3_stg3_ld37_merged1792_read_bundle_read(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
  // # of ports in bundle: 16
    // stg3_stg3_ld37_merged1792_912
    // stg3_stg3_ld37_merged1792_913
    // stg3_stg3_ld37_merged1792_914
    // stg3_stg3_ld37_merged1792_915
    // stg3_stg3_ld37_merged1792_916
    // stg3_stg3_ld37_merged1792_917
    // stg3_stg3_ld37_merged1792_918
    // stg3_stg3_ld37_merged1792_919
    // stg3_stg3_ld37_merged1792_920
    // stg3_stg3_ld37_merged1792_921
    // stg3_stg3_ld37_merged1792_922
    // stg3_stg3_ld37_merged1792_923
    // stg3_stg3_ld37_merged1792_924
    // stg3_stg3_ld37_merged1792_925
    // stg3_stg3_ld37_merged1792_926
    // stg3_stg3_ld37_merged1792_927

	hw_uint<256> result;
	hw_uint<16> stg3_stg3_ld37_merged1792_912_res = stg3_stg3_ld37_merged1792_912_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<0, 256>(result, stg3_stg3_ld37_merged1792_912_res);
	hw_uint<16> stg3_stg3_ld37_merged1792_913_res = stg3_stg3_ld37_merged1792_913_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<16, 256>(result, stg3_stg3_ld37_merged1792_913_res);
	hw_uint<16> stg3_stg3_ld37_merged1792_914_res = stg3_stg3_ld37_merged1792_914_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<32, 256>(result, stg3_stg3_ld37_merged1792_914_res);
	hw_uint<16> stg3_stg3_ld37_merged1792_915_res = stg3_stg3_ld37_merged1792_915_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<48, 256>(result, stg3_stg3_ld37_merged1792_915_res);
	hw_uint<16> stg3_stg3_ld37_merged1792_916_res = stg3_stg3_ld37_merged1792_916_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<64, 256>(result, stg3_stg3_ld37_merged1792_916_res);
	hw_uint<16> stg3_stg3_ld37_merged1792_917_res = stg3_stg3_ld37_merged1792_917_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<80, 256>(result, stg3_stg3_ld37_merged1792_917_res);
	hw_uint<16> stg3_stg3_ld37_merged1792_918_res = stg3_stg3_ld37_merged1792_918_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<96, 256>(result, stg3_stg3_ld37_merged1792_918_res);
	hw_uint<16> stg3_stg3_ld37_merged1792_919_res = stg3_stg3_ld37_merged1792_919_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<112, 256>(result, stg3_stg3_ld37_merged1792_919_res);
	hw_uint<16> stg3_stg3_ld37_merged1792_920_res = stg3_stg3_ld37_merged1792_920_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<128, 256>(result, stg3_stg3_ld37_merged1792_920_res);
	hw_uint<16> stg3_stg3_ld37_merged1792_921_res = stg3_stg3_ld37_merged1792_921_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<144, 256>(result, stg3_stg3_ld37_merged1792_921_res);
	hw_uint<16> stg3_stg3_ld37_merged1792_922_res = stg3_stg3_ld37_merged1792_922_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<160, 256>(result, stg3_stg3_ld37_merged1792_922_res);
	hw_uint<16> stg3_stg3_ld37_merged1792_923_res = stg3_stg3_ld37_merged1792_923_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<176, 256>(result, stg3_stg3_ld37_merged1792_923_res);
	hw_uint<16> stg3_stg3_ld37_merged1792_924_res = stg3_stg3_ld37_merged1792_924_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<192, 256>(result, stg3_stg3_ld37_merged1792_924_res);
	hw_uint<16> stg3_stg3_ld37_merged1792_925_res = stg3_stg3_ld37_merged1792_925_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<208, 256>(result, stg3_stg3_ld37_merged1792_925_res);
	hw_uint<16> stg3_stg3_ld37_merged1792_926_res = stg3_stg3_ld37_merged1792_926_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<224, 256>(result, stg3_stg3_ld37_merged1792_926_res);
	hw_uint<16> stg3_stg3_ld37_merged1792_927_res = stg3_stg3_ld37_merged1792_927_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<240, 256>(result, stg3_stg3_ld37_merged1792_927_res);
	return result;
}

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_864_merged_banks_4_cache {
	// RAM Box: {[15, 2079], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_865_merged_banks_4_cache {
	// RAM Box: {[14, 2078], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_866_merged_banks_4_cache {
	// RAM Box: {[13, 2077], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_867_merged_banks_4_cache {
	// RAM Box: {[12, 2076], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_868_merged_banks_4_cache {
	// RAM Box: {[11, 2075], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_869_merged_banks_4_cache {
	// RAM Box: {[10, 2074], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_870_merged_banks_4_cache {
	// RAM Box: {[9, 2073], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_871_merged_banks_4_cache {
	// RAM Box: {[8, 2072], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_872_merged_banks_4_cache {
	// RAM Box: {[7, 2071], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_873_merged_banks_4_cache {
	// RAM Box: {[6, 2070], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_874_merged_banks_4_cache {
	// RAM Box: {[5, 2069], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_875_merged_banks_4_cache {
	// RAM Box: {[4, 2068], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_876_merged_banks_4_cache {
	// RAM Box: {[3, 2067], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_877_merged_banks_4_cache {
	// RAM Box: {[2, 2066], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_878_merged_banks_4_cache {
	// RAM Box: {[1, 2081], [0, 1089]}
	// Capacity: 133
	// # of read delays: 4
  // 0, 1, 131, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_879_merged_banks_4_cache {
	// RAM Box: {[0, 2080], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 131, 132
	hw_uint<16> f0;
	fifo<hw_uint<16>, 130> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_131() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_cache {
  // Reader addrs...
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[15 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[16 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[16 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[17 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[14 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[15 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[15 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[16 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[13 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[14 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[14 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[15 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[12 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[13 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[13 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[14 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[11 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[12 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[12 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[13 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[10 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[11 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[11 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[12 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[9 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[10 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[10 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[11 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[8 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[9 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[9 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[10 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[7 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[8 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[8 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[9 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[6 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[7 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[7 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[8 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[5 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[6 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[6 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[7 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[4 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[5 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[5 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[6 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[3 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[4 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[4 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[5 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[2 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[3 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[3 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[4 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[1 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[2 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[2 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[3 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[1 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[1 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[2 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // # of banks: 16
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_864_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_864_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_865_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_865_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_866_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_866_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_867_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_867_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_868_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_868_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_869_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_869_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_870_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_870_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_871_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_871_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_872_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_872_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_873_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_873_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_874_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_874_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_875_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_875_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_876_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_876_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_877_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_877_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_878_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_878_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_879_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_879_merged_banks_4;
};



inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_864_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_864, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_864_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_864);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_865_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_865, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_865_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_865);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_866_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_866, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_866_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_866);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_867_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_867, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_867_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_867);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_868_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_868, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_868_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_868);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_869_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_869, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_869_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_869);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_870_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_870, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_870_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_870);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_871_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_871, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_871_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_871);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_872_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_872, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_872_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_872);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_873_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_873, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_873_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_873);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_874_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_874, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_874_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_874);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_875_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_875, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_875_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_875);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_876_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_876, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_876_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_876);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_877_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_877, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_877_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_877);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_878_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_878, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_878_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_878);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_879_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_879, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_879_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_879);
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_800_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_800 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[15 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_864 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_864_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_864;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_801_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_801 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[16 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_879 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_879_merged_banks_4.peek_131();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_879;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_802_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_802 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[16 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_879 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_879_merged_banks_4.peek_0();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_879;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_803_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_803 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[17 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_878 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_878_merged_banks_4.peek_131();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_878;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_804_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_804 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[14 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_865 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_865_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_865;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_805_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_805 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[15 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_864 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_864_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_864;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_806_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_806 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[15 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_864 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_864_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_864;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_807_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_807 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[16 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_879 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_879_merged_banks_4.peek_131();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_879;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_808_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_808 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[13 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_866 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_866_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_866;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_809_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_809 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[14 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_865 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_865_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_865;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_810_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_810 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[14 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_865 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_865_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_865;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_811_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_811 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[15 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_864 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_864_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_864;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_812_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_812 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[12 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_867 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_867_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_867;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_813_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_813 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[13 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_866 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_866_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_866;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_814_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_814 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[13 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_866 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_866_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_866;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_815_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_815 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[14 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_865 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_865_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_865;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_816_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_816 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[11 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_868 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_868_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_868;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_817_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_817 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[12 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_867 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_867_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_867;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_818_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_818 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[12 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_867 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_867_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_867;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_819_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_819 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[13 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_866 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_866_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_866;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_820_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_820 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[10 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_869 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_869_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_869;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_821_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_821 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[11 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_868 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_868_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_868;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_822_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_822 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[11 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_868 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_868_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_868;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_823_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_823 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[12 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_867 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_867_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_867;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_824_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_824 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[9 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_870 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_870_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_870;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_825_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_825 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[10 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_869 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_869_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_869;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_826_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_826 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[10 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_869 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_869_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_869;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_827_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_827 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[11 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_868 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_868_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_868;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_828_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_828 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[8 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_871 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_871_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_871;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_829_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_829 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[9 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_870 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_870_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_870;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_830_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_830 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[9 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_870 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_870_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_870;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_831_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_831 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[10 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_869 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_869_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_869;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_832_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_832 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[7 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_872 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_872_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_872;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_833_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_833 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[8 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_871 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_871_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_871;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_834_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_834 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[8 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_871 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_871_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_871;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_835_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_835 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[9 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_870 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_870_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_870;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_836_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_836 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[6 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_873 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_873_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_873;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_837_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_837 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[7 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_872 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_872_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_872;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_838_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_838 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[7 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_872 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_872_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_872;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_839_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_839 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[8 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_871 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_871_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_871;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_840_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_840 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[5 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_874 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_874_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_874;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_841_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_841 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[6 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_873 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_873_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_873;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_842_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_842 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[6 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_873 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_873_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_873;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_843_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_843 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[7 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_872 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_872_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_872;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_844_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_844 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[4 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_875 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_875_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_875;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_845_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_845 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[5 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_874 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_874_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_874;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_846_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_846 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[5 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_874 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_874_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_874;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_847_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_847 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[6 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_873 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_873_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_873;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_848_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_848 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[3 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_876 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_876_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_876;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_849_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_849 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[4 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_875 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_875_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_875;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_850_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_850 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[4 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_875 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_875_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_875;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_851_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_851 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[5 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_874 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_874_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_874;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_852_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_852 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[2 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_877 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_877_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_877;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_853_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_853 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[3 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_876 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_876_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_876;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_854_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_854 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[3 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_876 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_876_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_876;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_855_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_855 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[4 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_875 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_875_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_875;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_856_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_856 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[1 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_878 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_878_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_878;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_857_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_857 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[2 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_877 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_877_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_877;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_858_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_858 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[2 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_877 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_877_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_877;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_859_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_859 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[3 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_876 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_876_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_876;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_860_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_860 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_879 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_879_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_879;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_861_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_861 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[1 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_878 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_878_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_878;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_862_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_862 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[1 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_878 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_878_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_878;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_863_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1768_863 read pattern: { stg4_1_merged1768[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[2 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_877 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_877_merged_banks_4.peek_132();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_877;
  return 0;
}

// # of bundles = 2
// stg3_to_gp_1136_ld101_merged1774_write
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_864
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_865
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_866
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_867
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_868
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_869
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_870
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_871
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_872
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_873
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_874
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_875
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_876
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_877
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_878
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_879
inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_write_bundle_write(hw_uint<256>& stg3_to_gp_1136_ld101_merged1774_write, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_864_res = stg3_to_gp_1136_ld101_merged1774_write.extract<0, 15>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_864_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_864_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_865_res = stg3_to_gp_1136_ld101_merged1774_write.extract<16, 31>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_865_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_865_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_866_res = stg3_to_gp_1136_ld101_merged1774_write.extract<32, 47>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_866_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_866_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_867_res = stg3_to_gp_1136_ld101_merged1774_write.extract<48, 63>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_867_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_867_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_868_res = stg3_to_gp_1136_ld101_merged1774_write.extract<64, 79>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_868_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_868_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_869_res = stg3_to_gp_1136_ld101_merged1774_write.extract<80, 95>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_869_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_869_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_870_res = stg3_to_gp_1136_ld101_merged1774_write.extract<96, 111>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_870_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_870_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_871_res = stg3_to_gp_1136_ld101_merged1774_write.extract<112, 127>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_871_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_871_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_872_res = stg3_to_gp_1136_ld101_merged1774_write.extract<128, 143>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_872_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_872_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_873_res = stg3_to_gp_1136_ld101_merged1774_write.extract<144, 159>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_873_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_873_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_874_res = stg3_to_gp_1136_ld101_merged1774_write.extract<160, 175>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_874_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_874_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_875_res = stg3_to_gp_1136_ld101_merged1774_write.extract<176, 191>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_875_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_875_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_876_res = stg3_to_gp_1136_ld101_merged1774_write.extract<192, 207>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_876_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_876_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_877_res = stg3_to_gp_1136_ld101_merged1774_write.extract<208, 223>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_877_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_877_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_878_res = stg3_to_gp_1136_ld101_merged1774_write.extract<224, 239>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_878_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_878_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_879_res = stg3_to_gp_1136_ld101_merged1774_write.extract<240, 255>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_879_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_879_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
}

// stg4_1_merged1768_read
//	stg3_FIFO_buf100_stg4_1_merged1768_800
//	stg3_FIFO_buf100_stg4_1_merged1768_801
//	stg3_FIFO_buf100_stg4_1_merged1768_802
//	stg3_FIFO_buf100_stg4_1_merged1768_803
//	stg3_FIFO_buf100_stg4_1_merged1768_804
//	stg3_FIFO_buf100_stg4_1_merged1768_805
//	stg3_FIFO_buf100_stg4_1_merged1768_806
//	stg3_FIFO_buf100_stg4_1_merged1768_807
//	stg3_FIFO_buf100_stg4_1_merged1768_808
//	stg3_FIFO_buf100_stg4_1_merged1768_809
//	stg3_FIFO_buf100_stg4_1_merged1768_810
//	stg3_FIFO_buf100_stg4_1_merged1768_811
//	stg3_FIFO_buf100_stg4_1_merged1768_812
//	stg3_FIFO_buf100_stg4_1_merged1768_813
//	stg3_FIFO_buf100_stg4_1_merged1768_814
//	stg3_FIFO_buf100_stg4_1_merged1768_815
//	stg3_FIFO_buf100_stg4_1_merged1768_816
//	stg3_FIFO_buf100_stg4_1_merged1768_817
//	stg3_FIFO_buf100_stg4_1_merged1768_818
//	stg3_FIFO_buf100_stg4_1_merged1768_819
//	stg3_FIFO_buf100_stg4_1_merged1768_820
//	stg3_FIFO_buf100_stg4_1_merged1768_821
//	stg3_FIFO_buf100_stg4_1_merged1768_822
//	stg3_FIFO_buf100_stg4_1_merged1768_823
//	stg3_FIFO_buf100_stg4_1_merged1768_824
//	stg3_FIFO_buf100_stg4_1_merged1768_825
//	stg3_FIFO_buf100_stg4_1_merged1768_826
//	stg3_FIFO_buf100_stg4_1_merged1768_827
//	stg3_FIFO_buf100_stg4_1_merged1768_828
//	stg3_FIFO_buf100_stg4_1_merged1768_829
//	stg3_FIFO_buf100_stg4_1_merged1768_830
//	stg3_FIFO_buf100_stg4_1_merged1768_831
//	stg3_FIFO_buf100_stg4_1_merged1768_832
//	stg3_FIFO_buf100_stg4_1_merged1768_833
//	stg3_FIFO_buf100_stg4_1_merged1768_834
//	stg3_FIFO_buf100_stg4_1_merged1768_835
//	stg3_FIFO_buf100_stg4_1_merged1768_836
//	stg3_FIFO_buf100_stg4_1_merged1768_837
//	stg3_FIFO_buf100_stg4_1_merged1768_838
//	stg3_FIFO_buf100_stg4_1_merged1768_839
//	stg3_FIFO_buf100_stg4_1_merged1768_840
//	stg3_FIFO_buf100_stg4_1_merged1768_841
//	stg3_FIFO_buf100_stg4_1_merged1768_842
//	stg3_FIFO_buf100_stg4_1_merged1768_843
//	stg3_FIFO_buf100_stg4_1_merged1768_844
//	stg3_FIFO_buf100_stg4_1_merged1768_845
//	stg3_FIFO_buf100_stg4_1_merged1768_846
//	stg3_FIFO_buf100_stg4_1_merged1768_847
//	stg3_FIFO_buf100_stg4_1_merged1768_848
//	stg3_FIFO_buf100_stg4_1_merged1768_849
//	stg3_FIFO_buf100_stg4_1_merged1768_850
//	stg3_FIFO_buf100_stg4_1_merged1768_851
//	stg3_FIFO_buf100_stg4_1_merged1768_852
//	stg3_FIFO_buf100_stg4_1_merged1768_853
//	stg3_FIFO_buf100_stg4_1_merged1768_854
//	stg3_FIFO_buf100_stg4_1_merged1768_855
//	stg3_FIFO_buf100_stg4_1_merged1768_856
//	stg3_FIFO_buf100_stg4_1_merged1768_857
//	stg3_FIFO_buf100_stg4_1_merged1768_858
//	stg3_FIFO_buf100_stg4_1_merged1768_859
//	stg3_FIFO_buf100_stg4_1_merged1768_860
//	stg3_FIFO_buf100_stg4_1_merged1768_861
//	stg3_FIFO_buf100_stg4_1_merged1768_862
//	stg3_FIFO_buf100_stg4_1_merged1768_863
inline hw_uint<1024> stg3_FIFO_buf100_stg4_1_merged1768_read_bundle_read(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg3_FIFO_buf100_stg4_1_merged1768_800
    // stg3_FIFO_buf100_stg4_1_merged1768_801
    // stg3_FIFO_buf100_stg4_1_merged1768_802
    // stg3_FIFO_buf100_stg4_1_merged1768_803
    // stg3_FIFO_buf100_stg4_1_merged1768_804
    // stg3_FIFO_buf100_stg4_1_merged1768_805
    // stg3_FIFO_buf100_stg4_1_merged1768_806
    // stg3_FIFO_buf100_stg4_1_merged1768_807
    // stg3_FIFO_buf100_stg4_1_merged1768_808
    // stg3_FIFO_buf100_stg4_1_merged1768_809
    // stg3_FIFO_buf100_stg4_1_merged1768_810
    // stg3_FIFO_buf100_stg4_1_merged1768_811
    // stg3_FIFO_buf100_stg4_1_merged1768_812
    // stg3_FIFO_buf100_stg4_1_merged1768_813
    // stg3_FIFO_buf100_stg4_1_merged1768_814
    // stg3_FIFO_buf100_stg4_1_merged1768_815
    // stg3_FIFO_buf100_stg4_1_merged1768_816
    // stg3_FIFO_buf100_stg4_1_merged1768_817
    // stg3_FIFO_buf100_stg4_1_merged1768_818
    // stg3_FIFO_buf100_stg4_1_merged1768_819
    // stg3_FIFO_buf100_stg4_1_merged1768_820
    // stg3_FIFO_buf100_stg4_1_merged1768_821
    // stg3_FIFO_buf100_stg4_1_merged1768_822
    // stg3_FIFO_buf100_stg4_1_merged1768_823
    // stg3_FIFO_buf100_stg4_1_merged1768_824
    // stg3_FIFO_buf100_stg4_1_merged1768_825
    // stg3_FIFO_buf100_stg4_1_merged1768_826
    // stg3_FIFO_buf100_stg4_1_merged1768_827
    // stg3_FIFO_buf100_stg4_1_merged1768_828
    // stg3_FIFO_buf100_stg4_1_merged1768_829
    // stg3_FIFO_buf100_stg4_1_merged1768_830
    // stg3_FIFO_buf100_stg4_1_merged1768_831
    // stg3_FIFO_buf100_stg4_1_merged1768_832
    // stg3_FIFO_buf100_stg4_1_merged1768_833
    // stg3_FIFO_buf100_stg4_1_merged1768_834
    // stg3_FIFO_buf100_stg4_1_merged1768_835
    // stg3_FIFO_buf100_stg4_1_merged1768_836
    // stg3_FIFO_buf100_stg4_1_merged1768_837
    // stg3_FIFO_buf100_stg4_1_merged1768_838
    // stg3_FIFO_buf100_stg4_1_merged1768_839
    // stg3_FIFO_buf100_stg4_1_merged1768_840
    // stg3_FIFO_buf100_stg4_1_merged1768_841
    // stg3_FIFO_buf100_stg4_1_merged1768_842
    // stg3_FIFO_buf100_stg4_1_merged1768_843
    // stg3_FIFO_buf100_stg4_1_merged1768_844
    // stg3_FIFO_buf100_stg4_1_merged1768_845
    // stg3_FIFO_buf100_stg4_1_merged1768_846
    // stg3_FIFO_buf100_stg4_1_merged1768_847
    // stg3_FIFO_buf100_stg4_1_merged1768_848
    // stg3_FIFO_buf100_stg4_1_merged1768_849
    // stg3_FIFO_buf100_stg4_1_merged1768_850
    // stg3_FIFO_buf100_stg4_1_merged1768_851
    // stg3_FIFO_buf100_stg4_1_merged1768_852
    // stg3_FIFO_buf100_stg4_1_merged1768_853
    // stg3_FIFO_buf100_stg4_1_merged1768_854
    // stg3_FIFO_buf100_stg4_1_merged1768_855
    // stg3_FIFO_buf100_stg4_1_merged1768_856
    // stg3_FIFO_buf100_stg4_1_merged1768_857
    // stg3_FIFO_buf100_stg4_1_merged1768_858
    // stg3_FIFO_buf100_stg4_1_merged1768_859
    // stg3_FIFO_buf100_stg4_1_merged1768_860
    // stg3_FIFO_buf100_stg4_1_merged1768_861
    // stg3_FIFO_buf100_stg4_1_merged1768_862
    // stg3_FIFO_buf100_stg4_1_merged1768_863

	hw_uint<1024> result;
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_800_res = stg3_FIFO_buf100_stg4_1_merged1768_800_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<0, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_800_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_801_res = stg3_FIFO_buf100_stg4_1_merged1768_801_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<16, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_801_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_802_res = stg3_FIFO_buf100_stg4_1_merged1768_802_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<32, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_802_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_803_res = stg3_FIFO_buf100_stg4_1_merged1768_803_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<48, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_803_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_804_res = stg3_FIFO_buf100_stg4_1_merged1768_804_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<64, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_804_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_805_res = stg3_FIFO_buf100_stg4_1_merged1768_805_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<80, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_805_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_806_res = stg3_FIFO_buf100_stg4_1_merged1768_806_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<96, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_806_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_807_res = stg3_FIFO_buf100_stg4_1_merged1768_807_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<112, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_807_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_808_res = stg3_FIFO_buf100_stg4_1_merged1768_808_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<128, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_808_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_809_res = stg3_FIFO_buf100_stg4_1_merged1768_809_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<144, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_809_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_810_res = stg3_FIFO_buf100_stg4_1_merged1768_810_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<160, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_810_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_811_res = stg3_FIFO_buf100_stg4_1_merged1768_811_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<176, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_811_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_812_res = stg3_FIFO_buf100_stg4_1_merged1768_812_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<192, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_812_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_813_res = stg3_FIFO_buf100_stg4_1_merged1768_813_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<208, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_813_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_814_res = stg3_FIFO_buf100_stg4_1_merged1768_814_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<224, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_814_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_815_res = stg3_FIFO_buf100_stg4_1_merged1768_815_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<240, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_815_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_816_res = stg3_FIFO_buf100_stg4_1_merged1768_816_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<256, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_816_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_817_res = stg3_FIFO_buf100_stg4_1_merged1768_817_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<272, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_817_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_818_res = stg3_FIFO_buf100_stg4_1_merged1768_818_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<288, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_818_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_819_res = stg3_FIFO_buf100_stg4_1_merged1768_819_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<304, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_819_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_820_res = stg3_FIFO_buf100_stg4_1_merged1768_820_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<320, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_820_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_821_res = stg3_FIFO_buf100_stg4_1_merged1768_821_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<336, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_821_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_822_res = stg3_FIFO_buf100_stg4_1_merged1768_822_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<352, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_822_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_823_res = stg3_FIFO_buf100_stg4_1_merged1768_823_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<368, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_823_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_824_res = stg3_FIFO_buf100_stg4_1_merged1768_824_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<384, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_824_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_825_res = stg3_FIFO_buf100_stg4_1_merged1768_825_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<400, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_825_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_826_res = stg3_FIFO_buf100_stg4_1_merged1768_826_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<416, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_826_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_827_res = stg3_FIFO_buf100_stg4_1_merged1768_827_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<432, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_827_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_828_res = stg3_FIFO_buf100_stg4_1_merged1768_828_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<448, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_828_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_829_res = stg3_FIFO_buf100_stg4_1_merged1768_829_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<464, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_829_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_830_res = stg3_FIFO_buf100_stg4_1_merged1768_830_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<480, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_830_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_831_res = stg3_FIFO_buf100_stg4_1_merged1768_831_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<496, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_831_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_832_res = stg3_FIFO_buf100_stg4_1_merged1768_832_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<512, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_832_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_833_res = stg3_FIFO_buf100_stg4_1_merged1768_833_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<528, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_833_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_834_res = stg3_FIFO_buf100_stg4_1_merged1768_834_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<544, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_834_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_835_res = stg3_FIFO_buf100_stg4_1_merged1768_835_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<560, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_835_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_836_res = stg3_FIFO_buf100_stg4_1_merged1768_836_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<576, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_836_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_837_res = stg3_FIFO_buf100_stg4_1_merged1768_837_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<592, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_837_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_838_res = stg3_FIFO_buf100_stg4_1_merged1768_838_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<608, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_838_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_839_res = stg3_FIFO_buf100_stg4_1_merged1768_839_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<624, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_839_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_840_res = stg3_FIFO_buf100_stg4_1_merged1768_840_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<640, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_840_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_841_res = stg3_FIFO_buf100_stg4_1_merged1768_841_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<656, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_841_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_842_res = stg3_FIFO_buf100_stg4_1_merged1768_842_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<672, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_842_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_843_res = stg3_FIFO_buf100_stg4_1_merged1768_843_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<688, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_843_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_844_res = stg3_FIFO_buf100_stg4_1_merged1768_844_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<704, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_844_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_845_res = stg3_FIFO_buf100_stg4_1_merged1768_845_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<720, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_845_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_846_res = stg3_FIFO_buf100_stg4_1_merged1768_846_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<736, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_846_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_847_res = stg3_FIFO_buf100_stg4_1_merged1768_847_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<752, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_847_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_848_res = stg3_FIFO_buf100_stg4_1_merged1768_848_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<768, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_848_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_849_res = stg3_FIFO_buf100_stg4_1_merged1768_849_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<784, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_849_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_850_res = stg3_FIFO_buf100_stg4_1_merged1768_850_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<800, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_850_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_851_res = stg3_FIFO_buf100_stg4_1_merged1768_851_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<816, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_851_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_852_res = stg3_FIFO_buf100_stg4_1_merged1768_852_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<832, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_852_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_853_res = stg3_FIFO_buf100_stg4_1_merged1768_853_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<848, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_853_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_854_res = stg3_FIFO_buf100_stg4_1_merged1768_854_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<864, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_854_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_855_res = stg3_FIFO_buf100_stg4_1_merged1768_855_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<880, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_855_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_856_res = stg3_FIFO_buf100_stg4_1_merged1768_856_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<896, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_856_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_857_res = stg3_FIFO_buf100_stg4_1_merged1768_857_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<912, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_857_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_858_res = stg3_FIFO_buf100_stg4_1_merged1768_858_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<928, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_858_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_859_res = stg3_FIFO_buf100_stg4_1_merged1768_859_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<944, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_859_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_860_res = stg3_FIFO_buf100_stg4_1_merged1768_860_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<960, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_860_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_861_res = stg3_FIFO_buf100_stg4_1_merged1768_861_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<976, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_861_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_862_res = stg3_FIFO_buf100_stg4_1_merged1768_862_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<992, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_862_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1768_863_res = stg3_FIFO_buf100_stg4_1_merged1768_863_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<1008, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1768_863_res);
	return result;
}

struct stg4_stg4_1_merged1768_784_to_stg4_stg4_ld41_merged1794_768_cache {
	// RAM Box: {[15, 2079], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1768_785_to_stg4_stg4_ld41_merged1794_769_cache {
	// RAM Box: {[14, 2078], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1768_786_to_stg4_stg4_ld41_merged1794_770_cache {
	// RAM Box: {[13, 2077], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1768_787_to_stg4_stg4_ld41_merged1794_771_cache {
	// RAM Box: {[12, 2076], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1768_788_to_stg4_stg4_ld41_merged1794_772_cache {
	// RAM Box: {[11, 2075], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1768_789_to_stg4_stg4_ld41_merged1794_773_cache {
	// RAM Box: {[10, 2074], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1768_790_to_stg4_stg4_ld41_merged1794_774_cache {
	// RAM Box: {[9, 2073], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1768_791_to_stg4_stg4_ld41_merged1794_775_cache {
	// RAM Box: {[8, 2072], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1768_792_to_stg4_stg4_ld41_merged1794_776_cache {
	// RAM Box: {[7, 2071], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1768_793_to_stg4_stg4_ld41_merged1794_777_cache {
	// RAM Box: {[6, 2070], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1768_794_to_stg4_stg4_ld41_merged1794_778_cache {
	// RAM Box: {[5, 2069], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1768_795_to_stg4_stg4_ld41_merged1794_779_cache {
	// RAM Box: {[4, 2068], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1768_796_to_stg4_stg4_ld41_merged1794_780_cache {
	// RAM Box: {[3, 2067], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1768_797_to_stg4_stg4_ld41_merged1794_781_cache {
	// RAM Box: {[2, 2066], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1768_798_to_stg4_stg4_ld41_merged1794_782_cache {
	// RAM Box: {[1, 2065], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1768_799_to_stg4_stg4_ld41_merged1794_783_cache {
	// RAM Box: {[0, 2064], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_cache {
  // Reader addrs...
    // { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[15 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
    // { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[14 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
    // { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[13 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
    // { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[12 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
    // { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[11 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
    // { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[10 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
    // { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[9 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
    // { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[8 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
    // { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[7 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
    // { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[6 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
    // { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[5 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
    // { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[4 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
    // { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[3 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
    // { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[2 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
    // { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[1 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
    // { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
  // # of banks: 16
  stg4_stg4_1_merged1768_784_to_stg4_stg4_ld41_merged1794_768_cache stg4_stg4_1_merged1768_784_to_stg4_stg4_ld41_merged1794_768;
  stg4_stg4_1_merged1768_785_to_stg4_stg4_ld41_merged1794_769_cache stg4_stg4_1_merged1768_785_to_stg4_stg4_ld41_merged1794_769;
  stg4_stg4_1_merged1768_786_to_stg4_stg4_ld41_merged1794_770_cache stg4_stg4_1_merged1768_786_to_stg4_stg4_ld41_merged1794_770;
  stg4_stg4_1_merged1768_787_to_stg4_stg4_ld41_merged1794_771_cache stg4_stg4_1_merged1768_787_to_stg4_stg4_ld41_merged1794_771;
  stg4_stg4_1_merged1768_788_to_stg4_stg4_ld41_merged1794_772_cache stg4_stg4_1_merged1768_788_to_stg4_stg4_ld41_merged1794_772;
  stg4_stg4_1_merged1768_789_to_stg4_stg4_ld41_merged1794_773_cache stg4_stg4_1_merged1768_789_to_stg4_stg4_ld41_merged1794_773;
  stg4_stg4_1_merged1768_790_to_stg4_stg4_ld41_merged1794_774_cache stg4_stg4_1_merged1768_790_to_stg4_stg4_ld41_merged1794_774;
  stg4_stg4_1_merged1768_791_to_stg4_stg4_ld41_merged1794_775_cache stg4_stg4_1_merged1768_791_to_stg4_stg4_ld41_merged1794_775;
  stg4_stg4_1_merged1768_792_to_stg4_stg4_ld41_merged1794_776_cache stg4_stg4_1_merged1768_792_to_stg4_stg4_ld41_merged1794_776;
  stg4_stg4_1_merged1768_793_to_stg4_stg4_ld41_merged1794_777_cache stg4_stg4_1_merged1768_793_to_stg4_stg4_ld41_merged1794_777;
  stg4_stg4_1_merged1768_794_to_stg4_stg4_ld41_merged1794_778_cache stg4_stg4_1_merged1768_794_to_stg4_stg4_ld41_merged1794_778;
  stg4_stg4_1_merged1768_795_to_stg4_stg4_ld41_merged1794_779_cache stg4_stg4_1_merged1768_795_to_stg4_stg4_ld41_merged1794_779;
  stg4_stg4_1_merged1768_796_to_stg4_stg4_ld41_merged1794_780_cache stg4_stg4_1_merged1768_796_to_stg4_stg4_ld41_merged1794_780;
  stg4_stg4_1_merged1768_797_to_stg4_stg4_ld41_merged1794_781_cache stg4_stg4_1_merged1768_797_to_stg4_stg4_ld41_merged1794_781;
  stg4_stg4_1_merged1768_798_to_stg4_stg4_ld41_merged1794_782_cache stg4_stg4_1_merged1768_798_to_stg4_stg4_ld41_merged1794_782;
  stg4_stg4_1_merged1768_799_to_stg4_stg4_ld41_merged1794_783_cache stg4_stg4_1_merged1768_799_to_stg4_stg4_ld41_merged1794_783;
};



inline void stg4_stg4_1_merged1768_784_write(hw_uint<16>& stg4_stg4_1_merged1768_784, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1768_784_to_stg4_stg4_ld41_merged1794_768.push(stg4_stg4_1_merged1768_784);
}

inline void stg4_stg4_1_merged1768_785_write(hw_uint<16>& stg4_stg4_1_merged1768_785, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1768_785_to_stg4_stg4_ld41_merged1794_769.push(stg4_stg4_1_merged1768_785);
}

inline void stg4_stg4_1_merged1768_786_write(hw_uint<16>& stg4_stg4_1_merged1768_786, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1768_786_to_stg4_stg4_ld41_merged1794_770.push(stg4_stg4_1_merged1768_786);
}

inline void stg4_stg4_1_merged1768_787_write(hw_uint<16>& stg4_stg4_1_merged1768_787, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1768_787_to_stg4_stg4_ld41_merged1794_771.push(stg4_stg4_1_merged1768_787);
}

inline void stg4_stg4_1_merged1768_788_write(hw_uint<16>& stg4_stg4_1_merged1768_788, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1768_788_to_stg4_stg4_ld41_merged1794_772.push(stg4_stg4_1_merged1768_788);
}

inline void stg4_stg4_1_merged1768_789_write(hw_uint<16>& stg4_stg4_1_merged1768_789, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1768_789_to_stg4_stg4_ld41_merged1794_773.push(stg4_stg4_1_merged1768_789);
}

inline void stg4_stg4_1_merged1768_790_write(hw_uint<16>& stg4_stg4_1_merged1768_790, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1768_790_to_stg4_stg4_ld41_merged1794_774.push(stg4_stg4_1_merged1768_790);
}

inline void stg4_stg4_1_merged1768_791_write(hw_uint<16>& stg4_stg4_1_merged1768_791, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1768_791_to_stg4_stg4_ld41_merged1794_775.push(stg4_stg4_1_merged1768_791);
}

inline void stg4_stg4_1_merged1768_792_write(hw_uint<16>& stg4_stg4_1_merged1768_792, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1768_792_to_stg4_stg4_ld41_merged1794_776.push(stg4_stg4_1_merged1768_792);
}

inline void stg4_stg4_1_merged1768_793_write(hw_uint<16>& stg4_stg4_1_merged1768_793, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1768_793_to_stg4_stg4_ld41_merged1794_777.push(stg4_stg4_1_merged1768_793);
}

inline void stg4_stg4_1_merged1768_794_write(hw_uint<16>& stg4_stg4_1_merged1768_794, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1768_794_to_stg4_stg4_ld41_merged1794_778.push(stg4_stg4_1_merged1768_794);
}

inline void stg4_stg4_1_merged1768_795_write(hw_uint<16>& stg4_stg4_1_merged1768_795, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1768_795_to_stg4_stg4_ld41_merged1794_779.push(stg4_stg4_1_merged1768_795);
}

inline void stg4_stg4_1_merged1768_796_write(hw_uint<16>& stg4_stg4_1_merged1768_796, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1768_796_to_stg4_stg4_ld41_merged1794_780.push(stg4_stg4_1_merged1768_796);
}

inline void stg4_stg4_1_merged1768_797_write(hw_uint<16>& stg4_stg4_1_merged1768_797, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1768_797_to_stg4_stg4_ld41_merged1794_781.push(stg4_stg4_1_merged1768_797);
}

inline void stg4_stg4_1_merged1768_798_write(hw_uint<16>& stg4_stg4_1_merged1768_798, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1768_798_to_stg4_stg4_ld41_merged1794_782.push(stg4_stg4_1_merged1768_798);
}

inline void stg4_stg4_1_merged1768_799_write(hw_uint<16>& stg4_stg4_1_merged1768_799, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1768_799_to_stg4_stg4_ld41_merged1794_783.push(stg4_stg4_1_merged1768_799);
}

inline hw_uint<16> stg4_stg4_ld41_merged1794_768_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1794_768 read pattern: { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[15 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
  // Read schedule : { stg4_ld41_merged1794[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 16] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged1768_784 = stg4.stg4_stg4_1_merged1768_784_to_stg4_stg4_ld41_merged1794_768.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1768_784;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1794_769_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1794_769 read pattern: { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[14 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
  // Read schedule : { stg4_ld41_merged1794[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 16] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged1768_785 = stg4.stg4_stg4_1_merged1768_785_to_stg4_stg4_ld41_merged1794_769.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1768_785;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1794_770_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1794_770 read pattern: { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[13 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
  // Read schedule : { stg4_ld41_merged1794[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 16] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged1768_786 = stg4.stg4_stg4_1_merged1768_786_to_stg4_stg4_ld41_merged1794_770.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1768_786;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1794_771_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1794_771 read pattern: { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[12 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
  // Read schedule : { stg4_ld41_merged1794[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 16] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged1768_787 = stg4.stg4_stg4_1_merged1768_787_to_stg4_stg4_ld41_merged1794_771.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1768_787;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1794_772_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1794_772 read pattern: { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[11 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
  // Read schedule : { stg4_ld41_merged1794[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 16] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged1768_788 = stg4.stg4_stg4_1_merged1768_788_to_stg4_stg4_ld41_merged1794_772.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1768_788;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1794_773_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1794_773 read pattern: { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[10 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
  // Read schedule : { stg4_ld41_merged1794[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 16] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged1768_789 = stg4.stg4_stg4_1_merged1768_789_to_stg4_stg4_ld41_merged1794_773.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1768_789;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1794_774_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1794_774 read pattern: { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[9 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
  // Read schedule : { stg4_ld41_merged1794[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 16] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged1768_790 = stg4.stg4_stg4_1_merged1768_790_to_stg4_stg4_ld41_merged1794_774.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1768_790;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1794_775_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1794_775 read pattern: { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[8 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
  // Read schedule : { stg4_ld41_merged1794[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 16] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged1768_791 = stg4.stg4_stg4_1_merged1768_791_to_stg4_stg4_ld41_merged1794_775.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1768_791;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1794_776_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1794_776 read pattern: { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[7 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
  // Read schedule : { stg4_ld41_merged1794[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 16] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged1768_792 = stg4.stg4_stg4_1_merged1768_792_to_stg4_stg4_ld41_merged1794_776.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1768_792;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1794_777_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1794_777 read pattern: { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[6 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
  // Read schedule : { stg4_ld41_merged1794[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 16] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged1768_793 = stg4.stg4_stg4_1_merged1768_793_to_stg4_stg4_ld41_merged1794_777.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1768_793;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1794_778_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1794_778 read pattern: { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[5 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
  // Read schedule : { stg4_ld41_merged1794[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 16] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged1768_794 = stg4.stg4_stg4_1_merged1768_794_to_stg4_stg4_ld41_merged1794_778.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1768_794;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1794_779_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1794_779 read pattern: { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[4 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
  // Read schedule : { stg4_ld41_merged1794[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 16] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged1768_795 = stg4.stg4_stg4_1_merged1768_795_to_stg4_stg4_ld41_merged1794_779.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1768_795;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1794_780_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1794_780 read pattern: { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[3 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
  // Read schedule : { stg4_ld41_merged1794[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 16] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged1768_796 = stg4.stg4_stg4_1_merged1768_796_to_stg4_stg4_ld41_merged1794_780.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1768_796;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1794_781_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1794_781 read pattern: { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[2 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
  // Read schedule : { stg4_ld41_merged1794[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 16] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged1768_797 = stg4.stg4_stg4_1_merged1768_797_to_stg4_stg4_ld41_merged1794_781.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1768_797;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1794_782_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1794_782 read pattern: { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[1 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
  // Read schedule : { stg4_ld41_merged1794[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 16] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged1768_798 = stg4.stg4_stg4_1_merged1768_798_to_stg4_stg4_ld41_merged1794_782.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1768_798;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1794_783_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1794_783 read pattern: { stg4_ld41_merged1794[root = 0, stg4_ld42, stg4_ld41] -> stg4[16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1089 and 0 <= stg4_ld41 <= 129 }
  // Read schedule : { stg4_ld41_merged1794[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 16] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged1768_799 = stg4.stg4_stg4_1_merged1768_799_to_stg4_stg4_ld41_merged1794_783.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1768_799;
  return 0;
}

// # of bundles = 2
// stg4_1_merged1768_write
//	stg4_stg4_1_merged1768_784
//	stg4_stg4_1_merged1768_785
//	stg4_stg4_1_merged1768_786
//	stg4_stg4_1_merged1768_787
//	stg4_stg4_1_merged1768_788
//	stg4_stg4_1_merged1768_789
//	stg4_stg4_1_merged1768_790
//	stg4_stg4_1_merged1768_791
//	stg4_stg4_1_merged1768_792
//	stg4_stg4_1_merged1768_793
//	stg4_stg4_1_merged1768_794
//	stg4_stg4_1_merged1768_795
//	stg4_stg4_1_merged1768_796
//	stg4_stg4_1_merged1768_797
//	stg4_stg4_1_merged1768_798
//	stg4_stg4_1_merged1768_799
inline void stg4_stg4_1_merged1768_write_bundle_write(hw_uint<256>& stg4_1_merged1768_write, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
	hw_uint<16> stg4_stg4_1_merged1768_784_res = stg4_1_merged1768_write.extract<0, 15>();
	stg4_stg4_1_merged1768_784_write(stg4_stg4_1_merged1768_784_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1768_785_res = stg4_1_merged1768_write.extract<16, 31>();
	stg4_stg4_1_merged1768_785_write(stg4_stg4_1_merged1768_785_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1768_786_res = stg4_1_merged1768_write.extract<32, 47>();
	stg4_stg4_1_merged1768_786_write(stg4_stg4_1_merged1768_786_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1768_787_res = stg4_1_merged1768_write.extract<48, 63>();
	stg4_stg4_1_merged1768_787_write(stg4_stg4_1_merged1768_787_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1768_788_res = stg4_1_merged1768_write.extract<64, 79>();
	stg4_stg4_1_merged1768_788_write(stg4_stg4_1_merged1768_788_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1768_789_res = stg4_1_merged1768_write.extract<80, 95>();
	stg4_stg4_1_merged1768_789_write(stg4_stg4_1_merged1768_789_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1768_790_res = stg4_1_merged1768_write.extract<96, 111>();
	stg4_stg4_1_merged1768_790_write(stg4_stg4_1_merged1768_790_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1768_791_res = stg4_1_merged1768_write.extract<112, 127>();
	stg4_stg4_1_merged1768_791_write(stg4_stg4_1_merged1768_791_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1768_792_res = stg4_1_merged1768_write.extract<128, 143>();
	stg4_stg4_1_merged1768_792_write(stg4_stg4_1_merged1768_792_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1768_793_res = stg4_1_merged1768_write.extract<144, 159>();
	stg4_stg4_1_merged1768_793_write(stg4_stg4_1_merged1768_793_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1768_794_res = stg4_1_merged1768_write.extract<160, 175>();
	stg4_stg4_1_merged1768_794_write(stg4_stg4_1_merged1768_794_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1768_795_res = stg4_1_merged1768_write.extract<176, 191>();
	stg4_stg4_1_merged1768_795_write(stg4_stg4_1_merged1768_795_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1768_796_res = stg4_1_merged1768_write.extract<192, 207>();
	stg4_stg4_1_merged1768_796_write(stg4_stg4_1_merged1768_796_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1768_797_res = stg4_1_merged1768_write.extract<208, 223>();
	stg4_stg4_1_merged1768_797_write(stg4_stg4_1_merged1768_797_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1768_798_res = stg4_1_merged1768_write.extract<224, 239>();
	stg4_stg4_1_merged1768_798_write(stg4_stg4_1_merged1768_798_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1768_799_res = stg4_1_merged1768_write.extract<240, 255>();
	stg4_stg4_1_merged1768_799_write(stg4_stg4_1_merged1768_799_res, stg4, root, stg4_0, stg4_1, dynamic_address);
}

// stg4_ld41_merged1794_read
//	stg4_stg4_ld41_merged1794_768
//	stg4_stg4_ld41_merged1794_769
//	stg4_stg4_ld41_merged1794_770
//	stg4_stg4_ld41_merged1794_771
//	stg4_stg4_ld41_merged1794_772
//	stg4_stg4_ld41_merged1794_773
//	stg4_stg4_ld41_merged1794_774
//	stg4_stg4_ld41_merged1794_775
//	stg4_stg4_ld41_merged1794_776
//	stg4_stg4_ld41_merged1794_777
//	stg4_stg4_ld41_merged1794_778
//	stg4_stg4_ld41_merged1794_779
//	stg4_stg4_ld41_merged1794_780
//	stg4_stg4_ld41_merged1794_781
//	stg4_stg4_ld41_merged1794_782
//	stg4_stg4_ld41_merged1794_783
inline hw_uint<256> stg4_stg4_ld41_merged1794_read_bundle_read(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
  // # of ports in bundle: 16
    // stg4_stg4_ld41_merged1794_768
    // stg4_stg4_ld41_merged1794_769
    // stg4_stg4_ld41_merged1794_770
    // stg4_stg4_ld41_merged1794_771
    // stg4_stg4_ld41_merged1794_772
    // stg4_stg4_ld41_merged1794_773
    // stg4_stg4_ld41_merged1794_774
    // stg4_stg4_ld41_merged1794_775
    // stg4_stg4_ld41_merged1794_776
    // stg4_stg4_ld41_merged1794_777
    // stg4_stg4_ld41_merged1794_778
    // stg4_stg4_ld41_merged1794_779
    // stg4_stg4_ld41_merged1794_780
    // stg4_stg4_ld41_merged1794_781
    // stg4_stg4_ld41_merged1794_782
    // stg4_stg4_ld41_merged1794_783

	hw_uint<256> result;
	hw_uint<16> stg4_stg4_ld41_merged1794_768_res = stg4_stg4_ld41_merged1794_768_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<0, 256>(result, stg4_stg4_ld41_merged1794_768_res);
	hw_uint<16> stg4_stg4_ld41_merged1794_769_res = stg4_stg4_ld41_merged1794_769_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<16, 256>(result, stg4_stg4_ld41_merged1794_769_res);
	hw_uint<16> stg4_stg4_ld41_merged1794_770_res = stg4_stg4_ld41_merged1794_770_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<32, 256>(result, stg4_stg4_ld41_merged1794_770_res);
	hw_uint<16> stg4_stg4_ld41_merged1794_771_res = stg4_stg4_ld41_merged1794_771_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<48, 256>(result, stg4_stg4_ld41_merged1794_771_res);
	hw_uint<16> stg4_stg4_ld41_merged1794_772_res = stg4_stg4_ld41_merged1794_772_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<64, 256>(result, stg4_stg4_ld41_merged1794_772_res);
	hw_uint<16> stg4_stg4_ld41_merged1794_773_res = stg4_stg4_ld41_merged1794_773_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<80, 256>(result, stg4_stg4_ld41_merged1794_773_res);
	hw_uint<16> stg4_stg4_ld41_merged1794_774_res = stg4_stg4_ld41_merged1794_774_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<96, 256>(result, stg4_stg4_ld41_merged1794_774_res);
	hw_uint<16> stg4_stg4_ld41_merged1794_775_res = stg4_stg4_ld41_merged1794_775_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<112, 256>(result, stg4_stg4_ld41_merged1794_775_res);
	hw_uint<16> stg4_stg4_ld41_merged1794_776_res = stg4_stg4_ld41_merged1794_776_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<128, 256>(result, stg4_stg4_ld41_merged1794_776_res);
	hw_uint<16> stg4_stg4_ld41_merged1794_777_res = stg4_stg4_ld41_merged1794_777_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<144, 256>(result, stg4_stg4_ld41_merged1794_777_res);
	hw_uint<16> stg4_stg4_ld41_merged1794_778_res = stg4_stg4_ld41_merged1794_778_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<160, 256>(result, stg4_stg4_ld41_merged1794_778_res);
	hw_uint<16> stg4_stg4_ld41_merged1794_779_res = stg4_stg4_ld41_merged1794_779_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<176, 256>(result, stg4_stg4_ld41_merged1794_779_res);
	hw_uint<16> stg4_stg4_ld41_merged1794_780_res = stg4_stg4_ld41_merged1794_780_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<192, 256>(result, stg4_stg4_ld41_merged1794_780_res);
	hw_uint<16> stg4_stg4_ld41_merged1794_781_res = stg4_stg4_ld41_merged1794_781_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<208, 256>(result, stg4_stg4_ld41_merged1794_781_res);
	hw_uint<16> stg4_stg4_ld41_merged1794_782_res = stg4_stg4_ld41_merged1794_782_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<224, 256>(result, stg4_stg4_ld41_merged1794_782_res);
	hw_uint<16> stg4_stg4_ld41_merged1794_783_res = stg4_stg4_ld41_merged1794_783_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<240, 256>(result, stg4_stg4_ld41_merged1794_783_res);
	return result;
}

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_720_merged_banks_4_cache {
	// RAM Box: {[15, 2063], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_721_merged_banks_4_cache {
	// RAM Box: {[14, 2062], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_722_merged_banks_4_cache {
	// RAM Box: {[13, 2061], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_723_merged_banks_4_cache {
	// RAM Box: {[12, 2060], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_724_merged_banks_4_cache {
	// RAM Box: {[11, 2059], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_725_merged_banks_4_cache {
	// RAM Box: {[10, 2058], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_726_merged_banks_4_cache {
	// RAM Box: {[9, 2057], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_727_merged_banks_4_cache {
	// RAM Box: {[8, 2056], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_728_merged_banks_4_cache {
	// RAM Box: {[7, 2055], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_729_merged_banks_4_cache {
	// RAM Box: {[6, 2054], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_730_merged_banks_4_cache {
	// RAM Box: {[5, 2053], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_731_merged_banks_4_cache {
	// RAM Box: {[4, 2052], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_732_merged_banks_4_cache {
	// RAM Box: {[3, 2051], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_733_merged_banks_4_cache {
	// RAM Box: {[2, 2050], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_734_merged_banks_4_cache {
	// RAM Box: {[1, 2065], [0, 1088]}
	// Capacity: 132
	// # of read delays: 4
  // 0, 1, 130, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_735_merged_banks_4_cache {
	// RAM Box: {[0, 2064], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 130, 131
	hw_uint<16> f0;
	fifo<hw_uint<16>, 129> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_130() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_cache {
  // Reader addrs...
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[15 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[16 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[16 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[17 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[14 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[15 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[15 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[16 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[13 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[14 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[14 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[15 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[12 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[13 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[13 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[14 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[11 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[12 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[12 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[13 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[10 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[11 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[11 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[12 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[9 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[10 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[10 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[11 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[8 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[9 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[9 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[10 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[7 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[8 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[8 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[9 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[6 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[7 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[7 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[8 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[5 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[6 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[6 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[7 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[4 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[5 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[5 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[6 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[3 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[4 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[4 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[5 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[2 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[3 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[3 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[4 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[1 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[2 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[2 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[3 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[1 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[1 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[2 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // # of banks: 16
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_720_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_720_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_721_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_721_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_722_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_722_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_723_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_723_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_724_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_724_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_725_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_725_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_726_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_726_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_727_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_727_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_728_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_728_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_729_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_729_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_730_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_730_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_731_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_731_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_732_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_732_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_733_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_733_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_734_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_734_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_735_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_735_merged_banks_4;
};



inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_720_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_720, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_720_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_720);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_721_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_721, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_721_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_721);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_722_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_722, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_722_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_722);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_723_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_723, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_723_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_723);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_724_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_724, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_724_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_724);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_725_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_725, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_725_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_725);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_726_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_726, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_726_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_726);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_727_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_727, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_727_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_727);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_728_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_728, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_728_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_728);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_729_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_729, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_729_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_729);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_730_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_730, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_730_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_730);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_731_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_731, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_731_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_731);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_732_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_732, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_732_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_732);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_733_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_733, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_733_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_733);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_734_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_734, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_734_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_734);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_735_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_735, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_735_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_735);
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_656_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_656 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[15 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_720 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_720_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_720;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_657_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_657 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[16 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_735 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_735_merged_banks_4.peek_130();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_735;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_658_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_658 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[16 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_735 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_735_merged_banks_4.peek_0();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_735;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_659_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_659 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[17 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_734 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_734_merged_banks_4.peek_130();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_734;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_660_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_660 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[14 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_721 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_721_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_721;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_661_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_661 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[15 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_720 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_720_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_720;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_662_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_662 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[15 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_720 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_720_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_720;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_663_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_663 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[16 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_735 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_735_merged_banks_4.peek_130();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_735;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_664_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_664 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[13 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_722 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_722_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_722;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_665_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_665 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[14 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_721 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_721_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_721;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_666_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_666 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[14 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_721 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_721_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_721;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_667_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_667 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[15 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_720 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_720_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_720;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_668_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_668 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[12 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_723 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_723_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_723;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_669_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_669 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[13 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_722 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_722_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_722;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_670_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_670 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[13 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_722 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_722_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_722;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_671_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_671 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[14 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_721 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_721_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_721;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_672_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_672 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[11 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_724 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_724_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_724;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_673_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_673 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[12 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_723 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_723_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_723;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_674_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_674 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[12 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_723 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_723_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_723;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_675_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_675 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[13 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_722 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_722_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_722;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_676_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_676 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[10 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_725 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_725_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_725;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_677_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_677 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[11 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_724 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_724_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_724;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_678_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_678 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[11 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_724 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_724_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_724;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_679_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_679 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[12 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_723 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_723_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_723;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_680_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_680 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[9 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_726 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_726_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_726;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_681_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_681 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[10 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_725 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_725_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_725;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_682_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_682 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[10 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_725 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_725_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_725;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_683_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_683 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[11 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_724 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_724_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_724;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_684_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_684 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[8 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_727 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_727_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_727;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_685_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_685 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[9 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_726 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_726_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_726;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_686_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_686 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[9 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_726 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_726_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_726;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_687_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_687 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[10 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_725 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_725_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_725;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_688_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_688 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[7 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_728 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_728_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_728;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_689_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_689 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[8 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_727 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_727_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_727;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_690_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_690 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[8 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_727 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_727_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_727;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_691_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_691 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[9 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_726 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_726_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_726;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_692_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_692 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[6 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_729 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_729_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_729;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_693_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_693 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[7 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_728 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_728_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_728;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_694_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_694 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[7 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_728 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_728_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_728;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_695_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_695 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[8 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_727 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_727_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_727;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_696_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_696 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[5 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_730 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_730_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_730;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_697_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_697 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[6 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_729 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_729_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_729;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_698_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_698 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[6 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_729 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_729_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_729;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_699_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_699 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[7 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_728 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_728_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_728;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_700_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_700 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[4 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_731 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_731_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_731;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_701_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_701 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[5 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_730 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_730_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_730;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_702_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_702 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[5 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_730 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_730_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_730;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_703_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_703 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[6 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_729 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_729_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_729;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_704_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_704 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[3 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_732 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_732_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_732;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_705_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_705 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[4 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_731 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_731_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_731;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_706_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_706 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[4 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_731 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_731_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_731;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_707_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_707 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[5 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_730 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_730_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_730;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_708_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_708 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[2 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_733 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_733_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_733;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_709_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_709 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[3 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_732 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_732_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_732;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_710_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_710 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[3 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_732 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_732_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_732;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_711_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_711 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[4 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_731 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_731_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_731;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_712_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_712 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[1 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_734 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_734_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_734;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_713_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_713 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[2 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_733 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_733_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_733;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_714_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_714 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[2 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_733 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_733_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_733;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_715_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_715 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[3 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_732 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_732_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_732;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_716_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_716 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_735 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_735_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_735;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_717_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_717 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[1 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_734 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_734_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_734;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_718_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_718 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[1 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_734 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_734_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_734;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_719_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1763_719 read pattern: { stg5_1_merged1763[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[2 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_733 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_733_merged_banks_4.peek_131();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_733;
  return 0;
}

// # of bundles = 2
// stg4_to_gp_1240_ld105_merged1796_write
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_720
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_721
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_722
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_723
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_724
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_725
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_726
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_727
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_728
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_729
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_730
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_731
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_732
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_733
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_734
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_735
inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_write_bundle_write(hw_uint<256>& stg4_to_gp_1240_ld105_merged1796_write, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_720_res = stg4_to_gp_1240_ld105_merged1796_write.extract<0, 15>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_720_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_720_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_721_res = stg4_to_gp_1240_ld105_merged1796_write.extract<16, 31>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_721_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_721_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_722_res = stg4_to_gp_1240_ld105_merged1796_write.extract<32, 47>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_722_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_722_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_723_res = stg4_to_gp_1240_ld105_merged1796_write.extract<48, 63>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_723_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_723_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_724_res = stg4_to_gp_1240_ld105_merged1796_write.extract<64, 79>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_724_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_724_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_725_res = stg4_to_gp_1240_ld105_merged1796_write.extract<80, 95>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_725_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_725_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_726_res = stg4_to_gp_1240_ld105_merged1796_write.extract<96, 111>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_726_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_726_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_727_res = stg4_to_gp_1240_ld105_merged1796_write.extract<112, 127>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_727_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_727_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_728_res = stg4_to_gp_1240_ld105_merged1796_write.extract<128, 143>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_728_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_728_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_729_res = stg4_to_gp_1240_ld105_merged1796_write.extract<144, 159>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_729_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_729_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_730_res = stg4_to_gp_1240_ld105_merged1796_write.extract<160, 175>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_730_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_730_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_731_res = stg4_to_gp_1240_ld105_merged1796_write.extract<176, 191>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_731_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_731_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_732_res = stg4_to_gp_1240_ld105_merged1796_write.extract<192, 207>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_732_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_732_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_733_res = stg4_to_gp_1240_ld105_merged1796_write.extract<208, 223>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_733_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_733_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_734_res = stg4_to_gp_1240_ld105_merged1796_write.extract<224, 239>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_734_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_734_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_735_res = stg4_to_gp_1240_ld105_merged1796_write.extract<240, 255>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_735_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_735_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
}

// stg5_1_merged1763_read
//	stg4_FIFO_buf104_stg5_1_merged1763_656
//	stg4_FIFO_buf104_stg5_1_merged1763_657
//	stg4_FIFO_buf104_stg5_1_merged1763_658
//	stg4_FIFO_buf104_stg5_1_merged1763_659
//	stg4_FIFO_buf104_stg5_1_merged1763_660
//	stg4_FIFO_buf104_stg5_1_merged1763_661
//	stg4_FIFO_buf104_stg5_1_merged1763_662
//	stg4_FIFO_buf104_stg5_1_merged1763_663
//	stg4_FIFO_buf104_stg5_1_merged1763_664
//	stg4_FIFO_buf104_stg5_1_merged1763_665
//	stg4_FIFO_buf104_stg5_1_merged1763_666
//	stg4_FIFO_buf104_stg5_1_merged1763_667
//	stg4_FIFO_buf104_stg5_1_merged1763_668
//	stg4_FIFO_buf104_stg5_1_merged1763_669
//	stg4_FIFO_buf104_stg5_1_merged1763_670
//	stg4_FIFO_buf104_stg5_1_merged1763_671
//	stg4_FIFO_buf104_stg5_1_merged1763_672
//	stg4_FIFO_buf104_stg5_1_merged1763_673
//	stg4_FIFO_buf104_stg5_1_merged1763_674
//	stg4_FIFO_buf104_stg5_1_merged1763_675
//	stg4_FIFO_buf104_stg5_1_merged1763_676
//	stg4_FIFO_buf104_stg5_1_merged1763_677
//	stg4_FIFO_buf104_stg5_1_merged1763_678
//	stg4_FIFO_buf104_stg5_1_merged1763_679
//	stg4_FIFO_buf104_stg5_1_merged1763_680
//	stg4_FIFO_buf104_stg5_1_merged1763_681
//	stg4_FIFO_buf104_stg5_1_merged1763_682
//	stg4_FIFO_buf104_stg5_1_merged1763_683
//	stg4_FIFO_buf104_stg5_1_merged1763_684
//	stg4_FIFO_buf104_stg5_1_merged1763_685
//	stg4_FIFO_buf104_stg5_1_merged1763_686
//	stg4_FIFO_buf104_stg5_1_merged1763_687
//	stg4_FIFO_buf104_stg5_1_merged1763_688
//	stg4_FIFO_buf104_stg5_1_merged1763_689
//	stg4_FIFO_buf104_stg5_1_merged1763_690
//	stg4_FIFO_buf104_stg5_1_merged1763_691
//	stg4_FIFO_buf104_stg5_1_merged1763_692
//	stg4_FIFO_buf104_stg5_1_merged1763_693
//	stg4_FIFO_buf104_stg5_1_merged1763_694
//	stg4_FIFO_buf104_stg5_1_merged1763_695
//	stg4_FIFO_buf104_stg5_1_merged1763_696
//	stg4_FIFO_buf104_stg5_1_merged1763_697
//	stg4_FIFO_buf104_stg5_1_merged1763_698
//	stg4_FIFO_buf104_stg5_1_merged1763_699
//	stg4_FIFO_buf104_stg5_1_merged1763_700
//	stg4_FIFO_buf104_stg5_1_merged1763_701
//	stg4_FIFO_buf104_stg5_1_merged1763_702
//	stg4_FIFO_buf104_stg5_1_merged1763_703
//	stg4_FIFO_buf104_stg5_1_merged1763_704
//	stg4_FIFO_buf104_stg5_1_merged1763_705
//	stg4_FIFO_buf104_stg5_1_merged1763_706
//	stg4_FIFO_buf104_stg5_1_merged1763_707
//	stg4_FIFO_buf104_stg5_1_merged1763_708
//	stg4_FIFO_buf104_stg5_1_merged1763_709
//	stg4_FIFO_buf104_stg5_1_merged1763_710
//	stg4_FIFO_buf104_stg5_1_merged1763_711
//	stg4_FIFO_buf104_stg5_1_merged1763_712
//	stg4_FIFO_buf104_stg5_1_merged1763_713
//	stg4_FIFO_buf104_stg5_1_merged1763_714
//	stg4_FIFO_buf104_stg5_1_merged1763_715
//	stg4_FIFO_buf104_stg5_1_merged1763_716
//	stg4_FIFO_buf104_stg5_1_merged1763_717
//	stg4_FIFO_buf104_stg5_1_merged1763_718
//	stg4_FIFO_buf104_stg5_1_merged1763_719
inline hw_uint<1024> stg4_FIFO_buf104_stg5_1_merged1763_read_bundle_read(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg4_FIFO_buf104_stg5_1_merged1763_656
    // stg4_FIFO_buf104_stg5_1_merged1763_657
    // stg4_FIFO_buf104_stg5_1_merged1763_658
    // stg4_FIFO_buf104_stg5_1_merged1763_659
    // stg4_FIFO_buf104_stg5_1_merged1763_660
    // stg4_FIFO_buf104_stg5_1_merged1763_661
    // stg4_FIFO_buf104_stg5_1_merged1763_662
    // stg4_FIFO_buf104_stg5_1_merged1763_663
    // stg4_FIFO_buf104_stg5_1_merged1763_664
    // stg4_FIFO_buf104_stg5_1_merged1763_665
    // stg4_FIFO_buf104_stg5_1_merged1763_666
    // stg4_FIFO_buf104_stg5_1_merged1763_667
    // stg4_FIFO_buf104_stg5_1_merged1763_668
    // stg4_FIFO_buf104_stg5_1_merged1763_669
    // stg4_FIFO_buf104_stg5_1_merged1763_670
    // stg4_FIFO_buf104_stg5_1_merged1763_671
    // stg4_FIFO_buf104_stg5_1_merged1763_672
    // stg4_FIFO_buf104_stg5_1_merged1763_673
    // stg4_FIFO_buf104_stg5_1_merged1763_674
    // stg4_FIFO_buf104_stg5_1_merged1763_675
    // stg4_FIFO_buf104_stg5_1_merged1763_676
    // stg4_FIFO_buf104_stg5_1_merged1763_677
    // stg4_FIFO_buf104_stg5_1_merged1763_678
    // stg4_FIFO_buf104_stg5_1_merged1763_679
    // stg4_FIFO_buf104_stg5_1_merged1763_680
    // stg4_FIFO_buf104_stg5_1_merged1763_681
    // stg4_FIFO_buf104_stg5_1_merged1763_682
    // stg4_FIFO_buf104_stg5_1_merged1763_683
    // stg4_FIFO_buf104_stg5_1_merged1763_684
    // stg4_FIFO_buf104_stg5_1_merged1763_685
    // stg4_FIFO_buf104_stg5_1_merged1763_686
    // stg4_FIFO_buf104_stg5_1_merged1763_687
    // stg4_FIFO_buf104_stg5_1_merged1763_688
    // stg4_FIFO_buf104_stg5_1_merged1763_689
    // stg4_FIFO_buf104_stg5_1_merged1763_690
    // stg4_FIFO_buf104_stg5_1_merged1763_691
    // stg4_FIFO_buf104_stg5_1_merged1763_692
    // stg4_FIFO_buf104_stg5_1_merged1763_693
    // stg4_FIFO_buf104_stg5_1_merged1763_694
    // stg4_FIFO_buf104_stg5_1_merged1763_695
    // stg4_FIFO_buf104_stg5_1_merged1763_696
    // stg4_FIFO_buf104_stg5_1_merged1763_697
    // stg4_FIFO_buf104_stg5_1_merged1763_698
    // stg4_FIFO_buf104_stg5_1_merged1763_699
    // stg4_FIFO_buf104_stg5_1_merged1763_700
    // stg4_FIFO_buf104_stg5_1_merged1763_701
    // stg4_FIFO_buf104_stg5_1_merged1763_702
    // stg4_FIFO_buf104_stg5_1_merged1763_703
    // stg4_FIFO_buf104_stg5_1_merged1763_704
    // stg4_FIFO_buf104_stg5_1_merged1763_705
    // stg4_FIFO_buf104_stg5_1_merged1763_706
    // stg4_FIFO_buf104_stg5_1_merged1763_707
    // stg4_FIFO_buf104_stg5_1_merged1763_708
    // stg4_FIFO_buf104_stg5_1_merged1763_709
    // stg4_FIFO_buf104_stg5_1_merged1763_710
    // stg4_FIFO_buf104_stg5_1_merged1763_711
    // stg4_FIFO_buf104_stg5_1_merged1763_712
    // stg4_FIFO_buf104_stg5_1_merged1763_713
    // stg4_FIFO_buf104_stg5_1_merged1763_714
    // stg4_FIFO_buf104_stg5_1_merged1763_715
    // stg4_FIFO_buf104_stg5_1_merged1763_716
    // stg4_FIFO_buf104_stg5_1_merged1763_717
    // stg4_FIFO_buf104_stg5_1_merged1763_718
    // stg4_FIFO_buf104_stg5_1_merged1763_719

	hw_uint<1024> result;
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_656_res = stg4_FIFO_buf104_stg5_1_merged1763_656_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<0, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_656_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_657_res = stg4_FIFO_buf104_stg5_1_merged1763_657_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<16, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_657_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_658_res = stg4_FIFO_buf104_stg5_1_merged1763_658_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<32, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_658_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_659_res = stg4_FIFO_buf104_stg5_1_merged1763_659_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<48, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_659_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_660_res = stg4_FIFO_buf104_stg5_1_merged1763_660_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<64, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_660_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_661_res = stg4_FIFO_buf104_stg5_1_merged1763_661_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<80, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_661_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_662_res = stg4_FIFO_buf104_stg5_1_merged1763_662_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<96, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_662_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_663_res = stg4_FIFO_buf104_stg5_1_merged1763_663_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<112, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_663_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_664_res = stg4_FIFO_buf104_stg5_1_merged1763_664_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<128, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_664_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_665_res = stg4_FIFO_buf104_stg5_1_merged1763_665_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<144, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_665_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_666_res = stg4_FIFO_buf104_stg5_1_merged1763_666_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<160, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_666_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_667_res = stg4_FIFO_buf104_stg5_1_merged1763_667_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<176, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_667_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_668_res = stg4_FIFO_buf104_stg5_1_merged1763_668_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<192, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_668_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_669_res = stg4_FIFO_buf104_stg5_1_merged1763_669_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<208, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_669_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_670_res = stg4_FIFO_buf104_stg5_1_merged1763_670_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<224, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_670_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_671_res = stg4_FIFO_buf104_stg5_1_merged1763_671_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<240, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_671_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_672_res = stg4_FIFO_buf104_stg5_1_merged1763_672_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<256, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_672_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_673_res = stg4_FIFO_buf104_stg5_1_merged1763_673_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<272, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_673_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_674_res = stg4_FIFO_buf104_stg5_1_merged1763_674_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<288, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_674_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_675_res = stg4_FIFO_buf104_stg5_1_merged1763_675_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<304, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_675_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_676_res = stg4_FIFO_buf104_stg5_1_merged1763_676_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<320, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_676_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_677_res = stg4_FIFO_buf104_stg5_1_merged1763_677_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<336, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_677_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_678_res = stg4_FIFO_buf104_stg5_1_merged1763_678_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<352, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_678_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_679_res = stg4_FIFO_buf104_stg5_1_merged1763_679_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<368, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_679_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_680_res = stg4_FIFO_buf104_stg5_1_merged1763_680_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<384, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_680_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_681_res = stg4_FIFO_buf104_stg5_1_merged1763_681_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<400, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_681_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_682_res = stg4_FIFO_buf104_stg5_1_merged1763_682_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<416, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_682_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_683_res = stg4_FIFO_buf104_stg5_1_merged1763_683_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<432, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_683_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_684_res = stg4_FIFO_buf104_stg5_1_merged1763_684_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<448, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_684_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_685_res = stg4_FIFO_buf104_stg5_1_merged1763_685_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<464, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_685_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_686_res = stg4_FIFO_buf104_stg5_1_merged1763_686_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<480, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_686_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_687_res = stg4_FIFO_buf104_stg5_1_merged1763_687_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<496, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_687_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_688_res = stg4_FIFO_buf104_stg5_1_merged1763_688_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<512, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_688_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_689_res = stg4_FIFO_buf104_stg5_1_merged1763_689_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<528, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_689_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_690_res = stg4_FIFO_buf104_stg5_1_merged1763_690_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<544, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_690_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_691_res = stg4_FIFO_buf104_stg5_1_merged1763_691_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<560, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_691_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_692_res = stg4_FIFO_buf104_stg5_1_merged1763_692_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<576, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_692_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_693_res = stg4_FIFO_buf104_stg5_1_merged1763_693_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<592, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_693_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_694_res = stg4_FIFO_buf104_stg5_1_merged1763_694_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<608, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_694_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_695_res = stg4_FIFO_buf104_stg5_1_merged1763_695_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<624, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_695_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_696_res = stg4_FIFO_buf104_stg5_1_merged1763_696_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<640, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_696_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_697_res = stg4_FIFO_buf104_stg5_1_merged1763_697_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<656, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_697_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_698_res = stg4_FIFO_buf104_stg5_1_merged1763_698_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<672, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_698_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_699_res = stg4_FIFO_buf104_stg5_1_merged1763_699_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<688, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_699_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_700_res = stg4_FIFO_buf104_stg5_1_merged1763_700_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<704, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_700_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_701_res = stg4_FIFO_buf104_stg5_1_merged1763_701_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<720, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_701_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_702_res = stg4_FIFO_buf104_stg5_1_merged1763_702_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<736, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_702_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_703_res = stg4_FIFO_buf104_stg5_1_merged1763_703_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<752, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_703_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_704_res = stg4_FIFO_buf104_stg5_1_merged1763_704_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<768, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_704_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_705_res = stg4_FIFO_buf104_stg5_1_merged1763_705_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<784, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_705_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_706_res = stg4_FIFO_buf104_stg5_1_merged1763_706_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<800, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_706_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_707_res = stg4_FIFO_buf104_stg5_1_merged1763_707_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<816, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_707_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_708_res = stg4_FIFO_buf104_stg5_1_merged1763_708_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<832, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_708_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_709_res = stg4_FIFO_buf104_stg5_1_merged1763_709_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<848, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_709_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_710_res = stg4_FIFO_buf104_stg5_1_merged1763_710_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<864, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_710_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_711_res = stg4_FIFO_buf104_stg5_1_merged1763_711_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<880, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_711_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_712_res = stg4_FIFO_buf104_stg5_1_merged1763_712_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<896, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_712_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_713_res = stg4_FIFO_buf104_stg5_1_merged1763_713_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<912, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_713_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_714_res = stg4_FIFO_buf104_stg5_1_merged1763_714_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<928, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_714_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_715_res = stg4_FIFO_buf104_stg5_1_merged1763_715_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<944, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_715_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_716_res = stg4_FIFO_buf104_stg5_1_merged1763_716_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<960, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_716_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_717_res = stg4_FIFO_buf104_stg5_1_merged1763_717_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<976, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_717_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_718_res = stg4_FIFO_buf104_stg5_1_merged1763_718_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<992, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_718_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1763_719_res = stg4_FIFO_buf104_stg5_1_merged1763_719_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<1008, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1763_719_res);
	return result;
}

struct stg5_stg5_1_merged1763_640_to_stg5_stg5_ld45_merged1830_624_cache {
	// RAM Box: {[15, 2063], [0, 1088]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1763_641_to_stg5_stg5_ld45_merged1830_625_cache {
	// RAM Box: {[14, 2062], [0, 1088]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1763_642_to_stg5_stg5_ld45_merged1830_626_cache {
	// RAM Box: {[13, 2061], [0, 1088]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1763_643_to_stg5_stg5_ld45_merged1830_627_cache {
	// RAM Box: {[12, 2060], [0, 1088]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1763_644_to_stg5_stg5_ld45_merged1830_628_cache {
	// RAM Box: {[11, 2059], [0, 1088]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1763_645_to_stg5_stg5_ld45_merged1830_629_cache {
	// RAM Box: {[10, 2058], [0, 1088]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1763_646_to_stg5_stg5_ld45_merged1830_630_cache {
	// RAM Box: {[9, 2057], [0, 1088]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1763_647_to_stg5_stg5_ld45_merged1830_631_cache {
	// RAM Box: {[8, 2056], [0, 1088]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1763_648_to_stg5_stg5_ld45_merged1830_632_cache {
	// RAM Box: {[7, 2055], [0, 1088]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1763_649_to_stg5_stg5_ld45_merged1830_633_cache {
	// RAM Box: {[6, 2054], [0, 1088]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1763_650_to_stg5_stg5_ld45_merged1830_634_cache {
	// RAM Box: {[5, 2053], [0, 1088]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1763_651_to_stg5_stg5_ld45_merged1830_635_cache {
	// RAM Box: {[4, 2052], [0, 1088]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1763_652_to_stg5_stg5_ld45_merged1830_636_cache {
	// RAM Box: {[3, 2051], [0, 1088]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1763_653_to_stg5_stg5_ld45_merged1830_637_cache {
	// RAM Box: {[2, 2050], [0, 1088]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1763_654_to_stg5_stg5_ld45_merged1830_638_cache {
	// RAM Box: {[1, 2049], [0, 1088]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1763_655_to_stg5_stg5_ld45_merged1830_639_cache {
	// RAM Box: {[0, 2048], [0, 1088]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_cache {
  // Reader addrs...
    // { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[15 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
    // { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[14 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
    // { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[13 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
    // { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[12 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
    // { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[11 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
    // { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[10 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
    // { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[9 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
    // { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[8 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
    // { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[7 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
    // { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[6 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
    // { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[5 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
    // { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[4 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
    // { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[3 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
    // { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[2 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
    // { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[1 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
    // { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
  // # of banks: 16
  stg5_stg5_1_merged1763_640_to_stg5_stg5_ld45_merged1830_624_cache stg5_stg5_1_merged1763_640_to_stg5_stg5_ld45_merged1830_624;
  stg5_stg5_1_merged1763_641_to_stg5_stg5_ld45_merged1830_625_cache stg5_stg5_1_merged1763_641_to_stg5_stg5_ld45_merged1830_625;
  stg5_stg5_1_merged1763_642_to_stg5_stg5_ld45_merged1830_626_cache stg5_stg5_1_merged1763_642_to_stg5_stg5_ld45_merged1830_626;
  stg5_stg5_1_merged1763_643_to_stg5_stg5_ld45_merged1830_627_cache stg5_stg5_1_merged1763_643_to_stg5_stg5_ld45_merged1830_627;
  stg5_stg5_1_merged1763_644_to_stg5_stg5_ld45_merged1830_628_cache stg5_stg5_1_merged1763_644_to_stg5_stg5_ld45_merged1830_628;
  stg5_stg5_1_merged1763_645_to_stg5_stg5_ld45_merged1830_629_cache stg5_stg5_1_merged1763_645_to_stg5_stg5_ld45_merged1830_629;
  stg5_stg5_1_merged1763_646_to_stg5_stg5_ld45_merged1830_630_cache stg5_stg5_1_merged1763_646_to_stg5_stg5_ld45_merged1830_630;
  stg5_stg5_1_merged1763_647_to_stg5_stg5_ld45_merged1830_631_cache stg5_stg5_1_merged1763_647_to_stg5_stg5_ld45_merged1830_631;
  stg5_stg5_1_merged1763_648_to_stg5_stg5_ld45_merged1830_632_cache stg5_stg5_1_merged1763_648_to_stg5_stg5_ld45_merged1830_632;
  stg5_stg5_1_merged1763_649_to_stg5_stg5_ld45_merged1830_633_cache stg5_stg5_1_merged1763_649_to_stg5_stg5_ld45_merged1830_633;
  stg5_stg5_1_merged1763_650_to_stg5_stg5_ld45_merged1830_634_cache stg5_stg5_1_merged1763_650_to_stg5_stg5_ld45_merged1830_634;
  stg5_stg5_1_merged1763_651_to_stg5_stg5_ld45_merged1830_635_cache stg5_stg5_1_merged1763_651_to_stg5_stg5_ld45_merged1830_635;
  stg5_stg5_1_merged1763_652_to_stg5_stg5_ld45_merged1830_636_cache stg5_stg5_1_merged1763_652_to_stg5_stg5_ld45_merged1830_636;
  stg5_stg5_1_merged1763_653_to_stg5_stg5_ld45_merged1830_637_cache stg5_stg5_1_merged1763_653_to_stg5_stg5_ld45_merged1830_637;
  stg5_stg5_1_merged1763_654_to_stg5_stg5_ld45_merged1830_638_cache stg5_stg5_1_merged1763_654_to_stg5_stg5_ld45_merged1830_638;
  stg5_stg5_1_merged1763_655_to_stg5_stg5_ld45_merged1830_639_cache stg5_stg5_1_merged1763_655_to_stg5_stg5_ld45_merged1830_639;
};



inline void stg5_stg5_1_merged1763_640_write(hw_uint<16>& stg5_stg5_1_merged1763_640, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1763_640_to_stg5_stg5_ld45_merged1830_624.push(stg5_stg5_1_merged1763_640);
}

inline void stg5_stg5_1_merged1763_641_write(hw_uint<16>& stg5_stg5_1_merged1763_641, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1763_641_to_stg5_stg5_ld45_merged1830_625.push(stg5_stg5_1_merged1763_641);
}

inline void stg5_stg5_1_merged1763_642_write(hw_uint<16>& stg5_stg5_1_merged1763_642, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1763_642_to_stg5_stg5_ld45_merged1830_626.push(stg5_stg5_1_merged1763_642);
}

inline void stg5_stg5_1_merged1763_643_write(hw_uint<16>& stg5_stg5_1_merged1763_643, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1763_643_to_stg5_stg5_ld45_merged1830_627.push(stg5_stg5_1_merged1763_643);
}

inline void stg5_stg5_1_merged1763_644_write(hw_uint<16>& stg5_stg5_1_merged1763_644, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1763_644_to_stg5_stg5_ld45_merged1830_628.push(stg5_stg5_1_merged1763_644);
}

inline void stg5_stg5_1_merged1763_645_write(hw_uint<16>& stg5_stg5_1_merged1763_645, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1763_645_to_stg5_stg5_ld45_merged1830_629.push(stg5_stg5_1_merged1763_645);
}

inline void stg5_stg5_1_merged1763_646_write(hw_uint<16>& stg5_stg5_1_merged1763_646, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1763_646_to_stg5_stg5_ld45_merged1830_630.push(stg5_stg5_1_merged1763_646);
}

inline void stg5_stg5_1_merged1763_647_write(hw_uint<16>& stg5_stg5_1_merged1763_647, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1763_647_to_stg5_stg5_ld45_merged1830_631.push(stg5_stg5_1_merged1763_647);
}

inline void stg5_stg5_1_merged1763_648_write(hw_uint<16>& stg5_stg5_1_merged1763_648, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1763_648_to_stg5_stg5_ld45_merged1830_632.push(stg5_stg5_1_merged1763_648);
}

inline void stg5_stg5_1_merged1763_649_write(hw_uint<16>& stg5_stg5_1_merged1763_649, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1763_649_to_stg5_stg5_ld45_merged1830_633.push(stg5_stg5_1_merged1763_649);
}

inline void stg5_stg5_1_merged1763_650_write(hw_uint<16>& stg5_stg5_1_merged1763_650, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1763_650_to_stg5_stg5_ld45_merged1830_634.push(stg5_stg5_1_merged1763_650);
}

inline void stg5_stg5_1_merged1763_651_write(hw_uint<16>& stg5_stg5_1_merged1763_651, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1763_651_to_stg5_stg5_ld45_merged1830_635.push(stg5_stg5_1_merged1763_651);
}

inline void stg5_stg5_1_merged1763_652_write(hw_uint<16>& stg5_stg5_1_merged1763_652, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1763_652_to_stg5_stg5_ld45_merged1830_636.push(stg5_stg5_1_merged1763_652);
}

inline void stg5_stg5_1_merged1763_653_write(hw_uint<16>& stg5_stg5_1_merged1763_653, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1763_653_to_stg5_stg5_ld45_merged1830_637.push(stg5_stg5_1_merged1763_653);
}

inline void stg5_stg5_1_merged1763_654_write(hw_uint<16>& stg5_stg5_1_merged1763_654, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1763_654_to_stg5_stg5_ld45_merged1830_638.push(stg5_stg5_1_merged1763_654);
}

inline void stg5_stg5_1_merged1763_655_write(hw_uint<16>& stg5_stg5_1_merged1763_655, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1763_655_to_stg5_stg5_ld45_merged1830_639.push(stg5_stg5_1_merged1763_655);
}

inline hw_uint<16> stg5_stg5_ld45_merged1830_624_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1830_624 read pattern: { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[15 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
  // Read schedule : { stg5_ld45_merged1830[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 19] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged1763_640 = stg5.stg5_stg5_1_merged1763_640_to_stg5_stg5_ld45_merged1830_624.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1763_640;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1830_625_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1830_625 read pattern: { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[14 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
  // Read schedule : { stg5_ld45_merged1830[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 19] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged1763_641 = stg5.stg5_stg5_1_merged1763_641_to_stg5_stg5_ld45_merged1830_625.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1763_641;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1830_626_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1830_626 read pattern: { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[13 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
  // Read schedule : { stg5_ld45_merged1830[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 19] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged1763_642 = stg5.stg5_stg5_1_merged1763_642_to_stg5_stg5_ld45_merged1830_626.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1763_642;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1830_627_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1830_627 read pattern: { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[12 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
  // Read schedule : { stg5_ld45_merged1830[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 19] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged1763_643 = stg5.stg5_stg5_1_merged1763_643_to_stg5_stg5_ld45_merged1830_627.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1763_643;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1830_628_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1830_628 read pattern: { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[11 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
  // Read schedule : { stg5_ld45_merged1830[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 19] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged1763_644 = stg5.stg5_stg5_1_merged1763_644_to_stg5_stg5_ld45_merged1830_628.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1763_644;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1830_629_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1830_629 read pattern: { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[10 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
  // Read schedule : { stg5_ld45_merged1830[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 19] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged1763_645 = stg5.stg5_stg5_1_merged1763_645_to_stg5_stg5_ld45_merged1830_629.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1763_645;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1830_630_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1830_630 read pattern: { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[9 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
  // Read schedule : { stg5_ld45_merged1830[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 19] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged1763_646 = stg5.stg5_stg5_1_merged1763_646_to_stg5_stg5_ld45_merged1830_630.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1763_646;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1830_631_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1830_631 read pattern: { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[8 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
  // Read schedule : { stg5_ld45_merged1830[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 19] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged1763_647 = stg5.stg5_stg5_1_merged1763_647_to_stg5_stg5_ld45_merged1830_631.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1763_647;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1830_632_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1830_632 read pattern: { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[7 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
  // Read schedule : { stg5_ld45_merged1830[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 19] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged1763_648 = stg5.stg5_stg5_1_merged1763_648_to_stg5_stg5_ld45_merged1830_632.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1763_648;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1830_633_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1830_633 read pattern: { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[6 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
  // Read schedule : { stg5_ld45_merged1830[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 19] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged1763_649 = stg5.stg5_stg5_1_merged1763_649_to_stg5_stg5_ld45_merged1830_633.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1763_649;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1830_634_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1830_634 read pattern: { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[5 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
  // Read schedule : { stg5_ld45_merged1830[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 19] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged1763_650 = stg5.stg5_stg5_1_merged1763_650_to_stg5_stg5_ld45_merged1830_634.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1763_650;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1830_635_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1830_635 read pattern: { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[4 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
  // Read schedule : { stg5_ld45_merged1830[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 19] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged1763_651 = stg5.stg5_stg5_1_merged1763_651_to_stg5_stg5_ld45_merged1830_635.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1763_651;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1830_636_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1830_636 read pattern: { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[3 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
  // Read schedule : { stg5_ld45_merged1830[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 19] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged1763_652 = stg5.stg5_stg5_1_merged1763_652_to_stg5_stg5_ld45_merged1830_636.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1763_652;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1830_637_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1830_637 read pattern: { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[2 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
  // Read schedule : { stg5_ld45_merged1830[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 19] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged1763_653 = stg5.stg5_stg5_1_merged1763_653_to_stg5_stg5_ld45_merged1830_637.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1763_653;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1830_638_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1830_638 read pattern: { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[1 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
  // Read schedule : { stg5_ld45_merged1830[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 19] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged1763_654 = stg5.stg5_stg5_1_merged1763_654_to_stg5_stg5_ld45_merged1830_638.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1763_654;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1830_639_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1830_639 read pattern: { stg5_ld45_merged1830[root = 0, stg5_ld46, stg5_ld45] -> stg5[16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1088 and 0 <= stg5_ld45 <= 128 }
  // Read schedule : { stg5_ld45_merged1830[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 19] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged1763_655 = stg5.stg5_stg5_1_merged1763_655_to_stg5_stg5_ld45_merged1830_639.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1763_655;
  return 0;
}

// # of bundles = 2
// stg5_1_merged1763_write
//	stg5_stg5_1_merged1763_640
//	stg5_stg5_1_merged1763_641
//	stg5_stg5_1_merged1763_642
//	stg5_stg5_1_merged1763_643
//	stg5_stg5_1_merged1763_644
//	stg5_stg5_1_merged1763_645
//	stg5_stg5_1_merged1763_646
//	stg5_stg5_1_merged1763_647
//	stg5_stg5_1_merged1763_648
//	stg5_stg5_1_merged1763_649
//	stg5_stg5_1_merged1763_650
//	stg5_stg5_1_merged1763_651
//	stg5_stg5_1_merged1763_652
//	stg5_stg5_1_merged1763_653
//	stg5_stg5_1_merged1763_654
//	stg5_stg5_1_merged1763_655
inline void stg5_stg5_1_merged1763_write_bundle_write(hw_uint<256>& stg5_1_merged1763_write, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
	hw_uint<16> stg5_stg5_1_merged1763_640_res = stg5_1_merged1763_write.extract<0, 15>();
	stg5_stg5_1_merged1763_640_write(stg5_stg5_1_merged1763_640_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1763_641_res = stg5_1_merged1763_write.extract<16, 31>();
	stg5_stg5_1_merged1763_641_write(stg5_stg5_1_merged1763_641_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1763_642_res = stg5_1_merged1763_write.extract<32, 47>();
	stg5_stg5_1_merged1763_642_write(stg5_stg5_1_merged1763_642_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1763_643_res = stg5_1_merged1763_write.extract<48, 63>();
	stg5_stg5_1_merged1763_643_write(stg5_stg5_1_merged1763_643_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1763_644_res = stg5_1_merged1763_write.extract<64, 79>();
	stg5_stg5_1_merged1763_644_write(stg5_stg5_1_merged1763_644_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1763_645_res = stg5_1_merged1763_write.extract<80, 95>();
	stg5_stg5_1_merged1763_645_write(stg5_stg5_1_merged1763_645_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1763_646_res = stg5_1_merged1763_write.extract<96, 111>();
	stg5_stg5_1_merged1763_646_write(stg5_stg5_1_merged1763_646_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1763_647_res = stg5_1_merged1763_write.extract<112, 127>();
	stg5_stg5_1_merged1763_647_write(stg5_stg5_1_merged1763_647_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1763_648_res = stg5_1_merged1763_write.extract<128, 143>();
	stg5_stg5_1_merged1763_648_write(stg5_stg5_1_merged1763_648_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1763_649_res = stg5_1_merged1763_write.extract<144, 159>();
	stg5_stg5_1_merged1763_649_write(stg5_stg5_1_merged1763_649_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1763_650_res = stg5_1_merged1763_write.extract<160, 175>();
	stg5_stg5_1_merged1763_650_write(stg5_stg5_1_merged1763_650_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1763_651_res = stg5_1_merged1763_write.extract<176, 191>();
	stg5_stg5_1_merged1763_651_write(stg5_stg5_1_merged1763_651_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1763_652_res = stg5_1_merged1763_write.extract<192, 207>();
	stg5_stg5_1_merged1763_652_write(stg5_stg5_1_merged1763_652_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1763_653_res = stg5_1_merged1763_write.extract<208, 223>();
	stg5_stg5_1_merged1763_653_write(stg5_stg5_1_merged1763_653_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1763_654_res = stg5_1_merged1763_write.extract<224, 239>();
	stg5_stg5_1_merged1763_654_write(stg5_stg5_1_merged1763_654_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1763_655_res = stg5_1_merged1763_write.extract<240, 255>();
	stg5_stg5_1_merged1763_655_write(stg5_stg5_1_merged1763_655_res, stg5, root, stg5_0, stg5_1, dynamic_address);
}

// stg5_ld45_merged1830_read
//	stg5_stg5_ld45_merged1830_624
//	stg5_stg5_ld45_merged1830_625
//	stg5_stg5_ld45_merged1830_626
//	stg5_stg5_ld45_merged1830_627
//	stg5_stg5_ld45_merged1830_628
//	stg5_stg5_ld45_merged1830_629
//	stg5_stg5_ld45_merged1830_630
//	stg5_stg5_ld45_merged1830_631
//	stg5_stg5_ld45_merged1830_632
//	stg5_stg5_ld45_merged1830_633
//	stg5_stg5_ld45_merged1830_634
//	stg5_stg5_ld45_merged1830_635
//	stg5_stg5_ld45_merged1830_636
//	stg5_stg5_ld45_merged1830_637
//	stg5_stg5_ld45_merged1830_638
//	stg5_stg5_ld45_merged1830_639
inline hw_uint<256> stg5_stg5_ld45_merged1830_read_bundle_read(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
  // # of ports in bundle: 16
    // stg5_stg5_ld45_merged1830_624
    // stg5_stg5_ld45_merged1830_625
    // stg5_stg5_ld45_merged1830_626
    // stg5_stg5_ld45_merged1830_627
    // stg5_stg5_ld45_merged1830_628
    // stg5_stg5_ld45_merged1830_629
    // stg5_stg5_ld45_merged1830_630
    // stg5_stg5_ld45_merged1830_631
    // stg5_stg5_ld45_merged1830_632
    // stg5_stg5_ld45_merged1830_633
    // stg5_stg5_ld45_merged1830_634
    // stg5_stg5_ld45_merged1830_635
    // stg5_stg5_ld45_merged1830_636
    // stg5_stg5_ld45_merged1830_637
    // stg5_stg5_ld45_merged1830_638
    // stg5_stg5_ld45_merged1830_639

	hw_uint<256> result;
	hw_uint<16> stg5_stg5_ld45_merged1830_624_res = stg5_stg5_ld45_merged1830_624_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<0, 256>(result, stg5_stg5_ld45_merged1830_624_res);
	hw_uint<16> stg5_stg5_ld45_merged1830_625_res = stg5_stg5_ld45_merged1830_625_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<16, 256>(result, stg5_stg5_ld45_merged1830_625_res);
	hw_uint<16> stg5_stg5_ld45_merged1830_626_res = stg5_stg5_ld45_merged1830_626_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<32, 256>(result, stg5_stg5_ld45_merged1830_626_res);
	hw_uint<16> stg5_stg5_ld45_merged1830_627_res = stg5_stg5_ld45_merged1830_627_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<48, 256>(result, stg5_stg5_ld45_merged1830_627_res);
	hw_uint<16> stg5_stg5_ld45_merged1830_628_res = stg5_stg5_ld45_merged1830_628_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<64, 256>(result, stg5_stg5_ld45_merged1830_628_res);
	hw_uint<16> stg5_stg5_ld45_merged1830_629_res = stg5_stg5_ld45_merged1830_629_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<80, 256>(result, stg5_stg5_ld45_merged1830_629_res);
	hw_uint<16> stg5_stg5_ld45_merged1830_630_res = stg5_stg5_ld45_merged1830_630_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<96, 256>(result, stg5_stg5_ld45_merged1830_630_res);
	hw_uint<16> stg5_stg5_ld45_merged1830_631_res = stg5_stg5_ld45_merged1830_631_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<112, 256>(result, stg5_stg5_ld45_merged1830_631_res);
	hw_uint<16> stg5_stg5_ld45_merged1830_632_res = stg5_stg5_ld45_merged1830_632_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<128, 256>(result, stg5_stg5_ld45_merged1830_632_res);
	hw_uint<16> stg5_stg5_ld45_merged1830_633_res = stg5_stg5_ld45_merged1830_633_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<144, 256>(result, stg5_stg5_ld45_merged1830_633_res);
	hw_uint<16> stg5_stg5_ld45_merged1830_634_res = stg5_stg5_ld45_merged1830_634_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<160, 256>(result, stg5_stg5_ld45_merged1830_634_res);
	hw_uint<16> stg5_stg5_ld45_merged1830_635_res = stg5_stg5_ld45_merged1830_635_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<176, 256>(result, stg5_stg5_ld45_merged1830_635_res);
	hw_uint<16> stg5_stg5_ld45_merged1830_636_res = stg5_stg5_ld45_merged1830_636_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<192, 256>(result, stg5_stg5_ld45_merged1830_636_res);
	hw_uint<16> stg5_stg5_ld45_merged1830_637_res = stg5_stg5_ld45_merged1830_637_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<208, 256>(result, stg5_stg5_ld45_merged1830_637_res);
	hw_uint<16> stg5_stg5_ld45_merged1830_638_res = stg5_stg5_ld45_merged1830_638_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<224, 256>(result, stg5_stg5_ld45_merged1830_638_res);
	hw_uint<16> stg5_stg5_ld45_merged1830_639_res = stg5_stg5_ld45_merged1830_639_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<240, 256>(result, stg5_stg5_ld45_merged1830_639_res);
	return result;
}

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_576_merged_banks_4_cache {
	// RAM Box: {[15, 2047], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_577_merged_banks_4_cache {
	// RAM Box: {[14, 2046], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_578_merged_banks_4_cache {
	// RAM Box: {[13, 2045], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_579_merged_banks_4_cache {
	// RAM Box: {[12, 2044], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_580_merged_banks_4_cache {
	// RAM Box: {[11, 2043], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_581_merged_banks_4_cache {
	// RAM Box: {[10, 2042], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_582_merged_banks_4_cache {
	// RAM Box: {[9, 2041], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_583_merged_banks_4_cache {
	// RAM Box: {[8, 2040], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_584_merged_banks_4_cache {
	// RAM Box: {[7, 2039], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_585_merged_banks_4_cache {
	// RAM Box: {[6, 2038], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_586_merged_banks_4_cache {
	// RAM Box: {[5, 2037], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_587_merged_banks_4_cache {
	// RAM Box: {[4, 2036], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_588_merged_banks_4_cache {
	// RAM Box: {[3, 2035], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_589_merged_banks_4_cache {
	// RAM Box: {[2, 2034], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_590_merged_banks_4_cache {
	// RAM Box: {[1, 2049], [0, 1087]}
	// Capacity: 131
	// # of read delays: 4
  // 0, 1, 129, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_591_merged_banks_4_cache {
	// RAM Box: {[0, 2048], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 129, 130
	hw_uint<16> f0;
	fifo<hw_uint<16>, 128> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_129() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_cache {
  // Reader addrs...
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[15 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[16 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[16 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[17 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[14 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[15 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[15 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[16 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[13 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[14 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[14 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[15 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[12 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[13 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[13 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[14 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[11 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[12 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[12 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[13 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[10 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[11 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[11 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[12 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[9 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[10 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[10 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[11 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[8 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[9 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[9 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[10 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[7 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[8 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[8 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[9 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[6 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[7 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[7 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[8 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[5 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[6 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[6 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[7 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[4 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[5 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[5 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[6 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[3 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[4 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[4 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[5 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[2 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[3 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[3 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[4 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[1 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[2 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[2 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[3 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[1 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[1 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[2 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // # of banks: 16
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_576_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_576_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_577_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_577_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_578_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_578_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_579_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_579_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_580_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_580_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_581_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_581_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_582_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_582_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_583_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_583_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_584_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_584_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_585_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_585_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_586_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_586_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_587_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_587_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_588_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_588_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_589_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_589_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_590_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_590_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_591_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_591_merged_banks_4;
};



inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_576_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_576, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_576_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_576);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_577_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_577, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_577_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_577);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_578_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_578, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_578_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_578);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_579_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_579, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_579_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_579);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_580_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_580, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_580_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_580);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_581_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_581, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_581_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_581);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_582_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_582, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_582_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_582);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_583_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_583, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_583_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_583);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_584_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_584, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_584_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_584);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_585_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_585, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_585_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_585);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_586_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_586, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_586_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_586);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_587_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_587, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_587_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_587);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_588_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_588, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_588_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_588);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_589_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_589, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_589_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_589);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_590_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_590, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_590_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_590);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_591_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_591, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_591_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_591);
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_512_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_512 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[15 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_576 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_576_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_576;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_513_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_513 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[16 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_591 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_591_merged_banks_4.peek_129();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_591;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_514_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_514 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[16 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_591 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_591_merged_banks_4.peek_0();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_591;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_515_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_515 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[17 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_590 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_590_merged_banks_4.peek_129();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_590;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_516_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_516 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[14 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_577 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_577_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_577;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_517_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_517 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[15 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_576 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_576_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_576;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_518_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_518 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[15 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_576 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_576_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_576;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_519_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_519 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[16 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_591 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_591_merged_banks_4.peek_129();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_591;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_520_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_520 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[13 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_578 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_578_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_578;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_521_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_521 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[14 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_577 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_577_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_577;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_522_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_522 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[14 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_577 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_577_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_577;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_523_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_523 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[15 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_576 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_576_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_576;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_524_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_524 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[12 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_579 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_579_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_579;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_525_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_525 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[13 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_578 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_578_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_578;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_526_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_526 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[13 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_578 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_578_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_578;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_527_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_527 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[14 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_577 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_577_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_577;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_528_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_528 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[11 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_580 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_580_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_580;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_529_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_529 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[12 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_579 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_579_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_579;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_530_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_530 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[12 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_579 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_579_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_579;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_531_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_531 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[13 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_578 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_578_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_578;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_532_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_532 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[10 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_581 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_581_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_581;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_533_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_533 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[11 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_580 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_580_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_580;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_534_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_534 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[11 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_580 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_580_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_580;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_535_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_535 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[12 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_579 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_579_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_579;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_536_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_536 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[9 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_582 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_582_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_582;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_537_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_537 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[10 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_581 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_581_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_581;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_538_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_538 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[10 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_581 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_581_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_581;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_539_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_539 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[11 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_580 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_580_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_580;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_540_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_540 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[8 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_583 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_583_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_583;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_541_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_541 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[9 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_582 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_582_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_582;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_542_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_542 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[9 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_582 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_582_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_582;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_543_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_543 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[10 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_581 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_581_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_581;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_544_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_544 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[7 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_584 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_584_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_584;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_545_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_545 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[8 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_583 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_583_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_583;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_546_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_546 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[8 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_583 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_583_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_583;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_547_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_547 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[9 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_582 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_582_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_582;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_548_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_548 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[6 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_585 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_585_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_585;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_549_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_549 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[7 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_584 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_584_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_584;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_550_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_550 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[7 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_584 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_584_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_584;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_551_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_551 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[8 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_583 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_583_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_583;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_552_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_552 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[5 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_586 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_586_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_586;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_553_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_553 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[6 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_585 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_585_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_585;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_554_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_554 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[6 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_585 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_585_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_585;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_555_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_555 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[7 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_584 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_584_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_584;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_556_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_556 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[4 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_587 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_587_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_587;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_557_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_557 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[5 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_586 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_586_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_586;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_558_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_558 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[5 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_586 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_586_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_586;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_559_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_559 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[6 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_585 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_585_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_585;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_560_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_560 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[3 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_588 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_588_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_588;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_561_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_561 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[4 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_587 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_587_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_587;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_562_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_562 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[4 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_587 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_587_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_587;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_563_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_563 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[5 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_586 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_586_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_586;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_564_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_564 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[2 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_589 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_589_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_589;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_565_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_565 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[3 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_588 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_588_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_588;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_566_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_566 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[3 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_588 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_588_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_588;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_567_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_567 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[4 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_587 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_587_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_587;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_568_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_568 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[1 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_590 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_590_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_590;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_569_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_569 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[2 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_589 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_589_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_589;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_570_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_570 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[2 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_589 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_589_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_589;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_571_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_571 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[3 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_588 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_588_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_588;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_572_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_572 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_591 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_591_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_591;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_573_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_573 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[1 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_590 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_590_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_590;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_574_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_574 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[1 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_590 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_590_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_590;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_575_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1749_575 read pattern: { stg6_1_merged1749[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[2 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_589 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_589_merged_banks_4.peek_130();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_589;
  return 0;
}

// # of bundles = 2
// stg5_to_gp_1344_ld109_merged1778_write
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_576
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_577
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_578
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_579
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_580
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_581
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_582
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_583
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_584
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_585
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_586
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_587
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_588
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_589
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_590
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_591
inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_write_bundle_write(hw_uint<256>& stg5_to_gp_1344_ld109_merged1778_write, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_576_res = stg5_to_gp_1344_ld109_merged1778_write.extract<0, 15>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_576_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_576_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_577_res = stg5_to_gp_1344_ld109_merged1778_write.extract<16, 31>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_577_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_577_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_578_res = stg5_to_gp_1344_ld109_merged1778_write.extract<32, 47>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_578_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_578_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_579_res = stg5_to_gp_1344_ld109_merged1778_write.extract<48, 63>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_579_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_579_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_580_res = stg5_to_gp_1344_ld109_merged1778_write.extract<64, 79>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_580_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_580_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_581_res = stg5_to_gp_1344_ld109_merged1778_write.extract<80, 95>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_581_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_581_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_582_res = stg5_to_gp_1344_ld109_merged1778_write.extract<96, 111>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_582_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_582_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_583_res = stg5_to_gp_1344_ld109_merged1778_write.extract<112, 127>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_583_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_583_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_584_res = stg5_to_gp_1344_ld109_merged1778_write.extract<128, 143>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_584_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_584_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_585_res = stg5_to_gp_1344_ld109_merged1778_write.extract<144, 159>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_585_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_585_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_586_res = stg5_to_gp_1344_ld109_merged1778_write.extract<160, 175>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_586_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_586_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_587_res = stg5_to_gp_1344_ld109_merged1778_write.extract<176, 191>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_587_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_587_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_588_res = stg5_to_gp_1344_ld109_merged1778_write.extract<192, 207>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_588_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_588_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_589_res = stg5_to_gp_1344_ld109_merged1778_write.extract<208, 223>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_589_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_589_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_590_res = stg5_to_gp_1344_ld109_merged1778_write.extract<224, 239>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_590_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_590_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_591_res = stg5_to_gp_1344_ld109_merged1778_write.extract<240, 255>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_591_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_591_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
}

// stg6_1_merged1749_read
//	stg5_FIFO_buf108_stg6_1_merged1749_512
//	stg5_FIFO_buf108_stg6_1_merged1749_513
//	stg5_FIFO_buf108_stg6_1_merged1749_514
//	stg5_FIFO_buf108_stg6_1_merged1749_515
//	stg5_FIFO_buf108_stg6_1_merged1749_516
//	stg5_FIFO_buf108_stg6_1_merged1749_517
//	stg5_FIFO_buf108_stg6_1_merged1749_518
//	stg5_FIFO_buf108_stg6_1_merged1749_519
//	stg5_FIFO_buf108_stg6_1_merged1749_520
//	stg5_FIFO_buf108_stg6_1_merged1749_521
//	stg5_FIFO_buf108_stg6_1_merged1749_522
//	stg5_FIFO_buf108_stg6_1_merged1749_523
//	stg5_FIFO_buf108_stg6_1_merged1749_524
//	stg5_FIFO_buf108_stg6_1_merged1749_525
//	stg5_FIFO_buf108_stg6_1_merged1749_526
//	stg5_FIFO_buf108_stg6_1_merged1749_527
//	stg5_FIFO_buf108_stg6_1_merged1749_528
//	stg5_FIFO_buf108_stg6_1_merged1749_529
//	stg5_FIFO_buf108_stg6_1_merged1749_530
//	stg5_FIFO_buf108_stg6_1_merged1749_531
//	stg5_FIFO_buf108_stg6_1_merged1749_532
//	stg5_FIFO_buf108_stg6_1_merged1749_533
//	stg5_FIFO_buf108_stg6_1_merged1749_534
//	stg5_FIFO_buf108_stg6_1_merged1749_535
//	stg5_FIFO_buf108_stg6_1_merged1749_536
//	stg5_FIFO_buf108_stg6_1_merged1749_537
//	stg5_FIFO_buf108_stg6_1_merged1749_538
//	stg5_FIFO_buf108_stg6_1_merged1749_539
//	stg5_FIFO_buf108_stg6_1_merged1749_540
//	stg5_FIFO_buf108_stg6_1_merged1749_541
//	stg5_FIFO_buf108_stg6_1_merged1749_542
//	stg5_FIFO_buf108_stg6_1_merged1749_543
//	stg5_FIFO_buf108_stg6_1_merged1749_544
//	stg5_FIFO_buf108_stg6_1_merged1749_545
//	stg5_FIFO_buf108_stg6_1_merged1749_546
//	stg5_FIFO_buf108_stg6_1_merged1749_547
//	stg5_FIFO_buf108_stg6_1_merged1749_548
//	stg5_FIFO_buf108_stg6_1_merged1749_549
//	stg5_FIFO_buf108_stg6_1_merged1749_550
//	stg5_FIFO_buf108_stg6_1_merged1749_551
//	stg5_FIFO_buf108_stg6_1_merged1749_552
//	stg5_FIFO_buf108_stg6_1_merged1749_553
//	stg5_FIFO_buf108_stg6_1_merged1749_554
//	stg5_FIFO_buf108_stg6_1_merged1749_555
//	stg5_FIFO_buf108_stg6_1_merged1749_556
//	stg5_FIFO_buf108_stg6_1_merged1749_557
//	stg5_FIFO_buf108_stg6_1_merged1749_558
//	stg5_FIFO_buf108_stg6_1_merged1749_559
//	stg5_FIFO_buf108_stg6_1_merged1749_560
//	stg5_FIFO_buf108_stg6_1_merged1749_561
//	stg5_FIFO_buf108_stg6_1_merged1749_562
//	stg5_FIFO_buf108_stg6_1_merged1749_563
//	stg5_FIFO_buf108_stg6_1_merged1749_564
//	stg5_FIFO_buf108_stg6_1_merged1749_565
//	stg5_FIFO_buf108_stg6_1_merged1749_566
//	stg5_FIFO_buf108_stg6_1_merged1749_567
//	stg5_FIFO_buf108_stg6_1_merged1749_568
//	stg5_FIFO_buf108_stg6_1_merged1749_569
//	stg5_FIFO_buf108_stg6_1_merged1749_570
//	stg5_FIFO_buf108_stg6_1_merged1749_571
//	stg5_FIFO_buf108_stg6_1_merged1749_572
//	stg5_FIFO_buf108_stg6_1_merged1749_573
//	stg5_FIFO_buf108_stg6_1_merged1749_574
//	stg5_FIFO_buf108_stg6_1_merged1749_575
inline hw_uint<1024> stg5_FIFO_buf108_stg6_1_merged1749_read_bundle_read(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg5_FIFO_buf108_stg6_1_merged1749_512
    // stg5_FIFO_buf108_stg6_1_merged1749_513
    // stg5_FIFO_buf108_stg6_1_merged1749_514
    // stg5_FIFO_buf108_stg6_1_merged1749_515
    // stg5_FIFO_buf108_stg6_1_merged1749_516
    // stg5_FIFO_buf108_stg6_1_merged1749_517
    // stg5_FIFO_buf108_stg6_1_merged1749_518
    // stg5_FIFO_buf108_stg6_1_merged1749_519
    // stg5_FIFO_buf108_stg6_1_merged1749_520
    // stg5_FIFO_buf108_stg6_1_merged1749_521
    // stg5_FIFO_buf108_stg6_1_merged1749_522
    // stg5_FIFO_buf108_stg6_1_merged1749_523
    // stg5_FIFO_buf108_stg6_1_merged1749_524
    // stg5_FIFO_buf108_stg6_1_merged1749_525
    // stg5_FIFO_buf108_stg6_1_merged1749_526
    // stg5_FIFO_buf108_stg6_1_merged1749_527
    // stg5_FIFO_buf108_stg6_1_merged1749_528
    // stg5_FIFO_buf108_stg6_1_merged1749_529
    // stg5_FIFO_buf108_stg6_1_merged1749_530
    // stg5_FIFO_buf108_stg6_1_merged1749_531
    // stg5_FIFO_buf108_stg6_1_merged1749_532
    // stg5_FIFO_buf108_stg6_1_merged1749_533
    // stg5_FIFO_buf108_stg6_1_merged1749_534
    // stg5_FIFO_buf108_stg6_1_merged1749_535
    // stg5_FIFO_buf108_stg6_1_merged1749_536
    // stg5_FIFO_buf108_stg6_1_merged1749_537
    // stg5_FIFO_buf108_stg6_1_merged1749_538
    // stg5_FIFO_buf108_stg6_1_merged1749_539
    // stg5_FIFO_buf108_stg6_1_merged1749_540
    // stg5_FIFO_buf108_stg6_1_merged1749_541
    // stg5_FIFO_buf108_stg6_1_merged1749_542
    // stg5_FIFO_buf108_stg6_1_merged1749_543
    // stg5_FIFO_buf108_stg6_1_merged1749_544
    // stg5_FIFO_buf108_stg6_1_merged1749_545
    // stg5_FIFO_buf108_stg6_1_merged1749_546
    // stg5_FIFO_buf108_stg6_1_merged1749_547
    // stg5_FIFO_buf108_stg6_1_merged1749_548
    // stg5_FIFO_buf108_stg6_1_merged1749_549
    // stg5_FIFO_buf108_stg6_1_merged1749_550
    // stg5_FIFO_buf108_stg6_1_merged1749_551
    // stg5_FIFO_buf108_stg6_1_merged1749_552
    // stg5_FIFO_buf108_stg6_1_merged1749_553
    // stg5_FIFO_buf108_stg6_1_merged1749_554
    // stg5_FIFO_buf108_stg6_1_merged1749_555
    // stg5_FIFO_buf108_stg6_1_merged1749_556
    // stg5_FIFO_buf108_stg6_1_merged1749_557
    // stg5_FIFO_buf108_stg6_1_merged1749_558
    // stg5_FIFO_buf108_stg6_1_merged1749_559
    // stg5_FIFO_buf108_stg6_1_merged1749_560
    // stg5_FIFO_buf108_stg6_1_merged1749_561
    // stg5_FIFO_buf108_stg6_1_merged1749_562
    // stg5_FIFO_buf108_stg6_1_merged1749_563
    // stg5_FIFO_buf108_stg6_1_merged1749_564
    // stg5_FIFO_buf108_stg6_1_merged1749_565
    // stg5_FIFO_buf108_stg6_1_merged1749_566
    // stg5_FIFO_buf108_stg6_1_merged1749_567
    // stg5_FIFO_buf108_stg6_1_merged1749_568
    // stg5_FIFO_buf108_stg6_1_merged1749_569
    // stg5_FIFO_buf108_stg6_1_merged1749_570
    // stg5_FIFO_buf108_stg6_1_merged1749_571
    // stg5_FIFO_buf108_stg6_1_merged1749_572
    // stg5_FIFO_buf108_stg6_1_merged1749_573
    // stg5_FIFO_buf108_stg6_1_merged1749_574
    // stg5_FIFO_buf108_stg6_1_merged1749_575

	hw_uint<1024> result;
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_512_res = stg5_FIFO_buf108_stg6_1_merged1749_512_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<0, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_512_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_513_res = stg5_FIFO_buf108_stg6_1_merged1749_513_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<16, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_513_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_514_res = stg5_FIFO_buf108_stg6_1_merged1749_514_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<32, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_514_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_515_res = stg5_FIFO_buf108_stg6_1_merged1749_515_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<48, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_515_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_516_res = stg5_FIFO_buf108_stg6_1_merged1749_516_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<64, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_516_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_517_res = stg5_FIFO_buf108_stg6_1_merged1749_517_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<80, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_517_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_518_res = stg5_FIFO_buf108_stg6_1_merged1749_518_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<96, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_518_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_519_res = stg5_FIFO_buf108_stg6_1_merged1749_519_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<112, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_519_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_520_res = stg5_FIFO_buf108_stg6_1_merged1749_520_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<128, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_520_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_521_res = stg5_FIFO_buf108_stg6_1_merged1749_521_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<144, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_521_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_522_res = stg5_FIFO_buf108_stg6_1_merged1749_522_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<160, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_522_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_523_res = stg5_FIFO_buf108_stg6_1_merged1749_523_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<176, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_523_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_524_res = stg5_FIFO_buf108_stg6_1_merged1749_524_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<192, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_524_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_525_res = stg5_FIFO_buf108_stg6_1_merged1749_525_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<208, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_525_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_526_res = stg5_FIFO_buf108_stg6_1_merged1749_526_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<224, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_526_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_527_res = stg5_FIFO_buf108_stg6_1_merged1749_527_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<240, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_527_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_528_res = stg5_FIFO_buf108_stg6_1_merged1749_528_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<256, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_528_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_529_res = stg5_FIFO_buf108_stg6_1_merged1749_529_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<272, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_529_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_530_res = stg5_FIFO_buf108_stg6_1_merged1749_530_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<288, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_530_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_531_res = stg5_FIFO_buf108_stg6_1_merged1749_531_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<304, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_531_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_532_res = stg5_FIFO_buf108_stg6_1_merged1749_532_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<320, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_532_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_533_res = stg5_FIFO_buf108_stg6_1_merged1749_533_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<336, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_533_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_534_res = stg5_FIFO_buf108_stg6_1_merged1749_534_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<352, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_534_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_535_res = stg5_FIFO_buf108_stg6_1_merged1749_535_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<368, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_535_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_536_res = stg5_FIFO_buf108_stg6_1_merged1749_536_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<384, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_536_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_537_res = stg5_FIFO_buf108_stg6_1_merged1749_537_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<400, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_537_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_538_res = stg5_FIFO_buf108_stg6_1_merged1749_538_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<416, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_538_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_539_res = stg5_FIFO_buf108_stg6_1_merged1749_539_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<432, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_539_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_540_res = stg5_FIFO_buf108_stg6_1_merged1749_540_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<448, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_540_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_541_res = stg5_FIFO_buf108_stg6_1_merged1749_541_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<464, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_541_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_542_res = stg5_FIFO_buf108_stg6_1_merged1749_542_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<480, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_542_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_543_res = stg5_FIFO_buf108_stg6_1_merged1749_543_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<496, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_543_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_544_res = stg5_FIFO_buf108_stg6_1_merged1749_544_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<512, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_544_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_545_res = stg5_FIFO_buf108_stg6_1_merged1749_545_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<528, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_545_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_546_res = stg5_FIFO_buf108_stg6_1_merged1749_546_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<544, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_546_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_547_res = stg5_FIFO_buf108_stg6_1_merged1749_547_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<560, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_547_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_548_res = stg5_FIFO_buf108_stg6_1_merged1749_548_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<576, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_548_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_549_res = stg5_FIFO_buf108_stg6_1_merged1749_549_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<592, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_549_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_550_res = stg5_FIFO_buf108_stg6_1_merged1749_550_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<608, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_550_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_551_res = stg5_FIFO_buf108_stg6_1_merged1749_551_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<624, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_551_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_552_res = stg5_FIFO_buf108_stg6_1_merged1749_552_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<640, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_552_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_553_res = stg5_FIFO_buf108_stg6_1_merged1749_553_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<656, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_553_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_554_res = stg5_FIFO_buf108_stg6_1_merged1749_554_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<672, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_554_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_555_res = stg5_FIFO_buf108_stg6_1_merged1749_555_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<688, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_555_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_556_res = stg5_FIFO_buf108_stg6_1_merged1749_556_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<704, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_556_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_557_res = stg5_FIFO_buf108_stg6_1_merged1749_557_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<720, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_557_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_558_res = stg5_FIFO_buf108_stg6_1_merged1749_558_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<736, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_558_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_559_res = stg5_FIFO_buf108_stg6_1_merged1749_559_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<752, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_559_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_560_res = stg5_FIFO_buf108_stg6_1_merged1749_560_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<768, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_560_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_561_res = stg5_FIFO_buf108_stg6_1_merged1749_561_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<784, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_561_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_562_res = stg5_FIFO_buf108_stg6_1_merged1749_562_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<800, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_562_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_563_res = stg5_FIFO_buf108_stg6_1_merged1749_563_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<816, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_563_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_564_res = stg5_FIFO_buf108_stg6_1_merged1749_564_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<832, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_564_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_565_res = stg5_FIFO_buf108_stg6_1_merged1749_565_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<848, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_565_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_566_res = stg5_FIFO_buf108_stg6_1_merged1749_566_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<864, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_566_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_567_res = stg5_FIFO_buf108_stg6_1_merged1749_567_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<880, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_567_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_568_res = stg5_FIFO_buf108_stg6_1_merged1749_568_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<896, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_568_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_569_res = stg5_FIFO_buf108_stg6_1_merged1749_569_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<912, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_569_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_570_res = stg5_FIFO_buf108_stg6_1_merged1749_570_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<928, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_570_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_571_res = stg5_FIFO_buf108_stg6_1_merged1749_571_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<944, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_571_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_572_res = stg5_FIFO_buf108_stg6_1_merged1749_572_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<960, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_572_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_573_res = stg5_FIFO_buf108_stg6_1_merged1749_573_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<976, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_573_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_574_res = stg5_FIFO_buf108_stg6_1_merged1749_574_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<992, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_574_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1749_575_res = stg5_FIFO_buf108_stg6_1_merged1749_575_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<1008, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1749_575_res);
	return result;
}

struct stg6_stg6_1_merged1749_496_to_stg6_stg6_ld49_merged1832_480_cache {
	// RAM Box: {[15, 2047], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1749_497_to_stg6_stg6_ld49_merged1832_481_cache {
	// RAM Box: {[14, 2046], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1749_498_to_stg6_stg6_ld49_merged1832_482_cache {
	// RAM Box: {[13, 2045], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1749_499_to_stg6_stg6_ld49_merged1832_483_cache {
	// RAM Box: {[12, 2044], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1749_500_to_stg6_stg6_ld49_merged1832_484_cache {
	// RAM Box: {[11, 2043], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1749_501_to_stg6_stg6_ld49_merged1832_485_cache {
	// RAM Box: {[10, 2042], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1749_502_to_stg6_stg6_ld49_merged1832_486_cache {
	// RAM Box: {[9, 2041], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1749_503_to_stg6_stg6_ld49_merged1832_487_cache {
	// RAM Box: {[8, 2040], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1749_504_to_stg6_stg6_ld49_merged1832_488_cache {
	// RAM Box: {[7, 2039], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1749_505_to_stg6_stg6_ld49_merged1832_489_cache {
	// RAM Box: {[6, 2038], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1749_506_to_stg6_stg6_ld49_merged1832_490_cache {
	// RAM Box: {[5, 2037], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1749_507_to_stg6_stg6_ld49_merged1832_491_cache {
	// RAM Box: {[4, 2036], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1749_508_to_stg6_stg6_ld49_merged1832_492_cache {
	// RAM Box: {[3, 2035], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1749_509_to_stg6_stg6_ld49_merged1832_493_cache {
	// RAM Box: {[2, 2034], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1749_510_to_stg6_stg6_ld49_merged1832_494_cache {
	// RAM Box: {[1, 2033], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1749_511_to_stg6_stg6_ld49_merged1832_495_cache {
	// RAM Box: {[0, 2032], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_cache {
  // Reader addrs...
    // { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[15 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
    // { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[14 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
    // { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[13 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
    // { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[12 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
    // { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[11 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
    // { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[10 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
    // { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[9 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
    // { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[8 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
    // { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[7 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
    // { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[6 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
    // { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[5 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
    // { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[4 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
    // { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[3 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
    // { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[2 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
    // { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[1 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
    // { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
  // # of banks: 16
  stg6_stg6_1_merged1749_496_to_stg6_stg6_ld49_merged1832_480_cache stg6_stg6_1_merged1749_496_to_stg6_stg6_ld49_merged1832_480;
  stg6_stg6_1_merged1749_497_to_stg6_stg6_ld49_merged1832_481_cache stg6_stg6_1_merged1749_497_to_stg6_stg6_ld49_merged1832_481;
  stg6_stg6_1_merged1749_498_to_stg6_stg6_ld49_merged1832_482_cache stg6_stg6_1_merged1749_498_to_stg6_stg6_ld49_merged1832_482;
  stg6_stg6_1_merged1749_499_to_stg6_stg6_ld49_merged1832_483_cache stg6_stg6_1_merged1749_499_to_stg6_stg6_ld49_merged1832_483;
  stg6_stg6_1_merged1749_500_to_stg6_stg6_ld49_merged1832_484_cache stg6_stg6_1_merged1749_500_to_stg6_stg6_ld49_merged1832_484;
  stg6_stg6_1_merged1749_501_to_stg6_stg6_ld49_merged1832_485_cache stg6_stg6_1_merged1749_501_to_stg6_stg6_ld49_merged1832_485;
  stg6_stg6_1_merged1749_502_to_stg6_stg6_ld49_merged1832_486_cache stg6_stg6_1_merged1749_502_to_stg6_stg6_ld49_merged1832_486;
  stg6_stg6_1_merged1749_503_to_stg6_stg6_ld49_merged1832_487_cache stg6_stg6_1_merged1749_503_to_stg6_stg6_ld49_merged1832_487;
  stg6_stg6_1_merged1749_504_to_stg6_stg6_ld49_merged1832_488_cache stg6_stg6_1_merged1749_504_to_stg6_stg6_ld49_merged1832_488;
  stg6_stg6_1_merged1749_505_to_stg6_stg6_ld49_merged1832_489_cache stg6_stg6_1_merged1749_505_to_stg6_stg6_ld49_merged1832_489;
  stg6_stg6_1_merged1749_506_to_stg6_stg6_ld49_merged1832_490_cache stg6_stg6_1_merged1749_506_to_stg6_stg6_ld49_merged1832_490;
  stg6_stg6_1_merged1749_507_to_stg6_stg6_ld49_merged1832_491_cache stg6_stg6_1_merged1749_507_to_stg6_stg6_ld49_merged1832_491;
  stg6_stg6_1_merged1749_508_to_stg6_stg6_ld49_merged1832_492_cache stg6_stg6_1_merged1749_508_to_stg6_stg6_ld49_merged1832_492;
  stg6_stg6_1_merged1749_509_to_stg6_stg6_ld49_merged1832_493_cache stg6_stg6_1_merged1749_509_to_stg6_stg6_ld49_merged1832_493;
  stg6_stg6_1_merged1749_510_to_stg6_stg6_ld49_merged1832_494_cache stg6_stg6_1_merged1749_510_to_stg6_stg6_ld49_merged1832_494;
  stg6_stg6_1_merged1749_511_to_stg6_stg6_ld49_merged1832_495_cache stg6_stg6_1_merged1749_511_to_stg6_stg6_ld49_merged1832_495;
};



inline void stg6_stg6_1_merged1749_496_write(hw_uint<16>& stg6_stg6_1_merged1749_496, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1749_496_to_stg6_stg6_ld49_merged1832_480.push(stg6_stg6_1_merged1749_496);
}

inline void stg6_stg6_1_merged1749_497_write(hw_uint<16>& stg6_stg6_1_merged1749_497, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1749_497_to_stg6_stg6_ld49_merged1832_481.push(stg6_stg6_1_merged1749_497);
}

inline void stg6_stg6_1_merged1749_498_write(hw_uint<16>& stg6_stg6_1_merged1749_498, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1749_498_to_stg6_stg6_ld49_merged1832_482.push(stg6_stg6_1_merged1749_498);
}

inline void stg6_stg6_1_merged1749_499_write(hw_uint<16>& stg6_stg6_1_merged1749_499, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1749_499_to_stg6_stg6_ld49_merged1832_483.push(stg6_stg6_1_merged1749_499);
}

inline void stg6_stg6_1_merged1749_500_write(hw_uint<16>& stg6_stg6_1_merged1749_500, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1749_500_to_stg6_stg6_ld49_merged1832_484.push(stg6_stg6_1_merged1749_500);
}

inline void stg6_stg6_1_merged1749_501_write(hw_uint<16>& stg6_stg6_1_merged1749_501, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1749_501_to_stg6_stg6_ld49_merged1832_485.push(stg6_stg6_1_merged1749_501);
}

inline void stg6_stg6_1_merged1749_502_write(hw_uint<16>& stg6_stg6_1_merged1749_502, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1749_502_to_stg6_stg6_ld49_merged1832_486.push(stg6_stg6_1_merged1749_502);
}

inline void stg6_stg6_1_merged1749_503_write(hw_uint<16>& stg6_stg6_1_merged1749_503, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1749_503_to_stg6_stg6_ld49_merged1832_487.push(stg6_stg6_1_merged1749_503);
}

inline void stg6_stg6_1_merged1749_504_write(hw_uint<16>& stg6_stg6_1_merged1749_504, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1749_504_to_stg6_stg6_ld49_merged1832_488.push(stg6_stg6_1_merged1749_504);
}

inline void stg6_stg6_1_merged1749_505_write(hw_uint<16>& stg6_stg6_1_merged1749_505, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1749_505_to_stg6_stg6_ld49_merged1832_489.push(stg6_stg6_1_merged1749_505);
}

inline void stg6_stg6_1_merged1749_506_write(hw_uint<16>& stg6_stg6_1_merged1749_506, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1749_506_to_stg6_stg6_ld49_merged1832_490.push(stg6_stg6_1_merged1749_506);
}

inline void stg6_stg6_1_merged1749_507_write(hw_uint<16>& stg6_stg6_1_merged1749_507, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1749_507_to_stg6_stg6_ld49_merged1832_491.push(stg6_stg6_1_merged1749_507);
}

inline void stg6_stg6_1_merged1749_508_write(hw_uint<16>& stg6_stg6_1_merged1749_508, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1749_508_to_stg6_stg6_ld49_merged1832_492.push(stg6_stg6_1_merged1749_508);
}

inline void stg6_stg6_1_merged1749_509_write(hw_uint<16>& stg6_stg6_1_merged1749_509, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1749_509_to_stg6_stg6_ld49_merged1832_493.push(stg6_stg6_1_merged1749_509);
}

inline void stg6_stg6_1_merged1749_510_write(hw_uint<16>& stg6_stg6_1_merged1749_510, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1749_510_to_stg6_stg6_ld49_merged1832_494.push(stg6_stg6_1_merged1749_510);
}

inline void stg6_stg6_1_merged1749_511_write(hw_uint<16>& stg6_stg6_1_merged1749_511, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1749_511_to_stg6_stg6_ld49_merged1832_495.push(stg6_stg6_1_merged1749_511);
}

inline hw_uint<16> stg6_stg6_ld49_merged1832_480_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1832_480 read pattern: { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[15 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
  // Read schedule : { stg6_ld49_merged1832[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 22] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged1749_496 = stg6.stg6_stg6_1_merged1749_496_to_stg6_stg6_ld49_merged1832_480.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1749_496;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1832_481_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1832_481 read pattern: { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[14 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
  // Read schedule : { stg6_ld49_merged1832[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 22] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged1749_497 = stg6.stg6_stg6_1_merged1749_497_to_stg6_stg6_ld49_merged1832_481.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1749_497;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1832_482_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1832_482 read pattern: { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[13 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
  // Read schedule : { stg6_ld49_merged1832[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 22] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged1749_498 = stg6.stg6_stg6_1_merged1749_498_to_stg6_stg6_ld49_merged1832_482.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1749_498;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1832_483_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1832_483 read pattern: { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[12 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
  // Read schedule : { stg6_ld49_merged1832[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 22] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged1749_499 = stg6.stg6_stg6_1_merged1749_499_to_stg6_stg6_ld49_merged1832_483.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1749_499;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1832_484_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1832_484 read pattern: { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[11 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
  // Read schedule : { stg6_ld49_merged1832[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 22] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged1749_500 = stg6.stg6_stg6_1_merged1749_500_to_stg6_stg6_ld49_merged1832_484.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1749_500;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1832_485_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1832_485 read pattern: { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[10 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
  // Read schedule : { stg6_ld49_merged1832[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 22] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged1749_501 = stg6.stg6_stg6_1_merged1749_501_to_stg6_stg6_ld49_merged1832_485.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1749_501;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1832_486_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1832_486 read pattern: { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[9 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
  // Read schedule : { stg6_ld49_merged1832[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 22] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged1749_502 = stg6.stg6_stg6_1_merged1749_502_to_stg6_stg6_ld49_merged1832_486.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1749_502;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1832_487_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1832_487 read pattern: { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[8 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
  // Read schedule : { stg6_ld49_merged1832[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 22] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged1749_503 = stg6.stg6_stg6_1_merged1749_503_to_stg6_stg6_ld49_merged1832_487.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1749_503;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1832_488_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1832_488 read pattern: { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[7 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
  // Read schedule : { stg6_ld49_merged1832[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 22] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged1749_504 = stg6.stg6_stg6_1_merged1749_504_to_stg6_stg6_ld49_merged1832_488.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1749_504;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1832_489_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1832_489 read pattern: { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[6 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
  // Read schedule : { stg6_ld49_merged1832[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 22] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged1749_505 = stg6.stg6_stg6_1_merged1749_505_to_stg6_stg6_ld49_merged1832_489.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1749_505;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1832_490_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1832_490 read pattern: { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[5 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
  // Read schedule : { stg6_ld49_merged1832[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 22] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged1749_506 = stg6.stg6_stg6_1_merged1749_506_to_stg6_stg6_ld49_merged1832_490.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1749_506;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1832_491_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1832_491 read pattern: { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[4 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
  // Read schedule : { stg6_ld49_merged1832[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 22] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged1749_507 = stg6.stg6_stg6_1_merged1749_507_to_stg6_stg6_ld49_merged1832_491.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1749_507;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1832_492_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1832_492 read pattern: { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[3 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
  // Read schedule : { stg6_ld49_merged1832[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 22] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged1749_508 = stg6.stg6_stg6_1_merged1749_508_to_stg6_stg6_ld49_merged1832_492.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1749_508;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1832_493_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1832_493 read pattern: { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[2 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
  // Read schedule : { stg6_ld49_merged1832[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 22] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged1749_509 = stg6.stg6_stg6_1_merged1749_509_to_stg6_stg6_ld49_merged1832_493.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1749_509;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1832_494_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1832_494 read pattern: { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[1 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
  // Read schedule : { stg6_ld49_merged1832[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 22] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged1749_510 = stg6.stg6_stg6_1_merged1749_510_to_stg6_stg6_ld49_merged1832_494.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1749_510;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1832_495_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1832_495 read pattern: { stg6_ld49_merged1832[root = 0, stg6_ld50, stg6_ld49] -> stg6[16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1087 and 0 <= stg6_ld49 <= 127 }
  // Read schedule : { stg6_ld49_merged1832[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 22] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged1749_511 = stg6.stg6_stg6_1_merged1749_511_to_stg6_stg6_ld49_merged1832_495.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1749_511;
  return 0;
}

// # of bundles = 2
// stg6_1_merged1749_write
//	stg6_stg6_1_merged1749_496
//	stg6_stg6_1_merged1749_497
//	stg6_stg6_1_merged1749_498
//	stg6_stg6_1_merged1749_499
//	stg6_stg6_1_merged1749_500
//	stg6_stg6_1_merged1749_501
//	stg6_stg6_1_merged1749_502
//	stg6_stg6_1_merged1749_503
//	stg6_stg6_1_merged1749_504
//	stg6_stg6_1_merged1749_505
//	stg6_stg6_1_merged1749_506
//	stg6_stg6_1_merged1749_507
//	stg6_stg6_1_merged1749_508
//	stg6_stg6_1_merged1749_509
//	stg6_stg6_1_merged1749_510
//	stg6_stg6_1_merged1749_511
inline void stg6_stg6_1_merged1749_write_bundle_write(hw_uint<256>& stg6_1_merged1749_write, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
	hw_uint<16> stg6_stg6_1_merged1749_496_res = stg6_1_merged1749_write.extract<0, 15>();
	stg6_stg6_1_merged1749_496_write(stg6_stg6_1_merged1749_496_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1749_497_res = stg6_1_merged1749_write.extract<16, 31>();
	stg6_stg6_1_merged1749_497_write(stg6_stg6_1_merged1749_497_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1749_498_res = stg6_1_merged1749_write.extract<32, 47>();
	stg6_stg6_1_merged1749_498_write(stg6_stg6_1_merged1749_498_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1749_499_res = stg6_1_merged1749_write.extract<48, 63>();
	stg6_stg6_1_merged1749_499_write(stg6_stg6_1_merged1749_499_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1749_500_res = stg6_1_merged1749_write.extract<64, 79>();
	stg6_stg6_1_merged1749_500_write(stg6_stg6_1_merged1749_500_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1749_501_res = stg6_1_merged1749_write.extract<80, 95>();
	stg6_stg6_1_merged1749_501_write(stg6_stg6_1_merged1749_501_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1749_502_res = stg6_1_merged1749_write.extract<96, 111>();
	stg6_stg6_1_merged1749_502_write(stg6_stg6_1_merged1749_502_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1749_503_res = stg6_1_merged1749_write.extract<112, 127>();
	stg6_stg6_1_merged1749_503_write(stg6_stg6_1_merged1749_503_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1749_504_res = stg6_1_merged1749_write.extract<128, 143>();
	stg6_stg6_1_merged1749_504_write(stg6_stg6_1_merged1749_504_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1749_505_res = stg6_1_merged1749_write.extract<144, 159>();
	stg6_stg6_1_merged1749_505_write(stg6_stg6_1_merged1749_505_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1749_506_res = stg6_1_merged1749_write.extract<160, 175>();
	stg6_stg6_1_merged1749_506_write(stg6_stg6_1_merged1749_506_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1749_507_res = stg6_1_merged1749_write.extract<176, 191>();
	stg6_stg6_1_merged1749_507_write(stg6_stg6_1_merged1749_507_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1749_508_res = stg6_1_merged1749_write.extract<192, 207>();
	stg6_stg6_1_merged1749_508_write(stg6_stg6_1_merged1749_508_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1749_509_res = stg6_1_merged1749_write.extract<208, 223>();
	stg6_stg6_1_merged1749_509_write(stg6_stg6_1_merged1749_509_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1749_510_res = stg6_1_merged1749_write.extract<224, 239>();
	stg6_stg6_1_merged1749_510_write(stg6_stg6_1_merged1749_510_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1749_511_res = stg6_1_merged1749_write.extract<240, 255>();
	stg6_stg6_1_merged1749_511_write(stg6_stg6_1_merged1749_511_res, stg6, root, stg6_0, stg6_1, dynamic_address);
}

// stg6_ld49_merged1832_read
//	stg6_stg6_ld49_merged1832_480
//	stg6_stg6_ld49_merged1832_481
//	stg6_stg6_ld49_merged1832_482
//	stg6_stg6_ld49_merged1832_483
//	stg6_stg6_ld49_merged1832_484
//	stg6_stg6_ld49_merged1832_485
//	stg6_stg6_ld49_merged1832_486
//	stg6_stg6_ld49_merged1832_487
//	stg6_stg6_ld49_merged1832_488
//	stg6_stg6_ld49_merged1832_489
//	stg6_stg6_ld49_merged1832_490
//	stg6_stg6_ld49_merged1832_491
//	stg6_stg6_ld49_merged1832_492
//	stg6_stg6_ld49_merged1832_493
//	stg6_stg6_ld49_merged1832_494
//	stg6_stg6_ld49_merged1832_495
inline hw_uint<256> stg6_stg6_ld49_merged1832_read_bundle_read(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
  // # of ports in bundle: 16
    // stg6_stg6_ld49_merged1832_480
    // stg6_stg6_ld49_merged1832_481
    // stg6_stg6_ld49_merged1832_482
    // stg6_stg6_ld49_merged1832_483
    // stg6_stg6_ld49_merged1832_484
    // stg6_stg6_ld49_merged1832_485
    // stg6_stg6_ld49_merged1832_486
    // stg6_stg6_ld49_merged1832_487
    // stg6_stg6_ld49_merged1832_488
    // stg6_stg6_ld49_merged1832_489
    // stg6_stg6_ld49_merged1832_490
    // stg6_stg6_ld49_merged1832_491
    // stg6_stg6_ld49_merged1832_492
    // stg6_stg6_ld49_merged1832_493
    // stg6_stg6_ld49_merged1832_494
    // stg6_stg6_ld49_merged1832_495

	hw_uint<256> result;
	hw_uint<16> stg6_stg6_ld49_merged1832_480_res = stg6_stg6_ld49_merged1832_480_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<0, 256>(result, stg6_stg6_ld49_merged1832_480_res);
	hw_uint<16> stg6_stg6_ld49_merged1832_481_res = stg6_stg6_ld49_merged1832_481_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<16, 256>(result, stg6_stg6_ld49_merged1832_481_res);
	hw_uint<16> stg6_stg6_ld49_merged1832_482_res = stg6_stg6_ld49_merged1832_482_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<32, 256>(result, stg6_stg6_ld49_merged1832_482_res);
	hw_uint<16> stg6_stg6_ld49_merged1832_483_res = stg6_stg6_ld49_merged1832_483_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<48, 256>(result, stg6_stg6_ld49_merged1832_483_res);
	hw_uint<16> stg6_stg6_ld49_merged1832_484_res = stg6_stg6_ld49_merged1832_484_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<64, 256>(result, stg6_stg6_ld49_merged1832_484_res);
	hw_uint<16> stg6_stg6_ld49_merged1832_485_res = stg6_stg6_ld49_merged1832_485_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<80, 256>(result, stg6_stg6_ld49_merged1832_485_res);
	hw_uint<16> stg6_stg6_ld49_merged1832_486_res = stg6_stg6_ld49_merged1832_486_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<96, 256>(result, stg6_stg6_ld49_merged1832_486_res);
	hw_uint<16> stg6_stg6_ld49_merged1832_487_res = stg6_stg6_ld49_merged1832_487_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<112, 256>(result, stg6_stg6_ld49_merged1832_487_res);
	hw_uint<16> stg6_stg6_ld49_merged1832_488_res = stg6_stg6_ld49_merged1832_488_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<128, 256>(result, stg6_stg6_ld49_merged1832_488_res);
	hw_uint<16> stg6_stg6_ld49_merged1832_489_res = stg6_stg6_ld49_merged1832_489_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<144, 256>(result, stg6_stg6_ld49_merged1832_489_res);
	hw_uint<16> stg6_stg6_ld49_merged1832_490_res = stg6_stg6_ld49_merged1832_490_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<160, 256>(result, stg6_stg6_ld49_merged1832_490_res);
	hw_uint<16> stg6_stg6_ld49_merged1832_491_res = stg6_stg6_ld49_merged1832_491_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<176, 256>(result, stg6_stg6_ld49_merged1832_491_res);
	hw_uint<16> stg6_stg6_ld49_merged1832_492_res = stg6_stg6_ld49_merged1832_492_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<192, 256>(result, stg6_stg6_ld49_merged1832_492_res);
	hw_uint<16> stg6_stg6_ld49_merged1832_493_res = stg6_stg6_ld49_merged1832_493_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<208, 256>(result, stg6_stg6_ld49_merged1832_493_res);
	hw_uint<16> stg6_stg6_ld49_merged1832_494_res = stg6_stg6_ld49_merged1832_494_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<224, 256>(result, stg6_stg6_ld49_merged1832_494_res);
	hw_uint<16> stg6_stg6_ld49_merged1832_495_res = stg6_stg6_ld49_merged1832_495_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<240, 256>(result, stg6_stg6_ld49_merged1832_495_res);
	return result;
}

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_432_merged_banks_4_cache {
	// RAM Box: {[15, 2031], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_433_merged_banks_4_cache {
	// RAM Box: {[14, 2030], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_434_merged_banks_4_cache {
	// RAM Box: {[13, 2029], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_435_merged_banks_4_cache {
	// RAM Box: {[12, 2028], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_436_merged_banks_4_cache {
	// RAM Box: {[11, 2027], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_437_merged_banks_4_cache {
	// RAM Box: {[10, 2026], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_438_merged_banks_4_cache {
	// RAM Box: {[9, 2025], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_439_merged_banks_4_cache {
	// RAM Box: {[8, 2024], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_440_merged_banks_4_cache {
	// RAM Box: {[7, 2023], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_441_merged_banks_4_cache {
	// RAM Box: {[6, 2022], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_442_merged_banks_4_cache {
	// RAM Box: {[5, 2021], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_443_merged_banks_4_cache {
	// RAM Box: {[4, 2020], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_444_merged_banks_4_cache {
	// RAM Box: {[3, 2019], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_445_merged_banks_4_cache {
	// RAM Box: {[2, 2018], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_446_merged_banks_4_cache {
	// RAM Box: {[1, 2033], [0, 1086]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 128, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_447_merged_banks_4_cache {
	// RAM Box: {[0, 2032], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 128, 129
	hw_uint<16> f0;
	fifo<hw_uint<16>, 127> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_128() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_cache {
  // Reader addrs...
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[15 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[16 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[16 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[17 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[14 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[15 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[15 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[16 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[13 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[14 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[14 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[15 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[12 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[13 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[13 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[14 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[11 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[12 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[12 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[13 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[10 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[11 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[11 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[12 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[9 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[10 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[10 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[11 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[8 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[9 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[9 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[10 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[7 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[8 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[8 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[9 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[6 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[7 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[7 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[8 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[5 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[6 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[6 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[7 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[4 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[5 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[5 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[6 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[3 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[4 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[4 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[5 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[2 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[3 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[3 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[4 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[1 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[2 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[2 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[3 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[1 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[1 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[2 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // # of banks: 16
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_432_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_432_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_433_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_433_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_434_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_434_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_435_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_435_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_436_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_436_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_437_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_437_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_438_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_438_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_439_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_439_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_440_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_440_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_441_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_441_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_442_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_442_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_443_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_443_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_444_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_444_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_445_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_445_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_446_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_446_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_447_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_447_merged_banks_4;
};



inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_432_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_432, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_432_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_432);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_433_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_433, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_433_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_433);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_434_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_434, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_434_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_434);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_435_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_435, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_435_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_435);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_436_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_436, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_436_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_436);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_437_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_437, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_437_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_437);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_438_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_438, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_438_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_438);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_439_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_439, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_439_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_439);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_440_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_440, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_440_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_440);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_441_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_441, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_441_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_441);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_442_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_442, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_442_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_442);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_443_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_443, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_443_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_443);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_444_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_444, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_444_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_444);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_445_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_445, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_445_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_445);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_446_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_446, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_446_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_446);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_447_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_447, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_447_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_447);
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_368_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_368 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[15 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_432 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_432_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_432;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_369_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_369 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[16 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_447 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_447_merged_banks_4.peek_128();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_447;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_370_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_370 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[16 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_447 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_447_merged_banks_4.peek_0();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_447;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_371_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_371 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[17 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_446 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_446_merged_banks_4.peek_128();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_446;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_372_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_372 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[14 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_433 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_433_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_433;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_373_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_373 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[15 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_432 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_432_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_432;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_374_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_374 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[15 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_432 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_432_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_432;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_375_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_375 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[16 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_447 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_447_merged_banks_4.peek_128();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_447;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_376_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_376 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[13 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_434 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_434_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_434;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_377_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_377 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[14 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_433 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_433_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_433;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_378_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_378 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[14 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_433 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_433_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_433;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_379_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_379 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[15 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_432 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_432_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_432;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_380_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_380 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[12 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_435 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_435_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_435;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_381_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_381 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[13 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_434 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_434_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_434;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_382_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_382 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[13 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_434 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_434_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_434;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_383_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_383 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[14 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_433 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_433_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_433;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_384_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_384 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[11 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_436 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_436_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_436;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_385_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_385 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[12 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_435 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_435_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_435;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_386_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_386 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[12 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_435 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_435_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_435;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_387_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_387 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[13 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_434 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_434_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_434;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_388_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_388 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[10 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_437 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_437_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_437;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_389_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_389 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[11 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_436 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_436_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_436;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_390_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_390 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[11 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_436 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_436_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_436;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_391_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_391 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[12 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_435 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_435_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_435;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_392_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_392 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[9 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_438 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_438_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_438;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_393_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_393 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[10 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_437 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_437_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_437;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_394_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_394 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[10 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_437 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_437_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_437;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_395_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_395 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[11 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_436 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_436_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_436;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_396_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_396 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[8 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_439 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_439_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_439;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_397_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_397 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[9 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_438 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_438_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_438;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_398_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_398 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[9 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_438 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_438_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_438;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_399_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_399 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[10 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_437 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_437_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_437;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_400_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_400 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[7 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_440 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_440_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_440;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_401_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_401 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[8 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_439 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_439_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_439;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_402_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_402 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[8 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_439 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_439_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_439;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_403_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_403 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[9 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_438 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_438_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_438;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_404_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_404 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[6 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_441 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_441_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_441;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_405_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_405 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[7 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_440 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_440_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_440;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_406_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_406 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[7 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_440 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_440_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_440;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_407_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_407 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[8 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_439 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_439_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_439;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_408_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_408 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[5 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_442 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_442_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_442;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_409_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_409 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[6 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_441 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_441_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_441;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_410_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_410 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[6 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_441 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_441_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_441;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_411_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_411 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[7 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_440 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_440_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_440;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_412_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_412 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[4 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_443 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_443_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_443;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_413_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_413 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[5 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_442 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_442_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_442;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_414_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_414 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[5 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_442 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_442_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_442;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_415_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_415 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[6 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_441 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_441_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_441;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_416_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_416 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[3 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_444 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_444_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_444;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_417_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_417 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[4 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_443 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_443_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_443;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_418_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_418 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[4 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_443 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_443_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_443;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_419_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_419 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[5 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_442 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_442_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_442;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_420_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_420 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[2 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_445 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_445_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_445;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_421_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_421 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[3 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_444 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_444_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_444;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_422_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_422 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[3 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_444 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_444_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_444;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_423_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_423 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[4 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_443 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_443_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_443;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_424_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_424 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[1 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_446 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_446_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_446;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_425_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_425 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[2 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_445 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_445_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_445;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_426_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_426 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[2 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_445 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_445_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_445;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_427_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_427 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[3 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_444 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_444_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_444;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_428_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_428 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_447 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_447_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_447;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_429_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_429 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[1 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_446 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_446_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_446;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_430_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_430 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[1 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_446 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_446_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_446;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_431_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1760_431 read pattern: { stg7_1_merged1760[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[2 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_445 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_445_merged_banks_4.peek_129();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_445;
  return 0;
}

// # of bundles = 2
// stg6_to_gp_1448_ld113_merged1804_write
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_432
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_433
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_434
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_435
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_436
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_437
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_438
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_439
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_440
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_441
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_442
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_443
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_444
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_445
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_446
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_447
inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_write_bundle_write(hw_uint<256>& stg6_to_gp_1448_ld113_merged1804_write, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_432_res = stg6_to_gp_1448_ld113_merged1804_write.extract<0, 15>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_432_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_432_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_433_res = stg6_to_gp_1448_ld113_merged1804_write.extract<16, 31>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_433_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_433_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_434_res = stg6_to_gp_1448_ld113_merged1804_write.extract<32, 47>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_434_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_434_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_435_res = stg6_to_gp_1448_ld113_merged1804_write.extract<48, 63>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_435_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_435_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_436_res = stg6_to_gp_1448_ld113_merged1804_write.extract<64, 79>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_436_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_436_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_437_res = stg6_to_gp_1448_ld113_merged1804_write.extract<80, 95>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_437_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_437_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_438_res = stg6_to_gp_1448_ld113_merged1804_write.extract<96, 111>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_438_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_438_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_439_res = stg6_to_gp_1448_ld113_merged1804_write.extract<112, 127>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_439_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_439_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_440_res = stg6_to_gp_1448_ld113_merged1804_write.extract<128, 143>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_440_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_440_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_441_res = stg6_to_gp_1448_ld113_merged1804_write.extract<144, 159>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_441_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_441_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_442_res = stg6_to_gp_1448_ld113_merged1804_write.extract<160, 175>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_442_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_442_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_443_res = stg6_to_gp_1448_ld113_merged1804_write.extract<176, 191>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_443_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_443_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_444_res = stg6_to_gp_1448_ld113_merged1804_write.extract<192, 207>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_444_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_444_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_445_res = stg6_to_gp_1448_ld113_merged1804_write.extract<208, 223>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_445_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_445_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_446_res = stg6_to_gp_1448_ld113_merged1804_write.extract<224, 239>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_446_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_446_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_447_res = stg6_to_gp_1448_ld113_merged1804_write.extract<240, 255>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_447_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_447_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
}

// stg7_1_merged1760_read
//	stg6_FIFO_buf112_stg7_1_merged1760_368
//	stg6_FIFO_buf112_stg7_1_merged1760_369
//	stg6_FIFO_buf112_stg7_1_merged1760_370
//	stg6_FIFO_buf112_stg7_1_merged1760_371
//	stg6_FIFO_buf112_stg7_1_merged1760_372
//	stg6_FIFO_buf112_stg7_1_merged1760_373
//	stg6_FIFO_buf112_stg7_1_merged1760_374
//	stg6_FIFO_buf112_stg7_1_merged1760_375
//	stg6_FIFO_buf112_stg7_1_merged1760_376
//	stg6_FIFO_buf112_stg7_1_merged1760_377
//	stg6_FIFO_buf112_stg7_1_merged1760_378
//	stg6_FIFO_buf112_stg7_1_merged1760_379
//	stg6_FIFO_buf112_stg7_1_merged1760_380
//	stg6_FIFO_buf112_stg7_1_merged1760_381
//	stg6_FIFO_buf112_stg7_1_merged1760_382
//	stg6_FIFO_buf112_stg7_1_merged1760_383
//	stg6_FIFO_buf112_stg7_1_merged1760_384
//	stg6_FIFO_buf112_stg7_1_merged1760_385
//	stg6_FIFO_buf112_stg7_1_merged1760_386
//	stg6_FIFO_buf112_stg7_1_merged1760_387
//	stg6_FIFO_buf112_stg7_1_merged1760_388
//	stg6_FIFO_buf112_stg7_1_merged1760_389
//	stg6_FIFO_buf112_stg7_1_merged1760_390
//	stg6_FIFO_buf112_stg7_1_merged1760_391
//	stg6_FIFO_buf112_stg7_1_merged1760_392
//	stg6_FIFO_buf112_stg7_1_merged1760_393
//	stg6_FIFO_buf112_stg7_1_merged1760_394
//	stg6_FIFO_buf112_stg7_1_merged1760_395
//	stg6_FIFO_buf112_stg7_1_merged1760_396
//	stg6_FIFO_buf112_stg7_1_merged1760_397
//	stg6_FIFO_buf112_stg7_1_merged1760_398
//	stg6_FIFO_buf112_stg7_1_merged1760_399
//	stg6_FIFO_buf112_stg7_1_merged1760_400
//	stg6_FIFO_buf112_stg7_1_merged1760_401
//	stg6_FIFO_buf112_stg7_1_merged1760_402
//	stg6_FIFO_buf112_stg7_1_merged1760_403
//	stg6_FIFO_buf112_stg7_1_merged1760_404
//	stg6_FIFO_buf112_stg7_1_merged1760_405
//	stg6_FIFO_buf112_stg7_1_merged1760_406
//	stg6_FIFO_buf112_stg7_1_merged1760_407
//	stg6_FIFO_buf112_stg7_1_merged1760_408
//	stg6_FIFO_buf112_stg7_1_merged1760_409
//	stg6_FIFO_buf112_stg7_1_merged1760_410
//	stg6_FIFO_buf112_stg7_1_merged1760_411
//	stg6_FIFO_buf112_stg7_1_merged1760_412
//	stg6_FIFO_buf112_stg7_1_merged1760_413
//	stg6_FIFO_buf112_stg7_1_merged1760_414
//	stg6_FIFO_buf112_stg7_1_merged1760_415
//	stg6_FIFO_buf112_stg7_1_merged1760_416
//	stg6_FIFO_buf112_stg7_1_merged1760_417
//	stg6_FIFO_buf112_stg7_1_merged1760_418
//	stg6_FIFO_buf112_stg7_1_merged1760_419
//	stg6_FIFO_buf112_stg7_1_merged1760_420
//	stg6_FIFO_buf112_stg7_1_merged1760_421
//	stg6_FIFO_buf112_stg7_1_merged1760_422
//	stg6_FIFO_buf112_stg7_1_merged1760_423
//	stg6_FIFO_buf112_stg7_1_merged1760_424
//	stg6_FIFO_buf112_stg7_1_merged1760_425
//	stg6_FIFO_buf112_stg7_1_merged1760_426
//	stg6_FIFO_buf112_stg7_1_merged1760_427
//	stg6_FIFO_buf112_stg7_1_merged1760_428
//	stg6_FIFO_buf112_stg7_1_merged1760_429
//	stg6_FIFO_buf112_stg7_1_merged1760_430
//	stg6_FIFO_buf112_stg7_1_merged1760_431
inline hw_uint<1024> stg6_FIFO_buf112_stg7_1_merged1760_read_bundle_read(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg6_FIFO_buf112_stg7_1_merged1760_368
    // stg6_FIFO_buf112_stg7_1_merged1760_369
    // stg6_FIFO_buf112_stg7_1_merged1760_370
    // stg6_FIFO_buf112_stg7_1_merged1760_371
    // stg6_FIFO_buf112_stg7_1_merged1760_372
    // stg6_FIFO_buf112_stg7_1_merged1760_373
    // stg6_FIFO_buf112_stg7_1_merged1760_374
    // stg6_FIFO_buf112_stg7_1_merged1760_375
    // stg6_FIFO_buf112_stg7_1_merged1760_376
    // stg6_FIFO_buf112_stg7_1_merged1760_377
    // stg6_FIFO_buf112_stg7_1_merged1760_378
    // stg6_FIFO_buf112_stg7_1_merged1760_379
    // stg6_FIFO_buf112_stg7_1_merged1760_380
    // stg6_FIFO_buf112_stg7_1_merged1760_381
    // stg6_FIFO_buf112_stg7_1_merged1760_382
    // stg6_FIFO_buf112_stg7_1_merged1760_383
    // stg6_FIFO_buf112_stg7_1_merged1760_384
    // stg6_FIFO_buf112_stg7_1_merged1760_385
    // stg6_FIFO_buf112_stg7_1_merged1760_386
    // stg6_FIFO_buf112_stg7_1_merged1760_387
    // stg6_FIFO_buf112_stg7_1_merged1760_388
    // stg6_FIFO_buf112_stg7_1_merged1760_389
    // stg6_FIFO_buf112_stg7_1_merged1760_390
    // stg6_FIFO_buf112_stg7_1_merged1760_391
    // stg6_FIFO_buf112_stg7_1_merged1760_392
    // stg6_FIFO_buf112_stg7_1_merged1760_393
    // stg6_FIFO_buf112_stg7_1_merged1760_394
    // stg6_FIFO_buf112_stg7_1_merged1760_395
    // stg6_FIFO_buf112_stg7_1_merged1760_396
    // stg6_FIFO_buf112_stg7_1_merged1760_397
    // stg6_FIFO_buf112_stg7_1_merged1760_398
    // stg6_FIFO_buf112_stg7_1_merged1760_399
    // stg6_FIFO_buf112_stg7_1_merged1760_400
    // stg6_FIFO_buf112_stg7_1_merged1760_401
    // stg6_FIFO_buf112_stg7_1_merged1760_402
    // stg6_FIFO_buf112_stg7_1_merged1760_403
    // stg6_FIFO_buf112_stg7_1_merged1760_404
    // stg6_FIFO_buf112_stg7_1_merged1760_405
    // stg6_FIFO_buf112_stg7_1_merged1760_406
    // stg6_FIFO_buf112_stg7_1_merged1760_407
    // stg6_FIFO_buf112_stg7_1_merged1760_408
    // stg6_FIFO_buf112_stg7_1_merged1760_409
    // stg6_FIFO_buf112_stg7_1_merged1760_410
    // stg6_FIFO_buf112_stg7_1_merged1760_411
    // stg6_FIFO_buf112_stg7_1_merged1760_412
    // stg6_FIFO_buf112_stg7_1_merged1760_413
    // stg6_FIFO_buf112_stg7_1_merged1760_414
    // stg6_FIFO_buf112_stg7_1_merged1760_415
    // stg6_FIFO_buf112_stg7_1_merged1760_416
    // stg6_FIFO_buf112_stg7_1_merged1760_417
    // stg6_FIFO_buf112_stg7_1_merged1760_418
    // stg6_FIFO_buf112_stg7_1_merged1760_419
    // stg6_FIFO_buf112_stg7_1_merged1760_420
    // stg6_FIFO_buf112_stg7_1_merged1760_421
    // stg6_FIFO_buf112_stg7_1_merged1760_422
    // stg6_FIFO_buf112_stg7_1_merged1760_423
    // stg6_FIFO_buf112_stg7_1_merged1760_424
    // stg6_FIFO_buf112_stg7_1_merged1760_425
    // stg6_FIFO_buf112_stg7_1_merged1760_426
    // stg6_FIFO_buf112_stg7_1_merged1760_427
    // stg6_FIFO_buf112_stg7_1_merged1760_428
    // stg6_FIFO_buf112_stg7_1_merged1760_429
    // stg6_FIFO_buf112_stg7_1_merged1760_430
    // stg6_FIFO_buf112_stg7_1_merged1760_431

	hw_uint<1024> result;
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_368_res = stg6_FIFO_buf112_stg7_1_merged1760_368_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<0, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_368_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_369_res = stg6_FIFO_buf112_stg7_1_merged1760_369_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<16, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_369_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_370_res = stg6_FIFO_buf112_stg7_1_merged1760_370_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<32, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_370_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_371_res = stg6_FIFO_buf112_stg7_1_merged1760_371_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<48, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_371_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_372_res = stg6_FIFO_buf112_stg7_1_merged1760_372_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<64, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_372_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_373_res = stg6_FIFO_buf112_stg7_1_merged1760_373_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<80, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_373_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_374_res = stg6_FIFO_buf112_stg7_1_merged1760_374_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<96, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_374_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_375_res = stg6_FIFO_buf112_stg7_1_merged1760_375_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<112, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_375_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_376_res = stg6_FIFO_buf112_stg7_1_merged1760_376_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<128, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_376_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_377_res = stg6_FIFO_buf112_stg7_1_merged1760_377_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<144, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_377_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_378_res = stg6_FIFO_buf112_stg7_1_merged1760_378_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<160, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_378_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_379_res = stg6_FIFO_buf112_stg7_1_merged1760_379_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<176, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_379_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_380_res = stg6_FIFO_buf112_stg7_1_merged1760_380_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<192, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_380_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_381_res = stg6_FIFO_buf112_stg7_1_merged1760_381_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<208, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_381_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_382_res = stg6_FIFO_buf112_stg7_1_merged1760_382_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<224, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_382_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_383_res = stg6_FIFO_buf112_stg7_1_merged1760_383_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<240, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_383_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_384_res = stg6_FIFO_buf112_stg7_1_merged1760_384_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<256, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_384_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_385_res = stg6_FIFO_buf112_stg7_1_merged1760_385_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<272, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_385_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_386_res = stg6_FIFO_buf112_stg7_1_merged1760_386_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<288, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_386_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_387_res = stg6_FIFO_buf112_stg7_1_merged1760_387_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<304, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_387_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_388_res = stg6_FIFO_buf112_stg7_1_merged1760_388_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<320, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_388_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_389_res = stg6_FIFO_buf112_stg7_1_merged1760_389_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<336, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_389_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_390_res = stg6_FIFO_buf112_stg7_1_merged1760_390_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<352, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_390_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_391_res = stg6_FIFO_buf112_stg7_1_merged1760_391_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<368, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_391_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_392_res = stg6_FIFO_buf112_stg7_1_merged1760_392_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<384, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_392_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_393_res = stg6_FIFO_buf112_stg7_1_merged1760_393_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<400, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_393_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_394_res = stg6_FIFO_buf112_stg7_1_merged1760_394_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<416, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_394_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_395_res = stg6_FIFO_buf112_stg7_1_merged1760_395_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<432, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_395_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_396_res = stg6_FIFO_buf112_stg7_1_merged1760_396_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<448, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_396_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_397_res = stg6_FIFO_buf112_stg7_1_merged1760_397_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<464, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_397_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_398_res = stg6_FIFO_buf112_stg7_1_merged1760_398_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<480, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_398_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_399_res = stg6_FIFO_buf112_stg7_1_merged1760_399_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<496, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_399_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_400_res = stg6_FIFO_buf112_stg7_1_merged1760_400_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<512, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_400_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_401_res = stg6_FIFO_buf112_stg7_1_merged1760_401_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<528, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_401_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_402_res = stg6_FIFO_buf112_stg7_1_merged1760_402_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<544, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_402_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_403_res = stg6_FIFO_buf112_stg7_1_merged1760_403_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<560, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_403_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_404_res = stg6_FIFO_buf112_stg7_1_merged1760_404_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<576, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_404_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_405_res = stg6_FIFO_buf112_stg7_1_merged1760_405_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<592, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_405_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_406_res = stg6_FIFO_buf112_stg7_1_merged1760_406_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<608, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_406_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_407_res = stg6_FIFO_buf112_stg7_1_merged1760_407_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<624, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_407_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_408_res = stg6_FIFO_buf112_stg7_1_merged1760_408_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<640, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_408_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_409_res = stg6_FIFO_buf112_stg7_1_merged1760_409_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<656, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_409_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_410_res = stg6_FIFO_buf112_stg7_1_merged1760_410_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<672, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_410_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_411_res = stg6_FIFO_buf112_stg7_1_merged1760_411_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<688, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_411_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_412_res = stg6_FIFO_buf112_stg7_1_merged1760_412_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<704, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_412_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_413_res = stg6_FIFO_buf112_stg7_1_merged1760_413_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<720, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_413_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_414_res = stg6_FIFO_buf112_stg7_1_merged1760_414_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<736, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_414_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_415_res = stg6_FIFO_buf112_stg7_1_merged1760_415_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<752, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_415_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_416_res = stg6_FIFO_buf112_stg7_1_merged1760_416_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<768, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_416_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_417_res = stg6_FIFO_buf112_stg7_1_merged1760_417_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<784, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_417_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_418_res = stg6_FIFO_buf112_stg7_1_merged1760_418_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<800, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_418_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_419_res = stg6_FIFO_buf112_stg7_1_merged1760_419_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<816, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_419_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_420_res = stg6_FIFO_buf112_stg7_1_merged1760_420_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<832, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_420_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_421_res = stg6_FIFO_buf112_stg7_1_merged1760_421_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<848, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_421_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_422_res = stg6_FIFO_buf112_stg7_1_merged1760_422_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<864, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_422_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_423_res = stg6_FIFO_buf112_stg7_1_merged1760_423_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<880, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_423_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_424_res = stg6_FIFO_buf112_stg7_1_merged1760_424_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<896, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_424_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_425_res = stg6_FIFO_buf112_stg7_1_merged1760_425_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<912, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_425_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_426_res = stg6_FIFO_buf112_stg7_1_merged1760_426_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<928, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_426_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_427_res = stg6_FIFO_buf112_stg7_1_merged1760_427_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<944, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_427_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_428_res = stg6_FIFO_buf112_stg7_1_merged1760_428_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<960, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_428_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_429_res = stg6_FIFO_buf112_stg7_1_merged1760_429_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<976, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_429_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_430_res = stg6_FIFO_buf112_stg7_1_merged1760_430_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<992, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_430_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1760_431_res = stg6_FIFO_buf112_stg7_1_merged1760_431_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<1008, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1760_431_res);
	return result;
}

struct stg7_stg7_1_merged1760_352_to_stg7_stg7_ld53_merged1837_336_cache {
	// RAM Box: {[15, 2031], [0, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1760_353_to_stg7_stg7_ld53_merged1837_337_cache {
	// RAM Box: {[14, 2030], [0, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1760_354_to_stg7_stg7_ld53_merged1837_338_cache {
	// RAM Box: {[13, 2029], [0, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1760_355_to_stg7_stg7_ld53_merged1837_339_cache {
	// RAM Box: {[12, 2028], [0, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1760_356_to_stg7_stg7_ld53_merged1837_340_cache {
	// RAM Box: {[11, 2027], [0, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1760_357_to_stg7_stg7_ld53_merged1837_341_cache {
	// RAM Box: {[10, 2026], [0, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1760_358_to_stg7_stg7_ld53_merged1837_342_cache {
	// RAM Box: {[9, 2025], [0, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1760_359_to_stg7_stg7_ld53_merged1837_343_cache {
	// RAM Box: {[8, 2024], [0, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1760_360_to_stg7_stg7_ld53_merged1837_344_cache {
	// RAM Box: {[7, 2023], [0, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1760_361_to_stg7_stg7_ld53_merged1837_345_cache {
	// RAM Box: {[6, 2022], [0, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1760_362_to_stg7_stg7_ld53_merged1837_346_cache {
	// RAM Box: {[5, 2021], [0, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1760_363_to_stg7_stg7_ld53_merged1837_347_cache {
	// RAM Box: {[4, 2020], [0, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1760_364_to_stg7_stg7_ld53_merged1837_348_cache {
	// RAM Box: {[3, 2019], [0, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1760_365_to_stg7_stg7_ld53_merged1837_349_cache {
	// RAM Box: {[2, 2018], [0, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1760_366_to_stg7_stg7_ld53_merged1837_350_cache {
	// RAM Box: {[1, 2017], [0, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1760_367_to_stg7_stg7_ld53_merged1837_351_cache {
	// RAM Box: {[0, 2016], [0, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_cache {
  // Reader addrs...
    // { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[15 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
    // { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[14 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
    // { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[13 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
    // { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[12 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
    // { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[11 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
    // { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[10 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
    // { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[9 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
    // { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[8 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
    // { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[7 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
    // { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[6 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
    // { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[5 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
    // { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[4 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
    // { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[3 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
    // { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[2 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
    // { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[1 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
    // { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
  // # of banks: 16
  stg7_stg7_1_merged1760_352_to_stg7_stg7_ld53_merged1837_336_cache stg7_stg7_1_merged1760_352_to_stg7_stg7_ld53_merged1837_336;
  stg7_stg7_1_merged1760_353_to_stg7_stg7_ld53_merged1837_337_cache stg7_stg7_1_merged1760_353_to_stg7_stg7_ld53_merged1837_337;
  stg7_stg7_1_merged1760_354_to_stg7_stg7_ld53_merged1837_338_cache stg7_stg7_1_merged1760_354_to_stg7_stg7_ld53_merged1837_338;
  stg7_stg7_1_merged1760_355_to_stg7_stg7_ld53_merged1837_339_cache stg7_stg7_1_merged1760_355_to_stg7_stg7_ld53_merged1837_339;
  stg7_stg7_1_merged1760_356_to_stg7_stg7_ld53_merged1837_340_cache stg7_stg7_1_merged1760_356_to_stg7_stg7_ld53_merged1837_340;
  stg7_stg7_1_merged1760_357_to_stg7_stg7_ld53_merged1837_341_cache stg7_stg7_1_merged1760_357_to_stg7_stg7_ld53_merged1837_341;
  stg7_stg7_1_merged1760_358_to_stg7_stg7_ld53_merged1837_342_cache stg7_stg7_1_merged1760_358_to_stg7_stg7_ld53_merged1837_342;
  stg7_stg7_1_merged1760_359_to_stg7_stg7_ld53_merged1837_343_cache stg7_stg7_1_merged1760_359_to_stg7_stg7_ld53_merged1837_343;
  stg7_stg7_1_merged1760_360_to_stg7_stg7_ld53_merged1837_344_cache stg7_stg7_1_merged1760_360_to_stg7_stg7_ld53_merged1837_344;
  stg7_stg7_1_merged1760_361_to_stg7_stg7_ld53_merged1837_345_cache stg7_stg7_1_merged1760_361_to_stg7_stg7_ld53_merged1837_345;
  stg7_stg7_1_merged1760_362_to_stg7_stg7_ld53_merged1837_346_cache stg7_stg7_1_merged1760_362_to_stg7_stg7_ld53_merged1837_346;
  stg7_stg7_1_merged1760_363_to_stg7_stg7_ld53_merged1837_347_cache stg7_stg7_1_merged1760_363_to_stg7_stg7_ld53_merged1837_347;
  stg7_stg7_1_merged1760_364_to_stg7_stg7_ld53_merged1837_348_cache stg7_stg7_1_merged1760_364_to_stg7_stg7_ld53_merged1837_348;
  stg7_stg7_1_merged1760_365_to_stg7_stg7_ld53_merged1837_349_cache stg7_stg7_1_merged1760_365_to_stg7_stg7_ld53_merged1837_349;
  stg7_stg7_1_merged1760_366_to_stg7_stg7_ld53_merged1837_350_cache stg7_stg7_1_merged1760_366_to_stg7_stg7_ld53_merged1837_350;
  stg7_stg7_1_merged1760_367_to_stg7_stg7_ld53_merged1837_351_cache stg7_stg7_1_merged1760_367_to_stg7_stg7_ld53_merged1837_351;
};



inline void stg7_stg7_1_merged1760_352_write(hw_uint<16>& stg7_stg7_1_merged1760_352, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1760_352_to_stg7_stg7_ld53_merged1837_336.push(stg7_stg7_1_merged1760_352);
}

inline void stg7_stg7_1_merged1760_353_write(hw_uint<16>& stg7_stg7_1_merged1760_353, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1760_353_to_stg7_stg7_ld53_merged1837_337.push(stg7_stg7_1_merged1760_353);
}

inline void stg7_stg7_1_merged1760_354_write(hw_uint<16>& stg7_stg7_1_merged1760_354, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1760_354_to_stg7_stg7_ld53_merged1837_338.push(stg7_stg7_1_merged1760_354);
}

inline void stg7_stg7_1_merged1760_355_write(hw_uint<16>& stg7_stg7_1_merged1760_355, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1760_355_to_stg7_stg7_ld53_merged1837_339.push(stg7_stg7_1_merged1760_355);
}

inline void stg7_stg7_1_merged1760_356_write(hw_uint<16>& stg7_stg7_1_merged1760_356, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1760_356_to_stg7_stg7_ld53_merged1837_340.push(stg7_stg7_1_merged1760_356);
}

inline void stg7_stg7_1_merged1760_357_write(hw_uint<16>& stg7_stg7_1_merged1760_357, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1760_357_to_stg7_stg7_ld53_merged1837_341.push(stg7_stg7_1_merged1760_357);
}

inline void stg7_stg7_1_merged1760_358_write(hw_uint<16>& stg7_stg7_1_merged1760_358, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1760_358_to_stg7_stg7_ld53_merged1837_342.push(stg7_stg7_1_merged1760_358);
}

inline void stg7_stg7_1_merged1760_359_write(hw_uint<16>& stg7_stg7_1_merged1760_359, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1760_359_to_stg7_stg7_ld53_merged1837_343.push(stg7_stg7_1_merged1760_359);
}

inline void stg7_stg7_1_merged1760_360_write(hw_uint<16>& stg7_stg7_1_merged1760_360, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1760_360_to_stg7_stg7_ld53_merged1837_344.push(stg7_stg7_1_merged1760_360);
}

inline void stg7_stg7_1_merged1760_361_write(hw_uint<16>& stg7_stg7_1_merged1760_361, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1760_361_to_stg7_stg7_ld53_merged1837_345.push(stg7_stg7_1_merged1760_361);
}

inline void stg7_stg7_1_merged1760_362_write(hw_uint<16>& stg7_stg7_1_merged1760_362, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1760_362_to_stg7_stg7_ld53_merged1837_346.push(stg7_stg7_1_merged1760_362);
}

inline void stg7_stg7_1_merged1760_363_write(hw_uint<16>& stg7_stg7_1_merged1760_363, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1760_363_to_stg7_stg7_ld53_merged1837_347.push(stg7_stg7_1_merged1760_363);
}

inline void stg7_stg7_1_merged1760_364_write(hw_uint<16>& stg7_stg7_1_merged1760_364, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1760_364_to_stg7_stg7_ld53_merged1837_348.push(stg7_stg7_1_merged1760_364);
}

inline void stg7_stg7_1_merged1760_365_write(hw_uint<16>& stg7_stg7_1_merged1760_365, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1760_365_to_stg7_stg7_ld53_merged1837_349.push(stg7_stg7_1_merged1760_365);
}

inline void stg7_stg7_1_merged1760_366_write(hw_uint<16>& stg7_stg7_1_merged1760_366, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1760_366_to_stg7_stg7_ld53_merged1837_350.push(stg7_stg7_1_merged1760_366);
}

inline void stg7_stg7_1_merged1760_367_write(hw_uint<16>& stg7_stg7_1_merged1760_367, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1760_367_to_stg7_stg7_ld53_merged1837_351.push(stg7_stg7_1_merged1760_367);
}

inline hw_uint<16> stg7_stg7_ld53_merged1837_336_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1837_336 read pattern: { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[15 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
  // Read schedule : { stg7_ld53_merged1837[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 25] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged1760_352 = stg7.stg7_stg7_1_merged1760_352_to_stg7_stg7_ld53_merged1837_336.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1760_352;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1837_337_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1837_337 read pattern: { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[14 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
  // Read schedule : { stg7_ld53_merged1837[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 25] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged1760_353 = stg7.stg7_stg7_1_merged1760_353_to_stg7_stg7_ld53_merged1837_337.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1760_353;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1837_338_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1837_338 read pattern: { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[13 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
  // Read schedule : { stg7_ld53_merged1837[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 25] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged1760_354 = stg7.stg7_stg7_1_merged1760_354_to_stg7_stg7_ld53_merged1837_338.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1760_354;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1837_339_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1837_339 read pattern: { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[12 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
  // Read schedule : { stg7_ld53_merged1837[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 25] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged1760_355 = stg7.stg7_stg7_1_merged1760_355_to_stg7_stg7_ld53_merged1837_339.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1760_355;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1837_340_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1837_340 read pattern: { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[11 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
  // Read schedule : { stg7_ld53_merged1837[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 25] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged1760_356 = stg7.stg7_stg7_1_merged1760_356_to_stg7_stg7_ld53_merged1837_340.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1760_356;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1837_341_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1837_341 read pattern: { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[10 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
  // Read schedule : { stg7_ld53_merged1837[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 25] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged1760_357 = stg7.stg7_stg7_1_merged1760_357_to_stg7_stg7_ld53_merged1837_341.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1760_357;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1837_342_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1837_342 read pattern: { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[9 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
  // Read schedule : { stg7_ld53_merged1837[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 25] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged1760_358 = stg7.stg7_stg7_1_merged1760_358_to_stg7_stg7_ld53_merged1837_342.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1760_358;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1837_343_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1837_343 read pattern: { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[8 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
  // Read schedule : { stg7_ld53_merged1837[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 25] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged1760_359 = stg7.stg7_stg7_1_merged1760_359_to_stg7_stg7_ld53_merged1837_343.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1760_359;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1837_344_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1837_344 read pattern: { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[7 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
  // Read schedule : { stg7_ld53_merged1837[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 25] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged1760_360 = stg7.stg7_stg7_1_merged1760_360_to_stg7_stg7_ld53_merged1837_344.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1760_360;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1837_345_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1837_345 read pattern: { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[6 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
  // Read schedule : { stg7_ld53_merged1837[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 25] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged1760_361 = stg7.stg7_stg7_1_merged1760_361_to_stg7_stg7_ld53_merged1837_345.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1760_361;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1837_346_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1837_346 read pattern: { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[5 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
  // Read schedule : { stg7_ld53_merged1837[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 25] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged1760_362 = stg7.stg7_stg7_1_merged1760_362_to_stg7_stg7_ld53_merged1837_346.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1760_362;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1837_347_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1837_347 read pattern: { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[4 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
  // Read schedule : { stg7_ld53_merged1837[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 25] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged1760_363 = stg7.stg7_stg7_1_merged1760_363_to_stg7_stg7_ld53_merged1837_347.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1760_363;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1837_348_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1837_348 read pattern: { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[3 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
  // Read schedule : { stg7_ld53_merged1837[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 25] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged1760_364 = stg7.stg7_stg7_1_merged1760_364_to_stg7_stg7_ld53_merged1837_348.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1760_364;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1837_349_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1837_349 read pattern: { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[2 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
  // Read schedule : { stg7_ld53_merged1837[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 25] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged1760_365 = stg7.stg7_stg7_1_merged1760_365_to_stg7_stg7_ld53_merged1837_349.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1760_365;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1837_350_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1837_350 read pattern: { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[1 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
  // Read schedule : { stg7_ld53_merged1837[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 25] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged1760_366 = stg7.stg7_stg7_1_merged1760_366_to_stg7_stg7_ld53_merged1837_350.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1760_366;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1837_351_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1837_351 read pattern: { stg7_ld53_merged1837[root = 0, stg7_ld54, stg7_ld53] -> stg7[16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1086 and 0 <= stg7_ld53 <= 126 }
  // Read schedule : { stg7_ld53_merged1837[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 25] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged1760_367 = stg7.stg7_stg7_1_merged1760_367_to_stg7_stg7_ld53_merged1837_351.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1760_367;
  return 0;
}

// # of bundles = 2
// stg7_1_merged1760_write
//	stg7_stg7_1_merged1760_352
//	stg7_stg7_1_merged1760_353
//	stg7_stg7_1_merged1760_354
//	stg7_stg7_1_merged1760_355
//	stg7_stg7_1_merged1760_356
//	stg7_stg7_1_merged1760_357
//	stg7_stg7_1_merged1760_358
//	stg7_stg7_1_merged1760_359
//	stg7_stg7_1_merged1760_360
//	stg7_stg7_1_merged1760_361
//	stg7_stg7_1_merged1760_362
//	stg7_stg7_1_merged1760_363
//	stg7_stg7_1_merged1760_364
//	stg7_stg7_1_merged1760_365
//	stg7_stg7_1_merged1760_366
//	stg7_stg7_1_merged1760_367
inline void stg7_stg7_1_merged1760_write_bundle_write(hw_uint<256>& stg7_1_merged1760_write, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
	hw_uint<16> stg7_stg7_1_merged1760_352_res = stg7_1_merged1760_write.extract<0, 15>();
	stg7_stg7_1_merged1760_352_write(stg7_stg7_1_merged1760_352_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1760_353_res = stg7_1_merged1760_write.extract<16, 31>();
	stg7_stg7_1_merged1760_353_write(stg7_stg7_1_merged1760_353_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1760_354_res = stg7_1_merged1760_write.extract<32, 47>();
	stg7_stg7_1_merged1760_354_write(stg7_stg7_1_merged1760_354_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1760_355_res = stg7_1_merged1760_write.extract<48, 63>();
	stg7_stg7_1_merged1760_355_write(stg7_stg7_1_merged1760_355_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1760_356_res = stg7_1_merged1760_write.extract<64, 79>();
	stg7_stg7_1_merged1760_356_write(stg7_stg7_1_merged1760_356_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1760_357_res = stg7_1_merged1760_write.extract<80, 95>();
	stg7_stg7_1_merged1760_357_write(stg7_stg7_1_merged1760_357_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1760_358_res = stg7_1_merged1760_write.extract<96, 111>();
	stg7_stg7_1_merged1760_358_write(stg7_stg7_1_merged1760_358_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1760_359_res = stg7_1_merged1760_write.extract<112, 127>();
	stg7_stg7_1_merged1760_359_write(stg7_stg7_1_merged1760_359_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1760_360_res = stg7_1_merged1760_write.extract<128, 143>();
	stg7_stg7_1_merged1760_360_write(stg7_stg7_1_merged1760_360_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1760_361_res = stg7_1_merged1760_write.extract<144, 159>();
	stg7_stg7_1_merged1760_361_write(stg7_stg7_1_merged1760_361_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1760_362_res = stg7_1_merged1760_write.extract<160, 175>();
	stg7_stg7_1_merged1760_362_write(stg7_stg7_1_merged1760_362_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1760_363_res = stg7_1_merged1760_write.extract<176, 191>();
	stg7_stg7_1_merged1760_363_write(stg7_stg7_1_merged1760_363_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1760_364_res = stg7_1_merged1760_write.extract<192, 207>();
	stg7_stg7_1_merged1760_364_write(stg7_stg7_1_merged1760_364_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1760_365_res = stg7_1_merged1760_write.extract<208, 223>();
	stg7_stg7_1_merged1760_365_write(stg7_stg7_1_merged1760_365_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1760_366_res = stg7_1_merged1760_write.extract<224, 239>();
	stg7_stg7_1_merged1760_366_write(stg7_stg7_1_merged1760_366_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1760_367_res = stg7_1_merged1760_write.extract<240, 255>();
	stg7_stg7_1_merged1760_367_write(stg7_stg7_1_merged1760_367_res, stg7, root, stg7_0, stg7_1, dynamic_address);
}

// stg7_ld53_merged1837_read
//	stg7_stg7_ld53_merged1837_336
//	stg7_stg7_ld53_merged1837_337
//	stg7_stg7_ld53_merged1837_338
//	stg7_stg7_ld53_merged1837_339
//	stg7_stg7_ld53_merged1837_340
//	stg7_stg7_ld53_merged1837_341
//	stg7_stg7_ld53_merged1837_342
//	stg7_stg7_ld53_merged1837_343
//	stg7_stg7_ld53_merged1837_344
//	stg7_stg7_ld53_merged1837_345
//	stg7_stg7_ld53_merged1837_346
//	stg7_stg7_ld53_merged1837_347
//	stg7_stg7_ld53_merged1837_348
//	stg7_stg7_ld53_merged1837_349
//	stg7_stg7_ld53_merged1837_350
//	stg7_stg7_ld53_merged1837_351
inline hw_uint<256> stg7_stg7_ld53_merged1837_read_bundle_read(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
  // # of ports in bundle: 16
    // stg7_stg7_ld53_merged1837_336
    // stg7_stg7_ld53_merged1837_337
    // stg7_stg7_ld53_merged1837_338
    // stg7_stg7_ld53_merged1837_339
    // stg7_stg7_ld53_merged1837_340
    // stg7_stg7_ld53_merged1837_341
    // stg7_stg7_ld53_merged1837_342
    // stg7_stg7_ld53_merged1837_343
    // stg7_stg7_ld53_merged1837_344
    // stg7_stg7_ld53_merged1837_345
    // stg7_stg7_ld53_merged1837_346
    // stg7_stg7_ld53_merged1837_347
    // stg7_stg7_ld53_merged1837_348
    // stg7_stg7_ld53_merged1837_349
    // stg7_stg7_ld53_merged1837_350
    // stg7_stg7_ld53_merged1837_351

	hw_uint<256> result;
	hw_uint<16> stg7_stg7_ld53_merged1837_336_res = stg7_stg7_ld53_merged1837_336_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<0, 256>(result, stg7_stg7_ld53_merged1837_336_res);
	hw_uint<16> stg7_stg7_ld53_merged1837_337_res = stg7_stg7_ld53_merged1837_337_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<16, 256>(result, stg7_stg7_ld53_merged1837_337_res);
	hw_uint<16> stg7_stg7_ld53_merged1837_338_res = stg7_stg7_ld53_merged1837_338_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<32, 256>(result, stg7_stg7_ld53_merged1837_338_res);
	hw_uint<16> stg7_stg7_ld53_merged1837_339_res = stg7_stg7_ld53_merged1837_339_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<48, 256>(result, stg7_stg7_ld53_merged1837_339_res);
	hw_uint<16> stg7_stg7_ld53_merged1837_340_res = stg7_stg7_ld53_merged1837_340_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<64, 256>(result, stg7_stg7_ld53_merged1837_340_res);
	hw_uint<16> stg7_stg7_ld53_merged1837_341_res = stg7_stg7_ld53_merged1837_341_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<80, 256>(result, stg7_stg7_ld53_merged1837_341_res);
	hw_uint<16> stg7_stg7_ld53_merged1837_342_res = stg7_stg7_ld53_merged1837_342_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<96, 256>(result, stg7_stg7_ld53_merged1837_342_res);
	hw_uint<16> stg7_stg7_ld53_merged1837_343_res = stg7_stg7_ld53_merged1837_343_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<112, 256>(result, stg7_stg7_ld53_merged1837_343_res);
	hw_uint<16> stg7_stg7_ld53_merged1837_344_res = stg7_stg7_ld53_merged1837_344_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<128, 256>(result, stg7_stg7_ld53_merged1837_344_res);
	hw_uint<16> stg7_stg7_ld53_merged1837_345_res = stg7_stg7_ld53_merged1837_345_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<144, 256>(result, stg7_stg7_ld53_merged1837_345_res);
	hw_uint<16> stg7_stg7_ld53_merged1837_346_res = stg7_stg7_ld53_merged1837_346_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<160, 256>(result, stg7_stg7_ld53_merged1837_346_res);
	hw_uint<16> stg7_stg7_ld53_merged1837_347_res = stg7_stg7_ld53_merged1837_347_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<176, 256>(result, stg7_stg7_ld53_merged1837_347_res);
	hw_uint<16> stg7_stg7_ld53_merged1837_348_res = stg7_stg7_ld53_merged1837_348_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<192, 256>(result, stg7_stg7_ld53_merged1837_348_res);
	hw_uint<16> stg7_stg7_ld53_merged1837_349_res = stg7_stg7_ld53_merged1837_349_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<208, 256>(result, stg7_stg7_ld53_merged1837_349_res);
	hw_uint<16> stg7_stg7_ld53_merged1837_350_res = stg7_stg7_ld53_merged1837_350_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<224, 256>(result, stg7_stg7_ld53_merged1837_350_res);
	hw_uint<16> stg7_stg7_ld53_merged1837_351_res = stg7_stg7_ld53_merged1837_351_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<240, 256>(result, stg7_stg7_ld53_merged1837_351_res);
	return result;
}

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_288_merged_banks_4_cache {
	// RAM Box: {[15, 2015], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_289_merged_banks_4_cache {
	// RAM Box: {[14, 2014], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_290_merged_banks_4_cache {
	// RAM Box: {[13, 2013], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_291_merged_banks_4_cache {
	// RAM Box: {[12, 2012], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_292_merged_banks_4_cache {
	// RAM Box: {[11, 2011], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_293_merged_banks_4_cache {
	// RAM Box: {[10, 2010], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_294_merged_banks_4_cache {
	// RAM Box: {[9, 2009], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_295_merged_banks_4_cache {
	// RAM Box: {[8, 2008], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_296_merged_banks_4_cache {
	// RAM Box: {[7, 2007], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_297_merged_banks_4_cache {
	// RAM Box: {[6, 2006], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_298_merged_banks_4_cache {
	// RAM Box: {[5, 2005], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_299_merged_banks_4_cache {
	// RAM Box: {[4, 2004], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_300_merged_banks_4_cache {
	// RAM Box: {[3, 2003], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_301_merged_banks_4_cache {
	// RAM Box: {[2, 2002], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_302_merged_banks_4_cache {
	// RAM Box: {[1, 2017], [0, 1085]}
	// Capacity: 129
	// # of read delays: 4
  // 0, 1, 127, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_303_merged_banks_4_cache {
	// RAM Box: {[0, 2016], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 127, 128
	hw_uint<16> f0;
	fifo<hw_uint<16>, 126> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_127() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_cache {
  // Reader addrs...
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[15 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[16 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[16 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[17 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[14 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[15 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[15 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[16 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[13 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[14 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[14 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[15 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[12 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[13 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[13 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[14 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[11 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[12 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[12 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[13 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[10 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[11 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[11 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[12 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[9 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[10 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[10 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[11 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[8 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[9 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[9 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[10 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[7 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[8 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[8 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[9 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[6 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[7 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[7 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[8 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[5 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[6 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[6 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[7 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[4 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[5 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[5 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[6 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[3 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[4 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[4 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[5 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[2 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[3 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[3 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[4 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[1 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[2 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[2 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[3 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[1 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[1 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[2 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // # of banks: 16
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_288_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_288_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_289_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_289_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_290_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_290_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_291_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_291_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_292_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_292_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_293_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_293_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_294_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_294_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_295_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_295_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_296_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_296_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_297_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_297_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_298_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_298_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_299_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_299_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_300_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_300_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_301_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_301_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_302_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_302_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_303_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_303_merged_banks_4;
};



inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_288_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_288, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_288_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_288);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_289_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_289, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_289_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_289);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_290_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_290, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_290_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_290);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_291_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_291, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_291_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_291);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_292_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_292, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_292_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_292);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_293_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_293, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_293_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_293);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_294_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_294, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_294_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_294);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_295_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_295, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_295_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_295);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_296_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_296, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_296_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_296);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_297_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_297, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_297_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_297);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_298_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_298, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_298_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_298);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_299_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_299, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_299_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_299);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_300_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_300, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_300_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_300);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_301_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_301, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_301_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_301);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_302_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_302, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_302_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_302);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_303_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_303, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_303_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_303);
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_224_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_224 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[15 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_288 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_288_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_288;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_225_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_225 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[16 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_303 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_303_merged_banks_4.peek_127();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_303;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_226_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_226 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[16 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_303 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_303_merged_banks_4.peek_0();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_303;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_227_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_227 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[17 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_302 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_302_merged_banks_4.peek_127();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_302;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_228_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_228 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[14 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_289 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_289_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_289;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_229_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_229 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[15 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_288 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_288_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_288;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_230_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_230 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[15 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_288 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_288_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_288;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_231_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_231 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[16 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_303 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_303_merged_banks_4.peek_127();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_303;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_232_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_232 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[13 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_290 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_290_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_290;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_233_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_233 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[14 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_289 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_289_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_289;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_234_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_234 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[14 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_289 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_289_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_289;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_235_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_235 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[15 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_288 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_288_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_288;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_236_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_236 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[12 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_291 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_291_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_291;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_237_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_237 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[13 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_290 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_290_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_290;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_238_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_238 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[13 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_290 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_290_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_290;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_239_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_239 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[14 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_289 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_289_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_289;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_240_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_240 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[11 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_292 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_292_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_292;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_241_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_241 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[12 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_291 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_291_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_291;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_242_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_242 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[12 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_291 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_291_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_291;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_243_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_243 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[13 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_290 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_290_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_290;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_244_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_244 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[10 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_293 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_293_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_293;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_245_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_245 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[11 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_292 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_292_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_292;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_246_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_246 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[11 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_292 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_292_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_292;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_247_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_247 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[12 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_291 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_291_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_291;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_248_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_248 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[9 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_294 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_294_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_294;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_249_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_249 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[10 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_293 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_293_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_293;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_250_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_250 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[10 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_293 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_293_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_293;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_251_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_251 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[11 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_292 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_292_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_292;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_252_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_252 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[8 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_295 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_295_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_295;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_253_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_253 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[9 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_294 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_294_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_294;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_254_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_254 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[9 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_294 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_294_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_294;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_255_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_255 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[10 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_293 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_293_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_293;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_256_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_256 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[7 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_296 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_296_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_296;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_257_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_257 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[8 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_295 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_295_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_295;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_258_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_258 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[8 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_295 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_295_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_295;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_259_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_259 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[9 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_294 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_294_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_294;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_260_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_260 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[6 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_297 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_297_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_297;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_261_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_261 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[7 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_296 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_296_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_296;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_262_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_262 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[7 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_296 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_296_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_296;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_263_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_263 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[8 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_295 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_295_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_295;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_264_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_264 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[5 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_298 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_298_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_298;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_265_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_265 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[6 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_297 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_297_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_297;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_266_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_266 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[6 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_297 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_297_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_297;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_267_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_267 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[7 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_296 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_296_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_296;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_268_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_268 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[4 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_299 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_299_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_299;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_269_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_269 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[5 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_298 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_298_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_298;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_270_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_270 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[5 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_298 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_298_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_298;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_271_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_271 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[6 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_297 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_297_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_297;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_272_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_272 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[3 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_300 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_300_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_300;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_273_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_273 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[4 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_299 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_299_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_299;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_274_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_274 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[4 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_299 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_299_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_299;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_275_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_275 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[5 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_298 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_298_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_298;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_276_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_276 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[2 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_301 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_301_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_301;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_277_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_277 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[3 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_300 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_300_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_300;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_278_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_278 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[3 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_300 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_300_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_300;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_279_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_279 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[4 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_299 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_299_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_299;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_280_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_280 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[1 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_302 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_302_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_302;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_281_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_281 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[2 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_301 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_301_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_301;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_282_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_282 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[2 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_301 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_301_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_301;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_283_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_283 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[3 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_300 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_300_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_300;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_284_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_284 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_303 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_303_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_303;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_285_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_285 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[1 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_302 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_302_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_302;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_286_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_286 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[1 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_302 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_302_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_302;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_287_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1757_287 read pattern: { stg8_1_merged1757[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[2 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_301 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_301_merged_banks_4.peek_128();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_301;
  return 0;
}

// # of bundles = 2
// stg7_to_gp_1552_ld117_merged1798_write
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_288
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_289
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_290
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_291
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_292
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_293
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_294
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_295
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_296
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_297
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_298
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_299
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_300
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_301
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_302
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_303
inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_write_bundle_write(hw_uint<256>& stg7_to_gp_1552_ld117_merged1798_write, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_288_res = stg7_to_gp_1552_ld117_merged1798_write.extract<0, 15>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_288_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_288_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_289_res = stg7_to_gp_1552_ld117_merged1798_write.extract<16, 31>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_289_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_289_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_290_res = stg7_to_gp_1552_ld117_merged1798_write.extract<32, 47>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_290_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_290_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_291_res = stg7_to_gp_1552_ld117_merged1798_write.extract<48, 63>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_291_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_291_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_292_res = stg7_to_gp_1552_ld117_merged1798_write.extract<64, 79>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_292_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_292_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_293_res = stg7_to_gp_1552_ld117_merged1798_write.extract<80, 95>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_293_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_293_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_294_res = stg7_to_gp_1552_ld117_merged1798_write.extract<96, 111>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_294_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_294_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_295_res = stg7_to_gp_1552_ld117_merged1798_write.extract<112, 127>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_295_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_295_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_296_res = stg7_to_gp_1552_ld117_merged1798_write.extract<128, 143>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_296_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_296_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_297_res = stg7_to_gp_1552_ld117_merged1798_write.extract<144, 159>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_297_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_297_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_298_res = stg7_to_gp_1552_ld117_merged1798_write.extract<160, 175>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_298_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_298_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_299_res = stg7_to_gp_1552_ld117_merged1798_write.extract<176, 191>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_299_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_299_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_300_res = stg7_to_gp_1552_ld117_merged1798_write.extract<192, 207>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_300_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_300_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_301_res = stg7_to_gp_1552_ld117_merged1798_write.extract<208, 223>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_301_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_301_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_302_res = stg7_to_gp_1552_ld117_merged1798_write.extract<224, 239>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_302_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_302_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_303_res = stg7_to_gp_1552_ld117_merged1798_write.extract<240, 255>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_303_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_303_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
}

// stg8_1_merged1757_read
//	stg7_FIFO_buf116_stg8_1_merged1757_224
//	stg7_FIFO_buf116_stg8_1_merged1757_225
//	stg7_FIFO_buf116_stg8_1_merged1757_226
//	stg7_FIFO_buf116_stg8_1_merged1757_227
//	stg7_FIFO_buf116_stg8_1_merged1757_228
//	stg7_FIFO_buf116_stg8_1_merged1757_229
//	stg7_FIFO_buf116_stg8_1_merged1757_230
//	stg7_FIFO_buf116_stg8_1_merged1757_231
//	stg7_FIFO_buf116_stg8_1_merged1757_232
//	stg7_FIFO_buf116_stg8_1_merged1757_233
//	stg7_FIFO_buf116_stg8_1_merged1757_234
//	stg7_FIFO_buf116_stg8_1_merged1757_235
//	stg7_FIFO_buf116_stg8_1_merged1757_236
//	stg7_FIFO_buf116_stg8_1_merged1757_237
//	stg7_FIFO_buf116_stg8_1_merged1757_238
//	stg7_FIFO_buf116_stg8_1_merged1757_239
//	stg7_FIFO_buf116_stg8_1_merged1757_240
//	stg7_FIFO_buf116_stg8_1_merged1757_241
//	stg7_FIFO_buf116_stg8_1_merged1757_242
//	stg7_FIFO_buf116_stg8_1_merged1757_243
//	stg7_FIFO_buf116_stg8_1_merged1757_244
//	stg7_FIFO_buf116_stg8_1_merged1757_245
//	stg7_FIFO_buf116_stg8_1_merged1757_246
//	stg7_FIFO_buf116_stg8_1_merged1757_247
//	stg7_FIFO_buf116_stg8_1_merged1757_248
//	stg7_FIFO_buf116_stg8_1_merged1757_249
//	stg7_FIFO_buf116_stg8_1_merged1757_250
//	stg7_FIFO_buf116_stg8_1_merged1757_251
//	stg7_FIFO_buf116_stg8_1_merged1757_252
//	stg7_FIFO_buf116_stg8_1_merged1757_253
//	stg7_FIFO_buf116_stg8_1_merged1757_254
//	stg7_FIFO_buf116_stg8_1_merged1757_255
//	stg7_FIFO_buf116_stg8_1_merged1757_256
//	stg7_FIFO_buf116_stg8_1_merged1757_257
//	stg7_FIFO_buf116_stg8_1_merged1757_258
//	stg7_FIFO_buf116_stg8_1_merged1757_259
//	stg7_FIFO_buf116_stg8_1_merged1757_260
//	stg7_FIFO_buf116_stg8_1_merged1757_261
//	stg7_FIFO_buf116_stg8_1_merged1757_262
//	stg7_FIFO_buf116_stg8_1_merged1757_263
//	stg7_FIFO_buf116_stg8_1_merged1757_264
//	stg7_FIFO_buf116_stg8_1_merged1757_265
//	stg7_FIFO_buf116_stg8_1_merged1757_266
//	stg7_FIFO_buf116_stg8_1_merged1757_267
//	stg7_FIFO_buf116_stg8_1_merged1757_268
//	stg7_FIFO_buf116_stg8_1_merged1757_269
//	stg7_FIFO_buf116_stg8_1_merged1757_270
//	stg7_FIFO_buf116_stg8_1_merged1757_271
//	stg7_FIFO_buf116_stg8_1_merged1757_272
//	stg7_FIFO_buf116_stg8_1_merged1757_273
//	stg7_FIFO_buf116_stg8_1_merged1757_274
//	stg7_FIFO_buf116_stg8_1_merged1757_275
//	stg7_FIFO_buf116_stg8_1_merged1757_276
//	stg7_FIFO_buf116_stg8_1_merged1757_277
//	stg7_FIFO_buf116_stg8_1_merged1757_278
//	stg7_FIFO_buf116_stg8_1_merged1757_279
//	stg7_FIFO_buf116_stg8_1_merged1757_280
//	stg7_FIFO_buf116_stg8_1_merged1757_281
//	stg7_FIFO_buf116_stg8_1_merged1757_282
//	stg7_FIFO_buf116_stg8_1_merged1757_283
//	stg7_FIFO_buf116_stg8_1_merged1757_284
//	stg7_FIFO_buf116_stg8_1_merged1757_285
//	stg7_FIFO_buf116_stg8_1_merged1757_286
//	stg7_FIFO_buf116_stg8_1_merged1757_287
inline hw_uint<1024> stg7_FIFO_buf116_stg8_1_merged1757_read_bundle_read(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg7_FIFO_buf116_stg8_1_merged1757_224
    // stg7_FIFO_buf116_stg8_1_merged1757_225
    // stg7_FIFO_buf116_stg8_1_merged1757_226
    // stg7_FIFO_buf116_stg8_1_merged1757_227
    // stg7_FIFO_buf116_stg8_1_merged1757_228
    // stg7_FIFO_buf116_stg8_1_merged1757_229
    // stg7_FIFO_buf116_stg8_1_merged1757_230
    // stg7_FIFO_buf116_stg8_1_merged1757_231
    // stg7_FIFO_buf116_stg8_1_merged1757_232
    // stg7_FIFO_buf116_stg8_1_merged1757_233
    // stg7_FIFO_buf116_stg8_1_merged1757_234
    // stg7_FIFO_buf116_stg8_1_merged1757_235
    // stg7_FIFO_buf116_stg8_1_merged1757_236
    // stg7_FIFO_buf116_stg8_1_merged1757_237
    // stg7_FIFO_buf116_stg8_1_merged1757_238
    // stg7_FIFO_buf116_stg8_1_merged1757_239
    // stg7_FIFO_buf116_stg8_1_merged1757_240
    // stg7_FIFO_buf116_stg8_1_merged1757_241
    // stg7_FIFO_buf116_stg8_1_merged1757_242
    // stg7_FIFO_buf116_stg8_1_merged1757_243
    // stg7_FIFO_buf116_stg8_1_merged1757_244
    // stg7_FIFO_buf116_stg8_1_merged1757_245
    // stg7_FIFO_buf116_stg8_1_merged1757_246
    // stg7_FIFO_buf116_stg8_1_merged1757_247
    // stg7_FIFO_buf116_stg8_1_merged1757_248
    // stg7_FIFO_buf116_stg8_1_merged1757_249
    // stg7_FIFO_buf116_stg8_1_merged1757_250
    // stg7_FIFO_buf116_stg8_1_merged1757_251
    // stg7_FIFO_buf116_stg8_1_merged1757_252
    // stg7_FIFO_buf116_stg8_1_merged1757_253
    // stg7_FIFO_buf116_stg8_1_merged1757_254
    // stg7_FIFO_buf116_stg8_1_merged1757_255
    // stg7_FIFO_buf116_stg8_1_merged1757_256
    // stg7_FIFO_buf116_stg8_1_merged1757_257
    // stg7_FIFO_buf116_stg8_1_merged1757_258
    // stg7_FIFO_buf116_stg8_1_merged1757_259
    // stg7_FIFO_buf116_stg8_1_merged1757_260
    // stg7_FIFO_buf116_stg8_1_merged1757_261
    // stg7_FIFO_buf116_stg8_1_merged1757_262
    // stg7_FIFO_buf116_stg8_1_merged1757_263
    // stg7_FIFO_buf116_stg8_1_merged1757_264
    // stg7_FIFO_buf116_stg8_1_merged1757_265
    // stg7_FIFO_buf116_stg8_1_merged1757_266
    // stg7_FIFO_buf116_stg8_1_merged1757_267
    // stg7_FIFO_buf116_stg8_1_merged1757_268
    // stg7_FIFO_buf116_stg8_1_merged1757_269
    // stg7_FIFO_buf116_stg8_1_merged1757_270
    // stg7_FIFO_buf116_stg8_1_merged1757_271
    // stg7_FIFO_buf116_stg8_1_merged1757_272
    // stg7_FIFO_buf116_stg8_1_merged1757_273
    // stg7_FIFO_buf116_stg8_1_merged1757_274
    // stg7_FIFO_buf116_stg8_1_merged1757_275
    // stg7_FIFO_buf116_stg8_1_merged1757_276
    // stg7_FIFO_buf116_stg8_1_merged1757_277
    // stg7_FIFO_buf116_stg8_1_merged1757_278
    // stg7_FIFO_buf116_stg8_1_merged1757_279
    // stg7_FIFO_buf116_stg8_1_merged1757_280
    // stg7_FIFO_buf116_stg8_1_merged1757_281
    // stg7_FIFO_buf116_stg8_1_merged1757_282
    // stg7_FIFO_buf116_stg8_1_merged1757_283
    // stg7_FIFO_buf116_stg8_1_merged1757_284
    // stg7_FIFO_buf116_stg8_1_merged1757_285
    // stg7_FIFO_buf116_stg8_1_merged1757_286
    // stg7_FIFO_buf116_stg8_1_merged1757_287

	hw_uint<1024> result;
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_224_res = stg7_FIFO_buf116_stg8_1_merged1757_224_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<0, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_224_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_225_res = stg7_FIFO_buf116_stg8_1_merged1757_225_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<16, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_225_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_226_res = stg7_FIFO_buf116_stg8_1_merged1757_226_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<32, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_226_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_227_res = stg7_FIFO_buf116_stg8_1_merged1757_227_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<48, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_227_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_228_res = stg7_FIFO_buf116_stg8_1_merged1757_228_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<64, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_228_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_229_res = stg7_FIFO_buf116_stg8_1_merged1757_229_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<80, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_229_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_230_res = stg7_FIFO_buf116_stg8_1_merged1757_230_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<96, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_230_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_231_res = stg7_FIFO_buf116_stg8_1_merged1757_231_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<112, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_231_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_232_res = stg7_FIFO_buf116_stg8_1_merged1757_232_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<128, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_232_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_233_res = stg7_FIFO_buf116_stg8_1_merged1757_233_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<144, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_233_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_234_res = stg7_FIFO_buf116_stg8_1_merged1757_234_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<160, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_234_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_235_res = stg7_FIFO_buf116_stg8_1_merged1757_235_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<176, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_235_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_236_res = stg7_FIFO_buf116_stg8_1_merged1757_236_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<192, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_236_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_237_res = stg7_FIFO_buf116_stg8_1_merged1757_237_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<208, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_237_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_238_res = stg7_FIFO_buf116_stg8_1_merged1757_238_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<224, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_238_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_239_res = stg7_FIFO_buf116_stg8_1_merged1757_239_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<240, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_239_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_240_res = stg7_FIFO_buf116_stg8_1_merged1757_240_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<256, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_240_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_241_res = stg7_FIFO_buf116_stg8_1_merged1757_241_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<272, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_241_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_242_res = stg7_FIFO_buf116_stg8_1_merged1757_242_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<288, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_242_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_243_res = stg7_FIFO_buf116_stg8_1_merged1757_243_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<304, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_243_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_244_res = stg7_FIFO_buf116_stg8_1_merged1757_244_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<320, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_244_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_245_res = stg7_FIFO_buf116_stg8_1_merged1757_245_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<336, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_245_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_246_res = stg7_FIFO_buf116_stg8_1_merged1757_246_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<352, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_246_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_247_res = stg7_FIFO_buf116_stg8_1_merged1757_247_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<368, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_247_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_248_res = stg7_FIFO_buf116_stg8_1_merged1757_248_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<384, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_248_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_249_res = stg7_FIFO_buf116_stg8_1_merged1757_249_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<400, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_249_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_250_res = stg7_FIFO_buf116_stg8_1_merged1757_250_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<416, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_250_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_251_res = stg7_FIFO_buf116_stg8_1_merged1757_251_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<432, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_251_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_252_res = stg7_FIFO_buf116_stg8_1_merged1757_252_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<448, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_252_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_253_res = stg7_FIFO_buf116_stg8_1_merged1757_253_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<464, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_253_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_254_res = stg7_FIFO_buf116_stg8_1_merged1757_254_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<480, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_254_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_255_res = stg7_FIFO_buf116_stg8_1_merged1757_255_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<496, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_255_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_256_res = stg7_FIFO_buf116_stg8_1_merged1757_256_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<512, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_256_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_257_res = stg7_FIFO_buf116_stg8_1_merged1757_257_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<528, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_257_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_258_res = stg7_FIFO_buf116_stg8_1_merged1757_258_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<544, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_258_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_259_res = stg7_FIFO_buf116_stg8_1_merged1757_259_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<560, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_259_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_260_res = stg7_FIFO_buf116_stg8_1_merged1757_260_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<576, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_260_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_261_res = stg7_FIFO_buf116_stg8_1_merged1757_261_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<592, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_261_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_262_res = stg7_FIFO_buf116_stg8_1_merged1757_262_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<608, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_262_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_263_res = stg7_FIFO_buf116_stg8_1_merged1757_263_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<624, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_263_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_264_res = stg7_FIFO_buf116_stg8_1_merged1757_264_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<640, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_264_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_265_res = stg7_FIFO_buf116_stg8_1_merged1757_265_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<656, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_265_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_266_res = stg7_FIFO_buf116_stg8_1_merged1757_266_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<672, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_266_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_267_res = stg7_FIFO_buf116_stg8_1_merged1757_267_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<688, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_267_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_268_res = stg7_FIFO_buf116_stg8_1_merged1757_268_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<704, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_268_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_269_res = stg7_FIFO_buf116_stg8_1_merged1757_269_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<720, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_269_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_270_res = stg7_FIFO_buf116_stg8_1_merged1757_270_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<736, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_270_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_271_res = stg7_FIFO_buf116_stg8_1_merged1757_271_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<752, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_271_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_272_res = stg7_FIFO_buf116_stg8_1_merged1757_272_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<768, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_272_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_273_res = stg7_FIFO_buf116_stg8_1_merged1757_273_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<784, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_273_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_274_res = stg7_FIFO_buf116_stg8_1_merged1757_274_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<800, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_274_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_275_res = stg7_FIFO_buf116_stg8_1_merged1757_275_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<816, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_275_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_276_res = stg7_FIFO_buf116_stg8_1_merged1757_276_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<832, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_276_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_277_res = stg7_FIFO_buf116_stg8_1_merged1757_277_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<848, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_277_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_278_res = stg7_FIFO_buf116_stg8_1_merged1757_278_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<864, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_278_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_279_res = stg7_FIFO_buf116_stg8_1_merged1757_279_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<880, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_279_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_280_res = stg7_FIFO_buf116_stg8_1_merged1757_280_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<896, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_280_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_281_res = stg7_FIFO_buf116_stg8_1_merged1757_281_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<912, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_281_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_282_res = stg7_FIFO_buf116_stg8_1_merged1757_282_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<928, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_282_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_283_res = stg7_FIFO_buf116_stg8_1_merged1757_283_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<944, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_283_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_284_res = stg7_FIFO_buf116_stg8_1_merged1757_284_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<960, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_284_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_285_res = stg7_FIFO_buf116_stg8_1_merged1757_285_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<976, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_285_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_286_res = stg7_FIFO_buf116_stg8_1_merged1757_286_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<992, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_286_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1757_287_res = stg7_FIFO_buf116_stg8_1_merged1757_287_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<1008, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1757_287_res);
	return result;
}

struct stg8_stg8_1_merged1757_208_to_stg8_stg8_ld57_merged1828_192_cache {
	// RAM Box: {[15, 2015], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1757_209_to_stg8_stg8_ld57_merged1828_193_cache {
	// RAM Box: {[14, 2014], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1757_210_to_stg8_stg8_ld57_merged1828_194_cache {
	// RAM Box: {[13, 2013], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1757_211_to_stg8_stg8_ld57_merged1828_195_cache {
	// RAM Box: {[12, 2012], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1757_212_to_stg8_stg8_ld57_merged1828_196_cache {
	// RAM Box: {[11, 2011], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1757_213_to_stg8_stg8_ld57_merged1828_197_cache {
	// RAM Box: {[10, 2010], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1757_214_to_stg8_stg8_ld57_merged1828_198_cache {
	// RAM Box: {[9, 2009], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1757_215_to_stg8_stg8_ld57_merged1828_199_cache {
	// RAM Box: {[8, 2008], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1757_216_to_stg8_stg8_ld57_merged1828_200_cache {
	// RAM Box: {[7, 2007], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1757_217_to_stg8_stg8_ld57_merged1828_201_cache {
	// RAM Box: {[6, 2006], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1757_218_to_stg8_stg8_ld57_merged1828_202_cache {
	// RAM Box: {[5, 2005], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1757_219_to_stg8_stg8_ld57_merged1828_203_cache {
	// RAM Box: {[4, 2004], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1757_220_to_stg8_stg8_ld57_merged1828_204_cache {
	// RAM Box: {[3, 2003], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1757_221_to_stg8_stg8_ld57_merged1828_205_cache {
	// RAM Box: {[2, 2002], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1757_222_to_stg8_stg8_ld57_merged1828_206_cache {
	// RAM Box: {[1, 2001], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1757_223_to_stg8_stg8_ld57_merged1828_207_cache {
	// RAM Box: {[0, 2000], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_cache {
  // Reader addrs...
    // { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[15 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
    // { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[14 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
    // { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[13 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
    // { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[12 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
    // { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[11 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
    // { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[10 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
    // { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[9 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
    // { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[8 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
    // { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[7 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
    // { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[6 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
    // { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[5 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
    // { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[4 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
    // { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[3 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
    // { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[2 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
    // { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[1 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
    // { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
  // # of banks: 16
  stg8_stg8_1_merged1757_208_to_stg8_stg8_ld57_merged1828_192_cache stg8_stg8_1_merged1757_208_to_stg8_stg8_ld57_merged1828_192;
  stg8_stg8_1_merged1757_209_to_stg8_stg8_ld57_merged1828_193_cache stg8_stg8_1_merged1757_209_to_stg8_stg8_ld57_merged1828_193;
  stg8_stg8_1_merged1757_210_to_stg8_stg8_ld57_merged1828_194_cache stg8_stg8_1_merged1757_210_to_stg8_stg8_ld57_merged1828_194;
  stg8_stg8_1_merged1757_211_to_stg8_stg8_ld57_merged1828_195_cache stg8_stg8_1_merged1757_211_to_stg8_stg8_ld57_merged1828_195;
  stg8_stg8_1_merged1757_212_to_stg8_stg8_ld57_merged1828_196_cache stg8_stg8_1_merged1757_212_to_stg8_stg8_ld57_merged1828_196;
  stg8_stg8_1_merged1757_213_to_stg8_stg8_ld57_merged1828_197_cache stg8_stg8_1_merged1757_213_to_stg8_stg8_ld57_merged1828_197;
  stg8_stg8_1_merged1757_214_to_stg8_stg8_ld57_merged1828_198_cache stg8_stg8_1_merged1757_214_to_stg8_stg8_ld57_merged1828_198;
  stg8_stg8_1_merged1757_215_to_stg8_stg8_ld57_merged1828_199_cache stg8_stg8_1_merged1757_215_to_stg8_stg8_ld57_merged1828_199;
  stg8_stg8_1_merged1757_216_to_stg8_stg8_ld57_merged1828_200_cache stg8_stg8_1_merged1757_216_to_stg8_stg8_ld57_merged1828_200;
  stg8_stg8_1_merged1757_217_to_stg8_stg8_ld57_merged1828_201_cache stg8_stg8_1_merged1757_217_to_stg8_stg8_ld57_merged1828_201;
  stg8_stg8_1_merged1757_218_to_stg8_stg8_ld57_merged1828_202_cache stg8_stg8_1_merged1757_218_to_stg8_stg8_ld57_merged1828_202;
  stg8_stg8_1_merged1757_219_to_stg8_stg8_ld57_merged1828_203_cache stg8_stg8_1_merged1757_219_to_stg8_stg8_ld57_merged1828_203;
  stg8_stg8_1_merged1757_220_to_stg8_stg8_ld57_merged1828_204_cache stg8_stg8_1_merged1757_220_to_stg8_stg8_ld57_merged1828_204;
  stg8_stg8_1_merged1757_221_to_stg8_stg8_ld57_merged1828_205_cache stg8_stg8_1_merged1757_221_to_stg8_stg8_ld57_merged1828_205;
  stg8_stg8_1_merged1757_222_to_stg8_stg8_ld57_merged1828_206_cache stg8_stg8_1_merged1757_222_to_stg8_stg8_ld57_merged1828_206;
  stg8_stg8_1_merged1757_223_to_stg8_stg8_ld57_merged1828_207_cache stg8_stg8_1_merged1757_223_to_stg8_stg8_ld57_merged1828_207;
};



inline void stg8_stg8_1_merged1757_208_write(hw_uint<16>& stg8_stg8_1_merged1757_208, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1757_208_to_stg8_stg8_ld57_merged1828_192.push(stg8_stg8_1_merged1757_208);
}

inline void stg8_stg8_1_merged1757_209_write(hw_uint<16>& stg8_stg8_1_merged1757_209, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1757_209_to_stg8_stg8_ld57_merged1828_193.push(stg8_stg8_1_merged1757_209);
}

inline void stg8_stg8_1_merged1757_210_write(hw_uint<16>& stg8_stg8_1_merged1757_210, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1757_210_to_stg8_stg8_ld57_merged1828_194.push(stg8_stg8_1_merged1757_210);
}

inline void stg8_stg8_1_merged1757_211_write(hw_uint<16>& stg8_stg8_1_merged1757_211, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1757_211_to_stg8_stg8_ld57_merged1828_195.push(stg8_stg8_1_merged1757_211);
}

inline void stg8_stg8_1_merged1757_212_write(hw_uint<16>& stg8_stg8_1_merged1757_212, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1757_212_to_stg8_stg8_ld57_merged1828_196.push(stg8_stg8_1_merged1757_212);
}

inline void stg8_stg8_1_merged1757_213_write(hw_uint<16>& stg8_stg8_1_merged1757_213, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1757_213_to_stg8_stg8_ld57_merged1828_197.push(stg8_stg8_1_merged1757_213);
}

inline void stg8_stg8_1_merged1757_214_write(hw_uint<16>& stg8_stg8_1_merged1757_214, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1757_214_to_stg8_stg8_ld57_merged1828_198.push(stg8_stg8_1_merged1757_214);
}

inline void stg8_stg8_1_merged1757_215_write(hw_uint<16>& stg8_stg8_1_merged1757_215, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1757_215_to_stg8_stg8_ld57_merged1828_199.push(stg8_stg8_1_merged1757_215);
}

inline void stg8_stg8_1_merged1757_216_write(hw_uint<16>& stg8_stg8_1_merged1757_216, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1757_216_to_stg8_stg8_ld57_merged1828_200.push(stg8_stg8_1_merged1757_216);
}

inline void stg8_stg8_1_merged1757_217_write(hw_uint<16>& stg8_stg8_1_merged1757_217, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1757_217_to_stg8_stg8_ld57_merged1828_201.push(stg8_stg8_1_merged1757_217);
}

inline void stg8_stg8_1_merged1757_218_write(hw_uint<16>& stg8_stg8_1_merged1757_218, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1757_218_to_stg8_stg8_ld57_merged1828_202.push(stg8_stg8_1_merged1757_218);
}

inline void stg8_stg8_1_merged1757_219_write(hw_uint<16>& stg8_stg8_1_merged1757_219, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1757_219_to_stg8_stg8_ld57_merged1828_203.push(stg8_stg8_1_merged1757_219);
}

inline void stg8_stg8_1_merged1757_220_write(hw_uint<16>& stg8_stg8_1_merged1757_220, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1757_220_to_stg8_stg8_ld57_merged1828_204.push(stg8_stg8_1_merged1757_220);
}

inline void stg8_stg8_1_merged1757_221_write(hw_uint<16>& stg8_stg8_1_merged1757_221, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1757_221_to_stg8_stg8_ld57_merged1828_205.push(stg8_stg8_1_merged1757_221);
}

inline void stg8_stg8_1_merged1757_222_write(hw_uint<16>& stg8_stg8_1_merged1757_222, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1757_222_to_stg8_stg8_ld57_merged1828_206.push(stg8_stg8_1_merged1757_222);
}

inline void stg8_stg8_1_merged1757_223_write(hw_uint<16>& stg8_stg8_1_merged1757_223, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1757_223_to_stg8_stg8_ld57_merged1828_207.push(stg8_stg8_1_merged1757_223);
}

inline hw_uint<16> stg8_stg8_ld57_merged1828_192_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1828_192 read pattern: { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[15 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
  // Read schedule : { stg8_ld57_merged1828[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 28] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged1757_208 = stg8.stg8_stg8_1_merged1757_208_to_stg8_stg8_ld57_merged1828_192.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1757_208;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1828_193_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1828_193 read pattern: { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[14 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
  // Read schedule : { stg8_ld57_merged1828[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 28] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged1757_209 = stg8.stg8_stg8_1_merged1757_209_to_stg8_stg8_ld57_merged1828_193.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1757_209;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1828_194_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1828_194 read pattern: { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[13 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
  // Read schedule : { stg8_ld57_merged1828[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 28] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged1757_210 = stg8.stg8_stg8_1_merged1757_210_to_stg8_stg8_ld57_merged1828_194.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1757_210;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1828_195_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1828_195 read pattern: { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[12 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
  // Read schedule : { stg8_ld57_merged1828[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 28] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged1757_211 = stg8.stg8_stg8_1_merged1757_211_to_stg8_stg8_ld57_merged1828_195.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1757_211;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1828_196_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1828_196 read pattern: { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[11 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
  // Read schedule : { stg8_ld57_merged1828[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 28] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged1757_212 = stg8.stg8_stg8_1_merged1757_212_to_stg8_stg8_ld57_merged1828_196.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1757_212;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1828_197_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1828_197 read pattern: { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[10 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
  // Read schedule : { stg8_ld57_merged1828[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 28] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged1757_213 = stg8.stg8_stg8_1_merged1757_213_to_stg8_stg8_ld57_merged1828_197.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1757_213;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1828_198_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1828_198 read pattern: { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[9 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
  // Read schedule : { stg8_ld57_merged1828[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 28] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged1757_214 = stg8.stg8_stg8_1_merged1757_214_to_stg8_stg8_ld57_merged1828_198.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1757_214;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1828_199_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1828_199 read pattern: { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[8 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
  // Read schedule : { stg8_ld57_merged1828[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 28] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged1757_215 = stg8.stg8_stg8_1_merged1757_215_to_stg8_stg8_ld57_merged1828_199.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1757_215;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1828_200_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1828_200 read pattern: { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[7 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
  // Read schedule : { stg8_ld57_merged1828[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 28] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged1757_216 = stg8.stg8_stg8_1_merged1757_216_to_stg8_stg8_ld57_merged1828_200.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1757_216;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1828_201_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1828_201 read pattern: { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[6 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
  // Read schedule : { stg8_ld57_merged1828[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 28] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged1757_217 = stg8.stg8_stg8_1_merged1757_217_to_stg8_stg8_ld57_merged1828_201.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1757_217;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1828_202_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1828_202 read pattern: { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[5 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
  // Read schedule : { stg8_ld57_merged1828[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 28] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged1757_218 = stg8.stg8_stg8_1_merged1757_218_to_stg8_stg8_ld57_merged1828_202.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1757_218;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1828_203_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1828_203 read pattern: { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[4 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
  // Read schedule : { stg8_ld57_merged1828[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 28] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged1757_219 = stg8.stg8_stg8_1_merged1757_219_to_stg8_stg8_ld57_merged1828_203.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1757_219;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1828_204_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1828_204 read pattern: { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[3 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
  // Read schedule : { stg8_ld57_merged1828[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 28] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged1757_220 = stg8.stg8_stg8_1_merged1757_220_to_stg8_stg8_ld57_merged1828_204.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1757_220;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1828_205_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1828_205 read pattern: { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[2 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
  // Read schedule : { stg8_ld57_merged1828[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 28] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged1757_221 = stg8.stg8_stg8_1_merged1757_221_to_stg8_stg8_ld57_merged1828_205.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1757_221;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1828_206_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1828_206 read pattern: { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[1 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
  // Read schedule : { stg8_ld57_merged1828[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 28] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged1757_222 = stg8.stg8_stg8_1_merged1757_222_to_stg8_stg8_ld57_merged1828_206.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1757_222;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1828_207_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1828_207 read pattern: { stg8_ld57_merged1828[root = 0, stg8_ld58, stg8_ld57] -> stg8[16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1085 and 0 <= stg8_ld57 <= 125 }
  // Read schedule : { stg8_ld57_merged1828[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 28] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged1757_223 = stg8.stg8_stg8_1_merged1757_223_to_stg8_stg8_ld57_merged1828_207.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1757_223;
  return 0;
}

// # of bundles = 2
// stg8_1_merged1757_write
//	stg8_stg8_1_merged1757_208
//	stg8_stg8_1_merged1757_209
//	stg8_stg8_1_merged1757_210
//	stg8_stg8_1_merged1757_211
//	stg8_stg8_1_merged1757_212
//	stg8_stg8_1_merged1757_213
//	stg8_stg8_1_merged1757_214
//	stg8_stg8_1_merged1757_215
//	stg8_stg8_1_merged1757_216
//	stg8_stg8_1_merged1757_217
//	stg8_stg8_1_merged1757_218
//	stg8_stg8_1_merged1757_219
//	stg8_stg8_1_merged1757_220
//	stg8_stg8_1_merged1757_221
//	stg8_stg8_1_merged1757_222
//	stg8_stg8_1_merged1757_223
inline void stg8_stg8_1_merged1757_write_bundle_write(hw_uint<256>& stg8_1_merged1757_write, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
	hw_uint<16> stg8_stg8_1_merged1757_208_res = stg8_1_merged1757_write.extract<0, 15>();
	stg8_stg8_1_merged1757_208_write(stg8_stg8_1_merged1757_208_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1757_209_res = stg8_1_merged1757_write.extract<16, 31>();
	stg8_stg8_1_merged1757_209_write(stg8_stg8_1_merged1757_209_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1757_210_res = stg8_1_merged1757_write.extract<32, 47>();
	stg8_stg8_1_merged1757_210_write(stg8_stg8_1_merged1757_210_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1757_211_res = stg8_1_merged1757_write.extract<48, 63>();
	stg8_stg8_1_merged1757_211_write(stg8_stg8_1_merged1757_211_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1757_212_res = stg8_1_merged1757_write.extract<64, 79>();
	stg8_stg8_1_merged1757_212_write(stg8_stg8_1_merged1757_212_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1757_213_res = stg8_1_merged1757_write.extract<80, 95>();
	stg8_stg8_1_merged1757_213_write(stg8_stg8_1_merged1757_213_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1757_214_res = stg8_1_merged1757_write.extract<96, 111>();
	stg8_stg8_1_merged1757_214_write(stg8_stg8_1_merged1757_214_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1757_215_res = stg8_1_merged1757_write.extract<112, 127>();
	stg8_stg8_1_merged1757_215_write(stg8_stg8_1_merged1757_215_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1757_216_res = stg8_1_merged1757_write.extract<128, 143>();
	stg8_stg8_1_merged1757_216_write(stg8_stg8_1_merged1757_216_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1757_217_res = stg8_1_merged1757_write.extract<144, 159>();
	stg8_stg8_1_merged1757_217_write(stg8_stg8_1_merged1757_217_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1757_218_res = stg8_1_merged1757_write.extract<160, 175>();
	stg8_stg8_1_merged1757_218_write(stg8_stg8_1_merged1757_218_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1757_219_res = stg8_1_merged1757_write.extract<176, 191>();
	stg8_stg8_1_merged1757_219_write(stg8_stg8_1_merged1757_219_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1757_220_res = stg8_1_merged1757_write.extract<192, 207>();
	stg8_stg8_1_merged1757_220_write(stg8_stg8_1_merged1757_220_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1757_221_res = stg8_1_merged1757_write.extract<208, 223>();
	stg8_stg8_1_merged1757_221_write(stg8_stg8_1_merged1757_221_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1757_222_res = stg8_1_merged1757_write.extract<224, 239>();
	stg8_stg8_1_merged1757_222_write(stg8_stg8_1_merged1757_222_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1757_223_res = stg8_1_merged1757_write.extract<240, 255>();
	stg8_stg8_1_merged1757_223_write(stg8_stg8_1_merged1757_223_res, stg8, root, stg8_0, stg8_1, dynamic_address);
}

// stg8_ld57_merged1828_read
//	stg8_stg8_ld57_merged1828_192
//	stg8_stg8_ld57_merged1828_193
//	stg8_stg8_ld57_merged1828_194
//	stg8_stg8_ld57_merged1828_195
//	stg8_stg8_ld57_merged1828_196
//	stg8_stg8_ld57_merged1828_197
//	stg8_stg8_ld57_merged1828_198
//	stg8_stg8_ld57_merged1828_199
//	stg8_stg8_ld57_merged1828_200
//	stg8_stg8_ld57_merged1828_201
//	stg8_stg8_ld57_merged1828_202
//	stg8_stg8_ld57_merged1828_203
//	stg8_stg8_ld57_merged1828_204
//	stg8_stg8_ld57_merged1828_205
//	stg8_stg8_ld57_merged1828_206
//	stg8_stg8_ld57_merged1828_207
inline hw_uint<256> stg8_stg8_ld57_merged1828_read_bundle_read(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
  // # of ports in bundle: 16
    // stg8_stg8_ld57_merged1828_192
    // stg8_stg8_ld57_merged1828_193
    // stg8_stg8_ld57_merged1828_194
    // stg8_stg8_ld57_merged1828_195
    // stg8_stg8_ld57_merged1828_196
    // stg8_stg8_ld57_merged1828_197
    // stg8_stg8_ld57_merged1828_198
    // stg8_stg8_ld57_merged1828_199
    // stg8_stg8_ld57_merged1828_200
    // stg8_stg8_ld57_merged1828_201
    // stg8_stg8_ld57_merged1828_202
    // stg8_stg8_ld57_merged1828_203
    // stg8_stg8_ld57_merged1828_204
    // stg8_stg8_ld57_merged1828_205
    // stg8_stg8_ld57_merged1828_206
    // stg8_stg8_ld57_merged1828_207

	hw_uint<256> result;
	hw_uint<16> stg8_stg8_ld57_merged1828_192_res = stg8_stg8_ld57_merged1828_192_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<0, 256>(result, stg8_stg8_ld57_merged1828_192_res);
	hw_uint<16> stg8_stg8_ld57_merged1828_193_res = stg8_stg8_ld57_merged1828_193_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<16, 256>(result, stg8_stg8_ld57_merged1828_193_res);
	hw_uint<16> stg8_stg8_ld57_merged1828_194_res = stg8_stg8_ld57_merged1828_194_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<32, 256>(result, stg8_stg8_ld57_merged1828_194_res);
	hw_uint<16> stg8_stg8_ld57_merged1828_195_res = stg8_stg8_ld57_merged1828_195_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<48, 256>(result, stg8_stg8_ld57_merged1828_195_res);
	hw_uint<16> stg8_stg8_ld57_merged1828_196_res = stg8_stg8_ld57_merged1828_196_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<64, 256>(result, stg8_stg8_ld57_merged1828_196_res);
	hw_uint<16> stg8_stg8_ld57_merged1828_197_res = stg8_stg8_ld57_merged1828_197_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<80, 256>(result, stg8_stg8_ld57_merged1828_197_res);
	hw_uint<16> stg8_stg8_ld57_merged1828_198_res = stg8_stg8_ld57_merged1828_198_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<96, 256>(result, stg8_stg8_ld57_merged1828_198_res);
	hw_uint<16> stg8_stg8_ld57_merged1828_199_res = stg8_stg8_ld57_merged1828_199_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<112, 256>(result, stg8_stg8_ld57_merged1828_199_res);
	hw_uint<16> stg8_stg8_ld57_merged1828_200_res = stg8_stg8_ld57_merged1828_200_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<128, 256>(result, stg8_stg8_ld57_merged1828_200_res);
	hw_uint<16> stg8_stg8_ld57_merged1828_201_res = stg8_stg8_ld57_merged1828_201_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<144, 256>(result, stg8_stg8_ld57_merged1828_201_res);
	hw_uint<16> stg8_stg8_ld57_merged1828_202_res = stg8_stg8_ld57_merged1828_202_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<160, 256>(result, stg8_stg8_ld57_merged1828_202_res);
	hw_uint<16> stg8_stg8_ld57_merged1828_203_res = stg8_stg8_ld57_merged1828_203_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<176, 256>(result, stg8_stg8_ld57_merged1828_203_res);
	hw_uint<16> stg8_stg8_ld57_merged1828_204_res = stg8_stg8_ld57_merged1828_204_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<192, 256>(result, stg8_stg8_ld57_merged1828_204_res);
	hw_uint<16> stg8_stg8_ld57_merged1828_205_res = stg8_stg8_ld57_merged1828_205_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<208, 256>(result, stg8_stg8_ld57_merged1828_205_res);
	hw_uint<16> stg8_stg8_ld57_merged1828_206_res = stg8_stg8_ld57_merged1828_206_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<224, 256>(result, stg8_stg8_ld57_merged1828_206_res);
	hw_uint<16> stg8_stg8_ld57_merged1828_207_res = stg8_stg8_ld57_merged1828_207_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<240, 256>(result, stg8_stg8_ld57_merged1828_207_res);
	return result;
}

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_144_merged_banks_4_cache {
	// RAM Box: {[15, 1999], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_145_merged_banks_4_cache {
	// RAM Box: {[14, 1998], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_146_merged_banks_4_cache {
	// RAM Box: {[13, 1997], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_147_merged_banks_4_cache {
	// RAM Box: {[12, 1996], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_148_merged_banks_4_cache {
	// RAM Box: {[11, 1995], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_149_merged_banks_4_cache {
	// RAM Box: {[10, 1994], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_150_merged_banks_4_cache {
	// RAM Box: {[9, 1993], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_151_merged_banks_4_cache {
	// RAM Box: {[8, 1992], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_152_merged_banks_4_cache {
	// RAM Box: {[7, 1991], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_153_merged_banks_4_cache {
	// RAM Box: {[6, 1990], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_154_merged_banks_4_cache {
	// RAM Box: {[5, 1989], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_155_merged_banks_4_cache {
	// RAM Box: {[4, 1988], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_156_merged_banks_4_cache {
	// RAM Box: {[3, 1987], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_157_merged_banks_4_cache {
	// RAM Box: {[2, 1986], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_158_merged_banks_4_cache {
	// RAM Box: {[1, 2001], [0, 1084]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 126, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_159_merged_banks_4_cache {
	// RAM Box: {[0, 2000], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 126, 127
	hw_uint<16> f0;
	fifo<hw_uint<16>, 125> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_126() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_cache {
  // Reader addrs...
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[10 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[11 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[11 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[12 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[9 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[10 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[10 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[11 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[8 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[9 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[9 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[10 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[7 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[8 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[8 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[9 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[6 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[7 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[7 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[8 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[5 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[6 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[6 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[7 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[4 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[5 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[5 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[6 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[3 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[4 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[4 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[5 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[2 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[3 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[3 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[4 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[1 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[2 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[2 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[3 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[1 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[1 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[2 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[15 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[16 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[16 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[17 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[14 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[15 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[15 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[16 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[13 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[14 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[14 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[15 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[12 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[13 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[13 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[14 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[11 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[12 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[12 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[13 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // # of banks: 16
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_144_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_144_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_145_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_145_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_146_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_146_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_147_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_147_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_148_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_148_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_149_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_149_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_150_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_150_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_151_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_151_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_152_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_152_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_153_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_153_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_154_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_154_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_155_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_155_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_156_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_156_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_157_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_157_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_158_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_158_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_159_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_159_merged_banks_4;
};



inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_144_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_144, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_144_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_144);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_145_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_145, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_145_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_145);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_146_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_146, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_146_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_146);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_147_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_147, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_147_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_147);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_148_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_148, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_148_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_148);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_149_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_149, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_149_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_149);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_150_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_150, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_150_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_150);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_151_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_151, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_151_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_151);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_152_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_152, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_152_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_152);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_153_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_153, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_153_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_153);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_154_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_154, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_154_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_154);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_155_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_155, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_155_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_155);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_156_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_156, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_156_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_156);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_157_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_157, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_157_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_157);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_158_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_158, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_158_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_158);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_159_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_159, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_159_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_159);
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_100_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_100 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[10 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_149 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_149_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_149;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_101_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_101 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[11 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_148 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_148_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_148;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_102_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_102 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[11 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_148 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_148_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_148;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_103_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_103 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[12 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_147 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_147_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_147;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_104_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_104 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[9 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_150 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_150_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_150;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_105_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_105 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[10 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_149 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_149_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_149;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_106_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_106 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[10 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_149 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_149_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_149;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_107_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_107 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[11 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_148 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_148_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_148;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_108_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_108 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[8 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_151 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_151_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_151;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_109_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_109 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[9 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_150 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_150_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_150;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_110_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_110 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[9 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_150 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_150_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_150;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_111_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_111 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[10 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_149 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_149_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_149;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_112_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_112 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[7 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_152 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_152_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_152;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_113_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_113 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[8 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_151 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_151_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_151;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_114_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_114 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[8 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_151 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_151_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_151;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_115_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_115 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[9 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_150 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_150_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_150;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_116_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_116 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[6 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_153 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_153_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_153;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_117_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_117 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[7 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_152 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_152_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_152;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_118_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_118 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[7 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_152 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_152_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_152;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_119_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_119 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[8 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_151 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_151_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_151;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_120_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_120 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[5 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_154 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_154_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_154;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_121_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_121 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[6 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_153 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_153_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_153;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_122_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_122 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[6 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_153 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_153_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_153;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_123_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_123 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[7 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_152 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_152_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_152;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_124_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_124 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[4 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_155 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_155_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_155;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_125_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_125 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[5 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_154 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_154_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_154;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_126_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_126 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[5 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_154 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_154_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_154;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_127_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_127 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[6 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_153 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_153_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_153;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_128_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_128 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[3 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_156 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_156_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_156;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_129_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_129 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[4 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_155 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_155_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_155;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_130_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_130 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[4 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_155 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_155_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_155;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_131_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_131 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[5 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_154 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_154_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_154;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_132_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_132 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[2 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_157 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_157_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_157;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_133_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_133 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[3 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_156 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_156_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_156;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_134_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_134 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[3 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_156 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_156_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_156;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_135_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_135 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[4 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_155 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_155_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_155;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_136_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_136 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[1 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_158 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_158_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_158;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_137_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_137 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[2 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_157 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_157_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_157;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_138_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_138 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[2 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_157 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_157_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_157;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_139_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_139 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[3 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_156 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_156_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_156;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_140_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_140 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_159 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_159_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_159;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_141_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_141 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[1 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_158 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_158_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_158;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_142_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_142 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[1 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_158 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_158_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_158;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_143_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_143 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[2 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_157 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_157_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_157;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_80_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_80 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[15 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_144 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_144_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_144;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_81_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_81 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[16 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_159 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_159_merged_banks_4.peek_126();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_159;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_82_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_82 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[16 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_159 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_159_merged_banks_4.peek_0();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_159;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_83_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_83 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[17 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_158 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_158_merged_banks_4.peek_126();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_158;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_84_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_84 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[14 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_145 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_145_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_145;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_85_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_85 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[15 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_144 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_144_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_144;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_86_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_86 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[15 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_144 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_144_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_144;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_87_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_87 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[16 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_159 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_159_merged_banks_4.peek_126();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_159;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_88_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_88 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[13 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_146 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_146_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_146;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_89_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_89 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[14 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_145 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_145_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_145;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_90_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_90 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[14 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_145 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_145_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_145;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_91_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_91 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[15 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_144 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_144_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_144;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_92_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_92 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[12 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_147 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_147_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_147;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_93_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_93 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[13 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_146 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_146_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_146;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_94_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_94 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[13 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_146 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_146_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_146;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_95_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_95 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[14 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_145 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_145_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_145;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_96_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_96 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[11 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_148 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_148_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_148;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_97_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_97 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[12 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_147 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_147_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_147;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_98_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_98 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[12 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_147 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_147_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_147;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_99_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1810_99 read pattern: { stg9_1_merged1810[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[13 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_146 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_146_merged_banks_4.peek_127();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_146;
  return 0;
}

// # of bundles = 2
// stg8_to_gp_1656_ld121_merged1746_write
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_144
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_145
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_146
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_147
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_148
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_149
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_150
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_151
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_152
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_153
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_154
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_155
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_156
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_157
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_158
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_159
inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_write_bundle_write(hw_uint<256>& stg8_to_gp_1656_ld121_merged1746_write, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_144_res = stg8_to_gp_1656_ld121_merged1746_write.extract<0, 15>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_144_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_144_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_145_res = stg8_to_gp_1656_ld121_merged1746_write.extract<16, 31>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_145_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_145_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_146_res = stg8_to_gp_1656_ld121_merged1746_write.extract<32, 47>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_146_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_146_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_147_res = stg8_to_gp_1656_ld121_merged1746_write.extract<48, 63>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_147_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_147_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_148_res = stg8_to_gp_1656_ld121_merged1746_write.extract<64, 79>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_148_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_148_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_149_res = stg8_to_gp_1656_ld121_merged1746_write.extract<80, 95>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_149_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_149_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_150_res = stg8_to_gp_1656_ld121_merged1746_write.extract<96, 111>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_150_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_150_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_151_res = stg8_to_gp_1656_ld121_merged1746_write.extract<112, 127>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_151_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_151_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_152_res = stg8_to_gp_1656_ld121_merged1746_write.extract<128, 143>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_152_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_152_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_153_res = stg8_to_gp_1656_ld121_merged1746_write.extract<144, 159>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_153_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_153_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_154_res = stg8_to_gp_1656_ld121_merged1746_write.extract<160, 175>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_154_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_154_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_155_res = stg8_to_gp_1656_ld121_merged1746_write.extract<176, 191>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_155_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_155_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_156_res = stg8_to_gp_1656_ld121_merged1746_write.extract<192, 207>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_156_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_156_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_157_res = stg8_to_gp_1656_ld121_merged1746_write.extract<208, 223>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_157_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_157_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_158_res = stg8_to_gp_1656_ld121_merged1746_write.extract<224, 239>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_158_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_158_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_159_res = stg8_to_gp_1656_ld121_merged1746_write.extract<240, 255>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_159_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_159_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
}

// stg9_1_merged1810_read
//	stg8_FIFO_buf120_stg9_1_merged1810_80
//	stg8_FIFO_buf120_stg9_1_merged1810_81
//	stg8_FIFO_buf120_stg9_1_merged1810_82
//	stg8_FIFO_buf120_stg9_1_merged1810_83
//	stg8_FIFO_buf120_stg9_1_merged1810_84
//	stg8_FIFO_buf120_stg9_1_merged1810_85
//	stg8_FIFO_buf120_stg9_1_merged1810_86
//	stg8_FIFO_buf120_stg9_1_merged1810_87
//	stg8_FIFO_buf120_stg9_1_merged1810_88
//	stg8_FIFO_buf120_stg9_1_merged1810_89
//	stg8_FIFO_buf120_stg9_1_merged1810_90
//	stg8_FIFO_buf120_stg9_1_merged1810_91
//	stg8_FIFO_buf120_stg9_1_merged1810_92
//	stg8_FIFO_buf120_stg9_1_merged1810_93
//	stg8_FIFO_buf120_stg9_1_merged1810_94
//	stg8_FIFO_buf120_stg9_1_merged1810_95
//	stg8_FIFO_buf120_stg9_1_merged1810_96
//	stg8_FIFO_buf120_stg9_1_merged1810_97
//	stg8_FIFO_buf120_stg9_1_merged1810_98
//	stg8_FIFO_buf120_stg9_1_merged1810_99
//	stg8_FIFO_buf120_stg9_1_merged1810_100
//	stg8_FIFO_buf120_stg9_1_merged1810_101
//	stg8_FIFO_buf120_stg9_1_merged1810_102
//	stg8_FIFO_buf120_stg9_1_merged1810_103
//	stg8_FIFO_buf120_stg9_1_merged1810_104
//	stg8_FIFO_buf120_stg9_1_merged1810_105
//	stg8_FIFO_buf120_stg9_1_merged1810_106
//	stg8_FIFO_buf120_stg9_1_merged1810_107
//	stg8_FIFO_buf120_stg9_1_merged1810_108
//	stg8_FIFO_buf120_stg9_1_merged1810_109
//	stg8_FIFO_buf120_stg9_1_merged1810_110
//	stg8_FIFO_buf120_stg9_1_merged1810_111
//	stg8_FIFO_buf120_stg9_1_merged1810_112
//	stg8_FIFO_buf120_stg9_1_merged1810_113
//	stg8_FIFO_buf120_stg9_1_merged1810_114
//	stg8_FIFO_buf120_stg9_1_merged1810_115
//	stg8_FIFO_buf120_stg9_1_merged1810_116
//	stg8_FIFO_buf120_stg9_1_merged1810_117
//	stg8_FIFO_buf120_stg9_1_merged1810_118
//	stg8_FIFO_buf120_stg9_1_merged1810_119
//	stg8_FIFO_buf120_stg9_1_merged1810_120
//	stg8_FIFO_buf120_stg9_1_merged1810_121
//	stg8_FIFO_buf120_stg9_1_merged1810_122
//	stg8_FIFO_buf120_stg9_1_merged1810_123
//	stg8_FIFO_buf120_stg9_1_merged1810_124
//	stg8_FIFO_buf120_stg9_1_merged1810_125
//	stg8_FIFO_buf120_stg9_1_merged1810_126
//	stg8_FIFO_buf120_stg9_1_merged1810_127
//	stg8_FIFO_buf120_stg9_1_merged1810_128
//	stg8_FIFO_buf120_stg9_1_merged1810_129
//	stg8_FIFO_buf120_stg9_1_merged1810_130
//	stg8_FIFO_buf120_stg9_1_merged1810_131
//	stg8_FIFO_buf120_stg9_1_merged1810_132
//	stg8_FIFO_buf120_stg9_1_merged1810_133
//	stg8_FIFO_buf120_stg9_1_merged1810_134
//	stg8_FIFO_buf120_stg9_1_merged1810_135
//	stg8_FIFO_buf120_stg9_1_merged1810_136
//	stg8_FIFO_buf120_stg9_1_merged1810_137
//	stg8_FIFO_buf120_stg9_1_merged1810_138
//	stg8_FIFO_buf120_stg9_1_merged1810_139
//	stg8_FIFO_buf120_stg9_1_merged1810_140
//	stg8_FIFO_buf120_stg9_1_merged1810_141
//	stg8_FIFO_buf120_stg9_1_merged1810_142
//	stg8_FIFO_buf120_stg9_1_merged1810_143
inline hw_uint<1024> stg8_FIFO_buf120_stg9_1_merged1810_read_bundle_read(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg8_FIFO_buf120_stg9_1_merged1810_80
    // stg8_FIFO_buf120_stg9_1_merged1810_81
    // stg8_FIFO_buf120_stg9_1_merged1810_82
    // stg8_FIFO_buf120_stg9_1_merged1810_83
    // stg8_FIFO_buf120_stg9_1_merged1810_84
    // stg8_FIFO_buf120_stg9_1_merged1810_85
    // stg8_FIFO_buf120_stg9_1_merged1810_86
    // stg8_FIFO_buf120_stg9_1_merged1810_87
    // stg8_FIFO_buf120_stg9_1_merged1810_88
    // stg8_FIFO_buf120_stg9_1_merged1810_89
    // stg8_FIFO_buf120_stg9_1_merged1810_90
    // stg8_FIFO_buf120_stg9_1_merged1810_91
    // stg8_FIFO_buf120_stg9_1_merged1810_92
    // stg8_FIFO_buf120_stg9_1_merged1810_93
    // stg8_FIFO_buf120_stg9_1_merged1810_94
    // stg8_FIFO_buf120_stg9_1_merged1810_95
    // stg8_FIFO_buf120_stg9_1_merged1810_96
    // stg8_FIFO_buf120_stg9_1_merged1810_97
    // stg8_FIFO_buf120_stg9_1_merged1810_98
    // stg8_FIFO_buf120_stg9_1_merged1810_99
    // stg8_FIFO_buf120_stg9_1_merged1810_100
    // stg8_FIFO_buf120_stg9_1_merged1810_101
    // stg8_FIFO_buf120_stg9_1_merged1810_102
    // stg8_FIFO_buf120_stg9_1_merged1810_103
    // stg8_FIFO_buf120_stg9_1_merged1810_104
    // stg8_FIFO_buf120_stg9_1_merged1810_105
    // stg8_FIFO_buf120_stg9_1_merged1810_106
    // stg8_FIFO_buf120_stg9_1_merged1810_107
    // stg8_FIFO_buf120_stg9_1_merged1810_108
    // stg8_FIFO_buf120_stg9_1_merged1810_109
    // stg8_FIFO_buf120_stg9_1_merged1810_110
    // stg8_FIFO_buf120_stg9_1_merged1810_111
    // stg8_FIFO_buf120_stg9_1_merged1810_112
    // stg8_FIFO_buf120_stg9_1_merged1810_113
    // stg8_FIFO_buf120_stg9_1_merged1810_114
    // stg8_FIFO_buf120_stg9_1_merged1810_115
    // stg8_FIFO_buf120_stg9_1_merged1810_116
    // stg8_FIFO_buf120_stg9_1_merged1810_117
    // stg8_FIFO_buf120_stg9_1_merged1810_118
    // stg8_FIFO_buf120_stg9_1_merged1810_119
    // stg8_FIFO_buf120_stg9_1_merged1810_120
    // stg8_FIFO_buf120_stg9_1_merged1810_121
    // stg8_FIFO_buf120_stg9_1_merged1810_122
    // stg8_FIFO_buf120_stg9_1_merged1810_123
    // stg8_FIFO_buf120_stg9_1_merged1810_124
    // stg8_FIFO_buf120_stg9_1_merged1810_125
    // stg8_FIFO_buf120_stg9_1_merged1810_126
    // stg8_FIFO_buf120_stg9_1_merged1810_127
    // stg8_FIFO_buf120_stg9_1_merged1810_128
    // stg8_FIFO_buf120_stg9_1_merged1810_129
    // stg8_FIFO_buf120_stg9_1_merged1810_130
    // stg8_FIFO_buf120_stg9_1_merged1810_131
    // stg8_FIFO_buf120_stg9_1_merged1810_132
    // stg8_FIFO_buf120_stg9_1_merged1810_133
    // stg8_FIFO_buf120_stg9_1_merged1810_134
    // stg8_FIFO_buf120_stg9_1_merged1810_135
    // stg8_FIFO_buf120_stg9_1_merged1810_136
    // stg8_FIFO_buf120_stg9_1_merged1810_137
    // stg8_FIFO_buf120_stg9_1_merged1810_138
    // stg8_FIFO_buf120_stg9_1_merged1810_139
    // stg8_FIFO_buf120_stg9_1_merged1810_140
    // stg8_FIFO_buf120_stg9_1_merged1810_141
    // stg8_FIFO_buf120_stg9_1_merged1810_142
    // stg8_FIFO_buf120_stg9_1_merged1810_143

	hw_uint<1024> result;
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_80_res = stg8_FIFO_buf120_stg9_1_merged1810_80_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<0, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_80_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_81_res = stg8_FIFO_buf120_stg9_1_merged1810_81_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<16, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_81_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_82_res = stg8_FIFO_buf120_stg9_1_merged1810_82_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<32, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_82_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_83_res = stg8_FIFO_buf120_stg9_1_merged1810_83_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<48, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_83_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_84_res = stg8_FIFO_buf120_stg9_1_merged1810_84_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<64, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_84_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_85_res = stg8_FIFO_buf120_stg9_1_merged1810_85_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<80, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_85_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_86_res = stg8_FIFO_buf120_stg9_1_merged1810_86_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<96, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_86_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_87_res = stg8_FIFO_buf120_stg9_1_merged1810_87_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<112, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_87_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_88_res = stg8_FIFO_buf120_stg9_1_merged1810_88_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<128, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_88_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_89_res = stg8_FIFO_buf120_stg9_1_merged1810_89_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<144, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_89_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_90_res = stg8_FIFO_buf120_stg9_1_merged1810_90_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<160, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_90_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_91_res = stg8_FIFO_buf120_stg9_1_merged1810_91_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<176, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_91_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_92_res = stg8_FIFO_buf120_stg9_1_merged1810_92_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<192, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_92_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_93_res = stg8_FIFO_buf120_stg9_1_merged1810_93_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<208, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_93_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_94_res = stg8_FIFO_buf120_stg9_1_merged1810_94_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<224, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_94_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_95_res = stg8_FIFO_buf120_stg9_1_merged1810_95_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<240, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_95_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_96_res = stg8_FIFO_buf120_stg9_1_merged1810_96_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<256, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_96_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_97_res = stg8_FIFO_buf120_stg9_1_merged1810_97_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<272, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_97_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_98_res = stg8_FIFO_buf120_stg9_1_merged1810_98_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<288, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_98_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_99_res = stg8_FIFO_buf120_stg9_1_merged1810_99_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<304, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_99_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_100_res = stg8_FIFO_buf120_stg9_1_merged1810_100_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<320, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_100_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_101_res = stg8_FIFO_buf120_stg9_1_merged1810_101_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<336, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_101_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_102_res = stg8_FIFO_buf120_stg9_1_merged1810_102_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<352, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_102_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_103_res = stg8_FIFO_buf120_stg9_1_merged1810_103_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<368, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_103_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_104_res = stg8_FIFO_buf120_stg9_1_merged1810_104_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<384, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_104_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_105_res = stg8_FIFO_buf120_stg9_1_merged1810_105_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<400, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_105_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_106_res = stg8_FIFO_buf120_stg9_1_merged1810_106_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<416, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_106_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_107_res = stg8_FIFO_buf120_stg9_1_merged1810_107_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<432, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_107_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_108_res = stg8_FIFO_buf120_stg9_1_merged1810_108_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<448, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_108_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_109_res = stg8_FIFO_buf120_stg9_1_merged1810_109_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<464, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_109_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_110_res = stg8_FIFO_buf120_stg9_1_merged1810_110_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<480, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_110_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_111_res = stg8_FIFO_buf120_stg9_1_merged1810_111_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<496, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_111_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_112_res = stg8_FIFO_buf120_stg9_1_merged1810_112_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<512, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_112_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_113_res = stg8_FIFO_buf120_stg9_1_merged1810_113_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<528, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_113_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_114_res = stg8_FIFO_buf120_stg9_1_merged1810_114_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<544, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_114_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_115_res = stg8_FIFO_buf120_stg9_1_merged1810_115_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<560, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_115_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_116_res = stg8_FIFO_buf120_stg9_1_merged1810_116_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<576, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_116_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_117_res = stg8_FIFO_buf120_stg9_1_merged1810_117_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<592, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_117_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_118_res = stg8_FIFO_buf120_stg9_1_merged1810_118_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<608, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_118_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_119_res = stg8_FIFO_buf120_stg9_1_merged1810_119_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<624, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_119_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_120_res = stg8_FIFO_buf120_stg9_1_merged1810_120_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<640, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_120_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_121_res = stg8_FIFO_buf120_stg9_1_merged1810_121_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<656, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_121_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_122_res = stg8_FIFO_buf120_stg9_1_merged1810_122_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<672, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_122_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_123_res = stg8_FIFO_buf120_stg9_1_merged1810_123_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<688, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_123_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_124_res = stg8_FIFO_buf120_stg9_1_merged1810_124_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<704, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_124_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_125_res = stg8_FIFO_buf120_stg9_1_merged1810_125_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<720, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_125_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_126_res = stg8_FIFO_buf120_stg9_1_merged1810_126_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<736, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_126_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_127_res = stg8_FIFO_buf120_stg9_1_merged1810_127_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<752, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_127_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_128_res = stg8_FIFO_buf120_stg9_1_merged1810_128_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<768, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_128_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_129_res = stg8_FIFO_buf120_stg9_1_merged1810_129_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<784, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_129_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_130_res = stg8_FIFO_buf120_stg9_1_merged1810_130_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<800, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_130_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_131_res = stg8_FIFO_buf120_stg9_1_merged1810_131_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<816, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_131_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_132_res = stg8_FIFO_buf120_stg9_1_merged1810_132_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<832, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_132_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_133_res = stg8_FIFO_buf120_stg9_1_merged1810_133_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<848, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_133_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_134_res = stg8_FIFO_buf120_stg9_1_merged1810_134_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<864, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_134_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_135_res = stg8_FIFO_buf120_stg9_1_merged1810_135_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<880, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_135_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_136_res = stg8_FIFO_buf120_stg9_1_merged1810_136_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<896, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_136_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_137_res = stg8_FIFO_buf120_stg9_1_merged1810_137_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<912, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_137_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_138_res = stg8_FIFO_buf120_stg9_1_merged1810_138_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<928, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_138_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_139_res = stg8_FIFO_buf120_stg9_1_merged1810_139_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<944, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_139_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_140_res = stg8_FIFO_buf120_stg9_1_merged1810_140_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<960, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_140_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_141_res = stg8_FIFO_buf120_stg9_1_merged1810_141_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<976, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_141_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_142_res = stg8_FIFO_buf120_stg9_1_merged1810_142_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<992, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_142_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1810_143_res = stg8_FIFO_buf120_stg9_1_merged1810_143_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<1008, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1810_143_res);
	return result;
}

struct stg9_stg9_1_merged1810_64_to_stg9_stg9_ld61_merged1845_48_cache {
	// RAM Box: {[15, 1999], [0, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1810_65_to_stg9_stg9_ld61_merged1845_49_cache {
	// RAM Box: {[14, 1998], [0, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1810_66_to_stg9_stg9_ld61_merged1845_50_cache {
	// RAM Box: {[13, 1997], [0, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1810_67_to_stg9_stg9_ld61_merged1845_51_cache {
	// RAM Box: {[12, 1996], [0, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1810_68_to_stg9_stg9_ld61_merged1845_52_cache {
	// RAM Box: {[11, 1995], [0, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1810_69_to_stg9_stg9_ld61_merged1845_53_cache {
	// RAM Box: {[10, 1994], [0, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1810_70_to_stg9_stg9_ld61_merged1845_54_cache {
	// RAM Box: {[9, 1993], [0, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1810_71_to_stg9_stg9_ld61_merged1845_55_cache {
	// RAM Box: {[8, 1992], [0, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1810_72_to_stg9_stg9_ld61_merged1845_56_cache {
	// RAM Box: {[7, 1991], [0, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1810_73_to_stg9_stg9_ld61_merged1845_57_cache {
	// RAM Box: {[6, 1990], [0, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1810_74_to_stg9_stg9_ld61_merged1845_58_cache {
	// RAM Box: {[5, 1989], [0, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1810_75_to_stg9_stg9_ld61_merged1845_59_cache {
	// RAM Box: {[4, 1988], [0, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1810_76_to_stg9_stg9_ld61_merged1845_60_cache {
	// RAM Box: {[3, 1987], [0, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1810_77_to_stg9_stg9_ld61_merged1845_61_cache {
	// RAM Box: {[2, 1986], [0, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1810_78_to_stg9_stg9_ld61_merged1845_62_cache {
	// RAM Box: {[1, 1985], [0, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1810_79_to_stg9_stg9_ld61_merged1845_63_cache {
	// RAM Box: {[0, 1984], [0, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_cache {
  // Reader addrs...
    // { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[15 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
    // { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[14 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
    // { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[13 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
    // { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[12 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
    // { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[11 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
    // { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[10 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
    // { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[9 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
    // { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[8 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
    // { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[7 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
    // { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[6 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
    // { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[5 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
    // { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[4 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
    // { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[3 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
    // { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[2 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
    // { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[1 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
    // { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
  // # of banks: 16
  stg9_stg9_1_merged1810_64_to_stg9_stg9_ld61_merged1845_48_cache stg9_stg9_1_merged1810_64_to_stg9_stg9_ld61_merged1845_48;
  stg9_stg9_1_merged1810_65_to_stg9_stg9_ld61_merged1845_49_cache stg9_stg9_1_merged1810_65_to_stg9_stg9_ld61_merged1845_49;
  stg9_stg9_1_merged1810_66_to_stg9_stg9_ld61_merged1845_50_cache stg9_stg9_1_merged1810_66_to_stg9_stg9_ld61_merged1845_50;
  stg9_stg9_1_merged1810_67_to_stg9_stg9_ld61_merged1845_51_cache stg9_stg9_1_merged1810_67_to_stg9_stg9_ld61_merged1845_51;
  stg9_stg9_1_merged1810_68_to_stg9_stg9_ld61_merged1845_52_cache stg9_stg9_1_merged1810_68_to_stg9_stg9_ld61_merged1845_52;
  stg9_stg9_1_merged1810_69_to_stg9_stg9_ld61_merged1845_53_cache stg9_stg9_1_merged1810_69_to_stg9_stg9_ld61_merged1845_53;
  stg9_stg9_1_merged1810_70_to_stg9_stg9_ld61_merged1845_54_cache stg9_stg9_1_merged1810_70_to_stg9_stg9_ld61_merged1845_54;
  stg9_stg9_1_merged1810_71_to_stg9_stg9_ld61_merged1845_55_cache stg9_stg9_1_merged1810_71_to_stg9_stg9_ld61_merged1845_55;
  stg9_stg9_1_merged1810_72_to_stg9_stg9_ld61_merged1845_56_cache stg9_stg9_1_merged1810_72_to_stg9_stg9_ld61_merged1845_56;
  stg9_stg9_1_merged1810_73_to_stg9_stg9_ld61_merged1845_57_cache stg9_stg9_1_merged1810_73_to_stg9_stg9_ld61_merged1845_57;
  stg9_stg9_1_merged1810_74_to_stg9_stg9_ld61_merged1845_58_cache stg9_stg9_1_merged1810_74_to_stg9_stg9_ld61_merged1845_58;
  stg9_stg9_1_merged1810_75_to_stg9_stg9_ld61_merged1845_59_cache stg9_stg9_1_merged1810_75_to_stg9_stg9_ld61_merged1845_59;
  stg9_stg9_1_merged1810_76_to_stg9_stg9_ld61_merged1845_60_cache stg9_stg9_1_merged1810_76_to_stg9_stg9_ld61_merged1845_60;
  stg9_stg9_1_merged1810_77_to_stg9_stg9_ld61_merged1845_61_cache stg9_stg9_1_merged1810_77_to_stg9_stg9_ld61_merged1845_61;
  stg9_stg9_1_merged1810_78_to_stg9_stg9_ld61_merged1845_62_cache stg9_stg9_1_merged1810_78_to_stg9_stg9_ld61_merged1845_62;
  stg9_stg9_1_merged1810_79_to_stg9_stg9_ld61_merged1845_63_cache stg9_stg9_1_merged1810_79_to_stg9_stg9_ld61_merged1845_63;
};



inline void stg9_stg9_1_merged1810_64_write(hw_uint<16>& stg9_stg9_1_merged1810_64, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1810_64_to_stg9_stg9_ld61_merged1845_48.push(stg9_stg9_1_merged1810_64);
}

inline void stg9_stg9_1_merged1810_65_write(hw_uint<16>& stg9_stg9_1_merged1810_65, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1810_65_to_stg9_stg9_ld61_merged1845_49.push(stg9_stg9_1_merged1810_65);
}

inline void stg9_stg9_1_merged1810_66_write(hw_uint<16>& stg9_stg9_1_merged1810_66, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1810_66_to_stg9_stg9_ld61_merged1845_50.push(stg9_stg9_1_merged1810_66);
}

inline void stg9_stg9_1_merged1810_67_write(hw_uint<16>& stg9_stg9_1_merged1810_67, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1810_67_to_stg9_stg9_ld61_merged1845_51.push(stg9_stg9_1_merged1810_67);
}

inline void stg9_stg9_1_merged1810_68_write(hw_uint<16>& stg9_stg9_1_merged1810_68, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1810_68_to_stg9_stg9_ld61_merged1845_52.push(stg9_stg9_1_merged1810_68);
}

inline void stg9_stg9_1_merged1810_69_write(hw_uint<16>& stg9_stg9_1_merged1810_69, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1810_69_to_stg9_stg9_ld61_merged1845_53.push(stg9_stg9_1_merged1810_69);
}

inline void stg9_stg9_1_merged1810_70_write(hw_uint<16>& stg9_stg9_1_merged1810_70, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1810_70_to_stg9_stg9_ld61_merged1845_54.push(stg9_stg9_1_merged1810_70);
}

inline void stg9_stg9_1_merged1810_71_write(hw_uint<16>& stg9_stg9_1_merged1810_71, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1810_71_to_stg9_stg9_ld61_merged1845_55.push(stg9_stg9_1_merged1810_71);
}

inline void stg9_stg9_1_merged1810_72_write(hw_uint<16>& stg9_stg9_1_merged1810_72, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1810_72_to_stg9_stg9_ld61_merged1845_56.push(stg9_stg9_1_merged1810_72);
}

inline void stg9_stg9_1_merged1810_73_write(hw_uint<16>& stg9_stg9_1_merged1810_73, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1810_73_to_stg9_stg9_ld61_merged1845_57.push(stg9_stg9_1_merged1810_73);
}

inline void stg9_stg9_1_merged1810_74_write(hw_uint<16>& stg9_stg9_1_merged1810_74, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1810_74_to_stg9_stg9_ld61_merged1845_58.push(stg9_stg9_1_merged1810_74);
}

inline void stg9_stg9_1_merged1810_75_write(hw_uint<16>& stg9_stg9_1_merged1810_75, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1810_75_to_stg9_stg9_ld61_merged1845_59.push(stg9_stg9_1_merged1810_75);
}

inline void stg9_stg9_1_merged1810_76_write(hw_uint<16>& stg9_stg9_1_merged1810_76, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1810_76_to_stg9_stg9_ld61_merged1845_60.push(stg9_stg9_1_merged1810_76);
}

inline void stg9_stg9_1_merged1810_77_write(hw_uint<16>& stg9_stg9_1_merged1810_77, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1810_77_to_stg9_stg9_ld61_merged1845_61.push(stg9_stg9_1_merged1810_77);
}

inline void stg9_stg9_1_merged1810_78_write(hw_uint<16>& stg9_stg9_1_merged1810_78, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1810_78_to_stg9_stg9_ld61_merged1845_62.push(stg9_stg9_1_merged1810_78);
}

inline void stg9_stg9_1_merged1810_79_write(hw_uint<16>& stg9_stg9_1_merged1810_79, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1810_79_to_stg9_stg9_ld61_merged1845_63.push(stg9_stg9_1_merged1810_79);
}

inline hw_uint<16> stg9_stg9_ld61_merged1845_48_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1845_48 read pattern: { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[15 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
  // Read schedule : { stg9_ld61_merged1845[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 31] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged1810_64 = stg9.stg9_stg9_1_merged1810_64_to_stg9_stg9_ld61_merged1845_48.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1810_64;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1845_49_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1845_49 read pattern: { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[14 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
  // Read schedule : { stg9_ld61_merged1845[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 31] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged1810_65 = stg9.stg9_stg9_1_merged1810_65_to_stg9_stg9_ld61_merged1845_49.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1810_65;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1845_50_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1845_50 read pattern: { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[13 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
  // Read schedule : { stg9_ld61_merged1845[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 31] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged1810_66 = stg9.stg9_stg9_1_merged1810_66_to_stg9_stg9_ld61_merged1845_50.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1810_66;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1845_51_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1845_51 read pattern: { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[12 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
  // Read schedule : { stg9_ld61_merged1845[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 31] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged1810_67 = stg9.stg9_stg9_1_merged1810_67_to_stg9_stg9_ld61_merged1845_51.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1810_67;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1845_52_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1845_52 read pattern: { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[11 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
  // Read schedule : { stg9_ld61_merged1845[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 31] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged1810_68 = stg9.stg9_stg9_1_merged1810_68_to_stg9_stg9_ld61_merged1845_52.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1810_68;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1845_53_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1845_53 read pattern: { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[10 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
  // Read schedule : { stg9_ld61_merged1845[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 31] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged1810_69 = stg9.stg9_stg9_1_merged1810_69_to_stg9_stg9_ld61_merged1845_53.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1810_69;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1845_54_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1845_54 read pattern: { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[9 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
  // Read schedule : { stg9_ld61_merged1845[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 31] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged1810_70 = stg9.stg9_stg9_1_merged1810_70_to_stg9_stg9_ld61_merged1845_54.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1810_70;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1845_55_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1845_55 read pattern: { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[8 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
  // Read schedule : { stg9_ld61_merged1845[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 31] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged1810_71 = stg9.stg9_stg9_1_merged1810_71_to_stg9_stg9_ld61_merged1845_55.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1810_71;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1845_56_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1845_56 read pattern: { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[7 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
  // Read schedule : { stg9_ld61_merged1845[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 31] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged1810_72 = stg9.stg9_stg9_1_merged1810_72_to_stg9_stg9_ld61_merged1845_56.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1810_72;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1845_57_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1845_57 read pattern: { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[6 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
  // Read schedule : { stg9_ld61_merged1845[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 31] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged1810_73 = stg9.stg9_stg9_1_merged1810_73_to_stg9_stg9_ld61_merged1845_57.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1810_73;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1845_58_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1845_58 read pattern: { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[5 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
  // Read schedule : { stg9_ld61_merged1845[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 31] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged1810_74 = stg9.stg9_stg9_1_merged1810_74_to_stg9_stg9_ld61_merged1845_58.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1810_74;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1845_59_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1845_59 read pattern: { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[4 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
  // Read schedule : { stg9_ld61_merged1845[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 31] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged1810_75 = stg9.stg9_stg9_1_merged1810_75_to_stg9_stg9_ld61_merged1845_59.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1810_75;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1845_60_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1845_60 read pattern: { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[3 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
  // Read schedule : { stg9_ld61_merged1845[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 31] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged1810_76 = stg9.stg9_stg9_1_merged1810_76_to_stg9_stg9_ld61_merged1845_60.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1810_76;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1845_61_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1845_61 read pattern: { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[2 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
  // Read schedule : { stg9_ld61_merged1845[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 31] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged1810_77 = stg9.stg9_stg9_1_merged1810_77_to_stg9_stg9_ld61_merged1845_61.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1810_77;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1845_62_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1845_62 read pattern: { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[1 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
  // Read schedule : { stg9_ld61_merged1845[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 31] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged1810_78 = stg9.stg9_stg9_1_merged1810_78_to_stg9_stg9_ld61_merged1845_62.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1810_78;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1845_63_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1845_63 read pattern: { stg9_ld61_merged1845[root = 0, stg9_ld62, stg9_ld61] -> stg9[16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1084 and 0 <= stg9_ld61 <= 124 }
  // Read schedule : { stg9_ld61_merged1845[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 31] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged1810_79 = stg9.stg9_stg9_1_merged1810_79_to_stg9_stg9_ld61_merged1845_63.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1810_79;
  return 0;
}

// # of bundles = 2
// stg9_1_merged1810_write
//	stg9_stg9_1_merged1810_64
//	stg9_stg9_1_merged1810_65
//	stg9_stg9_1_merged1810_66
//	stg9_stg9_1_merged1810_67
//	stg9_stg9_1_merged1810_68
//	stg9_stg9_1_merged1810_69
//	stg9_stg9_1_merged1810_70
//	stg9_stg9_1_merged1810_71
//	stg9_stg9_1_merged1810_72
//	stg9_stg9_1_merged1810_73
//	stg9_stg9_1_merged1810_74
//	stg9_stg9_1_merged1810_75
//	stg9_stg9_1_merged1810_76
//	stg9_stg9_1_merged1810_77
//	stg9_stg9_1_merged1810_78
//	stg9_stg9_1_merged1810_79
inline void stg9_stg9_1_merged1810_write_bundle_write(hw_uint<256>& stg9_1_merged1810_write, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
	hw_uint<16> stg9_stg9_1_merged1810_64_res = stg9_1_merged1810_write.extract<0, 15>();
	stg9_stg9_1_merged1810_64_write(stg9_stg9_1_merged1810_64_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1810_65_res = stg9_1_merged1810_write.extract<16, 31>();
	stg9_stg9_1_merged1810_65_write(stg9_stg9_1_merged1810_65_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1810_66_res = stg9_1_merged1810_write.extract<32, 47>();
	stg9_stg9_1_merged1810_66_write(stg9_stg9_1_merged1810_66_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1810_67_res = stg9_1_merged1810_write.extract<48, 63>();
	stg9_stg9_1_merged1810_67_write(stg9_stg9_1_merged1810_67_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1810_68_res = stg9_1_merged1810_write.extract<64, 79>();
	stg9_stg9_1_merged1810_68_write(stg9_stg9_1_merged1810_68_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1810_69_res = stg9_1_merged1810_write.extract<80, 95>();
	stg9_stg9_1_merged1810_69_write(stg9_stg9_1_merged1810_69_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1810_70_res = stg9_1_merged1810_write.extract<96, 111>();
	stg9_stg9_1_merged1810_70_write(stg9_stg9_1_merged1810_70_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1810_71_res = stg9_1_merged1810_write.extract<112, 127>();
	stg9_stg9_1_merged1810_71_write(stg9_stg9_1_merged1810_71_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1810_72_res = stg9_1_merged1810_write.extract<128, 143>();
	stg9_stg9_1_merged1810_72_write(stg9_stg9_1_merged1810_72_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1810_73_res = stg9_1_merged1810_write.extract<144, 159>();
	stg9_stg9_1_merged1810_73_write(stg9_stg9_1_merged1810_73_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1810_74_res = stg9_1_merged1810_write.extract<160, 175>();
	stg9_stg9_1_merged1810_74_write(stg9_stg9_1_merged1810_74_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1810_75_res = stg9_1_merged1810_write.extract<176, 191>();
	stg9_stg9_1_merged1810_75_write(stg9_stg9_1_merged1810_75_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1810_76_res = stg9_1_merged1810_write.extract<192, 207>();
	stg9_stg9_1_merged1810_76_write(stg9_stg9_1_merged1810_76_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1810_77_res = stg9_1_merged1810_write.extract<208, 223>();
	stg9_stg9_1_merged1810_77_write(stg9_stg9_1_merged1810_77_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1810_78_res = stg9_1_merged1810_write.extract<224, 239>();
	stg9_stg9_1_merged1810_78_write(stg9_stg9_1_merged1810_78_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1810_79_res = stg9_1_merged1810_write.extract<240, 255>();
	stg9_stg9_1_merged1810_79_write(stg9_stg9_1_merged1810_79_res, stg9, root, stg9_0, stg9_1, dynamic_address);
}

// stg9_ld61_merged1845_read
//	stg9_stg9_ld61_merged1845_48
//	stg9_stg9_ld61_merged1845_49
//	stg9_stg9_ld61_merged1845_50
//	stg9_stg9_ld61_merged1845_51
//	stg9_stg9_ld61_merged1845_52
//	stg9_stg9_ld61_merged1845_53
//	stg9_stg9_ld61_merged1845_54
//	stg9_stg9_ld61_merged1845_55
//	stg9_stg9_ld61_merged1845_56
//	stg9_stg9_ld61_merged1845_57
//	stg9_stg9_ld61_merged1845_58
//	stg9_stg9_ld61_merged1845_59
//	stg9_stg9_ld61_merged1845_60
//	stg9_stg9_ld61_merged1845_61
//	stg9_stg9_ld61_merged1845_62
//	stg9_stg9_ld61_merged1845_63
inline hw_uint<256> stg9_stg9_ld61_merged1845_read_bundle_read(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
  // # of ports in bundle: 16
    // stg9_stg9_ld61_merged1845_48
    // stg9_stg9_ld61_merged1845_49
    // stg9_stg9_ld61_merged1845_50
    // stg9_stg9_ld61_merged1845_51
    // stg9_stg9_ld61_merged1845_52
    // stg9_stg9_ld61_merged1845_53
    // stg9_stg9_ld61_merged1845_54
    // stg9_stg9_ld61_merged1845_55
    // stg9_stg9_ld61_merged1845_56
    // stg9_stg9_ld61_merged1845_57
    // stg9_stg9_ld61_merged1845_58
    // stg9_stg9_ld61_merged1845_59
    // stg9_stg9_ld61_merged1845_60
    // stg9_stg9_ld61_merged1845_61
    // stg9_stg9_ld61_merged1845_62
    // stg9_stg9_ld61_merged1845_63

	hw_uint<256> result;
	hw_uint<16> stg9_stg9_ld61_merged1845_48_res = stg9_stg9_ld61_merged1845_48_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<0, 256>(result, stg9_stg9_ld61_merged1845_48_res);
	hw_uint<16> stg9_stg9_ld61_merged1845_49_res = stg9_stg9_ld61_merged1845_49_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<16, 256>(result, stg9_stg9_ld61_merged1845_49_res);
	hw_uint<16> stg9_stg9_ld61_merged1845_50_res = stg9_stg9_ld61_merged1845_50_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<32, 256>(result, stg9_stg9_ld61_merged1845_50_res);
	hw_uint<16> stg9_stg9_ld61_merged1845_51_res = stg9_stg9_ld61_merged1845_51_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<48, 256>(result, stg9_stg9_ld61_merged1845_51_res);
	hw_uint<16> stg9_stg9_ld61_merged1845_52_res = stg9_stg9_ld61_merged1845_52_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<64, 256>(result, stg9_stg9_ld61_merged1845_52_res);
	hw_uint<16> stg9_stg9_ld61_merged1845_53_res = stg9_stg9_ld61_merged1845_53_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<80, 256>(result, stg9_stg9_ld61_merged1845_53_res);
	hw_uint<16> stg9_stg9_ld61_merged1845_54_res = stg9_stg9_ld61_merged1845_54_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<96, 256>(result, stg9_stg9_ld61_merged1845_54_res);
	hw_uint<16> stg9_stg9_ld61_merged1845_55_res = stg9_stg9_ld61_merged1845_55_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<112, 256>(result, stg9_stg9_ld61_merged1845_55_res);
	hw_uint<16> stg9_stg9_ld61_merged1845_56_res = stg9_stg9_ld61_merged1845_56_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<128, 256>(result, stg9_stg9_ld61_merged1845_56_res);
	hw_uint<16> stg9_stg9_ld61_merged1845_57_res = stg9_stg9_ld61_merged1845_57_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<144, 256>(result, stg9_stg9_ld61_merged1845_57_res);
	hw_uint<16> stg9_stg9_ld61_merged1845_58_res = stg9_stg9_ld61_merged1845_58_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<160, 256>(result, stg9_stg9_ld61_merged1845_58_res);
	hw_uint<16> stg9_stg9_ld61_merged1845_59_res = stg9_stg9_ld61_merged1845_59_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<176, 256>(result, stg9_stg9_ld61_merged1845_59_res);
	hw_uint<16> stg9_stg9_ld61_merged1845_60_res = stg9_stg9_ld61_merged1845_60_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<192, 256>(result, stg9_stg9_ld61_merged1845_60_res);
	hw_uint<16> stg9_stg9_ld61_merged1845_61_res = stg9_stg9_ld61_merged1845_61_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<208, 256>(result, stg9_stg9_ld61_merged1845_61_res);
	hw_uint<16> stg9_stg9_ld61_merged1845_62_res = stg9_stg9_ld61_merged1845_62_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<224, 256>(result, stg9_stg9_ld61_merged1845_62_res);
	hw_uint<16> stg9_stg9_ld61_merged1845_63_res = stg9_stg9_ld61_merged1845_63_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<240, 256>(result, stg9_stg9_ld61_merged1845_63_res);
	return result;
}

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_0_merged_banks_4_cache {
	// RAM Box: {[15, 1983], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_1_merged_banks_4_cache {
	// RAM Box: {[14, 1982], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_10_merged_banks_4_cache {
	// RAM Box: {[5, 1973], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_11_merged_banks_4_cache {
	// RAM Box: {[4, 1972], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_12_merged_banks_4_cache {
	// RAM Box: {[3, 1971], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_13_merged_banks_4_cache {
	// RAM Box: {[2, 1970], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_14_merged_banks_4_cache {
	// RAM Box: {[1, 1985], [0, 1083]}
	// Capacity: 127
	// # of read delays: 4
  // 0, 1, 125, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_15_merged_banks_4_cache {
	// RAM Box: {[0, 1984], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 125, 126
	hw_uint<16> f0;
	fifo<hw_uint<16>, 124> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_125() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_2_merged_banks_4_cache {
	// RAM Box: {[13, 1981], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_3_merged_banks_4_cache {
	// RAM Box: {[12, 1980], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_4_merged_banks_4_cache {
	// RAM Box: {[11, 1979], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_5_merged_banks_4_cache {
	// RAM Box: {[10, 1978], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_6_merged_banks_4_cache {
	// RAM Box: {[9, 1977], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_7_merged_banks_4_cache {
	// RAM Box: {[8, 1976], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_8_merged_banks_4_cache {
	// RAM Box: {[7, 1975], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_9_merged_banks_4_cache {
	// RAM Box: {[6, 1974], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_cache {
  // Reader addrs...
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[15 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[16 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[16 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[17 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[14 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[15 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[15 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[16 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[13 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[14 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[14 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[15 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[12 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[13 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[13 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[14 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[11 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[12 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[12 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[13 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[10 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[11 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[11 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[12 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[9 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[10 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[10 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[11 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[8 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[9 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[9 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[10 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[7 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[8 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[8 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[9 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[6 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[7 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[7 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[8 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[5 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[6 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[6 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[7 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[4 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[5 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[5 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[6 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[3 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[4 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[4 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[5 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[2 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[3 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[3 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[4 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[1 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[2 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[2 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[3 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[1 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[1 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[2 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // # of banks: 16
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_0_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_0_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_1_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_1_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_10_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_10_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_11_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_11_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_12_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_12_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_13_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_13_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_14_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_14_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_15_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_15_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_2_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_2_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_3_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_3_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_4_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_4_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_5_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_5_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_6_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_6_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_7_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_7_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_8_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_8_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_9_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_9_merged_banks_4;
};



inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_0_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_0, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_0_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_0);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_1_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_1, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_1_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_1);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_10_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_10, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_10_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_10);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_11_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_11, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_11_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_11);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_12_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_12, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_12_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_12);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_13_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_13, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_13_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_13);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_14_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_14, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_14_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_14);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_15_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_15, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_15_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_15);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_2_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_2, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_2_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_2);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_3_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_3, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_3_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_3);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_4_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_4, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_4_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_4);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_5_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_5, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_5_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_5);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_6_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_6, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_6_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_6);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_7_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_7, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_7_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_7);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_8_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_8, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_8_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_8);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_9_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_9, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_9_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_9);
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1952_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1952 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[15 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_0 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_0_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_0;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1953_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1953 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[16 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_15 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_15_merged_banks_4.peek_125();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_15;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1954_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1954 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[16 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_15 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_15_merged_banks_4.peek_0();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_15;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1955_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1955 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[17 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_14 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_14_merged_banks_4.peek_125();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_14;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1956_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1956 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[14 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_1 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_1_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_1;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1957_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1957 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[15 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_0 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_0_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_0;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1958_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1958 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[15 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_0 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_0_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_0;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1959_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1959 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[16 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_15 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_15_merged_banks_4.peek_125();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_15;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1960_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1960 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[13 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_2 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_2_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_2;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1961_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1961 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[14 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_1 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_1_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_1;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1962_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1962 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[14 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_1 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_1_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_1;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1963_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1963 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[15 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_0 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_0_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_0;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1964_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1964 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[12 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_3 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_3_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_3;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1965_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1965 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[13 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_2 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_2_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_2;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1966_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1966 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[13 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_2 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_2_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_2;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1967_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1967 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[14 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_1 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_1_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_1;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1968_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1968 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[11 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_4 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_4_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_4;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1969_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1969 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[12 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_3 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_3_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_3;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1970_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1970 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[12 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_3 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_3_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_3;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1971_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1971 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[13 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_2 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_2_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_2;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1972_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1972 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[10 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_5 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_5_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_5;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1973_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1973 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[11 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_4 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_4_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_4;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1974_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1974 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[11 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_4 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_4_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_4;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1975_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1975 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[12 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_3 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_3_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_3;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1976_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1976 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[9 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_6 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_6_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_6;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1977_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1977 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[10 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_5 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_5_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_5;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1978_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1978 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[10 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_5 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_5_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_5;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1979_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1979 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[11 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_4 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_4_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_4;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1980_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1980 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[8 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_7 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_7_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_7;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1981_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1981 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[9 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_6 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_6_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_6;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1982_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1982 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[9 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_6 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_6_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_6;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1983_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1983 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[10 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_5 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_5_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_5;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1984_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1984 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[7 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_8 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_8_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_8;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1985_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1985 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[8 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_7 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_7_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_7;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1986_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1986 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[8 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_7 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_7_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_7;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1987_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1987 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[9 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_6 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_6_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_6;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1988_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1988 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[6 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_9 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_9_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_9;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1989_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1989 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[7 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_8 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_8_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_8;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1990_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1990 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[7 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_8 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_8_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_8;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1991_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1991 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[8 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_7 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_7_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_7;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1992_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1992 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[5 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_10 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_10_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_10;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1993_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1993 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[6 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_9 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_9_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_9;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1994_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1994 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[6 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_9 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_9_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_9;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1995_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1995 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[7 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_8 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_8_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_8;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1996_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1996 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[4 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_11 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_11_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_11;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1997_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1997 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[5 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_10 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_10_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_10;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1998_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1998 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[5 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_10 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_10_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_10;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1999_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_1999 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[6 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_9 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_9_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_9;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2000_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_2000 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[3 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_12 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_12_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_12;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2001_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_2001 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[4 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_11 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_11_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_11;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2002_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_2002 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[4 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_11 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_11_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_11;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2003_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_2003 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[5 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_10 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_10_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_10;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2004_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_2004 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[2 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_13 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_13_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_13;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2005_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_2005 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[3 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_12 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_12_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_12;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2006_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_2006 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[3 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_12 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_12_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_12;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2007_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_2007 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[4 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_11 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_11_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_11;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2008_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_2008 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[1 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_14 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_14_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_14;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2009_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_2009 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[2 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_13 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_13_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_13;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2010_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_2010 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[2 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_13 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_13_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_13;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2011_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_2011 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[3 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_12 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_12_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_12;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2012_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_2012 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_15 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_15_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_15;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2013_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_2013 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[1 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_14 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_14_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_14;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2014_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_2014 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[1 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_14 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_14_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_14;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2015_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1835_2015 read pattern: { stg10_1_merged1835[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[2 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_13 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_13_merged_banks_4.peek_126();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_13;
  return 0;
}

// # of bundles = 2
// stg10_1_merged1835_read
//	stg9_FIFO_buf124_stg10_1_merged1835_1952
//	stg9_FIFO_buf124_stg10_1_merged1835_1953
//	stg9_FIFO_buf124_stg10_1_merged1835_1954
//	stg9_FIFO_buf124_stg10_1_merged1835_1955
//	stg9_FIFO_buf124_stg10_1_merged1835_1956
//	stg9_FIFO_buf124_stg10_1_merged1835_1957
//	stg9_FIFO_buf124_stg10_1_merged1835_1958
//	stg9_FIFO_buf124_stg10_1_merged1835_1959
//	stg9_FIFO_buf124_stg10_1_merged1835_1960
//	stg9_FIFO_buf124_stg10_1_merged1835_1961
//	stg9_FIFO_buf124_stg10_1_merged1835_1962
//	stg9_FIFO_buf124_stg10_1_merged1835_1963
//	stg9_FIFO_buf124_stg10_1_merged1835_1964
//	stg9_FIFO_buf124_stg10_1_merged1835_1965
//	stg9_FIFO_buf124_stg10_1_merged1835_1966
//	stg9_FIFO_buf124_stg10_1_merged1835_1967
//	stg9_FIFO_buf124_stg10_1_merged1835_1968
//	stg9_FIFO_buf124_stg10_1_merged1835_1969
//	stg9_FIFO_buf124_stg10_1_merged1835_1970
//	stg9_FIFO_buf124_stg10_1_merged1835_1971
//	stg9_FIFO_buf124_stg10_1_merged1835_1972
//	stg9_FIFO_buf124_stg10_1_merged1835_1973
//	stg9_FIFO_buf124_stg10_1_merged1835_1974
//	stg9_FIFO_buf124_stg10_1_merged1835_1975
//	stg9_FIFO_buf124_stg10_1_merged1835_1976
//	stg9_FIFO_buf124_stg10_1_merged1835_1977
//	stg9_FIFO_buf124_stg10_1_merged1835_1978
//	stg9_FIFO_buf124_stg10_1_merged1835_1979
//	stg9_FIFO_buf124_stg10_1_merged1835_1980
//	stg9_FIFO_buf124_stg10_1_merged1835_1981
//	stg9_FIFO_buf124_stg10_1_merged1835_1982
//	stg9_FIFO_buf124_stg10_1_merged1835_1983
//	stg9_FIFO_buf124_stg10_1_merged1835_1984
//	stg9_FIFO_buf124_stg10_1_merged1835_1985
//	stg9_FIFO_buf124_stg10_1_merged1835_1986
//	stg9_FIFO_buf124_stg10_1_merged1835_1987
//	stg9_FIFO_buf124_stg10_1_merged1835_1988
//	stg9_FIFO_buf124_stg10_1_merged1835_1989
//	stg9_FIFO_buf124_stg10_1_merged1835_1990
//	stg9_FIFO_buf124_stg10_1_merged1835_1991
//	stg9_FIFO_buf124_stg10_1_merged1835_1992
//	stg9_FIFO_buf124_stg10_1_merged1835_1993
//	stg9_FIFO_buf124_stg10_1_merged1835_1994
//	stg9_FIFO_buf124_stg10_1_merged1835_1995
//	stg9_FIFO_buf124_stg10_1_merged1835_1996
//	stg9_FIFO_buf124_stg10_1_merged1835_1997
//	stg9_FIFO_buf124_stg10_1_merged1835_1998
//	stg9_FIFO_buf124_stg10_1_merged1835_1999
//	stg9_FIFO_buf124_stg10_1_merged1835_2000
//	stg9_FIFO_buf124_stg10_1_merged1835_2001
//	stg9_FIFO_buf124_stg10_1_merged1835_2002
//	stg9_FIFO_buf124_stg10_1_merged1835_2003
//	stg9_FIFO_buf124_stg10_1_merged1835_2004
//	stg9_FIFO_buf124_stg10_1_merged1835_2005
//	stg9_FIFO_buf124_stg10_1_merged1835_2006
//	stg9_FIFO_buf124_stg10_1_merged1835_2007
//	stg9_FIFO_buf124_stg10_1_merged1835_2008
//	stg9_FIFO_buf124_stg10_1_merged1835_2009
//	stg9_FIFO_buf124_stg10_1_merged1835_2010
//	stg9_FIFO_buf124_stg10_1_merged1835_2011
//	stg9_FIFO_buf124_stg10_1_merged1835_2012
//	stg9_FIFO_buf124_stg10_1_merged1835_2013
//	stg9_FIFO_buf124_stg10_1_merged1835_2014
//	stg9_FIFO_buf124_stg10_1_merged1835_2015
inline hw_uint<1024> stg9_FIFO_buf124_stg10_1_merged1835_read_bundle_read(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg9_FIFO_buf124_stg10_1_merged1835_1952
    // stg9_FIFO_buf124_stg10_1_merged1835_1953
    // stg9_FIFO_buf124_stg10_1_merged1835_1954
    // stg9_FIFO_buf124_stg10_1_merged1835_1955
    // stg9_FIFO_buf124_stg10_1_merged1835_1956
    // stg9_FIFO_buf124_stg10_1_merged1835_1957
    // stg9_FIFO_buf124_stg10_1_merged1835_1958
    // stg9_FIFO_buf124_stg10_1_merged1835_1959
    // stg9_FIFO_buf124_stg10_1_merged1835_1960
    // stg9_FIFO_buf124_stg10_1_merged1835_1961
    // stg9_FIFO_buf124_stg10_1_merged1835_1962
    // stg9_FIFO_buf124_stg10_1_merged1835_1963
    // stg9_FIFO_buf124_stg10_1_merged1835_1964
    // stg9_FIFO_buf124_stg10_1_merged1835_1965
    // stg9_FIFO_buf124_stg10_1_merged1835_1966
    // stg9_FIFO_buf124_stg10_1_merged1835_1967
    // stg9_FIFO_buf124_stg10_1_merged1835_1968
    // stg9_FIFO_buf124_stg10_1_merged1835_1969
    // stg9_FIFO_buf124_stg10_1_merged1835_1970
    // stg9_FIFO_buf124_stg10_1_merged1835_1971
    // stg9_FIFO_buf124_stg10_1_merged1835_1972
    // stg9_FIFO_buf124_stg10_1_merged1835_1973
    // stg9_FIFO_buf124_stg10_1_merged1835_1974
    // stg9_FIFO_buf124_stg10_1_merged1835_1975
    // stg9_FIFO_buf124_stg10_1_merged1835_1976
    // stg9_FIFO_buf124_stg10_1_merged1835_1977
    // stg9_FIFO_buf124_stg10_1_merged1835_1978
    // stg9_FIFO_buf124_stg10_1_merged1835_1979
    // stg9_FIFO_buf124_stg10_1_merged1835_1980
    // stg9_FIFO_buf124_stg10_1_merged1835_1981
    // stg9_FIFO_buf124_stg10_1_merged1835_1982
    // stg9_FIFO_buf124_stg10_1_merged1835_1983
    // stg9_FIFO_buf124_stg10_1_merged1835_1984
    // stg9_FIFO_buf124_stg10_1_merged1835_1985
    // stg9_FIFO_buf124_stg10_1_merged1835_1986
    // stg9_FIFO_buf124_stg10_1_merged1835_1987
    // stg9_FIFO_buf124_stg10_1_merged1835_1988
    // stg9_FIFO_buf124_stg10_1_merged1835_1989
    // stg9_FIFO_buf124_stg10_1_merged1835_1990
    // stg9_FIFO_buf124_stg10_1_merged1835_1991
    // stg9_FIFO_buf124_stg10_1_merged1835_1992
    // stg9_FIFO_buf124_stg10_1_merged1835_1993
    // stg9_FIFO_buf124_stg10_1_merged1835_1994
    // stg9_FIFO_buf124_stg10_1_merged1835_1995
    // stg9_FIFO_buf124_stg10_1_merged1835_1996
    // stg9_FIFO_buf124_stg10_1_merged1835_1997
    // stg9_FIFO_buf124_stg10_1_merged1835_1998
    // stg9_FIFO_buf124_stg10_1_merged1835_1999
    // stg9_FIFO_buf124_stg10_1_merged1835_2000
    // stg9_FIFO_buf124_stg10_1_merged1835_2001
    // stg9_FIFO_buf124_stg10_1_merged1835_2002
    // stg9_FIFO_buf124_stg10_1_merged1835_2003
    // stg9_FIFO_buf124_stg10_1_merged1835_2004
    // stg9_FIFO_buf124_stg10_1_merged1835_2005
    // stg9_FIFO_buf124_stg10_1_merged1835_2006
    // stg9_FIFO_buf124_stg10_1_merged1835_2007
    // stg9_FIFO_buf124_stg10_1_merged1835_2008
    // stg9_FIFO_buf124_stg10_1_merged1835_2009
    // stg9_FIFO_buf124_stg10_1_merged1835_2010
    // stg9_FIFO_buf124_stg10_1_merged1835_2011
    // stg9_FIFO_buf124_stg10_1_merged1835_2012
    // stg9_FIFO_buf124_stg10_1_merged1835_2013
    // stg9_FIFO_buf124_stg10_1_merged1835_2014
    // stg9_FIFO_buf124_stg10_1_merged1835_2015

	hw_uint<1024> result;
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1952_res = stg9_FIFO_buf124_stg10_1_merged1835_1952_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<0, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1952_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1953_res = stg9_FIFO_buf124_stg10_1_merged1835_1953_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<16, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1953_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1954_res = stg9_FIFO_buf124_stg10_1_merged1835_1954_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<32, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1954_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1955_res = stg9_FIFO_buf124_stg10_1_merged1835_1955_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<48, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1955_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1956_res = stg9_FIFO_buf124_stg10_1_merged1835_1956_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<64, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1956_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1957_res = stg9_FIFO_buf124_stg10_1_merged1835_1957_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<80, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1957_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1958_res = stg9_FIFO_buf124_stg10_1_merged1835_1958_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<96, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1958_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1959_res = stg9_FIFO_buf124_stg10_1_merged1835_1959_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<112, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1959_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1960_res = stg9_FIFO_buf124_stg10_1_merged1835_1960_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<128, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1960_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1961_res = stg9_FIFO_buf124_stg10_1_merged1835_1961_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<144, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1961_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1962_res = stg9_FIFO_buf124_stg10_1_merged1835_1962_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<160, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1962_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1963_res = stg9_FIFO_buf124_stg10_1_merged1835_1963_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<176, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1963_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1964_res = stg9_FIFO_buf124_stg10_1_merged1835_1964_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<192, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1964_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1965_res = stg9_FIFO_buf124_stg10_1_merged1835_1965_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<208, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1965_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1966_res = stg9_FIFO_buf124_stg10_1_merged1835_1966_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<224, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1966_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1967_res = stg9_FIFO_buf124_stg10_1_merged1835_1967_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<240, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1967_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1968_res = stg9_FIFO_buf124_stg10_1_merged1835_1968_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<256, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1968_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1969_res = stg9_FIFO_buf124_stg10_1_merged1835_1969_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<272, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1969_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1970_res = stg9_FIFO_buf124_stg10_1_merged1835_1970_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<288, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1970_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1971_res = stg9_FIFO_buf124_stg10_1_merged1835_1971_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<304, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1971_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1972_res = stg9_FIFO_buf124_stg10_1_merged1835_1972_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<320, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1972_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1973_res = stg9_FIFO_buf124_stg10_1_merged1835_1973_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<336, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1973_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1974_res = stg9_FIFO_buf124_stg10_1_merged1835_1974_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<352, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1974_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1975_res = stg9_FIFO_buf124_stg10_1_merged1835_1975_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<368, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1975_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1976_res = stg9_FIFO_buf124_stg10_1_merged1835_1976_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<384, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1976_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1977_res = stg9_FIFO_buf124_stg10_1_merged1835_1977_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<400, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1977_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1978_res = stg9_FIFO_buf124_stg10_1_merged1835_1978_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<416, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1978_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1979_res = stg9_FIFO_buf124_stg10_1_merged1835_1979_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<432, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1979_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1980_res = stg9_FIFO_buf124_stg10_1_merged1835_1980_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<448, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1980_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1981_res = stg9_FIFO_buf124_stg10_1_merged1835_1981_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<464, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1981_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1982_res = stg9_FIFO_buf124_stg10_1_merged1835_1982_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<480, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1982_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1983_res = stg9_FIFO_buf124_stg10_1_merged1835_1983_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<496, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1983_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1984_res = stg9_FIFO_buf124_stg10_1_merged1835_1984_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<512, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1984_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1985_res = stg9_FIFO_buf124_stg10_1_merged1835_1985_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<528, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1985_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1986_res = stg9_FIFO_buf124_stg10_1_merged1835_1986_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<544, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1986_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1987_res = stg9_FIFO_buf124_stg10_1_merged1835_1987_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<560, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1987_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1988_res = stg9_FIFO_buf124_stg10_1_merged1835_1988_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<576, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1988_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1989_res = stg9_FIFO_buf124_stg10_1_merged1835_1989_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<592, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1989_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1990_res = stg9_FIFO_buf124_stg10_1_merged1835_1990_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<608, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1990_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1991_res = stg9_FIFO_buf124_stg10_1_merged1835_1991_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<624, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1991_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1992_res = stg9_FIFO_buf124_stg10_1_merged1835_1992_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<640, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1992_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1993_res = stg9_FIFO_buf124_stg10_1_merged1835_1993_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<656, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1993_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1994_res = stg9_FIFO_buf124_stg10_1_merged1835_1994_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<672, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1994_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1995_res = stg9_FIFO_buf124_stg10_1_merged1835_1995_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<688, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1995_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1996_res = stg9_FIFO_buf124_stg10_1_merged1835_1996_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<704, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1996_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1997_res = stg9_FIFO_buf124_stg10_1_merged1835_1997_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<720, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1997_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1998_res = stg9_FIFO_buf124_stg10_1_merged1835_1998_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<736, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1998_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_1999_res = stg9_FIFO_buf124_stg10_1_merged1835_1999_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<752, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_1999_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2000_res = stg9_FIFO_buf124_stg10_1_merged1835_2000_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<768, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_2000_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2001_res = stg9_FIFO_buf124_stg10_1_merged1835_2001_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<784, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_2001_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2002_res = stg9_FIFO_buf124_stg10_1_merged1835_2002_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<800, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_2002_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2003_res = stg9_FIFO_buf124_stg10_1_merged1835_2003_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<816, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_2003_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2004_res = stg9_FIFO_buf124_stg10_1_merged1835_2004_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<832, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_2004_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2005_res = stg9_FIFO_buf124_stg10_1_merged1835_2005_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<848, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_2005_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2006_res = stg9_FIFO_buf124_stg10_1_merged1835_2006_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<864, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_2006_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2007_res = stg9_FIFO_buf124_stg10_1_merged1835_2007_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<880, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_2007_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2008_res = stg9_FIFO_buf124_stg10_1_merged1835_2008_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<896, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_2008_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2009_res = stg9_FIFO_buf124_stg10_1_merged1835_2009_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<912, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_2009_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2010_res = stg9_FIFO_buf124_stg10_1_merged1835_2010_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<928, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_2010_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2011_res = stg9_FIFO_buf124_stg10_1_merged1835_2011_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<944, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_2011_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2012_res = stg9_FIFO_buf124_stg10_1_merged1835_2012_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<960, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_2012_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2013_res = stg9_FIFO_buf124_stg10_1_merged1835_2013_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<976, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_2013_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2014_res = stg9_FIFO_buf124_stg10_1_merged1835_2014_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<992, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_2014_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1835_2015_res = stg9_FIFO_buf124_stg10_1_merged1835_2015_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<1008, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1835_2015_res);
	return result;
}

// stg9_to_gp_360_ld125_merged1800_write
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_0
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_1
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_2
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_3
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_4
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_5
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_6
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_7
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_8
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_9
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_10
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_11
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_12
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_13
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_14
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_15
inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_write_bundle_write(hw_uint<256>& stg9_to_gp_360_ld125_merged1800_write, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_0_res = stg9_to_gp_360_ld125_merged1800_write.extract<0, 15>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_0_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_0_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_1_res = stg9_to_gp_360_ld125_merged1800_write.extract<16, 31>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_1_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_1_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_2_res = stg9_to_gp_360_ld125_merged1800_write.extract<32, 47>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_2_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_2_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_3_res = stg9_to_gp_360_ld125_merged1800_write.extract<48, 63>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_3_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_3_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_4_res = stg9_to_gp_360_ld125_merged1800_write.extract<64, 79>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_4_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_4_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_5_res = stg9_to_gp_360_ld125_merged1800_write.extract<80, 95>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_5_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_5_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_6_res = stg9_to_gp_360_ld125_merged1800_write.extract<96, 111>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_6_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_6_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_7_res = stg9_to_gp_360_ld125_merged1800_write.extract<112, 127>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_7_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_7_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_8_res = stg9_to_gp_360_ld125_merged1800_write.extract<128, 143>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_8_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_8_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_9_res = stg9_to_gp_360_ld125_merged1800_write.extract<144, 159>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_9_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_9_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_10_res = stg9_to_gp_360_ld125_merged1800_write.extract<160, 175>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_10_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_10_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_11_res = stg9_to_gp_360_ld125_merged1800_write.extract<176, 191>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_11_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_11_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_12_res = stg9_to_gp_360_ld125_merged1800_write.extract<192, 207>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_12_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_12_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_13_res = stg9_to_gp_360_ld125_merged1800_write.extract<208, 223>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_13_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_13_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_14_res = stg9_to_gp_360_ld125_merged1800_write.extract<224, 239>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_14_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_14_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_15_res = stg9_to_gp_360_ld125_merged1800_write.extract<240, 255>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_15_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_15_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
}

// Operation logic
inline void in_ld1_merged1857(in_cache& in, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */in_to_gp_20, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in
	auto in__lp_16_m_in_ld1__p__15_rp__c____in_ld2_value = in_in_ld1_merged1857_read_bundle_read(in/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = in_ld1_cu1856(in__lp_16_m_in_ld1__p__15_rp__c____in_ld2_value);
	// Produce: in_to_gp_20
	in_to_gp_20.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in_1_merged1807(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */in_off_chip, in_cache& in, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in_off_chip
	auto in_off_chip_1_m__lp__lp_16_m_in_1__p__15_rp___p___m_15_rp___p__0_p_15_c______1_m_in_0__p__0_p_0_value = in_off_chip.read();
	auto compute_result = in_1_cu1805(in_off_chip_1_m__lp__lp_16_m_in_1__p__15_rp___p___m_15_rp___p__0_p_15_c______1_m_in_0__p__0_p_0_value);
	// Produce: in
	in_in_1_merged1807_write_bundle_write(/* arg names */compute_result, in, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_in_0_in_ld2_(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 16 */in_off_chip, HWStream<hw_uint<256> >& /* get_args num ports = 16 */in_to_gp_20) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_in_0_in_ld2__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  in_cache in;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { in_1_merged1807[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134; in_ld1_merged1857[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
//   { in_1_merged1807[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
// Condition for in_1_merged1807(((((1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { in_ld1_merged1857[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
// Condition for in_ld1_merged1857(((((-1 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 0 <= i1 <= 1094 and 0 <= i2 <= 134 and 0 <= i3 <= 1 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 1094; i1++) {
	    for (int i2 = 0; i2 <= 134; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          in_1_merged1807(in_off_chip /* buf name */, in, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          in_ld1_merged1857(in /* buf name */, in_to_gp_20, 0, ((1*i1)), ((1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void jac4_16_1_merged1843(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */jac4_16, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg14_FIFO_buf92
	auto stg14_FIFO_buf92_1_m__lp_16_m_jac4_16_1__p__15_rp___p__0_p_0_c_____1_m_jac4_16_0__p__0_p_0_value = stg14_FIFO_buf92_jac4_16_1_merged1843_read_bundle_read(stg14_FIFO_buf92/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = jac4_16_1_cu1841(stg14_FIFO_buf92_1_m__lp_16_m_jac4_16_1__p__15_rp___p__0_p_0_c_____1_m_jac4_16_0__p__0_p_0_value);
	// Produce: jac4_16
	jac4_16.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg14_to_gp_128_ld93_merged1788(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg14_to_gp_128, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg14_to_gp_128
	auto stg14_to_gp_128__lp_16_m_stg14_to_gp_128_ld93__p__15_rp__c____stg14_to_gp_128_ld94_value = stg14_to_gp_128.read();
	auto compute_result = stg14_to_gp_128_ld93_cu1787(stg14_to_gp_128__lp_16_m_stg14_to_gp_128_ld93__p__15_rp__c____stg14_to_gp_128_ld94_value);
	// Produce: stg14_FIFO_buf92
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1788_write_bundle_write(/* arg names */compute_result, stg14_FIFO_buf92, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_jac4_16_0_stg14_to_gp_128_ld94_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg14_to_gp_128, HWStream<hw_uint<256> >& /* get_args num ports = 16 */jac4_16) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_jac4_16_0_stg14_to_gp_128_ld94__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg14_FIFO_buf92_cache stg14_FIFO_buf92;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg14_to_gp_128_ld93_merged1788[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 119; jac4_16_1_merged1843[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
//   { stg14_to_gp_128_ld93_merged1788[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
// Condition for stg14_to_gp_128_ld93_merged1788(((((-47 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-15 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-15 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { jac4_16_1_merged1843[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
// Condition for jac4_16_1_merged1843(((((-48 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-15 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-15 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 15 <= i1 <= 1094 and 15 <= i2 <= 134 and 47 <= i3 <= 48 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 15; i1 <= 1094; i1++) {
	    for (int i2 = 15; i2 <= 134; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg14_to_gp_128_ld93_merged1788(stg14_to_gp_128 /* buf name */, stg14_FIFO_buf92, 0, ((-15 + 1*i1)), ((-15 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          jac4_16_1_merged1843(stg14_FIFO_buf92 /* buf name */, jac4_16, 0, ((-15 + 1*i1)), ((-15 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg3_1_merged1752(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, stg3_cache& stg3, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg2_FIFO_buf96
	auto stg2_FIFO_buf96_1_m__lp__lp_16_m_stg3_1__p__15_rp___p___m_11_rp___p___m_1_p_12_c______1_m_stg3_0__p__0_p_0_value = stg2_FIFO_buf96_stg3_1_merged1752_read_bundle_read(stg2_FIFO_buf96/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg3_1_cu1750(stg2_FIFO_buf96_1_m__lp__lp_16_m_stg3_1__p__15_rp___p___m_11_rp___p___m_1_p_12_c______1_m_stg3_0__p__0_p_0_value);
	// Produce: stg3
	stg3_stg3_1_merged1752_write_bundle_write(/* arg names */compute_result, stg3, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg3_ld37_merged1792(stg3_cache& stg3, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg3_to_gp_1136, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg3
	auto stg3__lp_16_m_stg3_ld37__p__15_rp__c____stg3_ld38_value = stg3_stg3_ld37_merged1792_read_bundle_read(stg3/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg3_ld37_cu1791(stg3__lp_16_m_stg3_ld37__p__15_rp__c____stg3_ld38_value);
	// Produce: stg3_to_gp_1136
	stg3_to_gp_1136.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg2_to_gp_1032_ld97_merged1776(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg2_to_gp_1032, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg2_to_gp_1032
	auto stg2_to_gp_1032__lp_16_m_stg2_to_gp_1032_ld97__p__15_rp__c____stg2_to_gp_1032_ld98_value = stg2_to_gp_1032.read();
	auto compute_result = stg2_to_gp_1032_ld97_cu1775(stg2_to_gp_1032__lp_16_m_stg2_to_gp_1032_ld97__p__15_rp__c____stg2_to_gp_1032_ld98_value);
	// Produce: stg2_FIFO_buf96
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1776_write_bundle_write(/* arg names */compute_result, stg2_FIFO_buf96, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg2_to_gp_1032_ld98_stg3_0_stg3_ld38_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg2_to_gp_1032, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg3_to_gp_1136) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg2_to_gp_1032_ld98_stg3_0_stg3_ld38__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg2_FIFO_buf96_cache stg2_FIFO_buf96;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg3_cache stg3;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg3_ld37_merged1792[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 13] : 0 <= d1 <= 1090 and 0 <= d2 <= 130; stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130; stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
//   { stg3_ld37_merged1792[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 13] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
// Condition for stg3_ld37_merged1792(((((-13 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-4 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg3_1_merged1752[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 12] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
// Condition for stg3_1_merged1752(((((-12 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-4 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg2_to_gp_1032_ld97_merged1776[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 11] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
// Condition for stg2_to_gp_1032_ld97_merged1776(((((-11 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-3 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : i1 <= 1094 and i2 <= 134 and 11 <= i3 <= 12 and i3 <= 8 + i2 and i3 <= 8 + i1; [0, i1, i2, 13] : 4 <= i1 <= 1094 and 4 <= i2 <= 134 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 3; i1 <= 1094; i1++) {
	    for (int i2 = 3; i2 <= 134; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg2_to_gp_1032_ld97_merged1776(stg2_to_gp_1032 /* buf name */, stg2_FIFO_buf96, 0, ((-3 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 4 and i2 >= 4 }
	        // { [i0, i1, i2] : i1 >= 4 and i2 >= 4 }
	          // { [i0, i1, i2] : -4 + i1 >= 0 }
	          // { [i0, i1, i2] : -4 + i2 >= 0 }
	        if ((((((-4 + 1*i1)) >= 0) && (((-4 + 1*i2)) >= 0)))) {
	          stg3_1_merged1752(stg2_FIFO_buf96 /* buf name */, stg3, 0, ((-4 + 1*i1)), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 4 and i2 >= 4 }
	        // { [i0, i1, i2] : i1 >= 4 and i2 >= 4 }
	          // { [i0, i1, i2] : -4 + i1 >= 0 }
	          // { [i0, i1, i2] : -4 + i2 >= 0 }
	        if ((((((-4 + 1*i1)) >= 0) && (((-4 + 1*i2)) >= 0)))) {
	          stg3_ld37_merged1792(stg3 /* buf name */, stg3_to_gp_1136, 0, ((-4 + 1*i1)), ((-4 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg4_ld41_merged1794(stg4_cache& stg4, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg4_to_gp_1240, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg4
	auto stg4__lp_16_m_stg4_ld41__p__15_rp__c____stg4_ld42_value = stg4_stg4_ld41_merged1794_read_bundle_read(stg4/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg4_ld41_cu1793(stg4__lp_16_m_stg4_ld41__p__15_rp__c____stg4_ld42_value);
	// Produce: stg4_to_gp_1240
	stg4_to_gp_1240.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg4_1_merged1768(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, stg4_cache& stg4, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg3_FIFO_buf100
	auto stg3_FIFO_buf100_1_m__lp__lp_16_m_stg4_1__p__15_rp___p___m_10_rp___p___m_1_p_11_c______1_m_stg4_0__p__0_p_0_value = stg3_FIFO_buf100_stg4_1_merged1768_read_bundle_read(stg3_FIFO_buf100/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg4_1_cu1766(stg3_FIFO_buf100_1_m__lp__lp_16_m_stg4_1__p__15_rp___p___m_10_rp___p___m_1_p_11_c______1_m_stg4_0__p__0_p_0_value);
	// Produce: stg4
	stg4_stg4_1_merged1768_write_bundle_write(/* arg names */compute_result, stg4, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg3_to_gp_1136_ld101_merged1774(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg3_to_gp_1136, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg3_to_gp_1136
	auto stg3_to_gp_1136__lp_16_m_stg3_to_gp_1136_ld101__p__15_rp__c____stg3_to_gp_1136_ld102_value = stg3_to_gp_1136.read();
	auto compute_result = stg3_to_gp_1136_ld101_cu1773(stg3_to_gp_1136__lp_16_m_stg3_to_gp_1136_ld101__p__15_rp__c____stg3_to_gp_1136_ld102_value);
	// Produce: stg3_FIFO_buf100
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1774_write_bundle_write(/* arg names */compute_result, stg3_FIFO_buf100, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg3_to_gp_1136_ld102_stg4_0_stg4_ld42_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg3_to_gp_1136, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg4_to_gp_1240) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg3_to_gp_1136_ld102_stg4_0_stg4_ld42__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg3_FIFO_buf100_cache stg3_FIFO_buf100;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg4_cache stg4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129; stg4_ld41_merged1794[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 16] : 0 <= d1 <= 1089 and 0 <= d2 <= 129; stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
//   { stg4_1_merged1768[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 15] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
// Condition for stg4_1_merged1768(((((-15 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-5 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg4_ld41_merged1794[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 16] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
// Condition for stg4_ld41_merged1794(((((-16 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-5 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg3_to_gp_1136_ld101_merged1774[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 14] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
// Condition for stg3_to_gp_1136_ld101_merged1774(((((-14 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-4 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : i1 <= 1094 and i2 <= 134 and 14 <= i3 <= 15 and i3 <= 10 + i2 and i3 <= 10 + i1; [0, i1, i2, 16] : 5 <= i1 <= 1094 and 5 <= i2 <= 134 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 4; i1 <= 1094; i1++) {
	    for (int i2 = 4; i2 <= 134; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg3_to_gp_1136_ld101_merged1774(stg3_to_gp_1136 /* buf name */, stg3_FIFO_buf100, 0, ((-4 + 1*i1)), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 5 and i2 >= 5 }
	        // { [i0, i1, i2] : i1 >= 5 and i2 >= 5 }
	          // { [i0, i1, i2] : -5 + i1 >= 0 }
	          // { [i0, i1, i2] : -5 + i2 >= 0 }
	        if ((((((-5 + 1*i1)) >= 0) && (((-5 + 1*i2)) >= 0)))) {
	          stg4_1_merged1768(stg3_FIFO_buf100 /* buf name */, stg4, 0, ((-5 + 1*i1)), ((-5 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 5 and i2 >= 5 }
	        // { [i0, i1, i2] : i1 >= 5 and i2 >= 5 }
	          // { [i0, i1, i2] : -5 + i1 >= 0 }
	          // { [i0, i1, i2] : -5 + i2 >= 0 }
	        if ((((((-5 + 1*i1)) >= 0) && (((-5 + 1*i2)) >= 0)))) {
	          stg4_ld41_merged1794(stg4 /* buf name */, stg4_to_gp_1240, 0, ((-5 + 1*i1)), ((-5 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg4_to_gp_1240_ld105_merged1796(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg4_to_gp_1240, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg4_to_gp_1240
	auto stg4_to_gp_1240__lp_16_m_stg4_to_gp_1240_ld105__p__15_rp__c____stg4_to_gp_1240_ld106_value = stg4_to_gp_1240.read();
	auto compute_result = stg4_to_gp_1240_ld105_cu1795(stg4_to_gp_1240__lp_16_m_stg4_to_gp_1240_ld105__p__15_rp__c____stg4_to_gp_1240_ld106_value);
	// Produce: stg4_FIFO_buf104
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1796_write_bundle_write(/* arg names */compute_result, stg4_FIFO_buf104, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg5_1_merged1763(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, stg5_cache& stg5, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg4_FIFO_buf104
	auto stg4_FIFO_buf104_1_m__lp__lp_16_m_stg5_1__p__15_rp___p___m_9_rp___p___m_1_p_10_c______1_m_stg5_0__p__0_p_0_value = stg4_FIFO_buf104_stg5_1_merged1763_read_bundle_read(stg4_FIFO_buf104/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg5_1_cu1761(stg4_FIFO_buf104_1_m__lp__lp_16_m_stg5_1__p__15_rp___p___m_9_rp___p___m_1_p_10_c______1_m_stg5_0__p__0_p_0_value);
	// Produce: stg5
	stg5_stg5_1_merged1763_write_bundle_write(/* arg names */compute_result, stg5, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg5_ld45_merged1830(stg5_cache& stg5, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg5_to_gp_1344, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg5
	auto stg5__lp_16_m_stg5_ld45__p__15_rp__c____stg5_ld46_value = stg5_stg5_ld45_merged1830_read_bundle_read(stg5/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg5_ld45_cu1829(stg5__lp_16_m_stg5_ld45__p__15_rp__c____stg5_ld46_value);
	// Produce: stg5_to_gp_1344
	stg5_to_gp_1344.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg4_to_gp_1240_ld106_stg5_0_stg5_ld46_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg4_to_gp_1240, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg5_to_gp_1344) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg4_to_gp_1240_ld106_stg5_0_stg5_ld46__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg4_FIFO_buf104_cache stg4_FIFO_buf104;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg5_cache stg5;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128; stg5_ld45_merged1830[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 19] : 0 <= d1 <= 1088 and 0 <= d2 <= 128; stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
//   { stg5_1_merged1763[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 18] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
// Condition for stg5_1_merged1763(((((-18 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-6 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg5_ld45_merged1830[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 19] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
// Condition for stg5_ld45_merged1830(((((-19 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-6 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg4_to_gp_1240_ld105_merged1796[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 17] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
// Condition for stg4_to_gp_1240_ld105_merged1796(((((-17 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-5 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : i1 <= 1094 and i2 <= 134 and 17 <= i3 <= 18 and i3 <= 12 + i2 and i3 <= 12 + i1; [0, i1, i2, 19] : 6 <= i1 <= 1094 and 6 <= i2 <= 134 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 5; i1 <= 1094; i1++) {
	    for (int i2 = 5; i2 <= 134; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg4_to_gp_1240_ld105_merged1796(stg4_to_gp_1240 /* buf name */, stg4_FIFO_buf104, 0, ((-5 + 1*i1)), ((-5 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 6 and i2 >= 6 }
	        // { [i0, i1, i2] : i1 >= 6 and i2 >= 6 }
	          // { [i0, i1, i2] : -6 + i1 >= 0 }
	          // { [i0, i1, i2] : -6 + i2 >= 0 }
	        if ((((((-6 + 1*i1)) >= 0) && (((-6 + 1*i2)) >= 0)))) {
	          stg5_1_merged1763(stg4_FIFO_buf104 /* buf name */, stg5, 0, ((-6 + 1*i1)), ((-6 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 6 and i2 >= 6 }
	        // { [i0, i1, i2] : i1 >= 6 and i2 >= 6 }
	          // { [i0, i1, i2] : -6 + i1 >= 0 }
	          // { [i0, i1, i2] : -6 + i2 >= 0 }
	        if ((((((-6 + 1*i1)) >= 0) && (((-6 + 1*i2)) >= 0)))) {
	          stg5_ld45_merged1830(stg5 /* buf name */, stg5_to_gp_1344, 0, ((-6 + 1*i1)), ((-6 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg6_1_merged1749(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, stg6_cache& stg6, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg5_FIFO_buf108
	auto stg5_FIFO_buf108_1_m__lp__lp_16_m_stg6_1__p__15_rp___p___m_8_rp___p___m_1_p_9_c______1_m_stg6_0__p__0_p_0_value = stg5_FIFO_buf108_stg6_1_merged1749_read_bundle_read(stg5_FIFO_buf108/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg6_1_cu1747(stg5_FIFO_buf108_1_m__lp__lp_16_m_stg6_1__p__15_rp___p___m_8_rp___p___m_1_p_9_c______1_m_stg6_0__p__0_p_0_value);
	// Produce: stg6
	stg6_stg6_1_merged1749_write_bundle_write(/* arg names */compute_result, stg6, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg6_ld49_merged1832(stg6_cache& stg6, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg6_to_gp_1448, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg6
	auto stg6__lp_16_m_stg6_ld49__p__15_rp__c____stg6_ld50_value = stg6_stg6_ld49_merged1832_read_bundle_read(stg6/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg6_ld49_cu1831(stg6__lp_16_m_stg6_ld49__p__15_rp__c____stg6_ld50_value);
	// Produce: stg6_to_gp_1448
	stg6_to_gp_1448.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg5_to_gp_1344_ld109_merged1778(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg5_to_gp_1344, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg5_to_gp_1344
	auto stg5_to_gp_1344__lp_16_m_stg5_to_gp_1344_ld109__p__15_rp__c____stg5_to_gp_1344_ld110_value = stg5_to_gp_1344.read();
	auto compute_result = stg5_to_gp_1344_ld109_cu1777(stg5_to_gp_1344__lp_16_m_stg5_to_gp_1344_ld109__p__15_rp__c____stg5_to_gp_1344_ld110_value);
	// Produce: stg5_FIFO_buf108
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1778_write_bundle_write(/* arg names */compute_result, stg5_FIFO_buf108, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg5_to_gp_1344_ld110_stg6_0_stg6_ld50_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg5_to_gp_1344, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg6_to_gp_1448) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg5_to_gp_1344_ld110_stg6_0_stg6_ld50__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg5_FIFO_buf108_cache stg5_FIFO_buf108;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg6_cache stg6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128; stg6_ld49_merged1832[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 22] : 0 <= d1 <= 1087 and 0 <= d2 <= 127; stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
//   { stg5_to_gp_1344_ld109_merged1778[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 20] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
// Condition for stg5_to_gp_1344_ld109_merged1778(((((-20 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-6 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg6_ld49_merged1832[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 22] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
// Condition for stg6_ld49_merged1832(((((-22 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-7 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg6_1_merged1749[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 21] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
// Condition for stg6_1_merged1749(((((-21 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-7 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : i1 <= 1094 and i2 <= 134 and 20 <= i3 <= 21 and i3 <= 14 + i2 and i3 <= 14 + i1; [0, i1, i2, 22] : 7 <= i1 <= 1094 and 7 <= i2 <= 134 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 6; i1 <= 1094; i1++) {
	    for (int i2 = 6; i2 <= 134; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg5_to_gp_1344_ld109_merged1778(stg5_to_gp_1344 /* buf name */, stg5_FIFO_buf108, 0, ((-6 + 1*i1)), ((-6 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 7 and i2 >= 7 }
	        // { [i0, i1, i2] : i1 >= 7 and i2 >= 7 }
	          // { [i0, i1, i2] : -7 + i1 >= 0 }
	          // { [i0, i1, i2] : -7 + i2 >= 0 }
	        if ((((((-7 + 1*i1)) >= 0) && (((-7 + 1*i2)) >= 0)))) {
	          stg6_1_merged1749(stg5_FIFO_buf108 /* buf name */, stg6, 0, ((-7 + 1*i1)), ((-7 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 7 and i2 >= 7 }
	        // { [i0, i1, i2] : i1 >= 7 and i2 >= 7 }
	          // { [i0, i1, i2] : -7 + i1 >= 0 }
	          // { [i0, i1, i2] : -7 + i2 >= 0 }
	        if ((((((-7 + 1*i1)) >= 0) && (((-7 + 1*i2)) >= 0)))) {
	          stg6_ld49_merged1832(stg6 /* buf name */, stg6_to_gp_1448, 0, ((-7 + 1*i1)), ((-7 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg7_ld53_merged1837(stg7_cache& stg7, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg7_to_gp_1552, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg7
	auto stg7__lp_16_m_stg7_ld53__p__15_rp__c____stg7_ld54_value = stg7_stg7_ld53_merged1837_read_bundle_read(stg7/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg7_ld53_cu1836(stg7__lp_16_m_stg7_ld53__p__15_rp__c____stg7_ld54_value);
	// Produce: stg7_to_gp_1552
	stg7_to_gp_1552.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg7_1_merged1760(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, stg7_cache& stg7, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg6_FIFO_buf112
	auto stg6_FIFO_buf112_1_m__lp__lp_16_m_stg7_1__p__15_rp___p___m_7_rp___p___m_1_p_8_c______1_m_stg7_0__p__0_p_0_value = stg6_FIFO_buf112_stg7_1_merged1760_read_bundle_read(stg6_FIFO_buf112/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg7_1_cu1758(stg6_FIFO_buf112_1_m__lp__lp_16_m_stg7_1__p__15_rp___p___m_7_rp___p___m_1_p_8_c______1_m_stg7_0__p__0_p_0_value);
	// Produce: stg7
	stg7_stg7_1_merged1760_write_bundle_write(/* arg names */compute_result, stg7, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg6_to_gp_1448_ld113_merged1804(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg6_to_gp_1448, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg6_to_gp_1448
	auto stg6_to_gp_1448__lp_16_m_stg6_to_gp_1448_ld113__p__15_rp__c____stg6_to_gp_1448_ld114_value = stg6_to_gp_1448.read();
	auto compute_result = stg6_to_gp_1448_ld113_cu1803(stg6_to_gp_1448__lp_16_m_stg6_to_gp_1448_ld113__p__15_rp__c____stg6_to_gp_1448_ld114_value);
	// Produce: stg6_FIFO_buf112
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1804_write_bundle_write(/* arg names */compute_result, stg6_FIFO_buf112, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg6_to_gp_1448_ld114_stg7_0_stg7_ld54_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg6_to_gp_1448, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg7_to_gp_1552) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg6_to_gp_1448_ld114_stg7_0_stg7_ld54__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg6_FIFO_buf112_cache stg6_FIFO_buf112;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg7_cache stg7;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126; stg7_ld53_merged1837[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 25] : 0 <= d1 <= 1086 and 0 <= d2 <= 126; stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
//   { stg7_1_merged1760[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 24] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
// Condition for stg7_1_merged1760(((((-24 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-8 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg7_ld53_merged1837[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 25] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
// Condition for stg7_ld53_merged1837(((((-25 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-8 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg6_to_gp_1448_ld113_merged1804[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 23] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
// Condition for stg6_to_gp_1448_ld113_merged1804(((((-23 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-7 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : i1 <= 1094 and i2 <= 134 and 23 <= i3 <= 24 and i3 <= 16 + i2 and i3 <= 16 + i1; [0, i1, i2, 25] : 8 <= i1 <= 1094 and 8 <= i2 <= 134 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 7; i1 <= 1094; i1++) {
	    for (int i2 = 7; i2 <= 134; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg6_to_gp_1448_ld113_merged1804(stg6_to_gp_1448 /* buf name */, stg6_FIFO_buf112, 0, ((-7 + 1*i1)), ((-7 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 8 and i2 >= 8 }
	        // { [i0, i1, i2] : i1 >= 8 and i2 >= 8 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : -8 + i2 >= 0 }
	        if ((((((-8 + 1*i1)) >= 0) && (((-8 + 1*i2)) >= 0)))) {
	          stg7_1_merged1760(stg6_FIFO_buf112 /* buf name */, stg7, 0, ((-8 + 1*i1)), ((-8 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 8 and i2 >= 8 }
	        // { [i0, i1, i2] : i1 >= 8 and i2 >= 8 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : -8 + i2 >= 0 }
	        if ((((((-8 + 1*i1)) >= 0) && (((-8 + 1*i2)) >= 0)))) {
	          stg7_ld53_merged1837(stg7 /* buf name */, stg7_to_gp_1552, 0, ((-8 + 1*i1)), ((-8 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg8_1_merged1757(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, stg8_cache& stg8, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg7_FIFO_buf116
	auto stg7_FIFO_buf116_1_m__lp__lp_16_m_stg8_1__p__15_rp___p___m_6_rp___p___m_1_p_7_c______1_m_stg8_0__p__0_p_0_value = stg7_FIFO_buf116_stg8_1_merged1757_read_bundle_read(stg7_FIFO_buf116/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg8_1_cu1755(stg7_FIFO_buf116_1_m__lp__lp_16_m_stg8_1__p__15_rp___p___m_6_rp___p___m_1_p_7_c______1_m_stg8_0__p__0_p_0_value);
	// Produce: stg8
	stg8_stg8_1_merged1757_write_bundle_write(/* arg names */compute_result, stg8, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg7_to_gp_1552_ld117_merged1798(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg7_to_gp_1552, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg7_to_gp_1552
	auto stg7_to_gp_1552__lp_16_m_stg7_to_gp_1552_ld117__p__15_rp__c____stg7_to_gp_1552_ld118_value = stg7_to_gp_1552.read();
	auto compute_result = stg7_to_gp_1552_ld117_cu1797(stg7_to_gp_1552__lp_16_m_stg7_to_gp_1552_ld117__p__15_rp__c____stg7_to_gp_1552_ld118_value);
	// Produce: stg7_FIFO_buf116
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1798_write_bundle_write(/* arg names */compute_result, stg7_FIFO_buf116, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg8_ld57_merged1828(stg8_cache& stg8, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg8_to_gp_1656, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg8
	auto stg8__lp_16_m_stg8_ld57__p__15_rp__c____stg8_ld58_value = stg8_stg8_ld57_merged1828_read_bundle_read(stg8/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg8_ld57_cu1827(stg8__lp_16_m_stg8_ld57__p__15_rp__c____stg8_ld58_value);
	// Produce: stg8_to_gp_1656
	stg8_to_gp_1656.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg7_to_gp_1552_ld118_stg8_0_stg8_ld58_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg7_to_gp_1552, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg8_to_gp_1656) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg7_to_gp_1552_ld118_stg8_0_stg8_ld58__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg7_FIFO_buf116_cache stg7_FIFO_buf116;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg8_cache stg8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg8_ld57_merged1828[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 28] : 0 <= d1 <= 1085 and 0 <= d2 <= 125; stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126; stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
//   { stg8_ld57_merged1828[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 28] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
// Condition for stg8_ld57_merged1828(((((-28 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-9 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-9 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg7_to_gp_1552_ld117_merged1798[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 26] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
// Condition for stg7_to_gp_1552_ld117_merged1798(((((-26 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-8 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg8_1_merged1757[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 27] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
// Condition for stg8_1_merged1757(((((-27 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-9 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-9 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : i1 <= 1094 and i2 <= 134 and 26 <= i3 <= 27 and i3 <= 18 + i2 and i3 <= 18 + i1; [0, i1, i2, 28] : 9 <= i1 <= 1094 and 9 <= i2 <= 134 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 8; i1 <= 1094; i1++) {
	    for (int i2 = 8; i2 <= 134; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg7_to_gp_1552_ld117_merged1798(stg7_to_gp_1552 /* buf name */, stg7_FIFO_buf116, 0, ((-8 + 1*i1)), ((-8 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 9 and i2 >= 9 }
	        // { [i0, i1, i2] : i1 >= 9 and i2 >= 9 }
	          // { [i0, i1, i2] : -9 + i1 >= 0 }
	          // { [i0, i1, i2] : -9 + i2 >= 0 }
	        if ((((((-9 + 1*i1)) >= 0) && (((-9 + 1*i2)) >= 0)))) {
	          stg8_1_merged1757(stg7_FIFO_buf116 /* buf name */, stg8, 0, ((-9 + 1*i1)), ((-9 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 9 and i2 >= 9 }
	        // { [i0, i1, i2] : i1 >= 9 and i2 >= 9 }
	          // { [i0, i1, i2] : -9 + i1 >= 0 }
	          // { [i0, i1, i2] : -9 + i2 >= 0 }
	        if ((((((-9 + 1*i1)) >= 0) && (((-9 + 1*i2)) >= 0)))) {
	          stg8_ld57_merged1828(stg8 /* buf name */, stg8_to_gp_1656, 0, ((-9 + 1*i1)), ((-9 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg9_ld61_merged1845(stg9_cache& stg9, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg9_to_gp_360, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg9
	auto stg9__lp_16_m_stg9_ld61__p__15_rp__c____stg9_ld62_value = stg9_stg9_ld61_merged1845_read_bundle_read(stg9/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg9_ld61_cu1844(stg9__lp_16_m_stg9_ld61__p__15_rp__c____stg9_ld62_value);
	// Produce: stg9_to_gp_360
	stg9_to_gp_360.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg9_1_merged1810(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, stg9_cache& stg9, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg8_FIFO_buf120
	auto stg8_FIFO_buf120_1_m__lp__lp_16_m_stg9_1__p__15_rp___p___m_5_rp___p___m_1_p_6_c______1_m_stg9_0__p__0_p_0_value = stg8_FIFO_buf120_stg9_1_merged1810_read_bundle_read(stg8_FIFO_buf120/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg9_1_cu1808(stg8_FIFO_buf120_1_m__lp__lp_16_m_stg9_1__p__15_rp___p___m_5_rp___p___m_1_p_6_c______1_m_stg9_0__p__0_p_0_value);
	// Produce: stg9
	stg9_stg9_1_merged1810_write_bundle_write(/* arg names */compute_result, stg9, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg8_to_gp_1656_ld121_merged1746(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg8_to_gp_1656, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg8_to_gp_1656
	auto stg8_to_gp_1656__lp_16_m_stg8_to_gp_1656_ld121__p__15_rp__c____stg8_to_gp_1656_ld122_value = stg8_to_gp_1656.read();
	auto compute_result = stg8_to_gp_1656_ld121_cu1745(stg8_to_gp_1656__lp_16_m_stg8_to_gp_1656_ld121__p__15_rp__c____stg8_to_gp_1656_ld122_value);
	// Produce: stg8_FIFO_buf120
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1746_write_bundle_write(/* arg names */compute_result, stg8_FIFO_buf120, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg8_to_gp_1656_ld122_stg9_0_stg9_ld62_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg8_to_gp_1656, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg9_to_gp_360) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg8_to_gp_1656_ld122_stg9_0_stg9_ld62__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg8_FIFO_buf120_cache stg8_FIFO_buf120;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg9_cache stg9;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125; stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124; stg9_ld61_merged1845[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 31] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
//   { stg8_to_gp_1656_ld121_merged1746[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 29] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
// Condition for stg8_to_gp_1656_ld121_merged1746(((((-29 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-9 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-9 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg9_1_merged1810[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 30] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
// Condition for stg9_1_merged1810(((((-30 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-10 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg9_ld61_merged1845[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 31] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
// Condition for stg9_ld61_merged1845(((((-31 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-10 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : i1 <= 1094 and i2 <= 134 and 29 <= i3 <= 30 and i3 <= 20 + i2 and i3 <= 20 + i1; [0, i1, i2, 31] : 10 <= i1 <= 1094 and 10 <= i2 <= 134 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 9; i1 <= 1094; i1++) {
	    for (int i2 = 9; i2 <= 134; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg8_to_gp_1656_ld121_merged1746(stg8_to_gp_1656 /* buf name */, stg8_FIFO_buf120, 0, ((-9 + 1*i1)), ((-9 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 10 and i2 >= 10 }
	        // { [i0, i1, i2] : i1 >= 10 and i2 >= 10 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : -10 + i2 >= 0 }
	        if ((((((-10 + 1*i1)) >= 0) && (((-10 + 1*i2)) >= 0)))) {
	          stg9_1_merged1810(stg8_FIFO_buf120 /* buf name */, stg9, 0, ((-10 + 1*i1)), ((-10 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 10 and i2 >= 10 }
	        // { [i0, i1, i2] : i1 >= 10 and i2 >= 10 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : -10 + i2 >= 0 }
	        if ((((((-10 + 1*i1)) >= 0) && (((-10 + 1*i2)) >= 0)))) {
	          stg9_ld61_merged1845(stg9 /* buf name */, stg9_to_gp_360, 0, ((-10 + 1*i1)), ((-10 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg0_ld5_merged1847(stg0_cache& stg0, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg0_to_gp_84, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg0
	auto stg0__lp_16_m_stg0_ld5__p__15_rp__c____stg0_ld6_value = stg0_stg0_ld5_merged1847_read_bundle_read(stg0/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg0_ld5_cu1846(stg0__lp_16_m_stg0_ld5__p__15_rp__c____stg0_ld6_value);
	// Produce: stg0_to_gp_84
	stg0_to_gp_84.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg0_1_merged1853(in_FIFO_buf64_cache& in_FIFO_buf64, stg0_cache& stg0, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in_FIFO_buf64
	auto in_FIFO_buf64_1_m__lp__lp_16_m_stg0_1__p__15_rp___p___m_14_rp___p___m_1_p_15_c______1_m_stg0_0__p__0_p_0_value = in_FIFO_buf64_stg0_1_merged1853_read_bundle_read(in_FIFO_buf64/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg0_1_cu1851(in_FIFO_buf64_1_m__lp__lp_16_m_stg0_1__p__15_rp___p___m_14_rp___p___m_1_p_15_c______1_m_stg0_0__p__0_p_0_value);
	// Produce: stg0
	stg0_stg0_1_merged1853_write_bundle_write(/* arg names */compute_result, stg0, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in_to_gp_20_ld65_merged1780(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */in_to_gp_20, in_FIFO_buf64_cache& in_FIFO_buf64, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in_to_gp_20
	auto in_to_gp_20__lp_16_m_in_to_gp_20_ld65__p__15_rp__c____in_to_gp_20_ld66_value = in_to_gp_20.read();
	auto compute_result = in_to_gp_20_ld65_cu1779(in_to_gp_20__lp_16_m_in_to_gp_20_ld65__p__15_rp__c____in_to_gp_20_ld66_value);
	// Produce: in_FIFO_buf64
	in_FIFO_buf64_in_to_gp_20_ld65_merged1780_write_bundle_write(/* arg names */compute_result, in_FIFO_buf64, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_in_to_gp_20_ld66_stg0_0_stg0_ld6_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */in_to_gp_20, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg0_to_gp_84) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_in_to_gp_20_ld66_stg0_0_stg0_ld6__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  in_FIFO_buf64_cache in_FIFO_buf64;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg0_cache stg0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133; stg0_ld5_merged1847[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 4] : 0 <= d1 <= 1093 and 0 <= d2 <= 133; in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
//   { stg0_1_merged1853[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 3] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
// Condition for stg0_1_merged1853(((((-3 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-1 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg0_ld5_merged1847[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 4] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
// Condition for stg0_ld5_merged1847(((((-4 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-1 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { in_to_gp_20_ld65_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
// Condition for in_to_gp_20_ld65_merged1780(((((-2 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : i1 <= 1094 and i2 <= 134 and 2 <= i3 <= 3 and i3 <= 2 + i2 and i3 <= 2 + i1; [0, i1, i2, 4] : 0 < i1 <= 1094 and 0 < i2 <= 134 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 1094; i1++) {
	    for (int i2 = 0; i2 <= 134; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          in_to_gp_20_ld65_merged1780(in_to_gp_20 /* buf name */, in_FIFO_buf64, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i1 > 0 and i2 > 0 }
	        // { [i0, i1, i2] : i1 > 0 and i2 > 0 }
	          // { [i0, i1, i2] : -1 + i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1 + 1*i1)) >= 0) && (((-1 + 1*i2)) >= 0)))) {
	          stg0_1_merged1853(in_FIFO_buf64 /* buf name */, stg0, 0, ((-1 + 1*i1)), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 > 0 and i2 > 0 }
	        // { [i0, i1, i2] : i1 > 0 and i2 > 0 }
	          // { [i0, i1, i2] : -1 + i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1 + 1*i1)) >= 0) && (((-1 + 1*i2)) >= 0)))) {
	          stg0_ld5_merged1847(stg0 /* buf name */, stg0_to_gp_84, 0, ((-1 + 1*i1)), ((-1 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg10_1_merged1835(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, stg10_cache& stg10, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg9_FIFO_buf124
	auto stg9_FIFO_buf124_1_m__lp__lp_16_m_stg10_1__p__15_rp___p___m_4_rp___p___m_1_p_5_c______1_m_stg10_0__p__0_p_0_value = stg9_FIFO_buf124_stg10_1_merged1835_read_bundle_read(stg9_FIFO_buf124/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg10_1_cu1833(stg9_FIFO_buf124_1_m__lp__lp_16_m_stg10_1__p__15_rp___p___m_4_rp___p___m_1_p_5_c______1_m_stg10_0__p__0_p_0_value);
	// Produce: stg10
	stg10_stg10_1_merged1835_write_bundle_write(/* arg names */compute_result, stg10, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg10_ld13_merged1855(stg10_cache& stg10, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg10_to_gp_412, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg10
	auto stg10__lp_16_m_stg10_ld13__p__15_rp__c____stg10_ld14_value = stg10_stg10_ld13_merged1855_read_bundle_read(stg10/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg10_ld13_cu1854(stg10__lp_16_m_stg10_ld13__p__15_rp__c____stg10_ld14_value);
	// Produce: stg10_to_gp_412
	stg10_to_gp_412.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg9_to_gp_360_ld125_merged1800(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg9_to_gp_360, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg9_to_gp_360
	auto stg9_to_gp_360__lp_16_m_stg9_to_gp_360_ld125__p__15_rp__c____stg9_to_gp_360_ld126_value = stg9_to_gp_360.read();
	auto compute_result = stg9_to_gp_360_ld125_cu1799(stg9_to_gp_360__lp_16_m_stg9_to_gp_360_ld125__p__15_rp__c____stg9_to_gp_360_ld126_value);
	// Produce: stg9_FIFO_buf124
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1800_write_bundle_write(/* arg names */compute_result, stg9_FIFO_buf124, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg10_0_stg10_ld14_stg9_to_gp_360_ld126_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg9_to_gp_360, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg10_to_gp_412) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg10_0_stg10_ld14_stg9_to_gp_360_ld126__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg10_cache stg10;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg9_FIFO_buf124_cache stg9_FIFO_buf124;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124; stg10_ld13_merged1855[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 34] : 0 <= d1 <= 1083 and 0 <= d2 <= 123; stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
//   { stg9_to_gp_360_ld125_merged1800[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 32] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
// Condition for stg9_to_gp_360_ld125_merged1800(((((-32 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-10 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg10_ld13_merged1855[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 34] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
// Condition for stg10_ld13_merged1855(((((-34 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-11 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-11 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg10_1_merged1835[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 33] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
// Condition for stg10_1_merged1835(((((-33 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-11 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-11 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : i1 <= 1094 and i2 <= 134 and 32 <= i3 <= 33 and i3 <= 22 + i2 and i3 <= 22 + i1; [0, i1, i2, 34] : 11 <= i1 <= 1094 and 11 <= i2 <= 134 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 10; i1 <= 1094; i1++) {
	    for (int i2 = 10; i2 <= 134; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg9_to_gp_360_ld125_merged1800(stg9_to_gp_360 /* buf name */, stg9_FIFO_buf124, 0, ((-10 + 1*i1)), ((-10 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 11 and i2 >= 11 }
	        // { [i0, i1, i2] : i1 >= 11 and i2 >= 11 }
	          // { [i0, i1, i2] : -11 + i1 >= 0 }
	          // { [i0, i1, i2] : -11 + i2 >= 0 }
	        if ((((((-11 + 1*i1)) >= 0) && (((-11 + 1*i2)) >= 0)))) {
	          stg10_1_merged1835(stg9_FIFO_buf124 /* buf name */, stg10, 0, ((-11 + 1*i1)), ((-11 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 11 and i2 >= 11 }
	        // { [i0, i1, i2] : i1 >= 11 and i2 >= 11 }
	          // { [i0, i1, i2] : -11 + i1 >= 0 }
	          // { [i0, i1, i2] : -11 + i2 >= 0 }
	        if ((((((-11 + 1*i1)) >= 0) && (((-11 + 1*i2)) >= 0)))) {
	          stg10_ld13_merged1855(stg10 /* buf name */, stg10_to_gp_412, 0, ((-11 + 1*i1)), ((-11 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg10_to_gp_412_ld77_merged1790(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg10_to_gp_412, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg10_to_gp_412
	auto stg10_to_gp_412__lp_16_m_stg10_to_gp_412_ld77__p__15_rp__c____stg10_to_gp_412_ld78_value = stg10_to_gp_412.read();
	auto compute_result = stg10_to_gp_412_ld77_cu1789(stg10_to_gp_412__lp_16_m_stg10_to_gp_412_ld77__p__15_rp__c____stg10_to_gp_412_ld78_value);
	// Produce: stg10_FIFO_buf76
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1790_write_bundle_write(/* arg names */compute_result, stg10_FIFO_buf76, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg11_1_merged1840(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, stg11_cache& stg11, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg10_FIFO_buf76
	auto stg10_FIFO_buf76_1_m__lp__lp_16_m_stg11_1__p__15_rp___p___m_3_rp___p___m_1_p_4_c______1_m_stg11_0__p__0_p_0_value = stg10_FIFO_buf76_stg11_1_merged1840_read_bundle_read(stg10_FIFO_buf76/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg11_1_cu1838(stg10_FIFO_buf76_1_m__lp__lp_16_m_stg11_1__p__15_rp___p___m_3_rp___p___m_1_p_4_c______1_m_stg11_0__p__0_p_0_value);
	// Produce: stg11
	stg11_stg11_1_merged1840_write_bundle_write(/* arg names */compute_result, stg11, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg11_ld17_merged1812(stg11_cache& stg11, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg11_to_gp_516, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg11
	auto stg11__lp_16_m_stg11_ld17__p__15_rp__c____stg11_ld18_value = stg11_stg11_ld17_merged1812_read_bundle_read(stg11/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg11_ld17_cu1811(stg11__lp_16_m_stg11_ld17__p__15_rp__c____stg11_ld18_value);
	// Produce: stg11_to_gp_516
	stg11_to_gp_516.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg10_to_gp_412_ld78_stg11_0_stg11_ld18_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg10_to_gp_412, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg11_to_gp_516) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg10_to_gp_412_ld78_stg11_0_stg11_ld18__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg10_FIFO_buf76_cache stg10_FIFO_buf76;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg11_cache stg11;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122; stg11_ld17_merged1812[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 37] : 0 <= d1 <= 1082 and 0 <= d2 <= 122; stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
//   { stg11_1_merged1840[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 36] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
// Condition for stg11_1_merged1840(((((-36 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-12 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-12 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg11_ld17_merged1812[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 37] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
// Condition for stg11_ld17_merged1812(((((-37 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-12 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-12 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg10_to_gp_412_ld77_merged1790[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 35] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
// Condition for stg10_to_gp_412_ld77_merged1790(((((-35 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-11 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-11 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : i1 <= 1094 and i2 <= 134 and 35 <= i3 <= 36 and i3 <= 24 + i2 and i3 <= 24 + i1; [0, i1, i2, 37] : 12 <= i1 <= 1094 and 12 <= i2 <= 134 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 11; i1 <= 1094; i1++) {
	    for (int i2 = 11; i2 <= 134; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg10_to_gp_412_ld77_merged1790(stg10_to_gp_412 /* buf name */, stg10_FIFO_buf76, 0, ((-11 + 1*i1)), ((-11 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 12 and i2 >= 12 }
	        // { [i0, i1, i2] : i1 >= 12 and i2 >= 12 }
	          // { [i0, i1, i2] : -12 + i1 >= 0 }
	          // { [i0, i1, i2] : -12 + i2 >= 0 }
	        if ((((((-12 + 1*i1)) >= 0) && (((-12 + 1*i2)) >= 0)))) {
	          stg11_1_merged1840(stg10_FIFO_buf76 /* buf name */, stg11, 0, ((-12 + 1*i1)), ((-12 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 12 and i2 >= 12 }
	        // { [i0, i1, i2] : i1 >= 12 and i2 >= 12 }
	          // { [i0, i1, i2] : -12 + i1 >= 0 }
	          // { [i0, i1, i2] : -12 + i2 >= 0 }
	        if ((((((-12 + 1*i1)) >= 0) && (((-12 + 1*i2)) >= 0)))) {
	          stg11_ld17_merged1812(stg11 /* buf name */, stg11_to_gp_516, 0, ((-12 + 1*i1)), ((-12 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg11_to_gp_516_ld81_merged1786(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg11_to_gp_516, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg11_to_gp_516
	auto stg11_to_gp_516__lp_16_m_stg11_to_gp_516_ld81__p__15_rp__c____stg11_to_gp_516_ld82_value = stg11_to_gp_516.read();
	auto compute_result = stg11_to_gp_516_ld81_cu1785(stg11_to_gp_516__lp_16_m_stg11_to_gp_516_ld81__p__15_rp__c____stg11_to_gp_516_ld82_value);
	// Produce: stg11_FIFO_buf80
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1786_write_bundle_write(/* arg names */compute_result, stg11_FIFO_buf80, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg12_1_merged1820(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, stg12_cache& stg12, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg11_FIFO_buf80
	auto stg11_FIFO_buf80_1_m__lp__lp_16_m_stg12_1__p__15_rp___p___m_2_rp___p___m_1_p_3_c______1_m_stg12_0__p__0_p_0_value = stg11_FIFO_buf80_stg12_1_merged1820_read_bundle_read(stg11_FIFO_buf80/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg12_1_cu1818(stg11_FIFO_buf80_1_m__lp__lp_16_m_stg12_1__p__15_rp___p___m_2_rp___p___m_1_p_3_c______1_m_stg12_0__p__0_p_0_value);
	// Produce: stg12
	stg12_stg12_1_merged1820_write_bundle_write(/* arg names */compute_result, stg12, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg12_ld21_merged1817(stg12_cache& stg12, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg12_to_gp_620, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg12
	auto stg12__lp_16_m_stg12_ld21__p__15_rp__c____stg12_ld22_value = stg12_stg12_ld21_merged1817_read_bundle_read(stg12/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg12_ld21_cu1816(stg12__lp_16_m_stg12_ld21__p__15_rp__c____stg12_ld22_value);
	// Produce: stg12_to_gp_620
	stg12_to_gp_620.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg11_to_gp_516_ld82_stg12_0_stg12_ld22_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg11_to_gp_516, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg12_to_gp_620) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg11_to_gp_516_ld82_stg12_0_stg12_ld22__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg11_FIFO_buf80_cache stg11_FIFO_buf80;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg12_cache stg12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121; stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122; stg12_ld21_merged1817[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 40] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
//   { stg12_1_merged1820[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 39] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
// Condition for stg12_1_merged1820(((((-39 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-13 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-13 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg11_to_gp_516_ld81_merged1786[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 38] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
// Condition for stg11_to_gp_516_ld81_merged1786(((((-38 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-12 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-12 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg12_ld21_merged1817[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 40] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
// Condition for stg12_ld21_merged1817(((((-40 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-13 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-13 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : i1 <= 1094 and i2 <= 134 and 38 <= i3 <= 39 and i3 <= 26 + i2 and i3 <= 26 + i1; [0, i1, i2, 40] : 13 <= i1 <= 1094 and 13 <= i2 <= 134 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 12; i1 <= 1094; i1++) {
	    for (int i2 = 12; i2 <= 134; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg11_to_gp_516_ld81_merged1786(stg11_to_gp_516 /* buf name */, stg11_FIFO_buf80, 0, ((-12 + 1*i1)), ((-12 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 13 and i2 >= 13 }
	        // { [i0, i1, i2] : i1 >= 13 and i2 >= 13 }
	          // { [i0, i1, i2] : -13 + i1 >= 0 }
	          // { [i0, i1, i2] : -13 + i2 >= 0 }
	        if ((((((-13 + 1*i1)) >= 0) && (((-13 + 1*i2)) >= 0)))) {
	          stg12_1_merged1820(stg11_FIFO_buf80 /* buf name */, stg12, 0, ((-13 + 1*i1)), ((-13 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 13 and i2 >= 13 }
	        // { [i0, i1, i2] : i1 >= 13 and i2 >= 13 }
	          // { [i0, i1, i2] : -13 + i1 >= 0 }
	          // { [i0, i1, i2] : -13 + i2 >= 0 }
	        if ((((((-13 + 1*i1)) >= 0) && (((-13 + 1*i2)) >= 0)))) {
	          stg12_ld21_merged1817(stg12 /* buf name */, stg12_to_gp_620, 0, ((-13 + 1*i1)), ((-13 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg12_to_gp_620_ld85_merged1784(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg12_to_gp_620, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg12_to_gp_620
	auto stg12_to_gp_620__lp_16_m_stg12_to_gp_620_ld85__p__15_rp__c____stg12_to_gp_620_ld86_value = stg12_to_gp_620.read();
	auto compute_result = stg12_to_gp_620_ld85_cu1783(stg12_to_gp_620__lp_16_m_stg12_to_gp_620_ld85__p__15_rp__c____stg12_to_gp_620_ld86_value);
	// Produce: stg12_FIFO_buf84
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1784_write_bundle_write(/* arg names */compute_result, stg12_FIFO_buf84, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg13_1_merged1823(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, stg13_cache& stg13, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg12_FIFO_buf84
	auto stg12_FIFO_buf84_1_m__lp__lp_16_m_stg13_1__p__15_rp___p___m_1_rp___p___m_1_p_2_c______1_m_stg13_0__p__0_p_0_value = stg12_FIFO_buf84_stg13_1_merged1823_read_bundle_read(stg12_FIFO_buf84/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg13_1_cu1821(stg12_FIFO_buf84_1_m__lp__lp_16_m_stg13_1__p__15_rp___p___m_1_rp___p___m_1_p_2_c______1_m_stg13_0__p__0_p_0_value);
	// Produce: stg13
	stg13_stg13_1_merged1823_write_bundle_write(/* arg names */compute_result, stg13, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg13_ld25_merged1770(stg13_cache& stg13, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg13_to_gp_724, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg13
	auto stg13__lp_16_m_stg13_ld25__p__15_rp__c____stg13_ld26_value = stg13_stg13_ld25_merged1770_read_bundle_read(stg13/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg13_ld25_cu1769(stg13__lp_16_m_stg13_ld25__p__15_rp__c____stg13_ld26_value);
	// Produce: stg13_to_gp_724
	stg13_to_gp_724.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg12_to_gp_620_ld86_stg13_0_stg13_ld26_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg12_to_gp_620, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg13_to_gp_724) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg12_to_gp_620_ld86_stg13_0_stg13_ld26__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg12_FIFO_buf84_cache stg12_FIFO_buf84;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg13_cache stg13;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120; stg13_ld25_merged1770[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 43] : 0 <= d1 <= 1080 and 0 <= d2 <= 120; stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
//   { stg13_1_merged1823[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 42] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
// Condition for stg13_1_merged1823(((((-42 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-14 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg13_ld25_merged1770[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 43] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
// Condition for stg13_ld25_merged1770(((((-43 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-14 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg12_to_gp_620_ld85_merged1784[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 41] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
// Condition for stg12_to_gp_620_ld85_merged1784(((((-41 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-13 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-13 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : i1 <= 1094 and i2 <= 134 and 41 <= i3 <= 42 and i3 <= 28 + i2 and i3 <= 28 + i1; [0, i1, i2, 43] : 14 <= i1 <= 1094 and 14 <= i2 <= 134 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 13; i1 <= 1094; i1++) {
	    for (int i2 = 13; i2 <= 134; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg12_to_gp_620_ld85_merged1784(stg12_to_gp_620 /* buf name */, stg12_FIFO_buf84, 0, ((-13 + 1*i1)), ((-13 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 14 and i2 >= 14 }
	        // { [i0, i1, i2] : i1 >= 14 and i2 >= 14 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -14 + i2 >= 0 }
	        if ((((((-14 + 1*i1)) >= 0) && (((-14 + 1*i2)) >= 0)))) {
	          stg13_1_merged1823(stg12_FIFO_buf84 /* buf name */, stg13, 0, ((-14 + 1*i1)), ((-14 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 14 and i2 >= 14 }
	        // { [i0, i1, i2] : i1 >= 14 and i2 >= 14 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -14 + i2 >= 0 }
	        if ((((((-14 + 1*i1)) >= 0) && (((-14 + 1*i2)) >= 0)))) {
	          stg13_ld25_merged1770(stg13 /* buf name */, stg13_to_gp_724, 0, ((-14 + 1*i1)), ((-14 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg14_1_merged1826(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, stg14_cache& stg14, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg13_FIFO_buf88
	auto stg13_FIFO_buf88_1_m__lp_16_m_stg14_1__p__15_rp___p___m_1_p_1_c_____1_m_stg14_0__p__0_p_0_value = stg13_FIFO_buf88_stg14_1_merged1826_read_bundle_read(stg13_FIFO_buf88/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg14_1_cu1824(stg13_FIFO_buf88_1_m__lp_16_m_stg14_1__p__15_rp___p___m_1_p_1_c_____1_m_stg14_0__p__0_p_0_value);
	// Produce: stg14
	stg14_stg14_1_merged1826_write_bundle_write(/* arg names */compute_result, stg14, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg13_to_gp_724_ld89_merged1765(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg13_to_gp_724, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg13_to_gp_724
	auto stg13_to_gp_724__lp_16_m_stg13_to_gp_724_ld89__p__15_rp__c____stg13_to_gp_724_ld90_value = stg13_to_gp_724.read();
	auto compute_result = stg13_to_gp_724_ld89_cu1764(stg13_to_gp_724__lp_16_m_stg13_to_gp_724_ld89__p__15_rp__c____stg13_to_gp_724_ld90_value);
	// Produce: stg13_FIFO_buf88
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1765_write_bundle_write(/* arg names */compute_result, stg13_FIFO_buf88, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg14_ld29_merged1754(stg14_cache& stg14, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg14_to_gp_128, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg14
	auto stg14__lp_16_m_stg14_ld29__p__15_rp__c____stg14_ld30_value = stg14_stg14_ld29_merged1754_read_bundle_read(stg14/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg14_ld29_cu1753(stg14__lp_16_m_stg14_ld29__p__15_rp__c____stg14_ld30_value);
	// Produce: stg14_to_gp_128
	stg14_to_gp_128.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg13_to_gp_724_ld90_stg14_0_stg14_ld30_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg13_to_gp_724, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg14_to_gp_128) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg13_to_gp_724_ld90_stg14_0_stg14_ld30__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg13_FIFO_buf88_cache stg13_FIFO_buf88;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg14_cache stg14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120; stg14_ld29_merged1754[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 119; stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
//   { stg13_to_gp_724_ld89_merged1765[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 44] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
// Condition for stg13_to_gp_724_ld89_merged1765(((((-44 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-14 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg14_ld29_merged1754[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
// Condition for stg14_ld29_merged1754(((((-46 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-15 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-15 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg14_1_merged1826[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
// Condition for stg14_1_merged1826(((((-45 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-15 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-15 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : i1 <= 1094 and i2 <= 134 and 44 <= i3 <= 45 and i3 <= 30 + i2 and i3 <= 30 + i1; [0, i1, i2, 46] : 15 <= i1 <= 1094 and 15 <= i2 <= 134 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 1094; i1++) {
	    for (int i2 = 14; i2 <= 134; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg13_to_gp_724_ld89_merged1765(stg13_to_gp_724 /* buf name */, stg13_FIFO_buf88, 0, ((-14 + 1*i1)), ((-14 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 15 and i2 >= 15 }
	        // { [i0, i1, i2] : i1 >= 15 and i2 >= 15 }
	          // { [i0, i1, i2] : -15 + i1 >= 0 }
	          // { [i0, i1, i2] : -15 + i2 >= 0 }
	        if ((((((-15 + 1*i1)) >= 0) && (((-15 + 1*i2)) >= 0)))) {
	          stg14_1_merged1826(stg13_FIFO_buf88 /* buf name */, stg14, 0, ((-15 + 1*i1)), ((-15 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 15 and i2 >= 15 }
	        // { [i0, i1, i2] : i1 >= 15 and i2 >= 15 }
	          // { [i0, i1, i2] : -15 + i1 >= 0 }
	          // { [i0, i1, i2] : -15 + i2 >= 0 }
	        if ((((((-15 + 1*i1)) >= 0) && (((-15 + 1*i2)) >= 0)))) {
	          stg14_ld29_merged1754(stg14 /* buf name */, stg14_to_gp_128, 0, ((-15 + 1*i1)), ((-15 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg0_to_gp_84_ld69_merged1802(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg0_to_gp_84, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg0_to_gp_84
	auto stg0_to_gp_84__lp_16_m_stg0_to_gp_84_ld69__p__15_rp__c____stg0_to_gp_84_ld70_value = stg0_to_gp_84.read();
	auto compute_result = stg0_to_gp_84_ld69_cu1801(stg0_to_gp_84__lp_16_m_stg0_to_gp_84_ld69__p__15_rp__c____stg0_to_gp_84_ld70_value);
	// Produce: stg0_FIFO_buf68
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1802_write_bundle_write(/* arg names */compute_result, stg0_FIFO_buf68, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg1_1_merged1850(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, stg1_cache& stg1, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg0_FIFO_buf68
	auto stg0_FIFO_buf68_1_m__lp__lp_16_m_stg1_1__p__15_rp___p___m_13_rp___p___m_1_p_14_c______1_m_stg1_0__p__0_p_0_value = stg0_FIFO_buf68_stg1_1_merged1850_read_bundle_read(stg0_FIFO_buf68/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg1_1_cu1848(stg0_FIFO_buf68_1_m__lp__lp_16_m_stg1_1__p__15_rp___p___m_13_rp___p___m_1_p_14_c______1_m_stg1_0__p__0_p_0_value);
	// Produce: stg1
	stg1_stg1_1_merged1850_write_bundle_write(/* arg names */compute_result, stg1, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg1_ld9_merged1859(stg1_cache& stg1, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg1_to_gp_98, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg1
	auto stg1__lp_16_m_stg1_ld9__p__15_rp__c____stg1_ld10_value = stg1_stg1_ld9_merged1859_read_bundle_read(stg1/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg1_ld9_cu1858(stg1__lp_16_m_stg1_ld9__p__15_rp__c____stg1_ld10_value);
	// Produce: stg1_to_gp_98
	stg1_to_gp_98.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg0_to_gp_84_ld70_stg1_0_stg1_ld10_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg0_to_gp_84, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg1_to_gp_98) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg0_to_gp_84_ld70_stg1_0_stg1_ld10__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg0_FIFO_buf68_cache stg0_FIFO_buf68;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg1_cache stg1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133; stg1_ld9_merged1859[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 7] : 0 <= d1 <= 1092 and 0 <= d2 <= 132; stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
//   { stg0_to_gp_84_ld69_merged1802[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 5] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
// Condition for stg0_to_gp_84_ld69_merged1802(((((-5 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-1 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg1_ld9_merged1859[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 7] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
// Condition for stg1_ld9_merged1859(((((-7 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg1_1_merged1850[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 6] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
// Condition for stg1_1_merged1850(((((-6 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : i1 <= 1094 and i2 <= 134 and 5 <= i3 <= 6 and i3 <= 4 + i2 and i3 <= 4 + i1; [0, i1, i2, 7] : 2 <= i1 <= 1094 and 2 <= i2 <= 134 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 1; i1 <= 1094; i1++) {
	    for (int i2 = 1; i2 <= 134; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg0_to_gp_84_ld69_merged1802(stg0_to_gp_84 /* buf name */, stg0_FIFO_buf68, 0, ((-1 + 1*i1)), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 2 and i2 >= 2 }
	        // { [i0, i1, i2] : i1 >= 2 and i2 >= 2 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	        if ((((((-2 + 1*i1)) >= 0) && (((-2 + 1*i2)) >= 0)))) {
	          stg1_1_merged1850(stg0_FIFO_buf68 /* buf name */, stg1, 0, ((-2 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 2 and i2 >= 2 }
	        // { [i0, i1, i2] : i1 >= 2 and i2 >= 2 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	        if ((((((-2 + 1*i1)) >= 0) && (((-2 + 1*i2)) >= 0)))) {
	          stg1_ld9_merged1859(stg1 /* buf name */, stg1_to_gp_98, 0, ((-2 + 1*i1)), ((-2 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg1_to_gp_98_ld73_merged1782(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg1_to_gp_98, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg1_to_gp_98
	auto stg1_to_gp_98__lp_16_m_stg1_to_gp_98_ld73__p__15_rp__c____stg1_to_gp_98_ld74_value = stg1_to_gp_98.read();
	auto compute_result = stg1_to_gp_98_ld73_cu1781(stg1_to_gp_98__lp_16_m_stg1_to_gp_98_ld73__p__15_rp__c____stg1_to_gp_98_ld74_value);
	// Produce: stg1_FIFO_buf72
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1782_write_bundle_write(/* arg names */compute_result, stg1_FIFO_buf72, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg2_1_merged1815(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, stg2_cache& stg2, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg1_FIFO_buf72
	auto stg1_FIFO_buf72_1_m__lp__lp_16_m_stg2_1__p__15_rp___p___m_12_rp___p___m_1_p_13_c______1_m_stg2_0__p__0_p_0_value = stg1_FIFO_buf72_stg2_1_merged1815_read_bundle_read(stg1_FIFO_buf72/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg2_1_cu1813(stg1_FIFO_buf72_1_m__lp__lp_16_m_stg2_1__p__15_rp___p___m_12_rp___p___m_1_p_13_c______1_m_stg2_0__p__0_p_0_value);
	// Produce: stg2
	stg2_stg2_1_merged1815_write_bundle_write(/* arg names */compute_result, stg2, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg2_ld33_merged1772(stg2_cache& stg2, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg2_to_gp_1032, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg2
	auto stg2__lp_16_m_stg2_ld33__p__15_rp__c____stg2_ld34_value = stg2_stg2_ld33_merged1772_read_bundle_read(stg2/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg2_ld33_cu1771(stg2__lp_16_m_stg2_ld33__p__15_rp__c____stg2_ld34_value);
	// Produce: stg2_to_gp_1032
	stg2_to_gp_1032.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg1_to_gp_98_ld74_stg2_0_stg2_ld34_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg1_to_gp_98, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg2_to_gp_1032) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg1_to_gp_98_ld74_stg2_0_stg2_ld34__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg1_FIFO_buf72_cache stg1_FIFO_buf72;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg2_cache stg2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131; stg2_ld33_merged1772[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 10] : 0 <= d1 <= 1091 and 0 <= d2 <= 131; stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
//   { stg2_1_merged1815[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 9] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
// Condition for stg2_1_merged1815(((((-9 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-3 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg2_ld33_merged1772[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 10] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
// Condition for stg2_ld33_merged1772(((((-10 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-3 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg1_to_gp_98_ld73_merged1782[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 8] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
// Condition for stg1_to_gp_98_ld73_merged1782(((((-8 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : i1 <= 1094 and i2 <= 134 and 8 <= i3 <= 9 and i3 <= 6 + i2 and i3 <= 6 + i1; [0, i1, i2, 10] : 3 <= i1 <= 1094 and 3 <= i2 <= 134 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 2; i1 <= 1094; i1++) {
	    for (int i2 = 2; i2 <= 134; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg1_to_gp_98_ld73_merged1782(stg1_to_gp_98 /* buf name */, stg1_FIFO_buf72, 0, ((-2 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 3 and i2 >= 3 }
	        // { [i0, i1, i2] : i1 >= 3 and i2 >= 3 }
	          // { [i0, i1, i2] : -3 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	        if ((((((-3 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0)))) {
	          stg2_1_merged1815(stg1_FIFO_buf72 /* buf name */, stg2, 0, ((-3 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 3 and i2 >= 3 }
	        // { [i0, i1, i2] : i1 >= 3 and i2 >= 3 }
	          // { [i0, i1, i2] : -3 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	        if ((((((-3 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0)))) {
	          stg2_ld33_merged1772(stg2 /* buf name */, stg2_to_gp_1032, 0, ((-3 + 1*i1)), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Driver function
void jac4_16_opt_d32(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 16 */in_off_chip, HWStream<hw_uint<256> >& /* get_args num ports = 16 */jac4_16) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("jac4_16_opt_d32_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__

#ifdef __VIVADO_SYNTH__
#pragma HLS dataflow
#endif //__VIVADO_SYNTH__

  HWStream< hw_uint<256> > in_to_gp_20;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=in_to_gp_20.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg14_to_gp_128;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg14_to_gp_128.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg2_to_gp_1032;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg2_to_gp_1032.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg3_to_gp_1136;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg3_to_gp_1136.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg4_to_gp_1240;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg4_to_gp_1240.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg5_to_gp_1344;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg5_to_gp_1344.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg6_to_gp_1448;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg6_to_gp_1448.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg7_to_gp_1552;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg7_to_gp_1552.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg8_to_gp_1656;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg8_to_gp_1656.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg9_to_gp_360;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg9_to_gp_360.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg0_to_gp_84;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg0_to_gp_84.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg10_to_gp_412;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg10_to_gp_412.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg11_to_gp_516;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg11_to_gp_516.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg12_to_gp_620;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg12_to_gp_620.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg13_to_gp_724;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg13_to_gp_724.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg1_to_gp_98;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg1_to_gp_98.values depth=32
#endif //__VIVADO_SYNTH__


  Extracted_in_0_in_ld2_(in_off_chip, in_to_gp_20);
  Extracted_in_to_gp_20_ld66_stg0_0_stg0_ld6_(in_to_gp_20, stg0_to_gp_84);
  Extracted_stg0_to_gp_84_ld70_stg1_0_stg1_ld10_(stg0_to_gp_84, stg1_to_gp_98);
  Extracted_stg1_to_gp_98_ld74_stg2_0_stg2_ld34_(stg1_to_gp_98, stg2_to_gp_1032);
  Extracted_stg2_to_gp_1032_ld98_stg3_0_stg3_ld38_(stg2_to_gp_1032, stg3_to_gp_1136);
  Extracted_stg3_to_gp_1136_ld102_stg4_0_stg4_ld42_(stg3_to_gp_1136, stg4_to_gp_1240);
  Extracted_stg4_to_gp_1240_ld106_stg5_0_stg5_ld46_(stg4_to_gp_1240, stg5_to_gp_1344);
  Extracted_stg5_to_gp_1344_ld110_stg6_0_stg6_ld50_(stg5_to_gp_1344, stg6_to_gp_1448);
  Extracted_stg6_to_gp_1448_ld114_stg7_0_stg7_ld54_(stg6_to_gp_1448, stg7_to_gp_1552);
  Extracted_stg7_to_gp_1552_ld118_stg8_0_stg8_ld58_(stg7_to_gp_1552, stg8_to_gp_1656);
  Extracted_stg8_to_gp_1656_ld122_stg9_0_stg9_ld62_(stg8_to_gp_1656, stg9_to_gp_360);
  Extracted_stg10_0_stg10_ld14_stg9_to_gp_360_ld126_(stg9_to_gp_360, stg10_to_gp_412);
  Extracted_stg10_to_gp_412_ld78_stg11_0_stg11_ld18_(stg10_to_gp_412, stg11_to_gp_516);
  Extracted_stg11_to_gp_516_ld82_stg12_0_stg12_ld22_(stg11_to_gp_516, stg12_to_gp_620);
  Extracted_stg12_to_gp_620_ld86_stg13_0_stg13_ld26_(stg12_to_gp_620, stg13_to_gp_724);
  Extracted_stg13_to_gp_724_ld90_stg14_0_stg14_ld30_(stg13_to_gp_724, stg14_to_gp_128);
  Extracted_jac4_16_0_stg14_to_gp_128_ld94_(stg14_to_gp_128, jac4_16);

#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void jac4_16_opt_d32_wrapper(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 16 */in_off_chip, HWStream<hw_uint<256> >& /* get_args num ports = 16 */jac4_16, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    jac4_16_opt_d32(in_off_chip, jac4_16);
  }
}
#ifdef __VIVADO_SYNTH__
  // { in_1_merged1807[root = 0, in_0, in_1] -> in_off_chip[15 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged1807[root = 0, in_0, in_1] -> in_off_chip[14 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged1807[root = 0, in_0, in_1] -> in_off_chip[13 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged1807[root = 0, in_0, in_1] -> in_off_chip[12 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged1807[root = 0, in_0, in_1] -> in_off_chip[11 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged1807[root = 0, in_0, in_1] -> in_off_chip[10 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged1807[root = 0, in_0, in_1] -> in_off_chip[9 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged1807[root = 0, in_0, in_1] -> in_off_chip[8 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged1807[root = 0, in_0, in_1] -> in_off_chip[7 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged1807[root = 0, in_0, in_1] -> in_off_chip[6 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged1807[root = 0, in_0, in_1] -> in_off_chip[5 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged1807[root = 0, in_0, in_1] -> in_off_chip[4 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged1807[root = 0, in_0, in_1] -> in_off_chip[3 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged1807[root = 0, in_0, in_1] -> in_off_chip[2 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged1807[root = 0, in_0, in_1] -> in_off_chip[1 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged1807[root = 0, in_0, in_1] -> in_off_chip[16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134 }
const int in_1_merged1807_read_pipe0_num_transfers = 147825;
  // { jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> jac4_16[15 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119; jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> jac4_16[14 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119; jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> jac4_16[13 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119; jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> jac4_16[12 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119; jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> jac4_16[11 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119; jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> jac4_16[10 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119; jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> jac4_16[9 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119; jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> jac4_16[8 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119; jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> jac4_16[7 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119; jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> jac4_16[6 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119; jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> jac4_16[5 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119; jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> jac4_16[4 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119; jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> jac4_16[3 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119; jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> jac4_16[2 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119; jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> jac4_16[1 + 16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119; jac4_16_1_merged1843[root = 0, jac4_16_0, jac4_16_1] -> jac4_16[16jac4_16_1, jac4_16_0] : 0 <= jac4_16_0 <= 1079 and 0 <= jac4_16_1 <= 119 }
const int jac4_16_1_merged1843_write_pipe0_num_transfers = 129600;


extern "C" {

void jac4_16_opt_d32_accel(hw_uint<256>* in_1_merged1807_read_pipe0, hw_uint<256>* jac4_16_1_merged1843_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = in_1_merged1807_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = jac4_16_1_merged1843_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = in_1_merged1807_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = jac4_16_1_merged1843_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<256> > in_1_merged1807_read_pipe0_channel;
  static HWStream<hw_uint<256> > jac4_16_1_merged1843_write_pipe0_channel;

  burst_read<256>(in_1_merged1807_read_pipe0, in_1_merged1807_read_pipe0_channel, in_1_merged1807_read_pipe0_num_transfers*size);

  jac4_16_opt_d32_wrapper(in_1_merged1807_read_pipe0_channel, jac4_16_1_merged1843_write_pipe0_channel, size);

  burst_write<256>(jac4_16_1_merged1843_write_pipe0, jac4_16_1_merged1843_write_pipe0_channel, jac4_16_1_merged1843_write_pipe0_num_transfers*size);
}

}
extern "C" {

void jac4_16_opt_d32_rdai(HWStream<hw_uint<256> >& in_1_merged1807_read_pipe0, HWStream<hw_uint<256> >&  jac4_16_1_merged1843_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = in_1_merged1807_read_pipe0
#pragma HLS INTERFACE axis register port = jac4_16_1_merged1843_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  jac4_16_opt_d32(in_1_merged1807_read_pipe0, jac4_16_1_merged1843_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

