Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Feb 11 11:12:25 2021
| Host         : tekPC running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file pll_led_timing_summary_routed.rpt -pb pll_led_timing_summary_routed.pb -rpx pll_led_timing_summary_routed.rpx -warn_on_violation
| Design       : pll_led
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.754        0.000                      0                   58        0.265        0.000                      0                   58        4.500        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)       Period(ns)      Frequency(MHz)
-----             ------------       ----------      --------------
clk               {0.000 10.000}     20.000          50.000          
  clk_out1_clock  {0.000 10.000}     20.000          50.000          
  clk_out2_clock  {2.500 7.500}      10.000          100.000         
  clkfbout_clock  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_clock       16.452        0.000                      0                   29        0.265        0.000                      0                   29        9.500        0.000                       0                    31  
  clk_out2_clock        6.754        0.000                      0                   29        0.265        0.000                      0                   29        4.500        0.000                       0                    31  
  clkfbout_clock                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clock_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  clock_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clock_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clock_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clock_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clock_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  clk_out1_clock

Setup :            0  Failing Endpoints,  Worst Slack       16.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.452ns  (required time - arrival time)
  Source:                 timer1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer1_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.694ns (20.133%)  route 2.753ns (79.867%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 19.030 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.574    -0.489    clk_out1
    SLICE_X111Y59        FDCE                                         r  timer1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.379    -0.110 f  timer1_reg[2]/Q
                         net (fo=2, routed)           1.045     0.935    timer1_reg_n_0_[2]
    SLICE_X111Y60        LUT4 (Prop_lut4_I0_O)        0.105     1.040 r  timer1[27]_i_9/O
                         net (fo=1, routed)           0.509     1.550    timer1[27]_i_9_n_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I5_O)        0.105     1.655 f  timer1[27]_i_5/O
                         net (fo=28, routed)          1.199     2.853    timer1[27]_i_5_n_0
    SLICE_X111Y64        LUT5 (Prop_lut5_I2_O)        0.105     2.958 r  timer1[25]_i_1/O
                         net (fo=1, routed)           0.000     2.958    timer1[25]_i_1_n_0
    SLICE_X111Y64        FDCE                                         r  timer1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.330    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.089 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.543    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.620 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.410    19.030    clk_out1
    SLICE_X111Y64        FDCE                                         r  timer1_reg[25]/C
                         clock pessimism              0.450    19.480    
                         clock uncertainty           -0.102    19.378    
    SLICE_X111Y64        FDCE (Setup_fdce_C_D)        0.032    19.410    timer1_reg[25]
  -------------------------------------------------------------------
                         required time                         19.410    
                         arrival time                          -2.958    
  -------------------------------------------------------------------
                         slack                                 16.452    

Slack (MET) :             16.570ns  (required time - arrival time)
  Source:                 timer1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.694ns (21.094%)  route 2.596ns (78.906%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 19.030 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.574    -0.489    clk_out1
    SLICE_X111Y59        FDCE                                         r  timer1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.379    -0.110 f  timer1_reg[2]/Q
                         net (fo=2, routed)           1.045     0.935    timer1_reg_n_0_[2]
    SLICE_X111Y60        LUT4 (Prop_lut4_I0_O)        0.105     1.040 r  timer1[27]_i_9/O
                         net (fo=1, routed)           0.509     1.550    timer1[27]_i_9_n_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I5_O)        0.105     1.655 f  timer1[27]_i_5/O
                         net (fo=28, routed)          1.042     2.696    timer1[27]_i_5_n_0
    SLICE_X109Y61        LUT5 (Prop_lut5_I2_O)        0.105     2.801 r  timer1[9]_i_1/O
                         net (fo=1, routed)           0.000     2.801    timer1[9]_i_1_n_0
    SLICE_X109Y61        FDCE                                         r  timer1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.330    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.089 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.543    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.620 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.410    19.030    clk_out1
    SLICE_X109Y61        FDCE                                         r  timer1_reg[9]/C
                         clock pessimism              0.413    19.443    
                         clock uncertainty           -0.102    19.341    
    SLICE_X109Y61        FDCE (Setup_fdce_C_D)        0.030    19.371    timer1_reg[9]
  -------------------------------------------------------------------
                         required time                         19.371    
                         arrival time                          -2.801    
  -------------------------------------------------------------------
                         slack                                 16.570    

Slack (MET) :             16.724ns  (required time - arrival time)
  Source:                 timer1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer1_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.694ns (21.584%)  route 2.521ns (78.416%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.969ns = ( 19.031 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.574    -0.489    clk_out1
    SLICE_X111Y59        FDCE                                         r  timer1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.379    -0.110 f  timer1_reg[2]/Q
                         net (fo=2, routed)           1.045     0.935    timer1_reg_n_0_[2]
    SLICE_X111Y60        LUT4 (Prop_lut4_I0_O)        0.105     1.040 r  timer1[27]_i_9/O
                         net (fo=1, routed)           0.509     1.550    timer1[27]_i_9_n_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I5_O)        0.105     1.655 f  timer1[27]_i_5/O
                         net (fo=28, routed)          0.967     2.622    timer1[27]_i_5_n_0
    SLICE_X112Y63        LUT5 (Prop_lut5_I2_O)        0.105     2.727 r  timer1[19]_i_1/O
                         net (fo=1, routed)           0.000     2.727    timer1[19]_i_1_n_0
    SLICE_X112Y63        FDCE                                         r  timer1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.330    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.089 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.543    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.620 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.411    19.031    clk_out1
    SLICE_X112Y63        FDCE                                         r  timer1_reg[19]/C
                         clock pessimism              0.450    19.481    
                         clock uncertainty           -0.102    19.379    
    SLICE_X112Y63        FDCE (Setup_fdce_C_D)        0.072    19.451    timer1_reg[19]
  -------------------------------------------------------------------
                         required time                         19.451    
                         arrival time                          -2.727    
  -------------------------------------------------------------------
                         slack                                 16.724    

Slack (MET) :             16.725ns  (required time - arrival time)
  Source:                 timer1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.694ns (21.863%)  route 2.480ns (78.137%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.968ns = ( 19.032 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.573    -0.490    clk_out1
    SLICE_X111Y60        FDCE                                         r  timer1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDCE (Prop_fdce_C_Q)         0.379    -0.111 f  timer1_reg[6]/Q
                         net (fo=2, routed)           1.050     0.940    timer1_reg_n_0_[6]
    SLICE_X111Y62        LUT4 (Prop_lut4_I2_O)        0.105     1.045 r  timer1[27]_i_6/O
                         net (fo=1, routed)           0.204     1.249    timer1[27]_i_6_n_0
    SLICE_X111Y62        LUT5 (Prop_lut5_I4_O)        0.105     1.354 r  timer1[27]_i_3/O
                         net (fo=28, routed)          1.226     2.580    timer1[27]_i_3_n_0
    SLICE_X111Y61        LUT5 (Prop_lut5_I0_O)        0.105     2.685 r  timer1[11]_i_1/O
                         net (fo=1, routed)           0.000     2.685    timer1[11]_i_1_n_0
    SLICE_X111Y61        FDCE                                         r  timer1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.330    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.089 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.543    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.620 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.412    19.032    clk_out1
    SLICE_X111Y61        FDCE                                         r  timer1_reg[11]/C
                         clock pessimism              0.450    19.482    
                         clock uncertainty           -0.102    19.380    
    SLICE_X111Y61        FDCE (Setup_fdce_C_D)        0.030    19.410    timer1_reg[11]
  -------------------------------------------------------------------
                         required time                         19.410    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                 16.725    

Slack (MET) :             16.743ns  (required time - arrival time)
  Source:                 timer1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.694ns (21.789%)  route 2.491ns (78.211%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 19.034 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.574    -0.489    clk_out1
    SLICE_X111Y59        FDCE                                         r  timer1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.379    -0.110 f  timer1_reg[2]/Q
                         net (fo=2, routed)           1.045     0.935    timer1_reg_n_0_[2]
    SLICE_X111Y60        LUT4 (Prop_lut4_I0_O)        0.105     1.040 r  timer1[27]_i_9/O
                         net (fo=1, routed)           0.509     1.550    timer1[27]_i_9_n_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I5_O)        0.105     1.655 f  timer1[27]_i_5/O
                         net (fo=28, routed)          0.937     2.591    timer1[27]_i_5_n_0
    SLICE_X111Y59        LUT5 (Prop_lut5_I2_O)        0.105     2.696 r  timer1[1]_i_1/O
                         net (fo=1, routed)           0.000     2.696    timer1[1]_i_1_n_0
    SLICE_X111Y59        FDCE                                         r  timer1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.330    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.089 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.543    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.620 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.414    19.034    clk_out1
    SLICE_X111Y59        FDCE                                         r  timer1_reg[1]/C
                         clock pessimism              0.477    19.511    
                         clock uncertainty           -0.102    19.409    
    SLICE_X111Y59        FDCE (Setup_fdce_C_D)        0.030    19.439    timer1_reg[1]
  -------------------------------------------------------------------
                         required time                         19.439    
                         arrival time                          -2.696    
  -------------------------------------------------------------------
                         slack                                 16.743    

Slack (MET) :             16.748ns  (required time - arrival time)
  Source:                 timer1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer1_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.694ns (22.012%)  route 2.459ns (77.988%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.968ns = ( 19.032 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.574    -0.489    clk_out1
    SLICE_X111Y59        FDCE                                         r  timer1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.379    -0.110 f  timer1_reg[2]/Q
                         net (fo=2, routed)           1.045     0.935    timer1_reg_n_0_[2]
    SLICE_X111Y60        LUT4 (Prop_lut4_I0_O)        0.105     1.040 r  timer1[27]_i_9/O
                         net (fo=1, routed)           0.509     1.550    timer1[27]_i_9_n_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I5_O)        0.105     1.655 f  timer1[27]_i_5/O
                         net (fo=28, routed)          0.904     2.559    timer1[27]_i_5_n_0
    SLICE_X111Y62        LUT5 (Prop_lut5_I2_O)        0.105     2.664 r  timer1[23]_i_1/O
                         net (fo=1, routed)           0.000     2.664    timer1[23]_i_1_n_0
    SLICE_X111Y62        FDCE                                         r  timer1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.330    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.089 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.543    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.620 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.412    19.032    clk_out1
    SLICE_X111Y62        FDCE                                         r  timer1_reg[23]/C
                         clock pessimism              0.450    19.482    
                         clock uncertainty           -0.102    19.380    
    SLICE_X111Y62        FDCE (Setup_fdce_C_D)        0.032    19.412    timer1_reg[23]
  -------------------------------------------------------------------
                         required time                         19.412    
                         arrival time                          -2.664    
  -------------------------------------------------------------------
                         slack                                 16.748    

Slack (MET) :             16.769ns  (required time - arrival time)
  Source:                 timer1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.694ns (22.159%)  route 2.438ns (77.841%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.968ns = ( 19.032 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.574    -0.489    clk_out1
    SLICE_X111Y59        FDCE                                         r  timer1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.379    -0.110 f  timer1_reg[2]/Q
                         net (fo=2, routed)           1.045     0.935    timer1_reg_n_0_[2]
    SLICE_X111Y60        LUT4 (Prop_lut4_I0_O)        0.105     1.040 r  timer1[27]_i_9/O
                         net (fo=1, routed)           0.509     1.550    timer1[27]_i_9_n_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I5_O)        0.105     1.655 f  timer1[27]_i_5/O
                         net (fo=28, routed)          0.883     2.538    timer1[27]_i_5_n_0
    SLICE_X111Y61        LUT5 (Prop_lut5_I2_O)        0.105     2.643 r  timer1[12]_i_1/O
                         net (fo=1, routed)           0.000     2.643    timer1[12]_i_1_n_0
    SLICE_X111Y61        FDCE                                         r  timer1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.330    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.089 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.543    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.620 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.412    19.032    clk_out1
    SLICE_X111Y61        FDCE                                         r  timer1_reg[12]/C
                         clock pessimism              0.450    19.482    
                         clock uncertainty           -0.102    19.380    
    SLICE_X111Y61        FDCE (Setup_fdce_C_D)        0.032    19.412    timer1_reg[12]
  -------------------------------------------------------------------
                         required time                         19.412    
                         arrival time                          -2.643    
  -------------------------------------------------------------------
                         slack                                 16.769    

Slack (MET) :             16.794ns  (required time - arrival time)
  Source:                 timer1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer1_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.694ns (22.350%)  route 2.411ns (77.650%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 19.030 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.574    -0.489    clk_out1
    SLICE_X111Y59        FDCE                                         r  timer1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.379    -0.110 f  timer1_reg[2]/Q
                         net (fo=2, routed)           1.045     0.935    timer1_reg_n_0_[2]
    SLICE_X111Y60        LUT4 (Prop_lut4_I0_O)        0.105     1.040 r  timer1[27]_i_9/O
                         net (fo=1, routed)           0.509     1.550    timer1[27]_i_9_n_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I5_O)        0.105     1.655 f  timer1[27]_i_5/O
                         net (fo=28, routed)          0.857     2.511    timer1[27]_i_5_n_0
    SLICE_X111Y64        LUT5 (Prop_lut5_I2_O)        0.105     2.616 r  timer1[26]_i_1/O
                         net (fo=1, routed)           0.000     2.616    timer1[26]_i_1_n_0
    SLICE_X111Y64        FDCE                                         r  timer1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.330    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.089 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.543    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.620 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.410    19.030    clk_out1
    SLICE_X111Y64        FDCE                                         r  timer1_reg[26]/C
                         clock pessimism              0.450    19.480    
                         clock uncertainty           -0.102    19.378    
    SLICE_X111Y64        FDCE (Setup_fdce_C_D)        0.032    19.410    timer1_reg[26]
  -------------------------------------------------------------------
                         required time                         19.410    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                 16.794    

Slack (MET) :             16.796ns  (required time - arrival time)
  Source:                 timer1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer1_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.694ns (22.358%)  route 2.410ns (77.642%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 19.030 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.574    -0.489    clk_out1
    SLICE_X111Y59        FDCE                                         r  timer1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.379    -0.110 f  timer1_reg[2]/Q
                         net (fo=2, routed)           1.045     0.935    timer1_reg_n_0_[2]
    SLICE_X111Y60        LUT4 (Prop_lut4_I0_O)        0.105     1.040 r  timer1[27]_i_9/O
                         net (fo=1, routed)           0.509     1.550    timer1[27]_i_9_n_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I5_O)        0.105     1.655 f  timer1[27]_i_5/O
                         net (fo=28, routed)          0.856     2.510    timer1[27]_i_5_n_0
    SLICE_X111Y64        LUT5 (Prop_lut5_I4_O)        0.105     2.615 r  timer1[27]_i_1/O
                         net (fo=1, routed)           0.000     2.615    timer1[27]_i_1_n_0
    SLICE_X111Y64        FDCE                                         r  timer1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.330    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.089 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.543    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.620 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.410    19.030    clk_out1
    SLICE_X111Y64        FDCE                                         r  timer1_reg[27]/C
                         clock pessimism              0.450    19.480    
                         clock uncertainty           -0.102    19.378    
    SLICE_X111Y64        FDCE (Setup_fdce_C_D)        0.033    19.411    timer1_reg[27]
  -------------------------------------------------------------------
                         required time                         19.411    
                         arrival time                          -2.615    
  -------------------------------------------------------------------
                         slack                                 16.796    

Slack (MET) :             16.827ns  (required time - arrival time)
  Source:                 timer1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer1_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.694ns (22.590%)  route 2.378ns (77.410%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.969ns = ( 19.031 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.574    -0.489    clk_out1
    SLICE_X111Y59        FDCE                                         r  timer1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.379    -0.110 f  timer1_reg[2]/Q
                         net (fo=2, routed)           1.045     0.935    timer1_reg_n_0_[2]
    SLICE_X111Y60        LUT4 (Prop_lut4_I0_O)        0.105     1.040 r  timer1[27]_i_9/O
                         net (fo=1, routed)           0.509     1.550    timer1[27]_i_9_n_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I5_O)        0.105     1.655 f  timer1[27]_i_5/O
                         net (fo=28, routed)          0.824     2.478    timer1[27]_i_5_n_0
    SLICE_X111Y63        LUT5 (Prop_lut5_I2_O)        0.105     2.583 r  timer1[18]_i_1/O
                         net (fo=1, routed)           0.000     2.583    timer1[18]_i_1_n_0
    SLICE_X111Y63        FDCE                                         r  timer1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.330    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.089 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.543    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.620 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          1.411    19.031    clk_out1
    SLICE_X111Y63        FDCE                                         r  timer1_reg[18]/C
                         clock pessimism              0.450    19.481    
                         clock uncertainty           -0.102    19.379    
    SLICE_X111Y63        FDCE (Setup_fdce_C_D)        0.032    19.411    timer1_reg[18]
  -------------------------------------------------------------------
                         required time                         19.411    
                         arrival time                          -2.583    
  -------------------------------------------------------------------
                         slack                                 16.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.262%)  route 0.176ns (45.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.635    -0.585    clk_out1
    SLICE_X112Y59        FDPE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDPE (Prop_fdpe_C_Q)         0.164    -0.421 r  led_reg[0]/Q
                         net (fo=2, routed)           0.176    -0.244    led_OBUF[0]
    SLICE_X112Y59        LUT4 (Prop_lut4_I3_O)        0.045    -0.199 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    led[0]_i_1_n_0
    SLICE_X112Y59        FDPE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.907    -0.822    clk_out1
    SLICE_X112Y59        FDPE                                         r  led_reg[0]/C
                         clock pessimism              0.238    -0.585    
    SLICE_X112Y59        FDPE (Hold_fdpe_C_D)         0.120    -0.465    led_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 timer1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.176%)  route 0.244ns (53.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.634    -0.586    clk_out1
    SLICE_X112Y60        FDCE                                         r  timer1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDCE (Prop_fdce_C_Q)         0.164    -0.422 f  timer1_reg[0]/Q
                         net (fo=3, routed)           0.244    -0.178    timer1_reg_n_0_[0]
    SLICE_X112Y60        LUT2 (Prop_lut2_I1_O)        0.045    -0.133 r  timer1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    p_0_in[0]
    SLICE_X112Y60        FDCE                                         r  timer1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.906    -0.823    clk_out1
    SLICE_X112Y60        FDCE                                         r  timer1_reg[0]/C
                         clock pessimism              0.238    -0.586    
    SLICE_X112Y60        FDCE (Hold_fdce_C_D)         0.121    -0.465    timer1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 timer1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.254ns (51.174%)  route 0.242ns (48.826%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.633    -0.587    clk_out1
    SLICE_X112Y62        FDCE                                         r  timer1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.164    -0.423 f  timer1_reg[14]/Q
                         net (fo=2, routed)           0.103    -0.320    timer1_reg_n_0_[14]
    SLICE_X111Y61        LUT6 (Prop_lut6_I0_O)        0.045    -0.275 f  timer1[27]_i_5/O
                         net (fo=28, routed)          0.140    -0.135    timer1[27]_i_5_n_0
    SLICE_X112Y60        LUT5 (Prop_lut5_I2_O)        0.045    -0.090 r  timer1[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    timer1[8]_i_1_n_0
    SLICE_X112Y60        FDCE                                         r  timer1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.906    -0.823    clk_out1
    SLICE_X112Y60        FDCE                                         r  timer1_reg[8]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X112Y60        FDCE (Hold_fdce_C_D)         0.120    -0.450    timer1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 timer1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.254ns (49.238%)  route 0.262ns (50.762%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.633    -0.587    clk_out1
    SLICE_X112Y62        FDCE                                         r  timer1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.164    -0.423 f  timer1_reg[14]/Q
                         net (fo=2, routed)           0.103    -0.320    timer1_reg_n_0_[14]
    SLICE_X111Y61        LUT6 (Prop_lut6_I0_O)        0.045    -0.275 f  timer1[27]_i_5/O
                         net (fo=28, routed)          0.159    -0.116    timer1[27]_i_5_n_0
    SLICE_X111Y60        LUT5 (Prop_lut5_I2_O)        0.045    -0.071 r  timer1[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    timer1[6]_i_1_n_0
    SLICE_X111Y60        FDCE                                         r  timer1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.906    -0.823    clk_out1
    SLICE_X111Y60        FDCE                                         r  timer1_reg[6]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X111Y60        FDCE (Hold_fdce_C_D)         0.092    -0.478    timer1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 timer1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.254ns (49.143%)  route 0.263ns (50.857%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.633    -0.587    clk_out1
    SLICE_X112Y62        FDCE                                         r  timer1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.164    -0.423 f  timer1_reg[14]/Q
                         net (fo=2, routed)           0.103    -0.320    timer1_reg_n_0_[14]
    SLICE_X111Y61        LUT6 (Prop_lut6_I0_O)        0.045    -0.275 f  timer1[27]_i_5/O
                         net (fo=28, routed)          0.160    -0.115    timer1[27]_i_5_n_0
    SLICE_X111Y60        LUT5 (Prop_lut5_I2_O)        0.045    -0.070 r  timer1[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.070    timer1[5]_i_1_n_0
    SLICE_X111Y60        FDCE                                         r  timer1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.906    -0.823    clk_out1
    SLICE_X111Y60        FDCE                                         r  timer1_reg[5]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X111Y60        FDCE (Hold_fdce_C_D)         0.091    -0.479    timer1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 timer1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.254ns (47.311%)  route 0.283ns (52.689%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.633    -0.587    clk_out1
    SLICE_X112Y62        FDCE                                         r  timer1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.164    -0.423 f  timer1_reg[14]/Q
                         net (fo=2, routed)           0.103    -0.320    timer1_reg_n_0_[14]
    SLICE_X111Y61        LUT6 (Prop_lut6_I0_O)        0.045    -0.275 f  timer1[27]_i_5/O
                         net (fo=28, routed)          0.180    -0.095    timer1[27]_i_5_n_0
    SLICE_X112Y62        LUT5 (Prop_lut5_I2_O)        0.045    -0.050 r  timer1[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.050    timer1[13]_i_1_n_0
    SLICE_X112Y62        FDCE                                         r  timer1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.904    -0.825    clk_out1
    SLICE_X112Y62        FDCE                                         r  timer1_reg[13]/C
                         clock pessimism              0.239    -0.587    
    SLICE_X112Y62        FDCE (Hold_fdce_C_D)         0.120    -0.467    timer1_reg[13]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 timer1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer1_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.254ns (47.903%)  route 0.276ns (52.097%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.634    -0.586    clk_out1
    SLICE_X112Y60        FDCE                                         r  timer1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  timer1_reg[8]/Q
                         net (fo=2, routed)           0.163    -0.258    timer1_reg_n_0_[8]
    SLICE_X111Y62        LUT5 (Prop_lut5_I2_O)        0.045    -0.213 r  timer1[27]_i_3/O
                         net (fo=28, routed)          0.113    -0.100    timer1[27]_i_3_n_0
    SLICE_X111Y62        LUT5 (Prop_lut5_I0_O)        0.045    -0.055 r  timer1[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.055    timer1[23]_i_1_n_0
    SLICE_X111Y62        FDCE                                         r  timer1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.904    -0.825    clk_out1
    SLICE_X111Y62        FDCE                                         r  timer1_reg[23]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X111Y62        FDCE (Hold_fdce_C_D)         0.092    -0.480    timer1_reg[23]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 timer1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer1_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.254ns (47.812%)  route 0.277ns (52.188%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.634    -0.586    clk_out1
    SLICE_X112Y60        FDCE                                         r  timer1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  timer1_reg[8]/Q
                         net (fo=2, routed)           0.163    -0.258    timer1_reg_n_0_[8]
    SLICE_X111Y62        LUT5 (Prop_lut5_I2_O)        0.045    -0.213 r  timer1[27]_i_3/O
                         net (fo=28, routed)          0.114    -0.099    timer1[27]_i_3_n_0
    SLICE_X111Y62        LUT5 (Prop_lut5_I0_O)        0.045    -0.054 r  timer1[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.054    timer1[20]_i_1_n_0
    SLICE_X111Y62        FDCE                                         r  timer1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.904    -0.825    clk_out1
    SLICE_X111Y62        FDCE                                         r  timer1_reg[20]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X111Y62        FDCE (Hold_fdce_C_D)         0.091    -0.481    timer1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 timer1_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer1_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.231ns (40.424%)  route 0.340ns (59.576%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.632    -0.588    clk_out1
    SLICE_X111Y64        FDCE                                         r  timer1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  timer1_reg[26]/Q
                         net (fo=2, routed)           0.260    -0.186    timer1_reg_n_0_[26]
    SLICE_X109Y62        LUT5 (Prop_lut5_I1_O)        0.045    -0.141 r  timer1[27]_i_4/O
                         net (fo=28, routed)          0.080    -0.061    timer1[27]_i_4_n_0
    SLICE_X109Y62        LUT5 (Prop_lut5_I1_O)        0.045    -0.016 r  timer1[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    timer1[16]_i_1_n_0
    SLICE_X109Y62        FDCE                                         r  timer1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.901    -0.828    clk_out1
    SLICE_X109Y62        FDCE                                         r  timer1_reg[16]/C
                         clock pessimism              0.276    -0.553    
    SLICE_X109Y62        FDCE (Hold_fdce_C_D)         0.092    -0.461    timer1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 timer1_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.231ns (40.353%)  route 0.341ns (59.647%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.632    -0.588    clk_out1
    SLICE_X111Y64        FDCE                                         r  timer1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  timer1_reg[26]/Q
                         net (fo=2, routed)           0.260    -0.186    timer1_reg_n_0_[26]
    SLICE_X109Y62        LUT5 (Prop_lut5_I1_O)        0.045    -0.141 r  timer1[27]_i_4/O
                         net (fo=28, routed)          0.081    -0.060    timer1[27]_i_4_n_0
    SLICE_X109Y62        LUT5 (Prop_lut5_I1_O)        0.045    -0.015 r  timer1[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.015    timer1[15]_i_1_n_0
    SLICE_X109Y62        FDCE                                         r  timer1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  clock_inst/inst/clkout1_buf/O
                         net (fo=29, routed)          0.901    -0.828    clk_out1
    SLICE_X109Y62        FDCE                                         r  timer1_reg[15]/C
                         clock pessimism              0.276    -0.553    
    SLICE_X109Y62        FDCE (Hold_fdce_C_D)         0.091    -0.462    timer1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.446    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16   clock_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clock_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X112Y59    led_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X111Y61    timer1_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X112Y62    timer1_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X112Y62    timer1_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X109Y62    timer1_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X109Y62    timer1_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X111Y63    timer1_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X111Y63    timer1_reg[18]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  clock_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X111Y61    timer1_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X112Y62    timer1_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X112Y62    timer1_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X112Y62    timer1_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X112Y62    timer1_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y62    timer1_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y62    timer1_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y62    timer1_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y62    timer1_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X111Y63    timer1_reg[17]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X112Y59    led_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X112Y59    led_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X111Y61    timer1_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X111Y59    timer1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X111Y59    timer1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X111Y59    timer1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X111Y59    timer1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X111Y59    timer1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X111Y59    timer1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X111Y59    timer1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock
  To Clock:  clk_out2_clock

Setup :            0  Failing Endpoints,  Worst Slack        6.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 timer2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer2_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clock rise@12.500ns - clk_out2_clock rise@2.500ns)
  Data Path Delay:        3.166ns  (logic 1.884ns (59.504%)  route 1.282ns (40.496%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.971ns = ( 11.529 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.498ns = ( 2.002 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     3.892 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     5.002    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -1.245 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.352    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     0.437 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          1.565     2.002    clk_out2
    SLICE_X111Y81        FDCE                                         r  timer2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.379     2.381 r  timer2_reg[2]/Q
                         net (fo=2, routed)           0.506     2.888    timer2_reg_n_0_[2]
    SLICE_X110Y81        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     3.450 r  timer2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.450    timer2_reg[4]_i_2_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.548 r  timer2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.548    timer2_reg[8]_i_2_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.646 r  timer2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.646    timer2_reg[12]_i_2_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.744 r  timer2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.744    timer2_reg[16]_i_2_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.842 r  timer2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.842    timer2_reg[20]_i_2_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.940 r  timer2_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.940    timer2_reg[24]_i_2_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.140 r  timer2_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.776     4.915    timer2_reg[27]_i_2_n_5
    SLICE_X111Y84        LUT5 (Prop_lut5_I0_O)        0.253     5.168 r  timer2[27]_i_1/O
                         net (fo=1, routed)           0.000     5.168    timer2[27]_i_1_n_0
    SLICE_X111Y84        FDCE                                         r  timer2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     12.500    12.500 r  
    N18                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.827 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.830    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     8.589 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    10.043    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.120 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          1.409    11.529    clk_out2
    SLICE_X111Y84        FDCE                                         r  timer2_reg[27]/C
                         clock pessimism              0.450    11.979    
                         clock uncertainty           -0.088    11.891    
    SLICE_X111Y84        FDCE (Setup_fdce_C_D)        0.032    11.923    timer2_reg[27]
  -------------------------------------------------------------------
                         required time                         11.923    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.896ns  (required time - arrival time)
  Source:                 timer2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer2_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clock rise@12.500ns - clk_out2_clock rise@2.500ns)
  Data Path Delay:        3.022ns  (logic 1.850ns (61.208%)  route 1.172ns (38.792%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.971ns = ( 11.529 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.498ns = ( 2.002 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     3.892 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     5.002    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -1.245 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.352    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     0.437 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          1.565     2.002    clk_out2
    SLICE_X111Y81        FDCE                                         r  timer2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.379     2.381 r  timer2_reg[2]/Q
                         net (fo=2, routed)           0.506     2.888    timer2_reg_n_0_[2]
    SLICE_X110Y81        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     3.450 r  timer2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.450    timer2_reg[4]_i_2_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.548 r  timer2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.548    timer2_reg[8]_i_2_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.646 r  timer2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.646    timer2_reg[12]_i_2_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.744 r  timer2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.744    timer2_reg[16]_i_2_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.842 r  timer2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.842    timer2_reg[20]_i_2_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.102 r  timer2_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.666     4.768    timer2_reg[24]_i_2_n_4
    SLICE_X111Y84        LUT5 (Prop_lut5_I3_O)        0.257     5.025 r  timer2[24]_i_1/O
                         net (fo=1, routed)           0.000     5.025    timer2[24]_i_1_n_0
    SLICE_X111Y84        FDCE                                         r  timer2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     12.500    12.500 r  
    N18                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.827 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.830    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     8.589 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    10.043    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.120 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          1.409    11.529    clk_out2
    SLICE_X111Y84        FDCE                                         r  timer2_reg[24]/C
                         clock pessimism              0.450    11.979    
                         clock uncertainty           -0.088    11.891    
    SLICE_X111Y84        FDCE (Setup_fdce_C_D)        0.030    11.921    timer2_reg[24]
  -------------------------------------------------------------------
                         required time                         11.921    
                         arrival time                          -5.025    
  -------------------------------------------------------------------
                         slack                                  6.896    

Slack (MET) :             6.902ns  (required time - arrival time)
  Source:                 timer2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer2_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clock rise@12.500ns - clk_out2_clock rise@2.500ns)
  Data Path Delay:        3.020ns  (logic 1.860ns (61.585%)  route 1.160ns (38.415%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.969ns = ( 11.531 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.498ns = ( 2.002 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     3.892 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     5.002    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -1.245 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.352    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     0.437 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          1.565     2.002    clk_out2
    SLICE_X111Y81        FDCE                                         r  timer2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.379     2.381 r  timer2_reg[2]/Q
                         net (fo=2, routed)           0.506     2.888    timer2_reg_n_0_[2]
    SLICE_X110Y81        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     3.450 r  timer2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.450    timer2_reg[4]_i_2_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.548 r  timer2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.548    timer2_reg[8]_i_2_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.646 r  timer2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.646    timer2_reg[12]_i_2_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.744 r  timer2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.744    timer2_reg[16]_i_2_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.842 r  timer2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.842    timer2_reg[20]_i_2_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.940 r  timer2_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.940    timer2_reg[24]_i_2_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     4.120 r  timer2_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.654     4.773    timer2_reg[27]_i_2_n_7
    SLICE_X111Y86        LUT5 (Prop_lut5_I3_O)        0.249     5.022 r  timer2[25]_i_1/O
                         net (fo=1, routed)           0.000     5.022    timer2[25]_i_1_n_0
    SLICE_X111Y86        FDCE                                         r  timer2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     12.500    12.500 r  
    N18                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.827 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.830    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     8.589 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    10.043    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.120 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          1.411    11.531    clk_out2
    SLICE_X111Y86        FDCE                                         r  timer2_reg[25]/C
                         clock pessimism              0.450    11.981    
                         clock uncertainty           -0.088    11.893    
    SLICE_X111Y86        FDCE (Setup_fdce_C_D)        0.032    11.925    timer2_reg[25]
  -------------------------------------------------------------------
                         required time                         11.925    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  6.902    

Slack (MET) :             6.938ns  (required time - arrival time)
  Source:                 timer2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer2_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clock rise@12.500ns - clk_out2_clock rise@2.500ns)
  Data Path Delay:        2.984ns  (logic 0.694ns (23.254%)  route 2.290ns (76.746%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.969ns = ( 11.531 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.498ns = ( 2.002 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     3.892 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     5.002    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -1.245 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.352    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     0.437 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          1.565     2.002    clk_out2
    SLICE_X111Y81        FDCE                                         r  timer2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.379     2.381 f  timer2_reg[1]/Q
                         net (fo=2, routed)           0.795     3.176    timer2_reg_n_0_[1]
    SLICE_X111Y84        LUT4 (Prop_lut4_I1_O)        0.105     3.281 r  timer2[27]_i_7/O
                         net (fo=1, routed)           0.204     3.486    timer2[27]_i_7_n_0
    SLICE_X111Y84        LUT5 (Prop_lut5_I4_O)        0.105     3.591 r  timer2[27]_i_4/O
                         net (fo=28, routed)          1.291     4.882    timer2[27]_i_4_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I1_O)        0.105     4.987 r  timer2[23]_i_1/O
                         net (fo=1, routed)           0.000     4.987    timer2[23]_i_1_n_0
    SLICE_X111Y86        FDCE                                         r  timer2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     12.500    12.500 r  
    N18                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.827 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.830    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     8.589 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    10.043    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.120 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          1.411    11.531    clk_out2
    SLICE_X111Y86        FDCE                                         r  timer2_reg[23]/C
                         clock pessimism              0.450    11.981    
                         clock uncertainty           -0.088    11.893    
    SLICE_X111Y86        FDCE (Setup_fdce_C_D)        0.032    11.925    timer2_reg[23]
  -------------------------------------------------------------------
                         required time                         11.925    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                  6.938    

Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 timer2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer2_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clock rise@12.500ns - clk_out2_clock rise@2.500ns)
  Data Path Delay:        2.965ns  (logic 1.946ns (65.628%)  route 1.019ns (34.372%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.969ns = ( 11.531 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.498ns = ( 2.002 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     3.892 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     5.002    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -1.245 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.352    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     0.437 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          1.565     2.002    clk_out2
    SLICE_X111Y81        FDCE                                         r  timer2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.379     2.381 r  timer2_reg[2]/Q
                         net (fo=2, routed)           0.506     2.888    timer2_reg_n_0_[2]
    SLICE_X110Y81        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     3.450 r  timer2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.450    timer2_reg[4]_i_2_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.548 r  timer2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.548    timer2_reg[8]_i_2_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.646 r  timer2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.646    timer2_reg[12]_i_2_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.744 r  timer2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.744    timer2_reg[16]_i_2_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.842 r  timer2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.842    timer2_reg[20]_i_2_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.940 r  timer2_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.940    timer2_reg[24]_i_2_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.205 r  timer2_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.513     4.717    timer2_reg[27]_i_2_n_6
    SLICE_X111Y86        LUT5 (Prop_lut5_I3_O)        0.250     4.967 r  timer2[26]_i_1/O
                         net (fo=1, routed)           0.000     4.967    timer2[26]_i_1_n_0
    SLICE_X111Y86        FDCE                                         r  timer2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     12.500    12.500 r  
    N18                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.827 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.830    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     8.589 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    10.043    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.120 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          1.411    11.531    clk_out2
    SLICE_X111Y86        FDCE                                         r  timer2_reg[26]/C
                         clock pessimism              0.450    11.981    
                         clock uncertainty           -0.088    11.893    
    SLICE_X111Y86        FDCE (Setup_fdce_C_D)        0.033    11.926    timer2_reg[26]
  -------------------------------------------------------------------
                         required time                         11.926    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                  6.958    

Slack (MET) :             7.024ns  (required time - arrival time)
  Source:                 timer2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clock rise@12.500ns - clk_out2_clock rise@2.500ns)
  Data Path Delay:        2.857ns  (logic 1.556ns (54.458%)  route 1.301ns (45.542%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns = ( 11.527 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.498ns = ( 2.002 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     3.892 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     5.002    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -1.245 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.352    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     0.437 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          1.565     2.002    clk_out2
    SLICE_X111Y81        FDCE                                         r  timer2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.379     2.381 r  timer2_reg[2]/Q
                         net (fo=2, routed)           0.506     2.888    timer2_reg_n_0_[2]
    SLICE_X110Y81        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     3.450 r  timer2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.450    timer2_reg[4]_i_2_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.548 r  timer2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.548    timer2_reg[8]_i_2_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.808 r  timer2_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.795     4.602    timer2_reg[12]_i_2_n_4
    SLICE_X109Y83        LUT5 (Prop_lut5_I3_O)        0.257     4.859 r  timer2[12]_i_1/O
                         net (fo=1, routed)           0.000     4.859    timer2[12]_i_1_n_0
    SLICE_X109Y83        FDCE                                         r  timer2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     12.500    12.500 r  
    N18                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.827 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.830    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     8.589 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    10.043    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.120 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          1.407    11.527    clk_out2
    SLICE_X109Y83        FDCE                                         r  timer2_reg[12]/C
                         clock pessimism              0.413    11.940    
                         clock uncertainty           -0.088    11.852    
    SLICE_X109Y83        FDCE (Setup_fdce_C_D)        0.032    11.884    timer2_reg[12]
  -------------------------------------------------------------------
                         required time                         11.884    
                         arrival time                          -4.859    
  -------------------------------------------------------------------
                         slack                                  7.024    

Slack (MET) :             7.057ns  (required time - arrival time)
  Source:                 timer2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer2_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clock rise@12.500ns - clk_out2_clock rise@2.500ns)
  Data Path Delay:        2.862ns  (logic 1.664ns (58.132%)  route 1.198ns (41.868%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 11.530 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.498ns = ( 2.002 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     3.892 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     5.002    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -1.245 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.352    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     0.437 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          1.565     2.002    clk_out2
    SLICE_X111Y81        FDCE                                         r  timer2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.379     2.381 r  timer2_reg[2]/Q
                         net (fo=2, routed)           0.506     2.888    timer2_reg_n_0_[2]
    SLICE_X110Y81        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     3.450 r  timer2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.450    timer2_reg[4]_i_2_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.548 r  timer2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.548    timer2_reg[8]_i_2_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.646 r  timer2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.646    timer2_reg[12]_i_2_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.744 r  timer2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.744    timer2_reg[16]_i_2_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.924 r  timer2_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.692     4.616    timer2_reg[20]_i_2_n_7
    SLICE_X111Y85        LUT5 (Prop_lut5_I3_O)        0.249     4.865 r  timer2[17]_i_1/O
                         net (fo=1, routed)           0.000     4.865    timer2[17]_i_1_n_0
    SLICE_X111Y85        FDCE                                         r  timer2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     12.500    12.500 r  
    N18                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.827 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.830    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     8.589 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    10.043    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.120 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          1.410    11.530    clk_out2
    SLICE_X111Y85        FDCE                                         r  timer2_reg[17]/C
                         clock pessimism              0.450    11.980    
                         clock uncertainty           -0.088    11.892    
    SLICE_X111Y85        FDCE (Setup_fdce_C_D)        0.030    11.922    timer2_reg[17]
  -------------------------------------------------------------------
                         required time                         11.922    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                  7.057    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 timer2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clock rise@12.500ns - clk_out2_clock rise@2.500ns)
  Data Path Delay:        2.904ns  (logic 0.694ns (23.897%)  route 2.210ns (76.103%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.969ns = ( 11.531 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.498ns = ( 2.002 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     3.892 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     5.002    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -1.245 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.352    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     0.437 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          1.565     2.002    clk_out2
    SLICE_X111Y81        FDCE                                         r  timer2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.379     2.381 r  timer2_reg[2]/Q
                         net (fo=2, routed)           0.842     3.223    timer2_reg_n_0_[2]
    SLICE_X111Y82        LUT4 (Prop_lut4_I0_O)        0.105     3.328 f  timer2[27]_i_9/O
                         net (fo=1, routed)           0.367     3.696    timer2[27]_i_9_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.105     3.801 r  timer2[27]_i_5/O
                         net (fo=28, routed)          1.001     4.801    timer2[27]_i_5_n_0
    SLICE_X112Y86        LUT4 (Prop_lut4_I2_O)        0.105     4.906 r  led[1]_i_1/O
                         net (fo=1, routed)           0.000     4.906    led[1]_i_1_n_0
    SLICE_X112Y86        FDPE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     12.500    12.500 r  
    N18                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.827 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.830    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     8.589 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    10.043    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.120 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          1.411    11.531    clk_out2
    SLICE_X112Y86        FDPE                                         r  led_reg[1]/C
                         clock pessimism              0.450    11.981    
                         clock uncertainty           -0.088    11.893    
    SLICE_X112Y86        FDPE (Setup_fdpe_C_D)        0.072    11.965    led_reg[1]
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.112ns  (required time - arrival time)
  Source:                 timer2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer2_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clock rise@12.500ns - clk_out2_clock rise@2.500ns)
  Data Path Delay:        2.808ns  (logic 1.762ns (62.739%)  route 1.046ns (37.261%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.969ns = ( 11.531 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.498ns = ( 2.002 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     3.892 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     5.002    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -1.245 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.352    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     0.437 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          1.565     2.002    clk_out2
    SLICE_X111Y81        FDCE                                         r  timer2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.379     2.381 r  timer2_reg[2]/Q
                         net (fo=2, routed)           0.506     2.888    timer2_reg_n_0_[2]
    SLICE_X110Y81        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     3.450 r  timer2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.450    timer2_reg[4]_i_2_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.548 r  timer2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.548    timer2_reg[8]_i_2_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.646 r  timer2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.646    timer2_reg[12]_i_2_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.744 r  timer2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.744    timer2_reg[16]_i_2_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.842 r  timer2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.842    timer2_reg[20]_i_2_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     4.022 r  timer2_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.540     4.562    timer2_reg[24]_i_2_n_7
    SLICE_X111Y86        LUT5 (Prop_lut5_I3_O)        0.249     4.811 r  timer2[21]_i_1/O
                         net (fo=1, routed)           0.000     4.811    timer2[21]_i_1_n_0
    SLICE_X111Y86        FDCE                                         r  timer2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     12.500    12.500 r  
    N18                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.827 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.830    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     8.589 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    10.043    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.120 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          1.411    11.531    clk_out2
    SLICE_X111Y86        FDCE                                         r  timer2_reg[21]/C
                         clock pessimism              0.450    11.981    
                         clock uncertainty           -0.088    11.893    
    SLICE_X111Y86        FDCE (Setup_fdce_C_D)        0.030    11.923    timer2_reg[21]
  -------------------------------------------------------------------
                         required time                         11.923    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  7.112    

Slack (MET) :             7.132ns  (required time - arrival time)
  Source:                 timer2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clock rise@12.500ns - clk_out2_clock rise@2.500ns)
  Data Path Delay:        2.788ns  (logic 1.394ns (50.000%)  route 1.394ns (50.000%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 11.528 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.498ns = ( 2.002 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     3.892 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     5.002    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -1.245 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.352    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     0.437 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          1.565     2.002    clk_out2
    SLICE_X111Y81        FDCE                                         r  timer2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.379     2.381 r  timer2_reg[2]/Q
                         net (fo=2, routed)           0.506     2.888    timer2_reg_n_0_[2]
    SLICE_X110Y81        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     3.450 r  timer2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.450    timer2_reg[4]_i_2_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.650 r  timer2_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.888     4.537    timer2_reg[8]_i_2_n_5
    SLICE_X111Y82        LUT5 (Prop_lut5_I3_O)        0.253     4.790 r  timer2[7]_i_1/O
                         net (fo=1, routed)           0.000     4.790    timer2[7]_i_1_n_0
    SLICE_X111Y82        FDCE                                         r  timer2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     12.500    12.500 r  
    N18                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.827 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.830    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     8.589 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    10.043    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.120 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          1.408    11.528    clk_out2
    SLICE_X111Y82        FDCE                                         r  timer2_reg[7]/C
                         clock pessimism              0.450    11.978    
                         clock uncertainty           -0.088    11.890    
    SLICE_X111Y82        FDCE (Setup_fdce_C_D)        0.032    11.922    timer2_reg[7]
  -------------------------------------------------------------------
                         required time                         11.922    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                  7.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@2.500ns - clk_out2_clock rise@2.500ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.262%)  route 0.176ns (45.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( 1.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 1.912 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     2.729 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.169    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444     0.726 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.255    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.281 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          0.632     1.912    clk_out2
    SLICE_X112Y86        FDPE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDPE (Prop_fdpe_C_Q)         0.164     2.076 r  led_reg[1]/Q
                         net (fo=2, routed)           0.176     2.253    led_OBUF[1]
    SLICE_X112Y86        LUT4 (Prop_lut4_I3_O)        0.045     2.298 r  led[1]_i_1/O
                         net (fo=1, routed)           0.000     2.298    led[1]_i_1_n_0
    SLICE_X112Y86        FDPE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     2.917 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.397    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231     0.166 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.742    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.771 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          0.903     1.674    clk_out2
    SLICE_X112Y86        FDPE                                         r  led_reg[1]/C
                         clock pessimism              0.239     1.912    
    SLICE_X112Y86        FDPE (Hold_fdpe_C_D)         0.120     2.032    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 timer2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@2.500ns - clk_out2_clock rise@2.500ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.168%)  route 0.244ns (53.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns = ( 1.671 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 1.910 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     2.729 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.169    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444     0.726 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.255    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.281 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          0.630     1.910    clk_out2
    SLICE_X112Y82        FDCE                                         r  timer2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDCE (Prop_fdce_C_Q)         0.164     2.074 f  timer2_reg[0]/Q
                         net (fo=3, routed)           0.244     2.318    timer2_reg_n_0_[0]
    SLICE_X112Y82        LUT2 (Prop_lut2_I1_O)        0.045     2.363 r  timer2[0]_i_1/O
                         net (fo=1, routed)           0.000     2.363    timer2[0]_i_1_n_0
    SLICE_X112Y82        FDCE                                         r  timer2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     2.917 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.397    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231     0.166 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.742    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.771 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          0.900     1.671    clk_out2
    SLICE_X112Y82        FDCE                                         r  timer2_reg[0]/C
                         clock pessimism              0.240     1.910    
    SLICE_X112Y82        FDCE (Hold_fdce_C_D)         0.121     2.031    timer2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 timer2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer2_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@2.500ns - clk_out2_clock rise@2.500ns)
  Data Path Delay:        0.521ns  (logic 0.254ns (48.785%)  route 0.267ns (51.215%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns = ( 1.673 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 1.912 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     2.729 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.169    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444     0.726 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.255    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.281 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          0.632     1.912    clk_out2
    SLICE_X112Y84        FDCE                                         r  timer2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDCE (Prop_fdce_C_Q)         0.164     2.076 r  timer2_reg[16]/Q
                         net (fo=2, routed)           0.186     2.263    timer2_reg_n_0_[16]
    SLICE_X111Y84        LUT5 (Prop_lut5_I0_O)        0.045     2.308 r  timer2[27]_i_4/O
                         net (fo=28, routed)          0.080     2.388    timer2[27]_i_4_n_0
    SLICE_X111Y84        LUT5 (Prop_lut5_I3_O)        0.045     2.433 r  timer2[27]_i_1/O
                         net (fo=1, routed)           0.000     2.433    timer2[27]_i_1_n_0
    SLICE_X111Y84        FDCE                                         r  timer2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     2.917 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.397    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231     0.166 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.742    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.771 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          0.902     1.673    clk_out2
    SLICE_X111Y84        FDCE                                         r  timer2_reg[27]/C
                         clock pessimism              0.254     1.926    
    SLICE_X111Y84        FDCE (Hold_fdce_C_D)         0.092     2.018    timer2_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 timer2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer2_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@2.500ns - clk_out2_clock rise@2.500ns)
  Data Path Delay:        0.522ns  (logic 0.254ns (48.691%)  route 0.268ns (51.309%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns = ( 1.673 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 1.912 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     2.729 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.169    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444     0.726 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.255    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.281 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          0.632     1.912    clk_out2
    SLICE_X112Y84        FDCE                                         r  timer2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDCE (Prop_fdce_C_Q)         0.164     2.076 r  timer2_reg[16]/Q
                         net (fo=2, routed)           0.186     2.263    timer2_reg_n_0_[16]
    SLICE_X111Y84        LUT5 (Prop_lut5_I0_O)        0.045     2.308 r  timer2[27]_i_4/O
                         net (fo=28, routed)          0.081     2.389    timer2[27]_i_4_n_0
    SLICE_X111Y84        LUT5 (Prop_lut5_I1_O)        0.045     2.434 r  timer2[24]_i_1/O
                         net (fo=1, routed)           0.000     2.434    timer2[24]_i_1_n_0
    SLICE_X111Y84        FDCE                                         r  timer2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     2.917 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.397    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231     0.166 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.742    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.771 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          0.902     1.673    clk_out2
    SLICE_X111Y84        FDCE                                         r  timer2_reg[24]/C
                         clock pessimism              0.254     1.926    
    SLICE_X111Y84        FDCE (Hold_fdce_C_D)         0.091     2.017    timer2_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 timer2_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer2_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@2.500ns - clk_out2_clock rise@2.500ns)
  Data Path Delay:        0.592ns  (logic 0.254ns (42.927%)  route 0.338ns (57.073%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns = ( 1.671 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 1.912 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     2.729 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.169    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444     0.726 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.255    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.281 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          0.632     1.912    clk_out2
    SLICE_X112Y84        FDCE                                         r  timer2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDCE (Prop_fdce_C_Q)         0.164     2.076 f  timer2_reg[13]/Q
                         net (fo=2, routed)           0.152     2.228    timer2_reg_n_0_[13]
    SLICE_X109Y84        LUT6 (Prop_lut6_I3_O)        0.045     2.273 f  timer2[27]_i_5/O
                         net (fo=28, routed)          0.186     2.459    timer2[27]_i_5_n_0
    SLICE_X109Y85        LUT5 (Prop_lut5_I2_O)        0.045     2.504 r  timer2[20]_i_1/O
                         net (fo=1, routed)           0.000     2.504    timer2[20]_i_1_n_0
    SLICE_X109Y85        FDCE                                         r  timer2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     2.917 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.397    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231     0.166 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.742    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.771 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          0.900     1.671    clk_out2
    SLICE_X109Y85        FDCE                                         r  timer2_reg[20]/C
                         clock pessimism              0.276     1.946    
    SLICE_X109Y85        FDCE (Hold_fdce_C_D)         0.091     2.037    timer2_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 timer2_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer2_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@2.500ns - clk_out2_clock rise@2.500ns)
  Data Path Delay:        0.594ns  (logic 0.381ns (64.099%)  route 0.213ns (35.901%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns = ( 1.673 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 1.912 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     2.729 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.169    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444     0.726 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.255    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.281 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          0.632     1.912    clk_out2
    SLICE_X112Y84        FDCE                                         r  timer2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDCE (Prop_fdce_C_Q)         0.164     2.076 r  timer2_reg[14]/Q
                         net (fo=2, routed)           0.110     2.186    timer2_reg_n_0_[14]
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.296 r  timer2_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.104     2.400    timer2_reg[16]_i_2_n_6
    SLICE_X112Y84        LUT5 (Prop_lut5_I3_O)        0.107     2.507 r  timer2[14]_i_1/O
                         net (fo=1, routed)           0.000     2.507    timer2[14]_i_1_n_0
    SLICE_X112Y84        FDCE                                         r  timer2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     2.917 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.397    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231     0.166 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.742    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.771 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          0.902     1.673    clk_out2
    SLICE_X112Y84        FDCE                                         r  timer2_reg[14]/C
                         clock pessimism              0.240     1.912    
    SLICE_X112Y84        FDCE (Hold_fdce_C_D)         0.121     2.033    timer2_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 timer2_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@2.500ns - clk_out2_clock rise@2.500ns)
  Data Path Delay:        0.598ns  (logic 0.254ns (42.497%)  route 0.344ns (57.503%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns = ( 1.669 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 1.912 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     2.729 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.169    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444     0.726 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.255    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.281 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          0.632     1.912    clk_out2
    SLICE_X112Y84        FDCE                                         r  timer2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDCE (Prop_fdce_C_Q)         0.164     2.076 f  timer2_reg[13]/Q
                         net (fo=2, routed)           0.152     2.228    timer2_reg_n_0_[13]
    SLICE_X109Y84        LUT6 (Prop_lut6_I3_O)        0.045     2.273 f  timer2[27]_i_5/O
                         net (fo=28, routed)          0.192     2.465    timer2[27]_i_5_n_0
    SLICE_X109Y83        LUT5 (Prop_lut5_I2_O)        0.045     2.510 r  timer2[11]_i_1/O
                         net (fo=1, routed)           0.000     2.510    timer2[11]_i_1_n_0
    SLICE_X109Y83        FDCE                                         r  timer2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     2.917 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.397    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231     0.166 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.742    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.771 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          0.898     1.669    clk_out2
    SLICE_X109Y83        FDCE                                         r  timer2_reg[11]/C
                         clock pessimism              0.276     1.944    
    SLICE_X109Y83        FDCE (Hold_fdce_C_D)         0.091     2.035    timer2_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 timer2_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@2.500ns - clk_out2_clock rise@2.500ns)
  Data Path Delay:        0.599ns  (logic 0.254ns (42.426%)  route 0.345ns (57.574%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns = ( 1.669 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 1.912 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     2.729 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.169    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444     0.726 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.255    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.281 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          0.632     1.912    clk_out2
    SLICE_X112Y84        FDCE                                         r  timer2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDCE (Prop_fdce_C_Q)         0.164     2.076 f  timer2_reg[13]/Q
                         net (fo=2, routed)           0.152     2.228    timer2_reg_n_0_[13]
    SLICE_X109Y84        LUT6 (Prop_lut6_I3_O)        0.045     2.273 f  timer2[27]_i_5/O
                         net (fo=28, routed)          0.193     2.466    timer2[27]_i_5_n_0
    SLICE_X109Y83        LUT5 (Prop_lut5_I2_O)        0.045     2.511 r  timer2[12]_i_1/O
                         net (fo=1, routed)           0.000     2.511    timer2[12]_i_1_n_0
    SLICE_X109Y83        FDCE                                         r  timer2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     2.917 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.397    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231     0.166 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.742    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.771 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          0.898     1.669    clk_out2
    SLICE_X109Y83        FDCE                                         r  timer2_reg[12]/C
                         clock pessimism              0.276     1.944    
    SLICE_X109Y83        FDCE (Hold_fdce_C_D)         0.092     2.036    timer2_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 timer2_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer2_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@2.500ns - clk_out2_clock rise@2.500ns)
  Data Path Delay:        0.587ns  (logic 0.360ns (61.321%)  route 0.227ns (38.679%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( 1.674 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 1.912 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     2.729 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.169    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444     0.726 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.255    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.281 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          0.632     1.912    clk_out2
    SLICE_X111Y86        FDCE                                         r  timer2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDCE (Prop_fdce_C_Q)         0.141     2.053 r  timer2_reg[23]/Q
                         net (fo=2, routed)           0.068     2.121    timer2_reg_n_0_[23]
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.232 r  timer2_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.159     2.392    timer2_reg[24]_i_2_n_5
    SLICE_X111Y86        LUT5 (Prop_lut5_I3_O)        0.108     2.500 r  timer2[23]_i_1/O
                         net (fo=1, routed)           0.000     2.500    timer2[23]_i_1_n_0
    SLICE_X111Y86        FDCE                                         r  timer2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     2.917 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.397    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231     0.166 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.742    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.771 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          0.903     1.674    clk_out2
    SLICE_X111Y86        FDCE                                         r  timer2_reg[23]/C
                         clock pessimism              0.239     1.912    
    SLICE_X111Y86        FDCE (Hold_fdce_C_D)         0.092     2.004    timer2_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 timer2_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@2.500ns - clk_out2_clock rise@2.500ns)
  Data Path Delay:        0.633ns  (logic 0.231ns (36.493%)  route 0.402ns (63.507%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns = ( 1.673 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 1.912 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     2.729 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.169    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444     0.726 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.255    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.281 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          0.632     1.912    clk_out2
    SLICE_X111Y85        FDCE                                         r  timer2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDCE (Prop_fdce_C_Q)         0.141     2.053 f  timer2_reg[22]/Q
                         net (fo=2, routed)           0.228     2.282    timer2_reg_n_0_[22]
    SLICE_X111Y83        LUT5 (Prop_lut5_I1_O)        0.045     2.327 r  timer2[27]_i_3/O
                         net (fo=28, routed)          0.174     2.500    timer2[27]_i_3_n_0
    SLICE_X112Y84        LUT5 (Prop_lut5_I0_O)        0.045     2.545 r  timer2[13]_i_1/O
                         net (fo=1, routed)           0.000     2.545    timer2[13]_i_1_n_0
    SLICE_X112Y84        FDCE                                         r  timer2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      2.500     2.500 r  
    N18                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clock_inst/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     2.917 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.397    clock_inst/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231     0.166 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.742    clock_inst/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.771 r  clock_inst/inst/clkout2_buf/O
                         net (fo=29, routed)          0.902     1.673    clk_out2
    SLICE_X112Y84        FDCE                                         r  timer2_reg[13]/C
                         clock pessimism              0.254     1.926    
    SLICE_X112Y84        FDCE (Hold_fdce_C_D)         0.120     2.046    timer2_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.499    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clock
Waveform(ns):       { 2.500 7.500 }
Period(ns):         10.000
Sources:            { clock_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   clock_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X112Y86    led_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X112Y82    timer2_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X111Y83    timer2_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X109Y83    timer2_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X109Y83    timer2_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X112Y84    timer2_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X112Y84    timer2_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X112Y84    timer2_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clock_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y82    timer2_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y82    timer2_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y82    timer2_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y82    timer2_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y82    timer2_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y83    timer2_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y83    timer2_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y83    timer2_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y84    timer2_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y84    timer2_reg[14]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X112Y86    led_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y84    timer2_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y84    timer2_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y84    timer2_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y84    timer2_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y85    timer2_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y85    timer2_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y85    timer2_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y86    timer2_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y85    timer2_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock
  To Clock:  clkfbout_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18   clock_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clock_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clock_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  clock_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  clock_inst/inst/mmcm_adv_inst/CLKFBOUT



