<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab7.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CPU_EU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CPU_EU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CPU_EU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CPU_EU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_EU.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="CPU_EU.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CPU_EU.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CPU_EU.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CPU_EU.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="CPU_EU.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CPU_EU.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_EU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_EU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IR.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IR.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="IR.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Lab7_TopModule.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab7_TopModule.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab7_TopModule.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab7_TopModule.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab7_TopModule.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Lab7_TopModule.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab7_TopModule.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Lab7_TopModule.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Lab7_TopModule.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Lab7_TopModule.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab7_TopModule.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Lab7_TopModule.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab7_TopModule.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab7_TopModule.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Lab7_TopModule.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Lab7_TopModule.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Lab7_TopModule.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Lab7_TopModule.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Lab7_TopModule.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab7_TopModule.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab7_TopModule_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lab7_TopModule_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab7_TopModule_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab7_TopModule_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab7_TopModule_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Lab7_TopModule_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7_TopModule_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7_TopModule_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Lab7_TopModule_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Lab7_TopModule_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7_TopModule_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab7_TopModule_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Lab7_TopModule_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Lab7_TopModule_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7_TopModule_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PC.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab7_topmodule.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab7_topmodule.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab7_topmodule.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ram.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ram.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1524199227" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1524199227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524199227" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3164504720369220051" xil_pn:start_ts="1524199227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524199228" xil_pn:in_ck="-39009606881573182" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4612163422929646373" xil_pn:start_ts="1524199227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/mem256x16.ngc"/>
      <outfile xil_pn:name="ipcore_dir/mem256x16.v"/>
    </transform>
    <transform xil_pn:end_ts="1524199228" xil_pn:in_ck="-1287317027091908239" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1524199228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524199228" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2805310279389914763" xil_pn:start_ts="1524199228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524199228" xil_pn:in_ck="-1287317027091908239" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1524199228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524199228" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2161190286501879525" xil_pn:start_ts="1524199228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524199241" xil_pn:in_ck="-3998556990114829185" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-6660467690074477704" xil_pn:start_ts="1524199228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU_EU.ngr"/>
      <outfile xil_pn:name="Lab7_TopModule.lso"/>
      <outfile xil_pn:name="Lab7_TopModule.ngc"/>
      <outfile xil_pn:name="Lab7_TopModule.ngr"/>
      <outfile xil_pn:name="Lab7_TopModule.prj"/>
      <outfile xil_pn:name="Lab7_TopModule.stx"/>
      <outfile xil_pn:name="Lab7_TopModule.syr"/>
      <outfile xil_pn:name="Lab7_TopModule.xst"/>
      <outfile xil_pn:name="Lab7_TopModule_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1524199241" xil_pn:in_ck="-6542939773158478351" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2838134896467355488" xil_pn:start_ts="1524199241">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524199248" xil_pn:in_ck="-2809074009514980948" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="346990126177461644" xil_pn:start_ts="1524199241">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab7_TopModule.bld"/>
      <outfile xil_pn:name="Lab7_TopModule.ngd"/>
      <outfile xil_pn:name="Lab7_TopModule_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1524199273" xil_pn:in_ck="-7074657405730899082" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1524199248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab7_TopModule.pcf"/>
      <outfile xil_pn:name="Lab7_TopModule_map.map"/>
      <outfile xil_pn:name="Lab7_TopModule_map.mrp"/>
      <outfile xil_pn:name="Lab7_TopModule_map.ncd"/>
      <outfile xil_pn:name="Lab7_TopModule_map.ngm"/>
      <outfile xil_pn:name="Lab7_TopModule_map.xrpt"/>
      <outfile xil_pn:name="Lab7_TopModule_summary.xml"/>
      <outfile xil_pn:name="Lab7_TopModule_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1524199298" xil_pn:in_ck="5722113583379627631" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1524199273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab7_TopModule.ncd"/>
      <outfile xil_pn:name="Lab7_TopModule.pad"/>
      <outfile xil_pn:name="Lab7_TopModule.par"/>
      <outfile xil_pn:name="Lab7_TopModule.ptwx"/>
      <outfile xil_pn:name="Lab7_TopModule.unroutes"/>
      <outfile xil_pn:name="Lab7_TopModule.xpi"/>
      <outfile xil_pn:name="Lab7_TopModule_pad.csv"/>
      <outfile xil_pn:name="Lab7_TopModule_pad.txt"/>
      <outfile xil_pn:name="Lab7_TopModule_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1524199323" xil_pn:in_ck="-4847876857626976479" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1524199298">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab7_TopModule.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab7_topmodule.bgn"/>
      <outfile xil_pn:name="lab7_topmodule.bit"/>
      <outfile xil_pn:name="lab7_topmodule.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1524199298" xil_pn:in_ck="6826904821914880370" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1524199288">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab7_TopModule.twr"/>
      <outfile xil_pn:name="Lab7_TopModule.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
