// Seed: 3075123562
module module_0 (
    output supply1 id_0,
    output wire id_1,
    output supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    input tri1 id_5,
    input supply0 id_6
);
  assign id_1 = !id_3;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    input supply1 id_2,
    inout tri0 id_3,
    output tri id_4,
    output tri1 id_5,
    output tri id_6,
    input supply0 id_7,
    output wor id_8,
    input uwire id_9,
    output tri1 id_10,
    output tri id_11,
    input wor id_12,
    input tri1 id_13,
    input uwire id_14
);
  always @(posedge id_12 or $display(id_14
  ))
  begin
    assert (id_2);
    deassign id_4;
  end
  module_0(
      id_8, id_11, id_4, id_13, id_9, id_2, id_7
  );
endmodule
