# Signed-adder-and-multiplier

Verilog code for Signed Addition and Multiplication for 64 bit which also contains testbench for verification of few scenarios.
