Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: top6.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top6.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top6"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : top6
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "shifter.v" in library work
Compiling verilog file "forwarder.v" in library work
Module <shifter> compiled
Compiling verilog file "decoder.v" in library work
Module <forwarder> compiled
Compiling verilog file "btb.v" in library work
Module <Decoder> compiled
Compiling verilog file "alu32.v" in library work
Module <cam> compiled
Compiling verilog file "stage4.v" in library work
Module <ALU32> compiled
Compiling verilog file "stage3.v" in library work
Module <stage4> compiled
Compiling verilog file "stage2.v" in library work
Module <stage3> compiled
Compiling verilog file "stage1.v" in library work
Module <stage2> compiled
Compiling verilog file "registerFile.v" in library work
Module <stage1> compiled
Compiling verilog file "ipcore_dir/vio0.v" in library work
Module <RF> compiled
Compiling verilog file "ipcore_dir/icon0.v" in library work
Module <vio0> compiled
Compiling verilog file "IMEM.v" in library work
Module <icon0> compiled
Compiling verilog file "dmem.v" in library work
Module <imem> compiled
Compiling verilog file "CPU3.v" in library work
Module <dmem> compiled
Compiling verilog file "arbiter.v" in library work
Module <CPU> compiled
Compiling verilog file "accumulator.v" in library work
Module <arbiter> compiled
Compiling verilog file "cpu_top1.v" in library work
Module <accumulator> compiled
Module <top6> compiled
No errors in compilation
Analysis of file <"top6.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top6> in library <work>.

Analyzing hierarchy for module <CPU> in library <work>.

Analyzing hierarchy for module <imem> in library <work>.

Analyzing hierarchy for module <arbiter> in library <work>.

Analyzing hierarchy for module <dmem> in library <work>.

Analyzing hierarchy for module <accumulator> in library <work>.

Analyzing hierarchy for module <stage1> in library <work>.

Analyzing hierarchy for module <stage2> in library <work>.

Analyzing hierarchy for module <RF> in library <work>.

Analyzing hierarchy for module <stage3> in library <work>.

Analyzing hierarchy for module <stage4> in library <work>.

Analyzing hierarchy for module <cam> in library <work> with parameters.
	ADDR_WIDTH = "00000000000000000000000000000011"
	LENGTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <Decoder> in library <work>.

Analyzing hierarchy for module <ALU32> in library <work>.

Analyzing hierarchy for module <forwarder> in library <work>.

Analyzing hierarchy for module <shifter> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top6>.
WARNING:Xst:2211 - "ipcore_dir/icon0.v" line 60: Instantiating black box module <icon0>.
WARNING:Xst:2211 - "ipcore_dir/vio0.v" line 64: Instantiating black box module <vio0>.
Module <top6> is correct for synthesis.
 
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <instanceB> in unit <top6>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <instanceB> in unit <top6>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <instanceC> in unit <top6>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <instanceC> in unit <top6>.
Analyzing module <CPU> in library <work>.
Module <CPU> is correct for synthesis.
 
Analyzing module <stage1> in library <work>.
Module <stage1> is correct for synthesis.
 
Analyzing module <cam> in library <work>.
	ADDR_WIDTH = 32'sb00000000000000000000000000000011
	LENGTH = 32'sb00000000000000000000000000001000
INFO:Xst:2546 - "btb.v" line 30: reading initialization file "cam_key.txt".
INFO:Xst:2546 - "btb.v" line 31: reading initialization file "cam_val.txt".
WARNING:Xst:905 - "btb.v" line 36: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <is_valid>, <cam_key>, <cam_val>
Module <cam> is correct for synthesis.
 
Analyzing module <stage2> in library <work>.
Module <stage2> is correct for synthesis.
 
Analyzing module <Decoder> in library <work>.
Module <Decoder> is correct for synthesis.
 
Analyzing module <RF> in library <work>.
Module <RF> is correct for synthesis.
 
Analyzing module <stage3> in library <work>.
Module <stage3> is correct for synthesis.
 
Analyzing module <ALU32> in library <work>.
Module <ALU32> is correct for synthesis.
 
Analyzing module <forwarder> in library <work>.
Module <forwarder> is correct for synthesis.
 
Analyzing module <stage4> in library <work>.
Module <stage4> is correct for synthesis.
 
Analyzing module <shifter> in library <work>.
Module <shifter> is correct for synthesis.
 
Analyzing module <imem> in library <work>.
INFO:Xst:2546 - "IMEM.v" line 6: reading initialization file "instr5.txt".
INFO:Xst:1433 - Contents of array <m> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <imem> is correct for synthesis.
 
Analyzing module <arbiter> in library <work>.
Module <arbiter> is correct for synthesis.
 
Analyzing module <dmem> in library <work>.
INFO:Xst:2546 - "dmem.v" line 9: reading initialization file "dmem_ini.mem".
INFO:Xst:1607 - Contents of array <m> may be accessed with an index that does not cover the full array size.
INFO:Xst:1607 - Contents of array <m> may be accessed with an index that does not cover the full array size.
INFO:Xst:1607 - Contents of array <m> may be accessed with an index that does not cover the full array size.
INFO:Xst:1607 - Contents of array <m> may be accessed with an index that does not cover the full array size.
Module <dmem> is correct for synthesis.
 
Analyzing module <accumulator> in library <work>.
Module <accumulator> is correct for synthesis.
 
    Set property "SYN_NOPRUNE = 1" for unit <icon0>.
    Set property "SYN_NOPRUNE = 1" for unit <vio0>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <cam> has a constant value of 1000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <imem>.
    Related source file is "IMEM.v".
WARNING:Xst:647 - Input <iaddr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <m> is used but never assigned. Tied to default value.
    Found 32x32-bit ROM for signal <idata>.
    Summary:
	inferred   1 ROM(s).
Unit <imem> synthesized.


Synthesizing Unit <arbiter>.
    Related source file is "arbiter.v".
    Found 32-bit 4-to-1 multiplexer for signal <rdata_mas>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <arbiter> synthesized.


Synthesizing Unit <dmem>.
    Related source file is "dmem.v".
WARNING:Xst:646 - Signal <add3<31:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add2<31:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add1<31:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add0<31:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit adder for signal <add1>.
    Found 32-bit adder for signal <add2>.
    Found 32-bit adder for signal <add3>.
    Found 8-bit 128-to-1 multiplexer for signal <drdata$varindex0000> created at line 18.
    Found 8-bit 128-to-1 multiplexer for signal <drdata$varindex0001> created at line 18.
    Found 8-bit 128-to-1 multiplexer for signal <drdata$varindex0002> created at line 18.
    Found 8-bit 128-to-1 multiplexer for signal <drdata$varindex0003> created at line 18.
    Found 1024-bit register for signal <m>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <m>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <dmem> synthesized.


Synthesizing Unit <accumulator>.
    Related source file is "accumulator.v".
    Found 32-bit register for signal <rdata>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count$addsub0000> created at line 29.
    Found 32-bit register for signal <sum>.
    Found 32-bit adder for signal <sum$addsub0000> created at line 29.
    Summary:
	inferred  96 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <accumulator> synthesized.


Synthesizing Unit <RF>.
    Related source file is "registerFile.v".
    Found 32-bit 32-to-1 multiplexer for signal <rv1>.
    Found 32-bit 32-to-1 multiplexer for signal <rv2>.
    Found 1024-bit register for signal <rf_mem>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <rf_mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <RF> synthesized.


Synthesizing Unit <cam>.
    Related source file is "btb.v".
    Found 32-bit 1-of-9 priority encoder for signal <rvalue>.
    Found 256-bit register for signal <cam_key>.
    Found 256-bit register for signal <cam_val>.
    Found 32-bit comparator equal for signal <instr_found$cmp_eq0000> created at line 40.
    Found 32-bit comparator equal for signal <instr_found$cmp_eq0001> created at line 40.
    Found 32-bit comparator equal for signal <instr_found$cmp_eq0002> created at line 40.
    Found 32-bit comparator equal for signal <instr_found$cmp_eq0003> created at line 40.
    Found 32-bit comparator equal for signal <instr_found$cmp_eq0004> created at line 40.
    Found 32-bit comparator equal for signal <instr_found$cmp_eq0005> created at line 40.
    Found 32-bit comparator equal for signal <instr_found$cmp_eq0006> created at line 40.
    Found 32-bit comparator equal for signal <instr_found$cmp_eq0007> created at line 40.
    Found 32-bit comparator equal for signal <instr_found_w$cmp_eq0000> created at line 49.
    Found 32-bit comparator equal for signal <instr_found_w$cmp_eq0001> created at line 49.
    Found 32-bit comparator equal for signal <instr_found_w$cmp_eq0002> created at line 49.
    Found 32-bit comparator equal for signal <instr_found_w$cmp_eq0003> created at line 49.
    Found 32-bit comparator equal for signal <instr_found_w$cmp_eq0004> created at line 49.
    Found 32-bit comparator equal for signal <instr_found_w$cmp_eq0005> created at line 49.
    Found 32-bit comparator equal for signal <instr_found_w$cmp_eq0006> created at line 49.
    Found 32-bit comparator equal for signal <instr_found_w$cmp_eq0007> created at line 49.
    Found 8-bit register for signal <is_valid>.
    Found 3-bit up counter for signal <write_ptr>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <cam_key>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <cam_val>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Counter(s).
	inferred 520 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  32 Priority encoder(s).
Unit <cam> synthesized.


Synthesizing Unit <Decoder>.
    Related source file is "decoder.v".
    Found 16x6-bit ROM for signal <op$mux0000>.
    Summary:
	inferred   1 ROM(s).
Unit <Decoder> synthesized.


Synthesizing Unit <ALU32>.
    Related source file is "alu32.v".
    Found 32-bit addsub for signal <out$addsub0000>.
    Found 32-bit comparator equal for signal <out$cmp_eq0011> created at line 20.
    Found 32-bit comparator greatequal for signal <out$cmp_ge0000> created at line 22.
    Found 32-bit comparator greatequal for signal <out$cmp_ge0001> created at line 23.
    Found 32-bit comparator less for signal <out$cmp_lt0000> created at line 18.
    Found 32-bit comparator less for signal <out$cmp_lt0001> created at line 19.
    Found 32-bit comparator not equal for signal <out$cmp_ne0000> created at line 21.
    Found 32-bit shifter logical left for signal <out$shift0000> created at line 15.
    Found 32-bit shifter logical right for signal <out$shift0001> created at line 16.
    Found 32-bit shifter arithmetic right for signal <out$shift0002> created at line 17.
    Found 32-bit xor2 for signal <out$xor0000> created at line 14.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU32> synthesized.


Synthesizing Unit <forwarder>.
    Related source file is "forwarder.v".
    Found 5-bit comparator equal for signal <rv1_sel$cmp_eq0000> created at line 12.
    Found 5-bit comparator equal for signal <rv1_sel$cmp_eq0001> created at line 15.
    Found 5-bit comparator equal for signal <rv2_sel$cmp_eq0000> created at line 22.
    Found 5-bit comparator equal for signal <rv2_sel$cmp_eq0001> created at line 24.
    Summary:
	inferred   4 Comparator(s).
Unit <forwarder> synthesized.


Synthesizing Unit <shifter>.
    Related source file is "shifter.v".
WARNING:Xst:647 - Input <daddr<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <shifter> synthesized.


Synthesizing Unit <stage1>.
    Related source file is "stage1.v".
    Found 32-bit register for signal <pc>.
    Found 32-bit adder for signal <address_predicted$addsub0000> created at line 30.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <stage1> synthesized.


Synthesizing Unit <stage2>.
    Related source file is "stage2.v".
    Found 5-bit comparator equal for signal <COND_6$cmp_eq0001> created at line 41.
    Found 5-bit comparator equal for signal <COND_6$cmp_eq0002> created at line 41.
    Summary:
	inferred   2 Comparator(s).
Unit <stage2> synthesized.


Synthesizing Unit <stage3>.
    Related source file is "stage3.v".
WARNING:Xst:737 - Found 32-bit latch for signal <branch_address>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit 4-to-1 multiplexer for signal <frv2>.
    Found 32-bit comparator not equal for signal <branch_taken$cmp_ne0001> created at line 88.
    Found 32-bit 4-to-1 multiplexer for signal <frv1>.
    Found 32-bit adder for signal <rwdata$add0000> created at line 69.
    Found 32-bit adder for signal <rwdata$add0001> created at line 70.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <stage3> synthesized.


Synthesizing Unit <stage4>.
    Related source file is "stage4.v".
Unit <stage4> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "CPU3.v".
WARNING:Xst:1780 - Signal <pc_sel_ex> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 96-bit register for signal <buf1>.
    Found 194-bit register for signal <buf2>.
    Found 110-bit register for signal <buf3>.
    Found 38-bit register for signal <buf4>.
    Summary:
	inferred 438 D-type flip-flop(s).
Unit <CPU> synthesized.


Synthesizing Unit <top6>.
    Related source file is "cpu_top1.v".
Unit <top6> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x6-bit ROM                                          : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 9
 32-bit adder                                          : 8
 32-bit addsub                                         : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 192
 1-bit register                                        : 8
 110-bit register                                      : 1
 194-bit register                                      : 1
 32-bit register                                       : 52
 38-bit register                                       : 1
 8-bit register                                        : 128
 96-bit register                                       : 1
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 29
 32-bit comparator equal                               : 17
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 2
 32-bit comparator not equal                           : 2
 5-bit comparator equal                                : 6
# Multiplexers                                         : 9
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 8-bit 128-to-1 multiplexer                            : 4
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Priority Encoders                                    : 1
 32-bit 1-of-9 priority encoder                        : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/icon0.ngc>.
Reading core <ipcore_dir/vio0.ngc>.
Loading core <icon0> for timing and area information for instance <instanceB>.
Loading core <vio0> for timing and area information for instance <instanceC>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x6-bit ROM                                          : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 9
 32-bit adder                                          : 5
 32-bit addsub                                         : 1
 7-bit adder                                           : 3
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 3134
 Flip-Flops                                            : 3134
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 29
 32-bit comparator equal                               : 17
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 2
 32-bit comparator not equal                           : 2
 5-bit comparator equal                                : 6
# Multiplexers                                         : 71
 1-bit 32-to-1 multiplexer                             : 64
 32-bit 4-to-1 multiplexer                             : 3
 8-bit 128-to-1 multiplexer                            : 4
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Priority Encoders                                    : 1
 32-bit 1-of-9 priority encoder                        : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top6> ...

Optimizing unit <dmem> ...

Optimizing unit <accumulator> ...

Optimizing unit <RF> ...

Optimizing unit <cam> ...

Optimizing unit <Decoder> ...

Optimizing unit <ALU32> ...

Optimizing unit <stage1> ...

Optimizing unit <stage2> ...

Optimizing unit <stage3> ...

Optimizing unit <CPU> ...
WARNING:Xst:1710 - FF/Latch <instance1/buf2_6> (without init value) has a constant value of 0 in block <top6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <instance1/buf2_5> (without init value) has a constant value of 0 in block <top6>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <instance1/buf1_62> in Unit <top6> is equivalent to the following 3 FFs/Latches, which will be removed : <instance1/buf1_61> <instance1/buf1_60> <instance1/buf1_59> 
INFO:Xst:2261 - The FF/Latch <instance1/buf1_33> in Unit <top6> is equivalent to the following FF/Latch, which will be removed : <instance1/buf1_32> 
INFO:Xst:2261 - The FF/Latch <instance1/buf1_51> in Unit <top6> is equivalent to the following 2 FFs/Latches, which will be removed : <instance1/buf1_50> <instance1/buf1_35> 
INFO:Xst:2261 - The FF/Latch <instance1/buf2_18> in Unit <top6> is equivalent to the following 3 FFs/Latches, which will be removed : <instance1/buf2_17> <instance1/buf2_16> <instance1/buf2_15> 
INFO:Xst:2261 - The FF/Latch <instance1/buf2_108> in Unit <top6> is equivalent to the following FF/Latch, which will be removed : <instance1/buf2_107> 
INFO:Xst:2261 - The FF/Latch <instance1/buf2_27> in Unit <top6> is equivalent to the following FF/Latch, which will be removed : <instance1/buf2_26> 
INFO:Xst:2261 - The FF/Latch <instance1/buf2_38> in Unit <top6> is equivalent to the following 3 FFs/Latches, which will be removed : <instance1/buf2_37> <instance1/buf2_36> <instance1/buf2_35> 
Found area constraint ratio of 100 (+ 5) on block top6, actual ratio is 130.
Optimizing block <top6> to meet ratio 100 (+ 5) of 4656 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <top6>, final ratio is 128.
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[20].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[20].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[20].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[21].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[21].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[21].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[22].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[22].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[22].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[17].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[17].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[17].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[19].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[19].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[19].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[30].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[30].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[30].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[26].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[26].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[26].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[27].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[27].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[27].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[28].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[28].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[28].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[64].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[64].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[64].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[70].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[70].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[70].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[65].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[65].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[65].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[66].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[66].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[66].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[71].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[71].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[71].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[72].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[72].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[72].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[67].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[67].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[67].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[73].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[73].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[73].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[68].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[68].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[68].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[74].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[74].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[74].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[69].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[69].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[69].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[75].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[75].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[75].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[80].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[80].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[80].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[81].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[81].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[81].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[76].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[76].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[76].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[82].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[82].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[82].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[77].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[77].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[77].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[83].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[83].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[83].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[78].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[78].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[78].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[84].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[84].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[84].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[79].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[79].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[79].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[90].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[90].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[90].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[85].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[85].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[85].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[91].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[91].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[91].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[86].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[86].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[86].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[92].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[92].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[92].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[87].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[87].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[87].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[93].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[93].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[93].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[88].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[88].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[88].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[94].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[94].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[94].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[89].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[89].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[89].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[95].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[95].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[95].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[96].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[96].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[96].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[97].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[97].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[97].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[98].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[98].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[98].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[99].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[99].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[99].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[100].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[100].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[100].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[101].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[101].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[101].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[102].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[102].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[102].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[103].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[103].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[103].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[104].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[104].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[104].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[110].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[110].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[110].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[105].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[105].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[105].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[106].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[106].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[106].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[111].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[111].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[111].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[112].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[112].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[112].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[107].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[107].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[107].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[108].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[108].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[108].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[113].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[113].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[113].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[114].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[114].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[114].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[109].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[109].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[109].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[120].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[120].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[120].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[115].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[115].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[115].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[121].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[121].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[121].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[116].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[116].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[116].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[122].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[122].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[122].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[117].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[117].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[117].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[118].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[118].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[118].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[123].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[123].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[123].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[124].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[124].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[124].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[119].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[119].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[119].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[130].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[130].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[130].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[125].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[125].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[125].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[126].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[126].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[126].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[131].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[131].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[131].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[132].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[132].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[132].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[127].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[127].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[127].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[128].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[128].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[128].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[133].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[133].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[133].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[129].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[129].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[129].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[134].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[134].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[134].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[140].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[140].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[140].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[135].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[135].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[135].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[141].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[141].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[141].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[136].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[136].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[136].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[137].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[137].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[137].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[142].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[142].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[142].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[138].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[138].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[138].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[143].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[143].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[143].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[144].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[144].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[144].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[139].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[139].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[139].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[150].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[150].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[150].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[200].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[200].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[200].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[145].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[145].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[145].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[151].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[151].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[151].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[201].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[201].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[201].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[146].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[146].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[146].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[147].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[147].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[147].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[152].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[152].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[152].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[202].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[202].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[202].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[148].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[148].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[148].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[153].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[153].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[153].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[203].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[203].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[203].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[149].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[149].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[149].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[154].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[154].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[154].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[204].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[204].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[204].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[155].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[155].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[155].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[160].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[160].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[160].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[205].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[205].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[205].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[210].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[210].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[210].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[161].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[161].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[161].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[206].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[206].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[206].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[211].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[211].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[211].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[156].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[156].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[156].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[162].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[162].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[162].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[207].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[207].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[207].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[212].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[212].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[212].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[157].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[157].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[157].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[158].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[158].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[158].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[163].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[163].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[163].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[208].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[208].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[208].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[213].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[213].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[213].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[164].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[164].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[164].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[209].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[209].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[209].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[214].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[214].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[214].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[159].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[159].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[159].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[170].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[170].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[170].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[220].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[220].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[220].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[215].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[215].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[215].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[165].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[165].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[165].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[166].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[166].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[166].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[221].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[221].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[221].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[171].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[171].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[171].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[216].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[216].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[216].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[172].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[172].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[172].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[222].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[222].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[222].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[217].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[217].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[217].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[167].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[167].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[167].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[168].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[168].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[168].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[223].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[223].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[223].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[173].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[173].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[173].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[218].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[218].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[218].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[169].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[169].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[169].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[224].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[224].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[224].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[174].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[174].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[174].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[219].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[219].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[219].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[175].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[175].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[175].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[225].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[225].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[225].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[180].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[180].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[180].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[181].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[181].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[181].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[226].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[226].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[226].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[176].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[176].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[176].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[227].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[227].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[227].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[182].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[182].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[182].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[177].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[177].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[177].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[183].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[183].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[183].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[178].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[178].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[178].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[179].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[179].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[179].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[184].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[184].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[184].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[190].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[190].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[190].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[185].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[185].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[185].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[191].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[191].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[191].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[186].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[186].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[186].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[187].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[187].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[187].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[192].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[192].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[192].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[188].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[188].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[188].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[193].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[193].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[193].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[194].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[194].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[194].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[189].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[189].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[189].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[195].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[195].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[195].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[196].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[196].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[196].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[197].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[197].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[197].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[198].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[198].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[198].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[199].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[199].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[199].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[20].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[20].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[20].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[21].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[21].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[21].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[22].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[22].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[22].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[17].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[17].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[17].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[19].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[19].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[19].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[30].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[30].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[30].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[26].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[26].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[26].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[27].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[27].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[27].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[28].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[28].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[28].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[64].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[64].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[64].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[70].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[70].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[70].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[65].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[65].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[65].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[66].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[66].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[66].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[71].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[71].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[71].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[67].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[67].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[67].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[72].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[72].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[72].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[68].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[68].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[68].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[73].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[73].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[73].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[69].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[69].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[69].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[74].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[74].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[74].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[80].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[80].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[80].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[75].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[75].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[75].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[76].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[76].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[76].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[81].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[81].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[81].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[77].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[77].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[77].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[82].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[82].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[82].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[83].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[83].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[83].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[78].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[78].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[78].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[79].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[79].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[79].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[84].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[84].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[84].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[85].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[85].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[85].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[90].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[90].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[90].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[86].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[86].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[86].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[91].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[91].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[91].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[87].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[87].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[87].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[92].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[92].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[92].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[93].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[93].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[93].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[88].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[88].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[88].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[94].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[94].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[94].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[89].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[89].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[89].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[95].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[95].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[95].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[96].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[96].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[96].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[97].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[97].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[97].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[98].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[98].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[98].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[99].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[99].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[99].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[100].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[100].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[100].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[101].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[101].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[101].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[102].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[102].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[102].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[103].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[103].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[103].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[104].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[104].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[104].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[110].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[110].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[110].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[105].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[105].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[105].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[106].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[106].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[106].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[111].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[111].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[111].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[112].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[112].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[112].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[107].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[107].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[107].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[108].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[108].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[108].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[113].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[113].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[113].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[114].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[114].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[114].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[109].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[109].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[109].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[120].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[120].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[120].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[115].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[115].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[115].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[121].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[121].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[121].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[116].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[116].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[116].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[122].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[122].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[122].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[117].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[117].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[117].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[118].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[118].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[118].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[123].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[123].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[123].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[124].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[124].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[124].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[119].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[119].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[119].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[130].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[130].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[130].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[125].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[125].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[125].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[126].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[126].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[126].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[131].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[131].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[131].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[132].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[132].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[132].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[127].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[127].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[127].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[128].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[128].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[128].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[133].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[133].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[133].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[129].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[129].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[129].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[134].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[134].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[134].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[140].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[140].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[140].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[135].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[135].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[135].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[141].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[141].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[141].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[136].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[136].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[136].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[137].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[137].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[137].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[142].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[142].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[142].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[138].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[138].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[138].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[143].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[143].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[143].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[144].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[144].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[144].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[139].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[139].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[139].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[150].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[150].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[150].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[200].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[200].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[200].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[145].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[145].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[145].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[151].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[151].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[151].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[201].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[201].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[201].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[146].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[146].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[146].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[147].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[147].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[147].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[152].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[152].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[152].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[202].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[202].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[202].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[148].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[148].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[148].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[153].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[153].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[153].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[203].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[203].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[203].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[149].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[149].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[149].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[154].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[154].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[154].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[204].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[204].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[204].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[155].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[155].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[155].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[160].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[160].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[160].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[205].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[205].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[205].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[210].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[210].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[210].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[161].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[161].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[161].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[206].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[206].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[206].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[211].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[211].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[211].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[156].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[156].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[156].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[162].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[162].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[162].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[207].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[207].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[207].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[212].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[212].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[212].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[157].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[157].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[157].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[158].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[158].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[158].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[163].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[163].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[163].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[208].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[208].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[208].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[213].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[213].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[213].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[164].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[164].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[164].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[209].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[209].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[209].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[214].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[214].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[214].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[159].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[159].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[159].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[170].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[170].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[170].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[220].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[220].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[220].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[215].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[215].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[215].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[165].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[165].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[165].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[166].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[166].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[166].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[221].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[221].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[221].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[171].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[171].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[171].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[216].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[216].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[216].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[172].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[172].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[172].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[222].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[222].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[222].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[217].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[217].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[217].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[167].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[167].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[167].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[168].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[168].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[168].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[223].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[223].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[223].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[173].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[173].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[173].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[218].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[218].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[218].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[169].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[169].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[169].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[224].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[224].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[224].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[174].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[174].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[174].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[219].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[219].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[219].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[175].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[175].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[175].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[225].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[225].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[225].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[180].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[180].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[180].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[181].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[181].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[181].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[226].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[226].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[226].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[176].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[176].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[176].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[227].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[227].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[227].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[182].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[182].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[182].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[177].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[177].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[177].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[183].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[183].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[183].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[178].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[178].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[178].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[179].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[179].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[179].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[184].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[184].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[184].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[190].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[190].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[190].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[185].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[185].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[185].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[191].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[191].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[191].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[186].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[186].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[186].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[187].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[187].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[187].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[192].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[192].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[192].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[188].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[188].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[188].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[193].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[193].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[193].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[194].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[194].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[194].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[189].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[189].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[189].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[195].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[195].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[195].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[196].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[196].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[196].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[197].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[197].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[197].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[198].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[198].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[198].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[199].SYNC_IN_CELL/USER_CLK_REG> in Unit <instanceC> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[199].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[199].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
FlipFlop instance1/buf3_103 has been replicated 1 time(s)
FlipFlop instance1/buf3_104 has been replicated 1 time(s)
FlipFlop instance1/buf3_71 has been replicated 1 time(s)
FlipFlop instance1/buf3_72 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3125
 Flip-Flops                                            : 3125

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top6.ngr
Top Level Output File Name         : top6
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 1

Cell Usage :
# BELS                             : 8724
#      BUF                         : 1
#      GND                         : 3
#      INV                         : 238
#      LUT1                        : 78
#      LUT2                        : 161
#      LUT2_D                      : 14
#      LUT2_L                      : 26
#      LUT3                        : 3213
#      LUT3_D                      : 77
#      LUT3_L                      : 20
#      LUT4                        : 2277
#      LUT4_D                      : 84
#      LUT4_L                      : 174
#      MUXCY                       : 541
#      MUXCY_L                     : 15
#      MUXF5                       : 918
#      MUXF6                       : 386
#      MUXF7                       : 192
#      MUXF8                       : 96
#      VCC                         : 3
#      XORCY                       : 207
# FlipFlops/Latches                : 7095
#      FD                          : 8
#      FDC                         : 1
#      FDCE                        : 470
#      FDE                         : 5087
#      FDR                         : 914
#      FDRE                        : 568
#      FDRS                        : 15
#      LD_1                        : 32
# Shift Registers                  : 3
#      SRLC16E                     : 3
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# Others                           : 1
#      BSCAN_SPARTAN3              : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     6007  out of   4656   129% (*) 
 Number of Slice Flip Flops:           7095  out of   9312    76%  
 Number of 4 input LUTs:               6365  out of   9312    68%  
    Number used as logic:              6362
    Number used as Shift registers:       3
 Number of IOs:                           1
 Number of bonded IOBs:                   1  out of    232     0%  
 Number of GCLKs:                         4  out of     24    16%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+-------------------------------------------------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)                                             | Load  |
-----------------------------------------------+-------------------------------------------------------------------+-------+
instanceB/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1     | BUFG                                                              | 1415  |
instanceB/U0/iUPDATE_OUT                       | NONE(instanceB/U0/U_ICON/U_iDATA_CMD)                             | 1     |
clk                                            | BUFGP                                                             | 2069  |
instance1/I1/pc_0                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/U_RISING)     | 4     |
instance1/I1/pc_1                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/U_RISING)     | 4     |
instance1/I1/pc_2                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/U_RISING)     | 4     |
instance1/I1/pc_3                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/U_RISING)     | 4     |
instance1/I1/pc_4                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/U_RISING)     | 4     |
instance1/I1/pc_5                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/U_RISING)     | 4     |
instance1/I1/pc_6                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/U_RISING)     | 4     |
instance1/I1/pc_7                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/U_RISING)     | 4     |
instance1/I1/pc_8                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/U_RISING)     | 4     |
instance1/I1/pc_9                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/U_RISING)     | 4     |
instance1/I1/pc_10                             | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/U_RISING)    | 4     |
instance1/I1/pc_11                             | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/U_RISING)    | 4     |
instance1/I1/pc_12                             | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/U_RISING)    | 4     |
instance1/I1/pc_13                             | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/U_RISING)    | 4     |
instance1/I1/pc_14                             | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/U_RISING)    | 4     |
instance1/I1/pc_15                             | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/U_RISING)    | 4     |
instance1/I1/pc_16                             | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/U_RISING)    | 4     |
instance1/I1/pc_17                             | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[17].SYNC_IN_CELL/U_RISING)    | 4     |
instance1/I1/pc_18                             | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/U_RISING)    | 4     |
instance1/I1/pc_19                             | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[19].SYNC_IN_CELL/U_RISING)    | 4     |
instance1/I1/pc_20                             | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[20].SYNC_IN_CELL/U_RISING)    | 4     |
instance1/I1/pc_21                             | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[21].SYNC_IN_CELL/U_RISING)    | 4     |
instance1/I1/pc_22                             | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[22].SYNC_IN_CELL/U_RISING)    | 4     |
instance1/I1/pc_23                             | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/U_RISING)    | 4     |
instance1/I1/pc_24                             | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/U_RISING)    | 4     |
instance1/I1/pc_25                             | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/U_RISING)    | 4     |
instance1/I1/pc_26                             | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[26].SYNC_IN_CELL/U_RISING)    | 4     |
instance1/I1/pc_27                             | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[27].SYNC_IN_CELL/U_RISING)    | 4     |
instance1/I1/pc_28                             | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[28].SYNC_IN_CELL/U_RISING)    | 4     |
instance1/I1/pc_29                             | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/U_RISING)    | 4     |
instance1/I1/pc_30                             | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[30].SYNC_IN_CELL/U_RISING)    | 4     |
instance1/I1/pc_31                             | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/U_RISING)    | 4     |
instance1/R1/rf_mem_31_0                       | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_1                       | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_2                       | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_3                       | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_4                       | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_5                       | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_6                       | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_7                       | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_8                       | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_9                       | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_10                      | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_11                      | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_12                      | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_13                      | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_14                      | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_15                      | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_16                      | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_17                      | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_18                      | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_19                      | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_20                      | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_21                      | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_22                      | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_23                      | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_24                      | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_25                      | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_26                      | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_27                      | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_28                      | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_29                      | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_30                      | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_RISING)    | 2     |
instance1/R1/rf_mem_31_31                      | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_RISING)    | 2     |
wdata<0>(instance1/I4/s1/dwdata_0_mux00001:O)  | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[64].SYNC_IN_CELL/U_RISING) | 2     |
wdata<1>(instance1/I4/s1/dwdata_1_mux00001:O)  | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[65].SYNC_IN_CELL/U_RISING) | 2     |
wdata<2>(instance1/I4/s1/dwdata_2_mux00001:O)  | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[66].SYNC_IN_CELL/U_RISING) | 2     |
wdata<3>(instance1/I4/s1/dwdata_3_mux00001:O)  | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[67].SYNC_IN_CELL/U_RISING) | 2     |
wdata<4>(instance1/I4/s1/dwdata_4_mux00001:O)  | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[68].SYNC_IN_CELL/U_RISING) | 2     |
wdata<5>(instance1/I4/s1/dwdata_5_mux00001:O)  | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[69].SYNC_IN_CELL/U_RISING) | 2     |
wdata<6>(instance1/I4/s1/dwdata_6_mux00001:O)  | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[70].SYNC_IN_CELL/U_RISING) | 2     |
wdata<7>(instance1/I4/s1/dwdata_7_mux00001:O)  | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[71].SYNC_IN_CELL/U_RISING) | 2     |
wdata<8>(instance1/I4/s1/dwdata_8_mux00001:O)  | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[72].SYNC_IN_CELL/U_RISING) | 2     |
wdata<9>(instance1/I4/s1/dwdata_9_mux00001:O)  | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[73].SYNC_IN_CELL/U_RISING) | 2     |
wdata<10>(instance1/I4/s1/dwdata_10_mux00002:O)| NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[74].SYNC_IN_CELL/U_RISING) | 2     |
wdata<11>(instance1/I4/s1/dwdata_11_mux00001:O)| NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[75].SYNC_IN_CELL/U_RISING) | 2     |
wdata<12>(instance1/I4/s1/dwdata_12_mux00001:O)| NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[76].SYNC_IN_CELL/U_RISING) | 2     |
wdata<13>(instance1/I4/s1/dwdata_13_mux00001:O)| NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[77].SYNC_IN_CELL/U_RISING) | 2     |
wdata<14>(instance1/I4/s1/dwdata_14_mux00001:O)| NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[78].SYNC_IN_CELL/U_RISING) | 2     |
wdata<15>(instance1/I4/s1/dwdata_15_mux00001:O)| NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[79].SYNC_IN_CELL/U_RISING) | 2     |
wdata<16>(instance1/I4/s1/dwdata_16_mux00002:O)| NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[80].SYNC_IN_CELL/U_RISING) | 2     |
wdata<17>(instance1/I4/s1/dwdata_17_mux00001:O)| NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[81].SYNC_IN_CELL/U_RISING) | 2     |
wdata<18>(instance1/I4/s1/dwdata_18_mux00001:O)| NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[82].SYNC_IN_CELL/U_RISING) | 2     |
wdata<19>(instance1/I4/s1/dwdata_19_mux00001:O)| NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[83].SYNC_IN_CELL/U_RISING) | 2     |
wdata<20>(instance1/I4/s1/dwdata_20_mux00001:O)| NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[84].SYNC_IN_CELL/U_RISING) | 2     |
wdata<21>(instance1/I4/s1/dwdata_21_mux00001:O)| NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[85].SYNC_IN_CELL/U_RISING) | 2     |
wdata<22>(instance1/I4/s1/dwdata_22_mux00001:O)| NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[86].SYNC_IN_CELL/U_RISING) | 2     |
wdata<23>(instance1/I4/s1/dwdata_23_mux00001:O)| NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[87].SYNC_IN_CELL/U_RISING) | 2     |
wdata<24>(instance1/I4/s1/dwdata_24_mux0000:O) | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[88].SYNC_IN_CELL/U_RISING) | 2     |
wdata<25>(instance1/I4/s1/dwdata_25_mux0000:O) | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[89].SYNC_IN_CELL/U_RISING) | 2     |
wdata<26>(instance1/I4/s1/dwdata_26_mux0000:O) | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[90].SYNC_IN_CELL/U_RISING) | 2     |
wdata<27>(instance1/I4/s1/dwdata_27_mux0000:O) | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[91].SYNC_IN_CELL/U_RISING) | 2     |
wdata<28>(instance1/I4/s1/dwdata_28_mux0000:O) | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[92].SYNC_IN_CELL/U_RISING) | 2     |
wdata<29>(instance1/I4/s1/dwdata_29_mux0000:O) | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[93].SYNC_IN_CELL/U_RISING) | 2     |
wdata<30>(instance1/I4/s1/dwdata_30_mux0000:O) | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[94].SYNC_IN_CELL/U_RISING) | 2     |
wdata<31>(instance1/I4/s1/dwdata_31_mux0000:O) | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[95].SYNC_IN_CELL/U_RISING) | 2     |
rdata<0>(instance3/Mmux_rdata_mas11:O)         | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[96].SYNC_IN_CELL/U_RISING) | 2     |
rdata<1>(instance3/Mmux_rdata_mas121:O)        | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[97].SYNC_IN_CELL/U_RISING) | 2     |
rdata<2>(instance3/Mmux_rdata_mas231:O)        | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[98].SYNC_IN_CELL/U_RISING) | 2     |
rdata<3>(instance3/Mmux_rdata_mas261:O)        | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[99].SYNC_IN_CELL/U_RISING) | 2     |
rdata<4>(instance3/Mmux_rdata_mas271:O)        | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[100].SYNC_IN_CELL/U_RISING)| 2     |
rdata<5>(instance3/Mmux_rdata_mas281:O)        | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[101].SYNC_IN_CELL/U_RISING)| 2     |
rdata<6>(instance3/Mmux_rdata_mas291:O)        | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[102].SYNC_IN_CELL/U_RISING)| 2     |
rdata<7>(instance3/Mmux_rdata_mas301:O)        | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[103].SYNC_IN_CELL/U_RISING)| 2     |
rdata<8>(instance3/Mmux_rdata_mas311:O)        | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[104].SYNC_IN_CELL/U_RISING)| 2     |
rdata<9>(instance3/Mmux_rdata_mas321:O)        | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[105].SYNC_IN_CELL/U_RISING)| 2     |
rdata<10>(instance3/Mmux_rdata_mas21:O)        | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[106].SYNC_IN_CELL/U_RISING)| 2     |
rdata<11>(instance3/Mmux_rdata_mas31:O)        | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[107].SYNC_IN_CELL/U_RISING)| 2     |
rdata<12>(instance3/Mmux_rdata_mas41:O)        | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[108].SYNC_IN_CELL/U_RISING)| 2     |
rdata<13>(instance3/Mmux_rdata_mas51:O)        | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[109].SYNC_IN_CELL/U_RISING)| 2     |
rdata<14>(instance3/Mmux_rdata_mas61:O)        | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[110].SYNC_IN_CELL/U_RISING)| 2     |
rdata<15>(instance3/Mmux_rdata_mas71:O)        | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[111].SYNC_IN_CELL/U_RISING)| 2     |
rdata<16>(instance3/Mmux_rdata_mas81:O)        | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[112].SYNC_IN_CELL/U_RISING)| 2     |
rdata<17>(instance3/Mmux_rdata_mas91:O)        | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[113].SYNC_IN_CELL/U_RISING)| 2     |
rdata<18>(instance3/Mmux_rdata_mas101:O)       | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[114].SYNC_IN_CELL/U_RISING)| 2     |
rdata<19>(instance3/Mmux_rdata_mas111:O)       | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[115].SYNC_IN_CELL/U_RISING)| 2     |
rdata<20>(instance3/Mmux_rdata_mas131:O)       | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[116].SYNC_IN_CELL/U_RISING)| 2     |
rdata<21>(instance3/Mmux_rdata_mas141:O)       | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[117].SYNC_IN_CELL/U_RISING)| 2     |
rdata<22>(instance3/Mmux_rdata_mas151:O)       | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[118].SYNC_IN_CELL/U_RISING)| 2     |
rdata<23>(instance3/Mmux_rdata_mas161:O)       | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[119].SYNC_IN_CELL/U_RISING)| 2     |
rdata<24>(instance3/Mmux_rdata_mas171:O)       | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[120].SYNC_IN_CELL/U_RISING)| 2     |
rdata<25>(instance3/Mmux_rdata_mas181:O)       | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[121].SYNC_IN_CELL/U_RISING)| 2     |
rdata<26>(instance3/Mmux_rdata_mas191:O)       | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[122].SYNC_IN_CELL/U_RISING)| 2     |
rdata<27>(instance3/Mmux_rdata_mas201:O)       | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[123].SYNC_IN_CELL/U_RISING)| 2     |
rdata<28>(instance3/Mmux_rdata_mas211:O)       | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[124].SYNC_IN_CELL/U_RISING)| 2     |
rdata<29>(instance3/Mmux_rdata_mas221:O)       | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[125].SYNC_IN_CELL/U_RISING)| 2     |
rdata<30>(instance3/Mmux_rdata_mas241:O)       | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[126].SYNC_IN_CELL/U_RISING)| 2     |
rdata<31>(instance3/Mmux_rdata_mas251:O)       | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[127].SYNC_IN_CELL/U_RISING)| 2     |
instance1/buf3_71                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[128].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_72                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[129].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_73                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[130].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_74                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[131].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_75                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[132].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_76                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[133].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_77                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[134].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_78                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[135].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_79                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[136].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_80                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[137].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_81                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[138].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_82                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[139].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_83                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[140].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_84                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[141].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_85                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[142].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_86                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[143].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_87                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[144].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_88                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[145].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_89                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[146].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_90                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[147].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_91                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[148].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_92                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[149].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_93                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[150].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_94                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[151].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_95                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[152].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_96                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[153].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_97                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[154].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_98                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[155].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_99                              | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[156].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_100                             | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[157].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_101                             | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[158].SYNC_IN_CELL/U_RISING)   | 2     |
instance1/buf3_102                             | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[159].SYNC_IN_CELL/U_RISING)   | 2     |
N1                                             | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[160].SYNC_IN_CELL/U_RISING)   | 4     |
idata<2>(instance2/Mrom_idata21:O)             | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[162].SYNC_IN_CELL/U_RISING)| 2     |
idata<18>(idata<18>1:O)                        | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[163].SYNC_IN_CELL/U_RISING)| 6     |
idata<4>(instance2/Mrom_idata4:O)              | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[164].SYNC_IN_CELL/U_RISING)| 2     |
idata<5>(instance2/Mrom_idata5:O)              | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[165].SYNC_IN_CELL/U_RISING)| 2     |
idata<6>(instance2/Mrom_idata6:O)              | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[166].SYNC_IN_CELL/U_RISING)| 2     |
idata<7>(instance2/Mrom_idata7:O)              | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[167].SYNC_IN_CELL/U_RISING)| 2     |
idata<8>(instance2/Mrom_idata8:O)              | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[168].SYNC_IN_CELL/U_RISING)| 2     |
idata<9>(instance2/Mrom_idata91:O)             | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[169].SYNC_IN_CELL/U_RISING)| 2     |
idata<10>(instance2/Mrom_idata10:O)            | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[170].SYNC_IN_CELL/U_RISING)| 2     |
idata<11>(instance2/Mrom_idata111:O)           | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[171].SYNC_IN_CELL/U_RISING)| 2     |
idata<12>(instance2/Mrom_idata12124:O)         | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[172].SYNC_IN_CELL/U_RISING)| 2     |
idata<13>(instance2/Mrom_idata131:O)           | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[173].SYNC_IN_CELL/U_RISING)| 2     |
idata<14>(instance2/Mrom_idata141:O)           | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[174].SYNC_IN_CELL/U_RISING)| 2     |
idata<15>(instance2/Mrom_idata15:O)            | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[175].SYNC_IN_CELL/U_RISING)| 2     |
idata<16>(instance2/Mrom_idata161:O)           | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[176].SYNC_IN_CELL/U_RISING)| 2     |
idata<17>(instance2/Mrom_idata171:O)           | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[177].SYNC_IN_CELL/U_RISING)| 2     |
idata<20>(instance2/Mrom_idata20:O)            | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[180].SYNC_IN_CELL/U_RISING)| 2     |
idata<21>(instance2/Mrom_idata211_f5:O)        | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[181].SYNC_IN_CELL/U_RISING)| 2     |
idata<22>(instance2/Mrom_idata221:O)           | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[182].SYNC_IN_CELL/U_RISING)| 2     |
idata<23>(instance2/Mrom_idata23:O)            | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[183].SYNC_IN_CELL/U_RISING)| 2     |
idata<24>(instance2/Mrom_idata24_f5:O)         | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[184].SYNC_IN_CELL/U_RISING)| 2     |
idata<25>(instance2/Mrom_idata251:O)           | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[185].SYNC_IN_CELL/U_RISING)| 2     |
idata<26>(instance2/Mrom_idata261:O)           | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[186].SYNC_IN_CELL/U_RISING)| 2     |
idata<27>(instance2/Mrom_idata2211:O)          | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[187].SYNC_IN_CELL/U_RISING)| 8     |
idata<31>(instance2/Mrom_idata311:O)           | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[191].SYNC_IN_CELL/U_RISING)| 2     |
we<0>(instance1/I4/s1/we<0>1:O)                | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[224].SYNC_IN_CELL/U_RISING)| 2     |
we<1>(instance1/I4/s1/we<1>1:O)                | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[225].SYNC_IN_CELL/U_RISING)| 2     |
we<2>(instance1/I4/s1/we<2>1:O)                | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[226].SYNC_IN_CELL/U_RISING)| 2     |
we<3>(instance1/I4/s1/we<3>1:O)                | NONE(*)(instanceC/U0/I_VIO/GEN_SYNC_IN[227].SYNC_IN_CELL/U_RISING)| 2     |
instanceC/SYNC_OUT<2>1                         | BUFG                                                              | 3125  |
instance1/buf2_1531                            | BUFG                                                              | 32    |
-----------------------------------------------+-------------------------------------------------------------------+-------+
(*) These 93 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------+
Control Signal                                                                                  | Buffer(FF name)                                                 | Load  |
------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------+
instanceC/U0/I_VIO/RESET(instanceC/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT:Q)                        | NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/U_FALLING)  | 228   |
instanceC/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT_1(instanceC/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT_1:O)| NONE(instanceC/U0/I_VIO/GEN_SYNC_IN[202].SYNC_IN_CELL/U_FALLING)| 228   |
instanceB/U0/U_ICON/U_CMD/iSEL_n(instanceB/U0/U_ICON/U_CMD/U_SEL_n:O)                           | NONE(instanceB/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET)     | 10    |
instanceC/U0/I_VIO/GEN_TRANS.U_ARM/iCLR(instanceC/U0/I_VIO/GEN_TRANS.U_ARM/U_CLEAR:O)           | NONE(instanceC/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0)                | 4     |
instanceB/U0/U_ICON/iSEL_n(instanceB/U0/U_ICON/U_iSEL_n:O)                                      | NONE(instanceB/U0/U_ICON/U_iDATA_CMD)                           | 1     |
------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 19.823ns (Maximum Frequency: 50.446MHz)
   Minimum input arrival time before clock: 8.767ns
   Maximum output required time after clock: 0.591ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'instanceB/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1'
  Clock period: 9.868ns (frequency: 101.336MHz)
  Total number of paths / destination ports: 14718 / 1436
-------------------------------------------------------------------------
Delay:               9.868ns (Levels of Logic = 7)
  Source:            instanceB/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:       instanceC/U0/I_VIO/U_STATUS/U_TDO (FF)
  Source Clock:      instanceB/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising
  Destination Clock: instanceB/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising

  Data Path: instanceB/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to instanceC/U0/I_VIO/U_STATUS/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            19   0.591   1.260  U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (U0/U_ICON/iCORE_ID<0>)
     LUT4:I0->O           32   0.704   1.297  U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT (U0/U_ICON/iCORE_ID_SEL<0>)
     LUT4:I2->O            1   0.704   0.595  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE (CONTROL0<33>)
     end scope: 'instanceB'
     begin scope: 'instanceC'
     LUT4:I0->O            1   0.704   0.595  U0/I_VIO/U_STATUS/iSTAT_CNT<7>37 (U0/I_VIO/U_STATUS/iSTAT_CNT<7>37)
     LUT3:I0->O            1   0.704   0.499  U0/I_VIO/U_STATUS/iSTAT_CNT<7>91_SW0 (N36)
     LUT4:I1->O            1   0.704   0.499  U0/I_VIO/U_STATUS/iSTAT_CNT<7>91 (U0/I_VIO/U_STATUS/iSTAT_CNT<7>91)
     LUT4:I1->O            1   0.704   0.000  U0/I_VIO/U_STATUS/iSTAT_CNT<7>221 (U0/I_VIO/U_STATUS/TDO_next)
     FDE:D                     0.308          U0/I_VIO/U_STATUS/U_TDO
    ----------------------------------------
    Total                      9.868ns (5.123ns logic, 4.745ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'instanceB/U0/iUPDATE_OUT'
  Clock period: 2.554ns (frequency: 391.543MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.554ns (Levels of Logic = 1)
  Source:            instanceB/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       instanceB/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      instanceB/U0/iUPDATE_OUT rising
  Destination Clock: instanceB/U0/iUPDATE_OUT rising

  Data Path: instanceB/U0/U_ICON/U_iDATA_CMD to instanceB/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.704   0.420  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.308          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.554ns (1.603ns logic, 0.951ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.797ns (frequency: 263.366MHz)
  Total number of paths / destination ports: 1872 / 1850
-------------------------------------------------------------------------
Delay:               3.797ns (Levels of Logic = 5)
  Source:            instanceC/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_FDRE (FF)
  Destination:       instanceC/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_FDRE (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: instanceC/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_FDRE to instanceC/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.591   0.808  U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_FDRE (U0/I_VIO/addr<0>)
     LUT1:I0->O            1   0.704   0.000  U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_LUT (U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/S<0>)
     MUXCY_L:S->LO         1   0.464   0.000  U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].GnH.U_MUXCY (U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/CI<1>)
     MUXCY_L:CI->LO        1   0.059   0.000  U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].GnH.U_MUXCY (U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/CI<2>)
     MUXCY_L:CI->LO        0   0.059   0.000  U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[2].GnH.U_MUXCY (U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/CI<3>)
     XORCY:CI->O           1   0.804   0.000  U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_XORCY (U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/D<3>)
     FDRE:D                    0.308          U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_FDRE
    ----------------------------------------
    Total                      3.797ns (2.989ns logic, 0.808ns route)
                                       (78.7% logic, 21.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'instanceC/SYNC_OUT<2>1'
  Clock period: 19.823ns (frequency: 50.446MHz)
  Total number of paths / destination ports: 3083746 / 5536
-------------------------------------------------------------------------
Delay:               9.912ns (Levels of Logic = 9)
  Source:            instance4/m_2_7 (FF)
  Destination:       instance1/R1/rf_mem_2_16 (FF)
  Source Clock:      instanceC/SYNC_OUT<2>1 falling
  Destination Clock: instanceC/SYNC_OUT<2>1 rising

  Data Path: instance4/m_2_7 to instance1/R1/rf_mem_2_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.499  instance4/m_2_7 (instance4/m_2_7)
     LUT3:I1->O            1   0.704   0.000  instance4/Mmux_drdata_varindex0001_107 (instance4/Mmux_drdata_varindex0001_107)
     MUXF5:I0->O           1   0.321   0.000  instance4/Mmux_drdata_varindex0001_8_f5_6 (instance4/Mmux_drdata_varindex0001_8_f57)
     MUXF6:I0->O           1   0.521   0.000  instance4/Mmux_drdata_varindex0001_6_f6_6 (instance4/Mmux_drdata_varindex0001_6_f67)
     MUXF7:I0->O           1   0.521   0.000  instance4/Mmux_drdata_varindex0001_4_f7_6 (instance4/Mmux_drdata_varindex0001_4_f77)
     MUXF8:I0->O           1   0.521   0.424  instance4/Mmux_drdata_varindex0001_2_f8_6 (rdata_dmem<23>)
     LUT4:I3->O           11   0.704   0.937  instance3/Mmux_rdata_mas161 (rdata<23>)
     LUT4:I3->O            2   0.704   0.482  instance1/I4/rwdata<16>2123 (instance1/I4/rwdata<16>2123)
     LUT4_D:I2->O         33   0.704   1.267  instance1/I4/rwdata<16>233 (instance1/N5)
     LUT4:I3->O           32   0.704   0.000  instance1/I4/rwdata<30> (instance1/wire4<35>)
     FDR:D                     0.308          instance1/buf4_35
    ----------------------------------------
    Total                      9.912ns (6.303ns logic, 3.609ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'instanceB/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1'
  Total number of paths / destination ports: 1210 / 1179
-------------------------------------------------------------------------
Offset:              8.767ns (Levels of Logic = 7)
  Source:            instanceB/U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS:SHIFT (PAD)
  Destination:       instanceC/U0/I_VIO/U_STATUS/U_TDO (FF)
  Destination Clock: instanceB/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising

  Data Path: instanceB/U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS:SHIFT to instanceC/U0/I_VIO/U_STATUS/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN3:SHIFT    3   0.000   0.610  U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.704   1.437  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            1   0.704   0.595  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE (CONTROL0<33>)
     end scope: 'instanceB'
     begin scope: 'instanceC'
     LUT4:I0->O            1   0.704   0.595  U0/I_VIO/U_STATUS/iSTAT_CNT<7>37 (U0/I_VIO/U_STATUS/iSTAT_CNT<7>37)
     LUT3:I0->O            1   0.704   0.499  U0/I_VIO/U_STATUS/iSTAT_CNT<7>91_SW0 (N36)
     LUT4:I1->O            1   0.704   0.499  U0/I_VIO/U_STATUS/iSTAT_CNT<7>91 (U0/I_VIO/U_STATUS/iSTAT_CNT<7>91)
     LUT4:I1->O            1   0.704   0.000  U0/I_VIO/U_STATUS/iSTAT_CNT<7>221 (U0/I_VIO/U_STATUS/TDO_next)
     FDE:D                     0.308          U0/I_VIO/U_STATUS/U_TDO
    ----------------------------------------
    Total                      8.767ns (4.532ns logic, 4.235ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.349ns (Levels of Logic = 3)
  Source:            instanceB/U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS:SHIFT (PAD)
  Destination:       instanceC/U0/I_VIO/GEN_UPDATE_OUT[3].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Destination Clock: clk rising

  Data Path: instanceB/U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS:SHIFT to instanceC/U0/I_VIO/GEN_UPDATE_OUT[3].UPDATE_CELL/GEN_CLK.USER_REG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN3:SHIFT    3   0.000   0.610  U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.704   1.437  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O           13   0.704   0.983  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE (CONTROL0<5>)
     end scope: 'instanceB'
     begin scope: 'instanceC'
     FDRE:R                    0.911          U0/I_VIO/GEN_UPDATE_OUT[5].UPDATE_CELL/GEN_CLK.USER_REG
    ----------------------------------------
    Total                      5.349ns (2.319ns logic, 3.030ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'instanceB/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.591ns (Levels of Logic = 0)
  Source:            instanceB/U0/U_ICON/U_TDO_reg (FF)
  Destination:       instanceB/U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS:TDO1 (PAD)
  Source Clock:      instanceB/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising

  Data Path: instanceB/U0/U_ICON/U_TDO_reg to instanceB/U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS:TDO1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.591   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_SPARTAN3:TDO1        0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS
    ----------------------------------------
    Total                      0.591ns (0.591ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to instanceB.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to instanceB.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to instanceC.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to instanceC.


Total REAL time to Xst completion: 153.00 secs
Total CPU time to Xst completion: 152.64 secs
 
--> 

Total memory usage is 4769440 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :  480 (   0 filtered)

