Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Jul 03 00:00:58 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 6 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   JJOY<4>_IBUF
   JJOY<5>_IBUF
   JJOY<6>_IBUF
   JOYSTICK<4>_IBUF
   JOYSTICK<5>_IBUF
   JTEST_IBUF


