5 18 141 43 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (ovl1.2.vcd) 2 -o (ovl1.2.cdd) 2 -v (ovl1.2.v) 2 -A (ovl) 2 -D (OVL_COVER_DEFAULT=15) 1 +libext+.vlib+ 2 -y (./ovl) 2 -I (./ovl) 2 -I (./ovl/vlog95) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 ovl1.2.v 1 30 1
1 clock 1 3 6000a 1 0 0 0 1 17 1 1 0 1 1 0
1 reset_n 2 4 7000a 1 0 0 0 1 17 0 1 0 1 0 0
1 a 3 5 7000a 1 0 3 0 4 17 0 f 0 0 1 0
1 width 4 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
3 0 clock_gen "main.clkgen" 0 ovl1.2.v 33 42 1
2 1 3d 37 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 clock 5 34 103000d 1 0 0 0 1 17 0 1 0 1 1 0
4 1 37 8 1 0 0 1
3 1 clock_gen.$u0 "main.clkgen.$u0" 0 ovl1.2.v 0 40 1
2 2 0 38 100013 1 21004 0 0 1 16 0 0
2 3 1 38 8000c 0 1410 0 0 1 1 clock
2 4 37 38 80013 1 16 2 3
2 5 68 39 8000e 1 1002 0 0 1 18 0 1 0 0 0 0
2 6 0 39 110011 1 1008 0 0 32 48 1 0
2 7 2c 39 100011 55 900a 6 0 32 18 0 ffffffff 0 0 0 0
2 8 1 39 1c0020 2a 101c 0 0 1 1 clock
2 9 1b 39 1b001b 2a 102c 8 0 1 18 0 1 1 1 0 0
2 10 1 39 130017 0 1410 0 0 1 1 clock
2 11 37 39 130020 2a 3e 9 10
4 4 38 8 11 5 5 4
4 5 39 8 0 0 7 4
4 7 39 16 0 11 0 4
4 11 39 19 6 7 7 4
3 0 assert_zero_one_hot "main.foo" 0 ./ovl/assert_zero_one_hot.vlib 6 35 1
2 12 0 8 180018 1 1004 0 0 32 48 0 0
2 13 1 8 a0014 0 1410 0 0 32 33 error_count
2 14 37 8 a0018 1 16 12 13
2 15 0 9 180018 1 1004 0 0 32 48 0 0
2 16 1 9 a0014 0 1410 0 0 32 33 cover_count
2 17 37 9 a0018 1 16 15 16
2 18 0 9 530056 1 21008 0 0 1 16 1 0
2 19 0 9 4c004f 1 21004 0 0 1 16 0 0
2 20 0 9 4a004a 1 1008 0 0 32 48 1 0
2 21 32 9 440048 1 1008 0 0 32 1 width
2 22 7 9 44004a 1 1208 20 21 32 18 0 ffffffff fffffffa 1 4 0
2 23 25 9 430051 1 1104 19 22 3 18 0 7 7 0 0 0
2 24 31 9 430056 1 1088 18 23 4 18 0 f e 1 0 0
2 25 26 9 420057 1 1008 24 0 4 18 0 f e 1 0 0
2 26 1 9 27002f 2 100c 0 0 4 1 test_expr
2 27 7 9 270057 3 128c 25 26 4 18 0 f e 1 0 1
2 28 1 9 150021 0 1410 0 0 4 1 dec_test_expr
2 29 36 9 150057 3 e 27 28
2 30 0 10 4c004f 1 21004 0 0 1 16 0 0
2 31 32 10 46004a 1 1008 0 0 32 1 width
2 32 25 10 450051 1 1104 30 31 4 18 0 f f 0 0 0
2 33 1 10 33003f 2 100c 0 0 4 1 dec_test_expr
2 34 1 10 27002f 2 100c 0 0 4 1 test_expr
2 35 8 10 27003f 2 201184 33 34 4 18 0 f f f 0 0
2 36 11 10 260051 3 201048 32 35 1 18 0 1 0 1 0 0
2 37 1 10 150021 0 1410 0 0 1 1 zoh_test_expr
2 38 36 10 150052 2 a 36 37
2 39 0 11 4c004f 1 21004 0 0 1 16 0 0
2 40 32 11 46004a 1 1008 0 0 32 1 width
2 41 25 11 450051 1 1104 39 40 4 18 0 f f 0 0 0
2 42 1 11 37003f 2 100c 0 0 4 1 test_expr
2 43 1 11 27002f 2 100c 0 0 4 1 test_expr
2 44 2 11 27003f 2 201244 42 43 4 18 0 f f 0 0 1
2 45 11 11 260051 3 201048 41 44 1 18 0 1 0 1 0 0
2 46 1 11 130021 0 1410 0 0 1 1 valid_test_expr
2 47 36 11 130052 2 a 45 46
2 48 1 78 140016 2a 100c 0 0 1 1 clk
2 49 27 78 c0016 40 100a 48 0 1 18 0 1 0 0 0 0
2 50 3d 78 19001d 15 5002 0 0 1 18 0 1 0 0 0 0 $u21
2 51 1 93 140016 2a 100c 0 0 1 1 clk
2 52 27 93 c0016 40 100a 51 0 1 18 0 1 0 0 0 0
2 53 3d 93 19001d 15 5002 0 0 1 18 0 1 0 0 0 0 $u25
2 54 1 110 440051 2 100c 0 0 4 1 prev_test_expr
2 55 1 110 37003f 2 100c 0 0 4 1 test_expr
2 56 15 110 370051 4 2012cc 54 55 1 18 0 1 1 1 0 0
2 57 0 110 300030 1 1004 0 0 32 48 0 0
2 58 32 110 1a002c 1 1008 0 0 32 1 OVL_COVER_SANITY_ON
2 59 e 110 1a0030 1 201108 57 58 1 18 0 1 0 1 0 0
2 60 18 110 190052 5 20130c 56 59 1 18 0 1 0 1 1 0
2 61 1 110 90014 0 1410 0 0 1 1 fire_cover_1
2 62 35 110 90053 4 e 60 61
2 63 1 111 720086 2 100c 0 0 4 1 prev_one_hots_checked
2 64 1 111 5e006d 2 100c 0 0 4 1 one_hots_checked
2 65 15 111 5e0086 3 20134c 63 64 1 18 0 1 1 1 0 0
2 66 0 111 520055 1 21008 0 0 1 16 1 0
2 67 32 111 4c0050 1 1008 0 0 32 1 width
2 68 25 111 4b0057 1 1208 66 67 4 18 0 f 0 f 0 0
2 69 1 111 370046 2 100c 0 0 4 1 one_hots_checked
2 70 11 111 370057 3 201284 68 69 1 18 0 1 1 0 0 0
2 71 0 111 300030 1 1004 0 0 32 48 0 0
2 72 32 111 1a002c 1 1008 0 0 32 1 OVL_COVER_CORNER_ON
2 73 e 111 1a0030 1 201108 71 72 1 18 0 1 0 1 0 0
2 74 18 111 190058 3 1104 70 73 1 18 0 1 0 1 0 0
2 75 18 111 190087 4 2010c4 65 74 1 18 0 1 1 1 0 0
2 76 1 111 90014 0 1410 0 0 1 1 fire_cover_2
2 77 35 111 90088 2 6 75 76
2 78 0 112 700073 1 21004 0 0 1 16 0 0
2 79 32 112 6a006e 1 1008 0 0 32 1 width
2 80 25 112 690075 1 1104 78 79 4 18 0 f f 0 0 0
2 81 1 112 570064 2 100c 0 0 4 1 prev_test_expr
2 82 15 112 570075 3 20114c 80 81 1 18 0 1 1 1 0 0
2 83 0 112 4b004e 1 21004 0 0 1 16 0 0
2 84 32 112 450049 1 1008 0 0 32 1 width
2 85 25 112 440050 1 1104 83 84 4 18 0 f f 0 0 0
2 86 1 112 37003f 2 100c 0 0 4 1 test_expr
2 87 11 112 370050 3 20114c 85 86 1 18 0 1 1 1 0 0
2 88 0 112 300030 1 1004 0 0 32 48 0 0
2 89 32 112 1a002c 1 1008 0 0 32 1 OVL_COVER_CORNER_ON
2 90 e 112 1a0030 1 201108 88 89 1 18 0 1 0 1 0 0
2 91 18 112 190051 3 130c 87 90 1 18 0 1 0 1 1 0
2 92 18 112 190076 5 20138c 82 91 1 18 0 1 1 1 1 0
2 93 1 112 90014 0 1410 0 0 1 1 fire_cover_3
2 94 35 112 90077 4 e 92 93
1 clk 6 14 14 1 0 0 0 1 17 1 1 0 1 1 0
1 reset_n 7 14 19 1 0 0 0 1 17 1 1 0 1 0 0
1 test_expr 8 15 14 1 0 3 0 4 17 f f 0 0 1 0
1 error_count 9 6 7000a 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 cover_count 10 7 7000a 1 0 31 0 32 49 0 ffffffff 0 2 0 0
1 dec_test_expr 11 9 60015 1 0 3 0 4 17 f f 0 f 0 0
1 zoh_test_expr 12 10 60015 1 0 0 0 1 17 1 1 0 0 0 0
1 valid_test_expr 13 11 60013 1 0 0 0 1 17 1 1 0 0 0 0
1 one_hots_checked 14 75 70017 1 0 3 0 4 17 0 f 0 1 0 0
1 prev_one_hots_checked 15 76 70012 1 0 3 0 4 17 0 f 0 1 0 0
1 prev_test_expr 16 77 70012 1 0 3 0 4 17 0 f 0 0 1 0
1 fire_cover_1 17 92 60007 1 0 0 0 1 17 1 1 0 1 1 0
1 fire_cover_2 18 92 60015 1 0 0 0 1 17 1 1 0 0 0 0
1 fire_cover_3 19 92 60023 1 0 0 0 1 17 1 1 0 1 1 0
1 severity_level 20 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 width 21 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 property_type 22 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
1 msg 23 0 c0000 1 0 31 0 72 17 54494f4e 0 0 0 0 0 494f4c41 0 0 0 0 0 56 0 0 0 0 0
1 coverage_level 24 0 c0000 1 0 31 0 32 17 f 0 0 0 0 0
1 assert_name 25 0 c0000 1 0 31 0 152 17 5f484f54 0 0 0 0 0 5f4f4e45 0 0 0 0 0 5a45524f 0 0 0 0 0 4552545f 0 0 0 0 0 415353 0 0 0 0 0
1 OVL_COVER_SANITY_ON 26 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 OVL_COVER_BASIC_ON 27 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
1 OVL_COVER_CORNER_ON 28 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 OVL_COVER_STATISTIC_ON 29 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
4 14 284 10 1 0 0 14
4 17 285 10 1 0 0 17
4 29 514 21 f 29 29 29
4 38 515 21 f 38 38 38
4 47 516 19 f 47 47 47
4 49 583 12 1 50 0 49
4 50 583 25 6 49 0 49
4 52 598 12 1 53 0 52
4 53 598 25 6 52 0 52
4 62 615 9 f 62 62 62
4 77 616 9 f 77 77 77
4 94 617 9 f 94 94 94
3 3 assert_zero_one_hot.ovl_cover_t "main.foo.ovl_cover_t" 0 ./ovl/std_ovl_task.h 117 135 1
2 95 3d 119 20006 2 5002 0 0 1 18 0 1 0 0 0 0 $u17
1 cvr_msg 30 118 1000016 1 0 1023 0 1024 17 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 4100812 c0004 0 ffffffff ffffffff 0 c201c12 12132000 0 ffffffff ffffffff 0 20120701 f052010 0 ffffffff ffffffff 0 1a0408 201204 0 ffffffff ffffffff 0 746573 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0
4 95 395 2 11 0 0 95
3 1 assert_zero_one_hot.ovl_cover_t.$u17 "main.foo.ovl_cover_t.$u17" 0 ./ovl/std_ovl_task.h 0 134 1
2 96 0 122 210021 1 1008 0 0 32 48 1 0
2 97 1 122 13001d 1 1014 0 0 32 33 cover_count
2 98 6 122 130021 1 1098 96 97 32 50 0 ffffffff fffffffe 1 0 0
2 99 1 122 5000f 0 1410 0 0 32 33 cover_count
2 100 37 122 50021 2 3a 98 99
2 101 0 126 1d001e 1 1008 0 0 32 48 f 0
2 102 32 126 c0019 1 1008 0 0 32 1 coverage_level
2 103 e 126 c001e 1 1204 101 102 1 18 0 1 1 0 0 0
2 104 39 126 8001f 2 6 103 0
2 105 4e 0 0 2 1002 0 0 1 18 0 1 0 0 0 0
2 106 4e 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
4 100 398 5 11 104 104 100
4 104 402 8 0 106 105 100
4 106 403 0 0 0 0 100
4 105 405 0 0 0 0 100
3 2 assert_zero_one_hot.ovl_fire_2state_f "main.foo.ovl_fire_2state_f" 0 ./ovl/std_ovl_task.h 157 170 1
2 107 3d 160 20006 0 5802 0 0 1 18 0 1 0 0 0 0 $u18
1 ovl_fire_2state_f 31 157 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 property_type 32 158 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 107 436 2 11 0 0 107
3 1 assert_zero_one_hot.ovl_fire_2state_f.$u18 "main.foo.ovl_fire_2state_f.$u18" 0 ./ovl/std_ovl_task.h 0 169 1
2 108 0 162 60006 0 1810 0 0 32 48 0 0
2 109 32 161 a0016 0 1812 0 0 32 1 property_type
2 110 2d 162 0 0 1822 108 109 1 18 0 1 0 0 0 0
2 111 0 163 60006 0 1810 0 0 32 48 1 0
2 112 2d 163 0 0 1822 111 109 1 18 0 1 0 0 0 0
2 113 0 164 60006 0 1810 0 0 32 48 3 0
2 114 2d 164 0 0 1822 113 109 1 18 0 1 0 0 0 0
2 115 0 165 60006 0 1810 0 0 32 48 4 0
2 116 2d 165 0 0 1822 115 109 1 18 0 1 0 0 0 0
2 117 0 166 60006 0 1810 0 0 32 48 2 0
2 118 2d 166 0 0 1822 117 109 1 18 0 1 0 0 0 0
2 119 30 167 0 0 1802 0 0 1 18 0 1 0 0 0 0
2 120 0 167 2f0032 0 21810 0 0 1 16 0 0
2 121 1 167 1b002b 0 1c10 0 0 1 1 ovl_fire_2state_f
2 122 37 167 1b0032 0 832 120 121
2 123 0 166 250028 0 21810 0 0 1 16 0 0
2 124 1 166 110021 0 1c10 0 0 1 1 ovl_fire_2state_f
2 125 37 166 110028 0 832 123 124
2 126 0 165 1e0021 0 21810 0 0 1 16 1 0
2 127 1 165 a001a 0 1c10 0 0 1 1 ovl_fire_2state_f
2 128 37 165 a0021 0 832 126 127
2 129 0 163 250028 0 21810 0 0 1 16 1 0
2 130 1 163 110021 0 1c10 0 0 1 1 ovl_fire_2state_f
2 131 37 163 110028 0 832 129 130
4 110 438 0 11 131 112 110
4 112 439 0 0 131 114 110
4 131 439 17 0 0 0 110
4 114 440 0 0 128 116 110
4 116 441 0 0 128 118 110
4 128 441 10 0 0 0 110
4 118 442 0 0 125 119 110
4 125 442 17 0 0 0 110
4 119 443 0 0 122 0 110
4 122 443 27 0 0 0 110
3 2 assert_zero_one_hot.ovl_fire_xcheck_f "main.foo.ovl_fire_xcheck_f" 0 ./ovl/std_ovl_task.h 173 191 1
2 132 3d 176 20006 0 5802 0 0 1 18 0 1 0 0 0 0 $u19
1 ovl_fire_xcheck_f 33 173 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 property_type 34 174 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 132 452 2 11 0 0 132
3 1 assert_zero_one_hot.ovl_fire_xcheck_f.$u19 "main.foo.ovl_fire_xcheck_f.$u19" 0 ./ovl/std_ovl_task.h 0 190 1
2 133 0 182 60006 0 1810 0 0 32 48 0 0
2 134 32 181 a0016 0 1812 0 0 32 1 property_type
2 135 2d 182 0 0 1822 133 134 1 18 0 1 0 0 0 0
2 136 0 183 60006 0 1810 0 0 32 48 1 0
2 137 2d 183 0 0 1822 136 134 1 18 0 1 0 0 0 0
2 138 0 184 60006 0 1810 0 0 32 48 3 0
2 139 2d 184 0 0 1822 138 134 1 18 0 1 0 0 0 0
2 140 0 185 60006 0 1810 0 0 32 48 4 0
2 141 2d 185 0 0 1822 140 134 1 18 0 1 0 0 0 0
2 142 0 186 60006 0 1810 0 0 32 48 2 0
2 143 2d 186 0 0 1822 142 134 1 18 0 1 0 0 0 0
2 144 30 187 0 0 1802 0 0 1 18 0 1 0 0 0 0
2 145 0 187 2f0032 0 21810 0 0 1 16 0 0
2 146 1 187 1b002b 0 1c10 0 0 1 1 ovl_fire_xcheck_f
2 147 37 187 1b0032 0 832 145 146
2 148 0 186 250028 0 21810 0 0 1 16 0 0
2 149 1 186 110021 0 1c10 0 0 1 1 ovl_fire_xcheck_f
2 150 37 186 110028 0 832 148 149
2 151 0 185 1e0021 0 21810 0 0 1 16 0 0
2 152 1 185 a001a 0 1c10 0 0 1 1 ovl_fire_xcheck_f
2 153 37 185 a0021 0 832 151 152
2 154 0 183 250028 0 21810 0 0 1 16 1 0
2 155 1 183 110021 0 1c10 0 0 1 1 ovl_fire_xcheck_f
2 156 37 183 110028 0 832 154 155
4 135 458 0 11 156 137 135
4 137 459 0 0 156 139 135
4 156 459 17 0 0 0 135
4 139 460 0 0 153 141 135
4 141 461 0 0 153 143 135
4 153 461 10 0 0 0 135
4 143 462 0 0 150 144 135
4 150 462 17 0 0 0 135
4 144 463 0 0 147 0 135
4 147 463 27 0 0 0 135
3 2 assert_zero_one_hot.ovl_fire_cover_f "main.foo.ovl_fire_cover_f" 0 ./ovl/std_ovl_task.h 193 208 1
2 157 3d 196 20006 0 5802 0 0 1 18 0 1 0 0 0 0 $u20
1 ovl_fire_cover_f 35 193 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 coverage_level 36 194 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 157 472 2 11 0 0 157
3 1 assert_zero_one_hot.ovl_fire_cover_f.$u20 "main.foo.ovl_fire_cover_f.$u20" 0 ./ovl/std_ovl_task.h 0 207 1
2 158 0 197 17001a 0 21810 0 0 1 16 0 0
2 159 1 197 40013 0 1c10 0 0 1 1 ovl_fire_cover_f
2 160 37 197 4001a 0 832 158 159
2 161 0 199 60006 0 1810 0 0 32 48 1 0
2 162 32 198 a0017 0 1812 0 0 32 1 coverage_level
2 163 2d 199 0 0 1822 161 162 1 18 0 1 0 0 0 0
2 164 0 200 60006 0 1810 0 0 32 48 2 0
2 165 2d 200 0 0 1822 164 162 1 18 0 1 0 0 0 0
2 166 0 201 60006 0 1810 0 0 32 48 4 0
2 167 2d 201 0 0 1822 166 162 1 18 0 1 0 0 0 0
2 168 0 202 60006 0 1810 0 0 32 48 8 0
2 169 2d 202 0 0 1822 168 162 1 18 0 1 0 0 0 0
2 170 0 203 60007 0 1810 0 0 32 48 f 0
2 171 2d 203 0 0 1822 170 162 1 18 0 1 0 0 0 0
2 172 0 204 60006 0 1810 0 0 32 48 0 0
2 173 2d 204 0 0 1822 172 162 1 18 0 1 0 0 0 0
2 174 30 205 0 0 1802 0 0 1 18 0 1 0 0 0 0
2 175 0 205 2e0031 0 21810 0 0 1 16 0 0
2 176 1 205 1b002a 0 1c10 0 0 1 1 ovl_fire_cover_f
2 177 37 205 1b0031 0 832 175 176
2 178 0 204 200023 0 21810 0 0 1 16 0 0
2 179 1 204 d001c 0 1c10 0 0 1 1 ovl_fire_cover_f
2 180 37 204 d0023 0 832 178 179
2 181 0 203 220025 0 21810 0 0 1 16 1 0
2 182 1 203 f001e 0 1c10 0 0 1 1 ovl_fire_cover_f
2 183 37 203 f0025 0 832 181 182
4 160 473 4 11 163 163 160
4 163 475 0 0 183 165 160
4 165 476 0 0 183 167 160
4 167 477 0 0 183 169 160
4 169 478 0 0 183 171 160
4 171 479 0 0 183 173 160
4 183 479 15 0 0 0 160
4 173 480 0 0 180 174 160
4 180 480 13 0 0 0 160
4 174 481 0 0 177 0 160
4 177 481 27 0 0 0 160
3 1 assert_zero_one_hot.$u21 "main.foo.$u21" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 90 1
2 184 1 79 16001e 2 100c 0 0 4 1 test_expr
2 185 1 79 40011 0 1410 0 0 4 1 prev_test_expr
2 186 38 79 4001e 15 e 184 185
2 187 0 80 130016 1 21004 0 0 1 16 0 0
2 188 1 80 8000e 2 100c 0 0 1 1 reset_n
2 189 11 80 80016 2 114c 187 188 1 18 0 1 1 1 0 0
2 190 39 80 40017 15 e 189 0
2 191 3d 84 9000d 10 5002 0 0 1 18 0 1 0 0 0 0 $u23
2 192 3d 80 19001d 5 5002 0 0 1 18 0 1 0 0 0 0 $u22
4 186 584 4 11 190 190 186
4 190 585 4 0 192 191 186
4 192 585 25 0 0 0 186
4 191 589 9 0 0 0 186
3 1 assert_zero_one_hot.$u21.$u22 "main.foo.$u21.$u22" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 83 1
2 193 0 81 260029 1 21004 0 0 1 16 0 0
2 194 32 81 200024 1 1008 0 0 32 1 width
2 195 25 81 1f002b 1 1104 193 194 4 18 0 f f 0 0 0
2 196 1 81 b001a 0 1410 0 0 4 1 one_hots_checked
2 197 38 81 b002b 5 16 195 196
2 198 0 82 260029 1 21004 0 0 1 16 0 0
2 199 32 82 200024 1 1008 0 0 32 1 width
2 200 25 82 1f002b 1 1104 198 199 4 18 0 f f 0 0 0
2 201 1 82 6001a 0 1410 0 0 4 1 prev_one_hots_checked
2 202 38 82 6002b 5 16 200 201
4 197 586 11 11 202 202 197
4 202 587 6 0 0 0 197
3 1 assert_zero_one_hot.$u21.$u23 "main.foo.$u21.$u23" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 89 1
2 203 1 85 1d0029 1 1008 0 0 1 1 zoh_test_expr
2 204 1 85 a0018 1 1008 0 0 1 1 valid_test_expr
2 205 18 85 a0029 1 1208 203 204 1 18 0 1 0 0 1 0
2 206 39 85 6002a 10 a 205 0
2 207 1 88 1f002e 1 1008 0 0 4 1 one_hots_checked
2 208 1 88 6001a 0 1410 0 0 4 1 prev_one_hots_checked
2 209 38 88 6002e 10 a 207 208
2 210 3d 85 2c0030 10 5002 0 0 1 18 0 1 0 0 0 0 $u24
4 206 590 6 11 210 209 206
4 210 590 44 6 209 0 206
4 209 593 6 0 0 0 206
3 1 assert_zero_one_hot.$u21.$u23.$u24 "main.foo.$u21.$u23.$u24" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 87 1
2 211 1 86 2f0037 2 100c 0 0 4 1 test_expr
2 212 1 86 1c002b 1 1008 0 0 4 1 one_hots_checked
2 213 9 86 1c0037 2 1308 211 212 4 18 0 f 1 1 e 0
2 214 1 86 80017 0 1410 0 0 4 1 one_hots_checked
2 215 38 86 80037 10 a 213 214
4 215 591 8 11 0 0 215
3 1 assert_zero_one_hot.$u25 "main.foo.$u25" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 108 1
2 216 0 94 130016 1 21004 0 0 1 16 0 0
2 217 1 94 8000e 2 100c 0 0 1 1 reset_n
2 218 11 94 80016 2 114c 216 217 1 18 0 1 1 1 0 0
2 219 39 94 40017 15 e 218 0
2 220 3d 97 9000d 10 5002 0 0 1 18 0 1 0 0 0 0 $u27
2 221 4e 94 19001d 5 1002 0 0 1 18 0 1 0 0 0 0
4 219 599 4 11 221 220 219
4 221 599 25 0 0 0 219
4 220 602 9 0 0 0 219
3 1 assert_zero_one_hot.$u25.$u27 "main.foo.$u25.$u27" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 107 1
2 222 1 98 a0015 3 100c 0 0 1 1 fire_cover_1
2 223 39 98 60016 10 e 222 0
2 224 1 101 a0015 1 1004 0 0 1 1 fire_cover_2
2 225 39 101 60016 10 6 224 0
2 226 1 104 a0015 3 100c 0 0 1 1 fire_cover_3
2 227 39 104 60016 10 e 226 0
2 228 3d 104 18001c 1 5002 0 0 1 18 0 1 0 0 0 0 $u30
2 229 3d 101 18001c 0 5002 0 0 1 18 0 1 0 0 0 0 $u29
2 230 3d 98 18001c 1 5002 0 0 1 18 0 1 0 0 0 0 $u28
4 223 603 6 11 230 225 223
4 230 603 24 6 225 0 223
4 225 606 6 0 229 227 223
4 229 606 24 6 227 0 223
4 227 609 6 0 228 0 223
4 228 609 24 0 0 0 223
3 1 assert_zero_one_hot.$u25.$u27.$u28 "main.foo.$u25.$u27.$u28" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 100 1
2 231 0 99 14002d 1 81008 0 0 192 16 65726564 0 20636f76 0 616e6765 0 725f6368 0 5f657870 0 74657374 0
2 232 47 99 14002d 1 8 231 0 ovl_cover_t.cvr_msg
2 233 3b 99 8002f 1 5002 0 232 1024 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 ovl_cover_t
4 233 604 8 11 0 0 233
3 1 assert_zero_one_hot.$u25.$u27.$u29 "main.foo.$u25.$u27.$u29" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 103 1
2 234 0 102 140031 0 81010 0 0 224 16 65726564 0 20636f76 0 636b6564 0 5f636865 0 686f7473 0 6f6e655f 0 616c6c5f 0
2 235 47 102 140031 0 20 234 0 ovl_cover_t.cvr_msg
2 236 3b 102 80033 0 5012 0 235 1024 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 ovl_cover_t
4 236 607 8 11 0 0 236
3 1 assert_zero_one_hot.$u25.$u27.$u30 "main.foo.$u25.$u27.$u30" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 106 1
2 237 0 105 140030 1 81008 0 0 216 16 65726564 0 20636f76 0 65726f73 0 6c6c5f7a 0 70725f61 0 745f6578 0 746573 0
2 238 47 105 140030 1 8 237 0 ovl_cover_t.cvr_msg
2 239 3b 105 80032 1 5002 0 238 1024 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 ovl_cover_t
4 239 610 8 11 0 0 239
3 1 main.$u0 "main.$u0" 0 ovl1.2.v 0 28 1
