<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -a -s 2
-n 3 -fastpaths -xml SingleCoreProcessor.twx SingleCoreProcessor.ncd -o
SingleCoreProcessor.twr SingleCoreProcessor.pcf

</twCmdLine><twDesign>SingleCoreProcessor.ncd</twDesign><twDesignPath>SingleCoreProcessor.ncd</twDesignPath><twPCF>SingleCoreProcessor.pcf</twPCF><twPcfPath>SingleCoreProcessor.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="fbg676"><twDevName>xc7k70t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twAdvRpt="TRUE" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2700 - Timing constraints ignored because advanced analysis with offsets was specified.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PATH2SETUP" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">Default period analysis for net &quot;clk_BUFGP&quot; </twConstName><twItemCnt>117247314</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5071</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.074</twMinPer></twConstHead><twPathRptBanner iPaths="30896" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/REG_PC[15]_dff_2_15 (SLICE_X36Y140.D1), 30896 paths
</twPathRptBanner><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.074</twTotDel><twSrc BELType="FF">Core0/REG_I[31]_dff_10_17</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_15</twDest><twDel>7.901</twDel><twSUTime>0.009</twSUTime><twTotPathDel>7.910</twTotPathDel><twClkSkew dest = "0.958" src = "1.087">0.129</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/REG_I[31]_dff_10_17</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_15</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X23Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/REG_I[31]_dff_10&lt;23&gt;</twComp><twBEL>Core0/REG_I[31]_dff_10_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y152.A3</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">2.419</twDelInfo><twComp>Core0/REG_I[31]_dff_10&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_78</twComp><twBEL>Core0/uRF/Mmux_DoutA_826</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y152.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.332</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_826</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y152.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_78</twComp><twBEL>Core0/uRF/Mmux_DoutA_48</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y121.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>Core0/ID_RegDA&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y121.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ1</twComp><twBEL>Core0/uBranchCTRL/FlagZ1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y132.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ1</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ4</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ4</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y137.D1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y137.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement30</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y137.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y137.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;8&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y138.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y138.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y140.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Core0/ID_NextPC&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y140.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp><twBEL>Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT71</twBEL><twBEL>Core0/REG_PC[15]_dff_2_15</twBEL></twPathDel><twLogDel>1.223</twLogDel><twRouteDel>6.687</twRouteDel><twTotDel>7.910</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.061</twTotDel><twSrc BELType="FF">Core0/REG_I[31]_dff_10_17</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_15</twDest><twDel>7.888</twDel><twSUTime>0.009</twSUTime><twTotPathDel>7.897</twTotPathDel><twClkSkew dest = "0.958" src = "1.087">0.129</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/REG_I[31]_dff_10_17</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_15</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X23Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/REG_I[31]_dff_10&lt;23&gt;</twComp><twBEL>Core0/REG_I[31]_dff_10_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y154.B2</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">2.696</twDelInfo><twComp>Core0/REG_I[31]_dff_10&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_28&lt;19&gt;</twComp><twBEL>Core0/uRF/Mmux_DoutA_927</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y149.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_927</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y149.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_79</twComp><twBEL>Core0/uRF/Mmux_DoutA_39</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y135.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>Core0/ID_RegDA&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y135.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp><twBEL>Core0/uBranchCTRL/FlagZ2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y132.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ4</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ4</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y137.D1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y137.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement30</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y137.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y137.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;8&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y138.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y138.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y140.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Core0/ID_NextPC&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y140.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp><twBEL>Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT71</twBEL><twBEL>Core0/REG_PC[15]_dff_2_15</twBEL></twPathDel><twLogDel>1.225</twLogDel><twRouteDel>6.672</twRouteDel><twTotDel>7.897</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.050</twTotDel><twSrc BELType="FF">Core0/REG_I[31]_dff_10_17</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_15</twDest><twDel>7.877</twDel><twSUTime>0.009</twSUTime><twTotPathDel>7.886</twTotPathDel><twClkSkew dest = "0.958" src = "1.087">0.129</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/REG_I[31]_dff_10_17</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_15</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X23Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/REG_I[31]_dff_10&lt;23&gt;</twComp><twBEL>Core0/REG_I[31]_dff_10_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y150.D4</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">2.294</twDelInfo><twComp>Core0/REG_I[31]_dff_10&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y150.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_25&lt;19&gt;</twComp><twBEL>Core0/uRF/Mmux_DoutA_822</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y148.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_822</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y148.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_77</twComp><twBEL>Core0/uRF/Mmux_DoutA_37</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y121.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.476</twDelInfo><twComp>Core0/ID_RegDA&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y121.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ1</twComp><twBEL>Core0/uBranchCTRL/FlagZ1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y132.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ1</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ4</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ4</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y137.D1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y137.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement30</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y137.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y137.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;8&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y138.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y138.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y140.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Core0/ID_NextPC&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y140.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp><twBEL>Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT71</twBEL><twBEL>Core0/REG_PC[15]_dff_2_15</twBEL></twPathDel><twLogDel>1.220</twLogDel><twRouteDel>6.666</twRouteDel><twTotDel>7.886</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="28965" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/REG_PC[15]_dff_2_14 (SLICE_X36Y139.D1), 28965 paths
</twPathRptBanner><twPathRpt anchorID="13"><twUnconstPath anchorID="14" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.944</twTotDel><twSrc BELType="FF">Core0/REG_I[31]_dff_10_17</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_14</twDest><twDel>7.786</twDel><twSUTime>-0.007</twSUTime><twTotPathDel>7.779</twTotPathDel><twClkSkew dest = "0.957" src = "1.087">0.130</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/REG_I[31]_dff_10_17</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X23Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/REG_I[31]_dff_10&lt;23&gt;</twComp><twBEL>Core0/REG_I[31]_dff_10_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y152.A3</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">2.419</twDelInfo><twComp>Core0/REG_I[31]_dff_10&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_78</twComp><twBEL>Core0/uRF/Mmux_DoutA_826</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y152.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.332</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_826</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y152.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_78</twComp><twBEL>Core0/uRF/Mmux_DoutA_48</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y121.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>Core0/ID_RegDA&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y121.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ1</twComp><twBEL>Core0/uBranchCTRL/FlagZ1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y132.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ1</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ4</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ4</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y137.D1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y137.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement30</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y137.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y137.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;8&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y138.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y138.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y139.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Core0/ID_NextPC&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y139.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.007</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;13&gt;</twComp><twBEL>Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT61</twBEL><twBEL>Core0/REG_PC[15]_dff_2_14</twBEL></twPathDel><twLogDel>1.173</twLogDel><twRouteDel>6.606</twRouteDel><twTotDel>7.779</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.931</twTotDel><twSrc BELType="FF">Core0/REG_I[31]_dff_10_17</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_14</twDest><twDel>7.773</twDel><twSUTime>-0.007</twSUTime><twTotPathDel>7.766</twTotPathDel><twClkSkew dest = "0.957" src = "1.087">0.130</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/REG_I[31]_dff_10_17</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X23Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/REG_I[31]_dff_10&lt;23&gt;</twComp><twBEL>Core0/REG_I[31]_dff_10_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y154.B2</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">2.696</twDelInfo><twComp>Core0/REG_I[31]_dff_10&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_28&lt;19&gt;</twComp><twBEL>Core0/uRF/Mmux_DoutA_927</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y149.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_927</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y149.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_79</twComp><twBEL>Core0/uRF/Mmux_DoutA_39</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y135.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>Core0/ID_RegDA&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y135.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp><twBEL>Core0/uBranchCTRL/FlagZ2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y132.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ4</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ4</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y137.D1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y137.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement30</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y137.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y137.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;8&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y138.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y138.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y139.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Core0/ID_NextPC&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y139.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.007</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;13&gt;</twComp><twBEL>Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT61</twBEL><twBEL>Core0/REG_PC[15]_dff_2_14</twBEL></twPathDel><twLogDel>1.175</twLogDel><twRouteDel>6.591</twRouteDel><twTotDel>7.766</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.920</twTotDel><twSrc BELType="FF">Core0/REG_I[31]_dff_10_17</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_14</twDest><twDel>7.762</twDel><twSUTime>-0.007</twSUTime><twTotPathDel>7.755</twTotPathDel><twClkSkew dest = "0.957" src = "1.087">0.130</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/REG_I[31]_dff_10_17</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X23Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/REG_I[31]_dff_10&lt;23&gt;</twComp><twBEL>Core0/REG_I[31]_dff_10_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y150.D4</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">2.294</twDelInfo><twComp>Core0/REG_I[31]_dff_10&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y150.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_25&lt;19&gt;</twComp><twBEL>Core0/uRF/Mmux_DoutA_822</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y148.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_822</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y148.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_77</twComp><twBEL>Core0/uRF/Mmux_DoutA_37</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y121.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.476</twDelInfo><twComp>Core0/ID_RegDA&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y121.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ1</twComp><twBEL>Core0/uBranchCTRL/FlagZ1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y132.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ1</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ4</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ4</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y137.D1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y137.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement30</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y137.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y137.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;8&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y138.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y138.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y139.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Core0/ID_NextPC&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y139.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.007</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;13&gt;</twComp><twBEL>Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT61</twBEL><twBEL>Core0/REG_PC[15]_dff_2_14</twBEL></twPathDel><twLogDel>1.170</twLogDel><twRouteDel>6.585</twRouteDel><twTotDel>7.755</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="25103" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/REG_PC[15]_dff_2_12 (SLICE_X36Y139.C2), 25103 paths
</twPathRptBanner><twPathRpt anchorID="19"><twUnconstPath anchorID="20" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.935</twTotDel><twSrc BELType="FF">Core0/REG_I[31]_dff_10_17</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_12</twDest><twDel>7.778</twDel><twSUTime>-0.008</twSUTime><twTotPathDel>7.770</twTotPathDel><twClkSkew dest = "0.957" src = "1.087">0.130</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/REG_I[31]_dff_10_17</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_12</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X23Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/REG_I[31]_dff_10&lt;23&gt;</twComp><twBEL>Core0/REG_I[31]_dff_10_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y152.A3</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">2.419</twDelInfo><twComp>Core0/REG_I[31]_dff_10&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_78</twComp><twBEL>Core0/uRF/Mmux_DoutA_826</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y152.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.332</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_826</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y152.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_78</twComp><twBEL>Core0/uRF/Mmux_DoutA_48</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y121.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>Core0/ID_RegDA&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y121.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ1</twComp><twBEL>Core0/uBranchCTRL/FlagZ1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y132.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ1</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ4</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ4</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y137.D1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y137.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement30</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y137.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y137.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;8&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y138.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y138.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y139.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>Core0/ID_NextPC&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y139.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;13&gt;</twComp><twBEL>Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT41</twBEL><twBEL>Core0/REG_PC[15]_dff_2_12</twBEL></twPathDel><twLogDel>1.172</twLogDel><twRouteDel>6.598</twRouteDel><twTotDel>7.770</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.922</twTotDel><twSrc BELType="FF">Core0/REG_I[31]_dff_10_17</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_12</twDest><twDel>7.765</twDel><twSUTime>-0.008</twSUTime><twTotPathDel>7.757</twTotPathDel><twClkSkew dest = "0.957" src = "1.087">0.130</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/REG_I[31]_dff_10_17</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_12</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X23Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/REG_I[31]_dff_10&lt;23&gt;</twComp><twBEL>Core0/REG_I[31]_dff_10_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y154.B2</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">2.696</twDelInfo><twComp>Core0/REG_I[31]_dff_10&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_28&lt;19&gt;</twComp><twBEL>Core0/uRF/Mmux_DoutA_927</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y149.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_927</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y149.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_79</twComp><twBEL>Core0/uRF/Mmux_DoutA_39</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y135.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>Core0/ID_RegDA&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y135.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp><twBEL>Core0/uBranchCTRL/FlagZ2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y132.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ4</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ4</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y137.D1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y137.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement30</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y137.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y137.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;8&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y138.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y138.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y139.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>Core0/ID_NextPC&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y139.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;13&gt;</twComp><twBEL>Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT41</twBEL><twBEL>Core0/REG_PC[15]_dff_2_12</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>6.583</twRouteDel><twTotDel>7.757</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.911</twTotDel><twSrc BELType="FF">Core0/REG_I[31]_dff_10_17</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_12</twDest><twDel>7.754</twDel><twSUTime>-0.008</twSUTime><twTotPathDel>7.746</twTotPathDel><twClkSkew dest = "0.957" src = "1.087">0.130</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/REG_I[31]_dff_10_17</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_12</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X23Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/REG_I[31]_dff_10&lt;23&gt;</twComp><twBEL>Core0/REG_I[31]_dff_10_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y150.D4</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">2.294</twDelInfo><twComp>Core0/REG_I[31]_dff_10&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y150.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_25&lt;19&gt;</twComp><twBEL>Core0/uRF/Mmux_DoutA_822</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y148.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_822</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y148.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_77</twComp><twBEL>Core0/uRF/Mmux_DoutA_37</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y121.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.476</twDelInfo><twComp>Core0/ID_RegDA&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y121.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ1</twComp><twBEL>Core0/uBranchCTRL/FlagZ1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y132.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ1</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ4</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ4</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y137.D1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y137.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement30</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y137.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y137.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;8&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y138.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y138.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y139.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>Core0/ID_NextPC&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y139.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;13&gt;</twComp><twBEL>Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT41</twBEL><twBEL>Core0/REG_PC[15]_dff_2_12</twBEL></twPathDel><twLogDel>1.169</twLogDel><twRouteDel>6.577</twRouteDel><twTotDel>7.746</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: Default period analysis for net &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CoreMem0/Mram_RAM13 (RAMB36_X1Y28.ADDRBWRADDRL14), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMinDelay" ><twTotDel>0.007</twTotDel><twSrc BELType="FF">Core0/REG_PC[15]_dff_2_15</twSrc><twDest BELType="RAM">CoreMem0/Mram_RAM13</twDest><twDelConst>0.000</twDelConst><twDel>0.428</twDel><twSUTime>0.183</twSUTime><twTotPathDel>0.245</twTotPathDel><twClkSkew dest = "0.698" src = "0.460">-0.238</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/REG_PC[15]_dff_2_15</twSrc><twDest BELType='RAM'>CoreMem0/Mram_RAM13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X36Y140.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp><twBEL>Core0/REG_PC[15]_dff_2_15</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y28.ADDRBWRADDRL14</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y28.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.183</twDelInfo><twComp>CoreMem0/Mram_RAM13</twComp><twBEL>CoreMem0/Mram_RAM13</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.328</twRouteDel><twTotDel>0.245</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>-33.9</twPctLog><twPctRoute>133.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CoreMem0/Mram_RAM13 (RAMB36_X1Y28.ADDRBWRADDRU14), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twUnconstPath anchorID="28" twDataPathType="twDataPathMinDelay" ><twTotDel>0.007</twTotDel><twSrc BELType="FF">Core0/REG_PC[15]_dff_2_15</twSrc><twDest BELType="RAM">CoreMem0/Mram_RAM13</twDest><twDelConst>0.000</twDelConst><twDel>0.428</twDel><twSUTime>0.183</twSUTime><twTotPathDel>0.245</twTotPathDel><twClkSkew dest = "0.698" src = "0.460">-0.238</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/REG_PC[15]_dff_2_15</twSrc><twDest BELType='RAM'>CoreMem0/Mram_RAM13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X36Y140.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp><twBEL>Core0/REG_PC[15]_dff_2_15</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y28.ADDRBWRADDRU14</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y28.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.183</twDelInfo><twComp>CoreMem0/Mram_RAM13</twComp><twBEL>CoreMem0/Mram_RAM13</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.328</twRouteDel><twTotDel>0.245</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>-33.9</twPctLog><twPctRoute>133.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CoreMem0/Mram_RAM13 (RAMB36_X1Y28.ADDRBWRADDRL7), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twUnconstPath anchorID="30" twDataPathType="twDataPathMinDelay" ><twTotDel>0.013</twTotDel><twSrc BELType="FF">Core0/REG_PC[15]_dff_2_8</twSrc><twDest BELType="RAM">CoreMem0/Mram_RAM13</twDest><twDelConst>0.000</twDelConst><twDel>0.435</twDel><twSUTime>0.183</twSUTime><twTotPathDel>0.252</twTotPathDel><twClkSkew dest = "0.698" src = "0.459">-0.239</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/REG_PC[15]_dff_2_8</twSrc><twDest BELType='RAM'>CoreMem0/Mram_RAM13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X36Y139.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;13&gt;</twComp><twBEL>Core0/REG_PC[15]_dff_2_8</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y28.ADDRBWRADDRL7</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y28.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.183</twDelInfo><twComp>CoreMem0/Mram_RAM13</twComp><twBEL>CoreMem0/Mram_RAM13</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.335</twRouteDel><twTotDel>0.252</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>-32.9</twPctLog><twPctRoute>132.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="31" twConstType="OFFSETINCLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">Default OFFSET IN BEFORE analysis for clock &quot;clk_BUFGP&quot; </twConstName><twItemCnt>1418</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1418</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.248</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/uRF/RegisterTable_12_28 (SLICE_X23Y89.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twUnconstOffIn anchorID="33" twDataPathType="twDataPathMaxDelay"><twOff>5.248</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_12_28</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_12_28</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>397</twFanCnt><twDelInfo twEdge="twFalling">7.893</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y89.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>Core0/uRF/RegisterTable_12&lt;31&gt;</twComp><twBEL>Core0/uRF/RegisterTable_12_28</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>7.893</twRouteDel><twTotDel>8.875</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_12_28</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.883</twRouteDel><twTotDel>3.652</twTotDel><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/uRF/RegisterTable_12_29 (SLICE_X23Y89.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twUnconstOffIn anchorID="35" twDataPathType="twDataPathMaxDelay"><twOff>5.248</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_12_29</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_12_29</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>397</twFanCnt><twDelInfo twEdge="twFalling">7.893</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y89.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>Core0/uRF/RegisterTable_12&lt;31&gt;</twComp><twBEL>Core0/uRF/RegisterTable_12_29</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>7.893</twRouteDel><twTotDel>8.875</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_12_29</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.883</twRouteDel><twTotDel>3.652</twTotDel><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/uRF/RegisterTable_12_30 (SLICE_X23Y89.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twUnconstOffIn anchorID="37" twDataPathType="twDataPathMaxDelay"><twOff>5.248</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_12_30</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_12_30</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>397</twFanCnt><twDelInfo twEdge="twFalling">7.893</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y89.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>Core0/uRF/RegisterTable_12&lt;31&gt;</twComp><twBEL>Core0/uRF/RegisterTable_12_30</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>7.893</twRouteDel><twTotDel>8.875</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_12_30</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.883</twRouteDel><twTotDel>3.652</twTotDel><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: Default OFFSET IN BEFORE analysis for clock &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/WB_StoreData[31]_dff_52_16 (SLICE_X8Y180.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twUnconstOffIn anchorID="39" twDataPathType="twDataPathMinDelay"><twOff>-2.106</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/WB_StoreData[31]_dff_52_16</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_52_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>397</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y180.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_52&lt;19&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_52_16</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>1.246</twRouteDel><twTotDel>2.047</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_52_16</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.374</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.275</twRouteDel><twTotDel>4.129</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/WB_StoreData[31]_dff_52_17 (SLICE_X8Y180.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twUnconstOffIn anchorID="41" twDataPathType="twDataPathMinDelay"><twOff>-2.106</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/WB_StoreData[31]_dff_52_17</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_52_17</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>397</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y180.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_52&lt;19&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_52_17</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>1.246</twRouteDel><twTotDel>2.047</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_52_17</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.374</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.275</twRouteDel><twTotDel>4.129</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/WB_StoreData[31]_dff_52_18 (SLICE_X8Y180.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twUnconstOffIn anchorID="43" twDataPathType="twDataPathMinDelay"><twOff>-2.106</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/WB_StoreData[31]_dff_52_18</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_52_18</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>397</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y180.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_52&lt;19&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_52_18</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>1.246</twRouteDel><twTotDel>2.047</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_52_18</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.374</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.275</twRouteDel><twTotDel>4.129</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="44" twConstType="OFFSETOUTCLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">Default OFFSET OUT AFTER analysis for clock &quot;clk_BUFGP&quot; </twConstName><twItemCnt>537</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>65</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>12.900</twMaxOff></twConstHead><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;10&gt; (D14.PAD), 17 paths
</twPathRptBanner><twPathRpt anchorID="45"><twUnconstOffOut anchorID="46" twDataPathType="twDataPathMaxDelay"><twOff>12.900</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_29_1</twSrc><twDest BELType="PAD">MemWData&lt;10&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_29_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y154.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.281</twRouteDel><twTotDel>4.135</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_29_1</twSrc><twDest BELType='PAD'>MemWData&lt;10&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y154.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y121.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.293</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y121.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/Mmux_WB_RegDin26</twComp><twBEL>Core0/Mmux_MemWriteData81</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y137.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.537</twDelInfo><twComp>Core0/Mmux_MemWriteData10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y137.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_10_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData45</twBEL></twPathDel><twPathDel><twSite>D14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.120</twDelInfo><twComp>MemWData_10_OBUF</twComp></twPathDel><twPathDel><twSite>D14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.376</twDelInfo><twComp>MemWData&lt;10&gt;</twComp><twBEL>MemWData_10_OBUF</twBEL><twBEL>MemWData&lt;10&gt;</twBEL></twPathDel><twLogDel>2.790</twLogDel><twRouteDel>5.950</twRouteDel><twTotDel>8.740</twTotDel><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="47"><twUnconstOffOut anchorID="48" twDataPathType="twDataPathMaxDelay"><twOff>12.785</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_54_0</twSrc><twDest BELType="PAD">MemWData&lt;10&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_54_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y164.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.361</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.262</twRouteDel><twTotDel>4.116</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_54_0</twSrc><twDest BELType='PAD'>MemWData&lt;10&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y164.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X36Y164.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>Core0/MEM_CTRL[2]_dff_27&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_54_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y121.B5</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_54&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y121.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/Mmux_WB_RegDin26</twComp><twBEL>Core0/Mmux_MemWriteData81</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y137.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.537</twDelInfo><twComp>Core0/Mmux_MemWriteData10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y137.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_10_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData45</twBEL></twPathDel><twPathDel><twSite>D14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.120</twDelInfo><twComp>MemWData_10_OBUF</twComp></twPathDel><twPathDel><twSite>D14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.376</twDelInfo><twComp>MemWData&lt;10&gt;</twComp><twBEL>MemWData_10_OBUF</twBEL><twBEL>MemWData&lt;10&gt;</twBEL></twPathDel><twLogDel>2.851</twLogDel><twRouteDel>5.793</twRouteDel><twTotDel>8.644</twTotDel><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="49"><twUnconstOffOut anchorID="50" twDataPathType="twDataPathMaxDelay"><twOff>12.707</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_54_2</twSrc><twDest BELType="PAD">MemWData&lt;10&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_54_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y164.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.361</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.262</twRouteDel><twTotDel>4.116</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_54_2</twSrc><twDest BELType='PAD'>MemWData&lt;10&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y164.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X36Y164.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>Core0/MEM_CTRL[2]_dff_27&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_54_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y121.B4</twSite><twDelType>net</twDelType><twFanCnt>193</twFanCnt><twDelInfo twEdge="twRising">2.055</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_54&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y121.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>Core0/Mmux_WB_RegDin26</twComp><twBEL>Core0/Mmux_MemWriteData81</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y137.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.537</twDelInfo><twComp>Core0/Mmux_MemWriteData10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y137.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_10_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData45</twBEL></twPathDel><twPathDel><twSite>D14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.120</twDelInfo><twComp>MemWData_10_OBUF</twComp></twPathDel><twPathDel><twSite>D14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.376</twDelInfo><twComp>MemWData&lt;10&gt;</twComp><twBEL>MemWData_10_OBUF</twBEL><twBEL>MemWData&lt;10&gt;</twBEL></twPathDel><twLogDel>2.854</twLogDel><twRouteDel>5.712</twRouteDel><twTotDel>8.566</twTotDel><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;30&gt; (B19.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="51"><twUnconstOffOut anchorID="52" twDataPathType="twDataPathMaxDelay"><twOff>12.881</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_29_1</twSrc><twDest BELType="PAD">MemWData&lt;30&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_29_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y154.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.281</twRouteDel><twTotDel>4.135</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_29_1</twSrc><twDest BELType='PAD'>MemWData&lt;30&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y154.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y110.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">3.151</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N6</twComp><twBEL>Core0/Mmux_MemWriteData48_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y129.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>N6</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y129.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_30_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData48</twBEL></twPathDel><twPathDel><twSite>B19.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.864</twDelInfo><twComp>MemWData_30_OBUF</twComp></twPathDel><twPathDel><twSite>B19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.400</twDelInfo><twComp>MemWData&lt;30&gt;</twComp><twBEL>MemWData_30_OBUF</twBEL><twBEL>MemWData&lt;30&gt;</twBEL></twPathDel><twLogDel>2.709</twLogDel><twRouteDel>6.012</twRouteDel><twTotDel>8.721</twTotDel><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="53"><twUnconstOffOut anchorID="54" twDataPathType="twDataPathMaxDelay"><twOff>12.426</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_54_2</twSrc><twDest BELType="PAD">MemWData&lt;30&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_54_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y164.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.361</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.262</twRouteDel><twTotDel>4.116</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_54_2</twSrc><twDest BELType='PAD'>MemWData&lt;30&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y164.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X36Y164.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>Core0/MEM_CTRL[2]_dff_27&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_54_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y110.B1</twSite><twDelType>net</twDelType><twFanCnt>193</twFanCnt><twDelInfo twEdge="twRising">2.652</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_54&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N6</twComp><twBEL>Core0/Mmux_MemWriteData48_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y129.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>N6</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y129.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_30_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData48</twBEL></twPathDel><twPathDel><twSite>B19.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.864</twDelInfo><twComp>MemWData_30_OBUF</twComp></twPathDel><twPathDel><twSite>B19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.400</twDelInfo><twComp>MemWData&lt;30&gt;</twComp><twBEL>MemWData_30_OBUF</twBEL><twBEL>MemWData&lt;30&gt;</twBEL></twPathDel><twLogDel>2.772</twLogDel><twRouteDel>5.513</twRouteDel><twTotDel>8.285</twTotDel><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="55"><twUnconstOffOut anchorID="56" twDataPathType="twDataPathMaxDelay"><twOff>12.267</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_54_0</twSrc><twDest BELType="PAD">MemWData&lt;30&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_54_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y164.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.361</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.262</twRouteDel><twTotDel>4.116</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_54_0</twSrc><twDest BELType='PAD'>MemWData&lt;30&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y164.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X36Y164.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>Core0/MEM_CTRL[2]_dff_27&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_54_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y110.B6</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">2.495</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_54&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N6</twComp><twBEL>Core0/Mmux_MemWriteData48_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y129.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>N6</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y129.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_30_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData48</twBEL></twPathDel><twPathDel><twSite>B19.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.864</twDelInfo><twComp>MemWData_30_OBUF</twComp></twPathDel><twPathDel><twSite>B19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.400</twDelInfo><twComp>MemWData&lt;30&gt;</twComp><twBEL>MemWData_30_OBUF</twBEL><twBEL>MemWData&lt;30&gt;</twBEL></twPathDel><twLogDel>2.770</twLogDel><twRouteDel>5.356</twRouteDel><twTotDel>8.126</twTotDel><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;31&gt; (D16.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="57"><twUnconstOffOut anchorID="58" twDataPathType="twDataPathMaxDelay"><twOff>12.860</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_29_1</twSrc><twDest BELType="PAD">MemWData&lt;31&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_29_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y154.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.281</twRouteDel><twTotDel>4.135</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_29_1</twSrc><twDest BELType='PAD'>MemWData&lt;31&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y154.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y110.A2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">3.153</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N6</twComp><twBEL>Core0/Mmux_MemWriteData50_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.065</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_8&lt;26&gt;</twComp><twBEL>Core0/Mmux_MemWriteData50</twBEL></twPathDel><twPathDel><twSite>D16.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.783</twDelInfo><twComp>MemWData_31_OBUF</twComp></twPathDel><twPathDel><twSite>D16.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.390</twDelInfo><twComp>MemWData&lt;31&gt;</twComp><twBEL>MemWData_31_OBUF</twBEL><twBEL>MemWData&lt;31&gt;</twBEL></twPathDel><twLogDel>2.699</twLogDel><twRouteDel>6.001</twRouteDel><twTotDel>8.700</twTotDel><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="59"><twUnconstOffOut anchorID="60" twDataPathType="twDataPathMaxDelay"><twOff>12.407</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_54_2</twSrc><twDest BELType="PAD">MemWData&lt;31&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_54_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y164.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.361</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.262</twRouteDel><twTotDel>4.116</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_54_2</twSrc><twDest BELType='PAD'>MemWData&lt;31&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y164.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X36Y164.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>Core0/MEM_CTRL[2]_dff_27&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_54_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>193</twFanCnt><twDelInfo twEdge="twRising">2.656</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_54&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N6</twComp><twBEL>Core0/Mmux_MemWriteData50_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.065</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_8&lt;26&gt;</twComp><twBEL>Core0/Mmux_MemWriteData50</twBEL></twPathDel><twPathDel><twSite>D16.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.783</twDelInfo><twComp>MemWData_31_OBUF</twComp></twPathDel><twPathDel><twSite>D16.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.390</twDelInfo><twComp>MemWData&lt;31&gt;</twComp><twBEL>MemWData_31_OBUF</twBEL><twBEL>MemWData&lt;31&gt;</twBEL></twPathDel><twLogDel>2.762</twLogDel><twRouteDel>5.504</twRouteDel><twTotDel>8.266</twTotDel><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="61"><twUnconstOffOut anchorID="62" twDataPathType="twDataPathMaxDelay"><twOff>12.282</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_54_1</twSrc><twDest BELType="PAD">MemWData&lt;31&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_54_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y164.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.361</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.262</twRouteDel><twTotDel>4.116</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_54_1</twSrc><twDest BELType='PAD'>MemWData&lt;31&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y164.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X36Y164.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>Core0/MEM_CTRL[2]_dff_27&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_54_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y110.A3</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.532</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_54&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N6</twComp><twBEL>Core0/Mmux_MemWriteData50_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.065</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_8&lt;26&gt;</twComp><twBEL>Core0/Mmux_MemWriteData50</twBEL></twPathDel><twPathDel><twSite>D16.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.783</twDelInfo><twComp>MemWData_31_OBUF</twComp></twPathDel><twPathDel><twSite>D16.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.390</twDelInfo><twComp>MemWData&lt;31&gt;</twComp><twBEL>MemWData_31_OBUF</twBEL><twBEL>MemWData&lt;31&gt;</twBEL></twPathDel><twLogDel>2.761</twLogDel><twRouteDel>5.380</twRouteDel><twTotDel>8.141</twTotDel><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: Default OFFSET OUT AFTER analysis for clock &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;25&gt; (A17.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="63"><twUnconstOffOut anchorID="64" twDataPathType="twDataPathMinDelay"><twOff>3.720</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_52_1</twSrc><twDest BELType="PAD">MemWData&lt;25&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_52_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y141.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.398</twRouteDel><twTotDel>1.527</twTotDel><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_52_1</twSrc><twDest BELType='PAD'>MemWData&lt;25&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X18Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y141.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_52&lt;3&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_52_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y142.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_52&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y142.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/EX_OpB[32]_dff_21_3_1</twComp><twBEL>Core0/Mmux_MemWriteData36</twBEL></twPathDel><twPathDel><twSite>A17.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>MemWData_25_OBUF</twComp></twPathDel><twPathDel><twSite>A17.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>MemWData&lt;25&gt;</twComp><twBEL>MemWData_25_OBUF</twBEL><twBEL>MemWData&lt;25&gt;</twBEL></twPathDel><twLogDel>1.471</twLogDel><twRouteDel>0.747</twRouteDel><twTotDel>2.218</twTotDel><twPctLog>66.3</twPctLog><twPctRoute>33.7</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="65"><twUnconstOffOut anchorID="66" twDataPathType="twDataPathMinDelay"><twOff>3.901</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_52_25</twSrc><twDest BELType="PAD">MemWData&lt;25&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_52_25</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y147.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.399</twRouteDel><twTotDel>1.528</twTotDel><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_52_25</twSrc><twDest BELType='PAD'>MemWData&lt;25&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y147.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_52&lt;27&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_52_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y142.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.189</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_52&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>N16</twComp><twBEL>Core0/Mmux_MemWriteData36_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y142.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.131</twDelInfo><twComp>N16</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y142.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/EX_OpB[32]_dff_21_3_1</twComp><twBEL>Core0/Mmux_MemWriteData36</twBEL></twPathDel><twPathDel><twSite>A17.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>MemWData_25_OBUF</twComp></twPathDel><twPathDel><twSite>A17.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>MemWData&lt;25&gt;</twComp><twBEL>MemWData_25_OBUF</twBEL><twBEL>MemWData&lt;25&gt;</twBEL></twPathDel><twLogDel>1.499</twLogDel><twRouteDel>0.899</twRouteDel><twTotDel>2.398</twTotDel><twPctLog>62.5</twPctLog><twPctRoute>37.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="67"><twUnconstOffOut anchorID="68" twDataPathType="twDataPathMinDelay"><twOff>4.093</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_52_9</twSrc><twDest BELType="PAD">MemWData&lt;25&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_52_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y134.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.382</twRouteDel><twTotDel>1.511</twTotDel><twPctLog>8.5</twPctLog><twPctRoute>91.5</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_52_9</twSrc><twDest BELType='PAD'>MemWData&lt;25&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X42Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X42Y134.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_52&lt;11&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_52_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y142.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_52&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>N16</twComp><twBEL>Core0/Mmux_MemWriteData36_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y142.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.131</twDelInfo><twComp>N16</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y142.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/EX_OpB[32]_dff_21_3_1</twComp><twBEL>Core0/Mmux_MemWriteData36</twBEL></twPathDel><twPathDel><twSite>A17.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>MemWData_25_OBUF</twComp></twPathDel><twPathDel><twSite>A17.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>MemWData&lt;25&gt;</twComp><twBEL>MemWData_25_OBUF</twBEL><twBEL>MemWData&lt;25&gt;</twBEL></twPathDel><twLogDel>1.499</twLogDel><twRouteDel>1.108</twRouteDel><twTotDel>2.607</twTotDel><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;24&gt; (A12.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="69"><twUnconstOffOut anchorID="70" twDataPathType="twDataPathMinDelay"><twOff>3.781</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_52_0</twSrc><twDest BELType="PAD">MemWData&lt;24&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_52_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y141.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.398</twRouteDel><twTotDel>1.527</twTotDel><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_52_0</twSrc><twDest BELType='PAD'>MemWData&lt;24&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X18Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y141.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_52&lt;3&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_52_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y141.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_52&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_24_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData34</twBEL></twPathDel><twPathDel><twSite>A12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>MemWData_24_OBUF</twComp></twPathDel><twPathDel><twSite>A12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.330</twDelInfo><twComp>MemWData&lt;24&gt;</twComp><twBEL>MemWData_24_OBUF</twBEL><twBEL>MemWData&lt;24&gt;</twBEL></twPathDel><twLogDel>1.476</twLogDel><twRouteDel>0.803</twRouteDel><twTotDel>2.279</twTotDel><twPctLog>64.8</twPctLog><twPctRoute>35.2</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="71"><twUnconstOffOut anchorID="72" twDataPathType="twDataPathMinDelay"><twOff>4.185</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_52_24</twSrc><twDest BELType="PAD">MemWData&lt;24&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_52_24</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y147.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.399</twRouteDel><twTotDel>1.528</twTotDel><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_52_24</twSrc><twDest BELType='PAD'>MemWData&lt;24&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y147.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_52&lt;27&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_52_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y141.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_52&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_24_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData34_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_24_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData34</twBEL></twPathDel><twPathDel><twSite>A12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>MemWData_24_OBUF</twComp></twPathDel><twPathDel><twSite>A12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.330</twDelInfo><twComp>MemWData&lt;24&gt;</twComp><twBEL>MemWData_24_OBUF</twBEL><twBEL>MemWData&lt;24&gt;</twBEL></twPathDel><twLogDel>1.504</twLogDel><twRouteDel>1.178</twRouteDel><twTotDel>2.682</twTotDel><twPctLog>56.1</twPctLog><twPctRoute>43.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="73"><twUnconstOffOut anchorID="74" twDataPathType="twDataPathMinDelay"><twOff>4.298</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_52_8</twSrc><twDest BELType="PAD">MemWData&lt;24&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_52_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y134.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.382</twRouteDel><twTotDel>1.511</twTotDel><twPctLog>8.5</twPctLog><twPctRoute>91.5</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_52_8</twSrc><twDest BELType='PAD'>MemWData&lt;24&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X42Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X42Y134.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_52&lt;11&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_52_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y141.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_52&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_24_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData34_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_24_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData34</twBEL></twPathDel><twPathDel><twSite>A12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>MemWData_24_OBUF</twComp></twPathDel><twPathDel><twSite>A12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.330</twDelInfo><twComp>MemWData&lt;24&gt;</twComp><twBEL>MemWData_24_OBUF</twBEL><twBEL>MemWData&lt;24&gt;</twBEL></twPathDel><twLogDel>1.504</twLogDel><twRouteDel>1.308</twRouteDel><twTotDel>2.812</twTotDel><twPctLog>53.5</twPctLog><twPctRoute>46.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;27&gt; (B16.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="75"><twUnconstOffOut anchorID="76" twDataPathType="twDataPathMinDelay"><twOff>3.784</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_52_27</twSrc><twDest BELType="PAD">MemWData&lt;27&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_52_27</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y147.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.399</twRouteDel><twTotDel>1.528</twTotDel><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_52_27</twSrc><twDest BELType='PAD'>MemWData&lt;27&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y147.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_52&lt;27&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_52_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y146.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.127</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_52&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y146.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_27_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData40_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y146.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.099</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y146.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_27_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData40</twBEL></twPathDel><twPathDel><twSite>B16.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>MemWData_27_OBUF</twComp></twPathDel><twPathDel><twSite>B16.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.314</twDelInfo><twComp>MemWData&lt;27&gt;</twComp><twBEL>MemWData_27_OBUF</twBEL><twBEL>MemWData&lt;27&gt;</twBEL></twPathDel><twLogDel>1.488</twLogDel><twRouteDel>0.793</twRouteDel><twTotDel>2.281</twTotDel><twPctLog>65.2</twPctLog><twPctRoute>34.8</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="77"><twUnconstOffOut anchorID="78" twDataPathType="twDataPathMinDelay"><twOff>3.902</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_52_3</twSrc><twDest BELType="PAD">MemWData&lt;27&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_52_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y141.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.398</twRouteDel><twTotDel>1.527</twTotDel><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_52_3</twSrc><twDest BELType='PAD'>MemWData&lt;27&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X18Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y141.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_52&lt;3&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_52_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y146.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_52&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y146.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_27_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData40</twBEL></twPathDel><twPathDel><twSite>B16.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>MemWData_27_OBUF</twComp></twPathDel><twPathDel><twSite>B16.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.314</twDelInfo><twComp>MemWData&lt;27&gt;</twComp><twBEL>MemWData_27_OBUF</twBEL><twBEL>MemWData&lt;27&gt;</twBEL></twPathDel><twLogDel>1.460</twLogDel><twRouteDel>0.940</twRouteDel><twTotDel>2.400</twTotDel><twPctLog>60.8</twPctLog><twPctRoute>39.2</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="79"><twUnconstOffOut anchorID="80" twDataPathType="twDataPathMinDelay"><twOff>4.208</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_29_1</twSrc><twDest BELType="PAD">MemWData&lt;27&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_29_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y154.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.474</twRouteDel><twTotDel>1.603</twTotDel><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_29_1</twSrc><twDest BELType='PAD'>MemWData&lt;27&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y154.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y146.A1</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y146.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_27_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData40_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y146.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.099</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y146.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_27_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData40</twBEL></twPathDel><twPathDel><twSite>B16.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>MemWData_27_OBUF</twComp></twPathDel><twPathDel><twSite>B16.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.314</twDelInfo><twComp>MemWData&lt;27&gt;</twComp><twBEL>MemWData_27_OBUF</twBEL><twBEL>MemWData&lt;27&gt;</twBEL></twPathDel><twLogDel>1.470</twLogDel><twRouteDel>1.160</twRouteDel><twTotDel>2.630</twTotDel><twPctLog>55.9</twPctLog><twPctRoute>44.1</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt></twConst><twUnmetConstCnt anchorID="81">0</twUnmetConstCnt><twDataSheet anchorID="82" twNameLen="15"><twSUH2ClkList anchorID="83" twDestWidth="5" twPhaseWidth="9"><twDest>clk</twDest><twSUH2Clk ><twSrc>reset</twSrc><twSUHTime twInternalClk ="clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.248</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.107</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="84" twDestWidth="12" twPhaseWidth="9"><twSrc>clk</twSrc><twClk2Out  twOutPad = "MemAdd&lt;0&gt;" twMinTime = "4.093" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.281" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;1&gt;" twMinTime = "4.116" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.284" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;2&gt;" twMinTime = "4.047" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.178" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;3&gt;" twMinTime = "3.886" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.826" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;4&gt;" twMinTime = "4.116" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.356" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;5&gt;" twMinTime = "3.901" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.893" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;6&gt;" twMinTime = "3.863" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.839" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;7&gt;" twMinTime = "3.994" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.057" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;8&gt;" twMinTime = "4.083" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.231" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;9&gt;" twMinTime = "4.054" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.183" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;10&gt;" twMinTime = "3.904" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.869" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;11&gt;" twMinTime = "4.098" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.177" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;12&gt;" twMinTime = "4.162" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.444" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;13&gt;" twMinTime = "4.019" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.128" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;14&gt;" twMinTime = "3.861" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.800" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;15&gt;" twMinTime = "4.077" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.229" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;0&gt;" twMinTime = "4.360" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.297" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;1&gt;" twMinTime = "4.166" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.162" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;2&gt;" twMinTime = "4.120" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.733" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;3&gt;" twMinTime = "4.320" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.658" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;4&gt;" twMinTime = "4.379" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.091" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;5&gt;" twMinTime = "4.037" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.249" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;6&gt;" twMinTime = "4.062" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.800" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;7&gt;" twMinTime = "4.165" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.897" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;8&gt;" twMinTime = "4.382" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.781" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;9&gt;" twMinTime = "4.181" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.569" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;10&gt;" twMinTime = "4.110" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.900" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;11&gt;" twMinTime = "4.056" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.546" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;12&gt;" twMinTime = "4.459" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.614" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;13&gt;" twMinTime = "4.313" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.235" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;14&gt;" twMinTime = "4.503" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.583" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;15&gt;" twMinTime = "4.649" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.721" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;16&gt;" twMinTime = "4.184" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.340" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;17&gt;" twMinTime = "4.085" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.188" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;18&gt;" twMinTime = "4.142" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.656" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;19&gt;" twMinTime = "4.052" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.563" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;20&gt;" twMinTime = "3.961" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.837" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;21&gt;" twMinTime = "3.984" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.873" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;22&gt;" twMinTime = "3.871" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.520" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;23&gt;" twMinTime = "3.958" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.523" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;24&gt;" twMinTime = "3.781" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.316" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;25&gt;" twMinTime = "3.720" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.409" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;26&gt;" twMinTime = "3.860" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.562" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;27&gt;" twMinTime = "3.784" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.485" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;28&gt;" twMinTime = "3.930" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.780" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;29&gt;" twMinTime = "3.904" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.640" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;30&gt;" twMinTime = "4.032" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.881" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;31&gt;" twMinTime = "3.988" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.860" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWE" twMinTime = "4.129" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.283" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;0&gt;" twMinTime = "4.356" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.891" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;1&gt;" twMinTime = "4.271" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.589" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;2&gt;" twMinTime = "4.534" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.112" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;3&gt;" twMinTime = "4.554" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.149" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;4&gt;" twMinTime = "4.215" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.615" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;5&gt;" twMinTime = "4.289" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.777" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;6&gt;" twMinTime = "4.269" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.698" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;7&gt;" twMinTime = "4.429" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.834" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;8&gt;" twMinTime = "4.193" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.515" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;9&gt;" twMinTime = "4.175" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.553" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;10&gt;" twMinTime = "4.280" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.706" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;11&gt;" twMinTime = "4.407" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.845" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;12&gt;" twMinTime = "4.286" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.659" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;13&gt;" twMinTime = "4.271" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.588" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;14&gt;" twMinTime = "4.187" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.466" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;15&gt;" twMinTime = "4.106" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.331" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="85" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>8.074</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="86"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>117249269</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>14506</twConnCnt></twConstCov><twStats anchorID="87"><twMinPer>8.074</twMinPer><twFootnote number="1" /><twMaxFreq>123.854</twMaxFreq><twMinInBeforeClk>5.248</twMinInBeforeClk><twMaxOutBeforeClk>12.900</twMaxOutBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Mar 25 17:47:24 2016 </twTimestamp></twFoot><twClientInfo anchorID="88"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 779 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
