
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117870                       # Number of seconds simulated
sim_ticks                                117870404697                       # Number of ticks simulated
final_tick                               687701697831                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 195429                       # Simulator instruction rate (inst/s)
host_op_rate                                   251488                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6596309                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912604                       # Number of bytes of host memory used
host_seconds                                 17869.14                       # Real time elapsed on the host
sim_insts                                  3492143076                       # Number of instructions simulated
sim_ops                                    4493875945                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1654656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2833664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2246016                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6739072                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1345792                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1345792                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12927                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        22138                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        17547                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 52649                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10514                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10514                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15203                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14037926                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14117                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     24040505                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        10859                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19054961                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                57173571                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15203                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14117                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        10859                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              40180                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11417556                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11417556                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11417556                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15203                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14037926                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14117                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     24040505                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        10859                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19054961                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               68591128                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               282662842                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21116873                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18754347                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1828061                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11093345                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10812432                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1340003                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52409                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    227835956                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119584452                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21116873                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12152435                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24173960                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5591641                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2397669                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13944639                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1821646                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    258161722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.771299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       233987762     90.64%     90.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096189      0.42%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2037023      0.79%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1764529      0.68%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3578063      1.39%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4334580      1.68%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1044443      0.40%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          566394      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9752739      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    258161722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074707                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.423064                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226175731                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4075320                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24136235                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25153                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3749282                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2060357                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134623973                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3749282                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226447504                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1987007                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1273868                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23879177                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       824882                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134511427                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         87744                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       506793                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177566756                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608184639                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608184639                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30855557                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18451                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9231                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2573788                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23439327                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4143704                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        75523                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       928871                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134006934                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18451                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127238665                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80412                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20303627                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42705591                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    258161722                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.492864                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.175966                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    203715146     78.91%     78.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22825093      8.84%     87.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11700788      4.53%     92.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6747597      2.61%     94.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7497607      2.90%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3758350      1.46%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1499932      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350237      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66972      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    258161722                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233743     47.80%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        180339     36.88%     84.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74964     15.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99868106     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005840      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22232898     17.47%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4122601      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127238665                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.450143                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             489046                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003844                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    513208510                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154329307                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124284704                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127727711                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       226025                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3913518                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          230                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          295                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       114796                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3749282                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1404857                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        64695                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134025386                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         5929                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23439327                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4143704                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9231                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37230                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          534                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          295                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       821580                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1102995                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1924575                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126119495                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21957440                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1119170                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26079993                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19491672                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4122553                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.446183                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124319797                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124284704                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71086576                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164047340                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.439692                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433330                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21379148                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1832466                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    254412440                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.442782                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.292591                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    212194648     83.41%     83.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15995931      6.29%     89.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12513613      4.92%     94.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2470513      0.97%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3114992      1.22%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1053381      0.41%     97.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4529598      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008057      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1531707      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    254412440                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1531707                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           386909093                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271806086                       # The number of ROB writes
system.switch_cpus0.timesIdled                6036784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               24501120                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.826628                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.826628                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.353778                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.353778                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584029606                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162091449                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142423951                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               282662842                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25562124                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20702173                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2341532                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10050622                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9625467                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2868592                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       105581                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    215947502                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             142132511                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25562124                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12494059                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             31126291                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7196212                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5186601                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13513093                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2339984                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    257062484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.679443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.052238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       225936193     87.89%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2900504      1.13%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2270696      0.88%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5359874      2.09%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1154600      0.45%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1794983      0.70%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1376447      0.54%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          867585      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15401602      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    257062484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090433                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.502834                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       213557913                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7647186                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30999979                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       104241                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4753164                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4413571                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        49602                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     174312911                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        90776                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4753164                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       214147841                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1901732                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4086564                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30479026                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1694149                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     174148609                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        27831                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        321715                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       626726                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       232338                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    244969722                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    812656373                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    812656373                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    198747911                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46221811                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        43558                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        24299                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5508026                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16926761                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8413522                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       153628                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1873948                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         172903892                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        43534                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        162359170                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       167036                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29001484                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60386356                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5038                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    257062484                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.631594                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.302888                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    187101143     72.78%     72.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29965545     11.66%     84.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14528173      5.65%     90.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9727165      3.78%     93.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9002685      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3024136      1.18%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3121223      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       442286      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       150128      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    257062484                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         466351     59.03%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162222     20.53%     79.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       161445     20.44%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    136375399     84.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2459379      1.51%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        19249      0.01%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15159352      9.34%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8345791      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     162359170                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.574392                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             790018                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004866                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    582737878                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    201949470                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    158190521                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     163149188                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       405584                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3848021                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1091                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          560                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       234477                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4753164                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1182553                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       111830                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    172947426                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        11681                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16926761                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8413522                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        24286                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         94430                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          560                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1269485                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1331148                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2600633                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    159397345                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14636719                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2961825                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22981135                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22595781                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8344416                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.563913                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             158191434                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            158190521                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93669648                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        258672368                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.559644                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362117                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    116431285                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    142986838                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29961888                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        38496                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2344820                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    252309320                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.566712                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.371621                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    192282642     76.21%     76.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28248464     11.20%     87.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12329920      4.89%     92.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      7005139      2.78%     95.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5078019      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1991080      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1542842      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1111123      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2720091      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    252309320                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    116431285                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     142986838                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21257785                       # Number of memory references committed
system.switch_cpus1.commit.loads             13078740                       # Number of loads committed
system.switch_cpus1.commit.membars              19248                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20544298                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        128836065                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2910691                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2720091                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           422537955                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          350650760                       # The number of ROB writes
system.switch_cpus1.timesIdled                3491663                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               25600358                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          116431285                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            142986838                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    116431285                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.427722                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.427722                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.411909                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.411909                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       717936291                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      220289086                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      160967505                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         38496                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               282662842                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24224798                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19745069                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2154023                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9531919                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9176644                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2521910                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97346                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    218615076                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             136333326                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24224798                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11698554                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28794192                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6419855                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles      10254092                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13364755                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2150722                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    261897278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.629567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.998689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       233103086     89.01%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3077609      1.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2412975      0.92%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2592890      0.99%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2223597      0.85%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1231104      0.47%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          845958      0.32%     93.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2206602      0.84%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14203457      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    261897278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.085702                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.482318                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       215971968                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     12941160                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28624051                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       133589                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4226508                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4116888                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         7410                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     164564661                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        58738                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4226508                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       216272491                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        9196997                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2439207                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28465278                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1296795                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     164320727                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          480                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        493220                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       655787                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         6293                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    229685412                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    765860853                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    765860853                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    190687344                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        38998043                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36830                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18661                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4151969                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15926256                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8963010                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       352304                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1962801                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         163733615                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36831                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        155415328                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        91015                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22698261                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     46928173                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          491                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    261897278                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.593421                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.298824                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    196314398     74.96%     74.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     27664791     10.56%     85.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13937331      5.32%     90.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9065751      3.46%     94.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7442531      2.84%     97.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2929542      1.12%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3600081      1.37%     99.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       882522      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        60331      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    261897278                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1087843     74.90%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        167116     11.51%     86.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       197428     13.59%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    128685455     82.80%     82.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2267818      1.46%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18169      0.01%     84.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15525796      9.99%     94.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8918090      5.74%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     155415328                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.549826                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1452387                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009345                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    574271335                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    186469501                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    151115108                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     156867715                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       167862                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2050353                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          799                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       150768                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          686                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4226508                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        8332704                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       353865                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    163770446                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          282                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15926256                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8963010                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18661                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        277149                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        15295                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          799                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1284303                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1202974                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2487277                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    152497754                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     15380438                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2917573                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            24298100                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21757858                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8917662                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.539504                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             151118257                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            151115108                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         89725041                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        241600201                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.534613                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371378                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    113353578                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    138783178                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24998751                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2177895                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    257670770                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.538607                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.392769                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    201315458     78.13%     78.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     26401026     10.25%     88.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12236899      4.75%     93.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5458393      2.12%     95.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4129837      1.60%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1760728      0.68%     97.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1745196      0.68%     98.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1246853      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3376380      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    257670770                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    113353578                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     138783178                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              22688145                       # Number of memory references committed
system.switch_cpus2.commit.loads             13875903                       # Number of loads committed
system.switch_cpus2.commit.membars              18170                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19902569                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        124885224                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2735451                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3376380                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           418076319                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          331790451                       # The number of ROB writes
system.switch_cpus2.timesIdled                3210458                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               20765564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          113353578                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            138783178                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    113353578                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.493638                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.493638                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.401020                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.401020                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       689730337                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      208009448                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      156477314                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36340                       # number of misc regfile writes
system.l20.replacements                         12941                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          215845                       # Total number of references to valid blocks.
system.l20.sampled_refs                         23181                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.311289                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          241.234332                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.340154                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5223.079558                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4767.345957                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023558                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000814                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.510066                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.465561                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        38347                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  38347                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9449                       # number of Writeback hits
system.l20.Writeback_hits::total                 9449                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        38347                       # number of demand (read+write) hits
system.l20.demand_hits::total                   38347                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        38347                       # number of overall hits
system.l20.overall_hits::total                  38347                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12927                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12941                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12927                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12941                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12927                       # number of overall misses
system.l20.overall_misses::total                12941                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3439736                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3033321027                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3036760763                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3439736                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3033321027                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3036760763                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3439736                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3033321027                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3036760763                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51274                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51288                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9449                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9449                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51274                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51288                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51274                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51288                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.252116                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.252320                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.252116                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.252320                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.252116                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.252320                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 245695.428571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 234650.036900                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 234661.986168                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 245695.428571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 234650.036900                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 234661.986168                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 245695.428571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 234650.036900                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 234661.986168                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2033                       # number of writebacks
system.l20.writebacks::total                     2033                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12927                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12941                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12927                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12941                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12927                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12941                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2573425                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2232898423                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2235471848                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2573425                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2232898423                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2235471848                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2573425                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2232898423                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2235471848                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.252116                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.252320                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.252116                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.252320                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.252116                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.252320                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 183816.071429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 172731.370233                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 172743.362028                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 183816.071429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 172731.370233                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 172743.362028                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 183816.071429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 172731.370233                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 172743.362028                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         22151                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          777218                       # Total number of references to valid blocks.
system.l21.sampled_refs                         32391                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.994875                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          235.922230                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.460368                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3913.954641                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6082.662761                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023039                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000729                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.382222                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.594010                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        63139                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  63139                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           23126                       # number of Writeback hits
system.l21.Writeback_hits::total                23126                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        63139                       # number of demand (read+write) hits
system.l21.demand_hits::total                   63139                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        63139                       # number of overall hits
system.l21.overall_hits::total                  63139                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        22138                       # number of ReadReq misses
system.l21.ReadReq_misses::total                22151                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        22138                       # number of demand (read+write) misses
system.l21.demand_misses::total                 22151                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        22138                       # number of overall misses
system.l21.overall_misses::total                22151                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3488603                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5324180088                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5327668691                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3488603                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5324180088                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5327668691                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3488603                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5324180088                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5327668691                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        85277                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              85290                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        23126                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            23126                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        85277                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               85290                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        85277                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              85290                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.259601                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.259714                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.259601                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.259714                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.259601                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.259714                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 268354.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 240499.597434                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 240515.944698                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 268354.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 240499.597434                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 240515.944698                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 268354.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 240499.597434                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 240515.944698                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3866                       # number of writebacks
system.l21.writebacks::total                     3866                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        22138                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           22151                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        22138                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            22151                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        22138                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           22151                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2683868                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3953487949                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3956171817                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2683868                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3953487949                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3956171817                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2683868                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3953487949                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3956171817                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.259601                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.259714                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.259601                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.259714                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.259601                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.259714                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 206451.384615                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 178583.790270                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 178600.145230                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 206451.384615                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 178583.790270                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 178600.145230                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 206451.384615                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 178583.790270                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 178600.145230                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         17557                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          798059                       # Total number of references to valid blocks.
system.l22.sampled_refs                         29845                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.740124                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           27.808395                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.214168                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6466.246160                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5788.731277                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002263                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000424                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.526224                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.471088                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        92889                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  92889                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           20976                       # number of Writeback hits
system.l22.Writeback_hits::total                20976                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        92889                       # number of demand (read+write) hits
system.l22.demand_hits::total                   92889                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        92889                       # number of overall hits
system.l22.overall_hits::total                  92889                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        17547                       # number of ReadReq misses
system.l22.ReadReq_misses::total                17557                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        17547                       # number of demand (read+write) misses
system.l22.demand_misses::total                 17557                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        17547                       # number of overall misses
system.l22.overall_misses::total                17557                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2315547                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   4289218130                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4291533677                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2315547                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   4289218130                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4291533677                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2315547                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   4289218130                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4291533677                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data       110436                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total             110446                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        20976                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            20976                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data       110436                       # number of demand (read+write) accesses
system.l22.demand_accesses::total              110446                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data       110436                       # number of overall (read+write) accesses
system.l22.overall_accesses::total             110446                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.158888                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.158965                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.158888                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.158965                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.158888                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.158965                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 231554.700000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 244441.678350                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 244434.338270                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 231554.700000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 244441.678350                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 244434.338270                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 231554.700000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 244441.678350                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 244434.338270                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4615                       # number of writebacks
system.l22.writebacks::total                     4615                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        17547                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           17557                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        17547                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            17557                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        17547                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           17557                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1696820                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3203003042                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3204699862                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1696820                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3203003042                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3204699862                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1696820                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3203003042                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3204699862                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.158888                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.158965                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.158888                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.158965                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.158888                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.158965                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       169682                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 182538.499003                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 182531.176283                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       169682                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 182538.499003                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 182531.176283                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       169682                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 182538.499003                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 182531.176283                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.992275                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013976740                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874263.844732                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.992275                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022424                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13944624                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13944624                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13944624                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13944624                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13944624                       # number of overall hits
system.cpu0.icache.overall_hits::total       13944624                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3963864                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3963864                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3963864                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3963864                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3963864                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3963864                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13944639                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13944639                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13944639                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13944639                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13944639                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13944639                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 264257.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 264257.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 264257.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 264257.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 264257.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 264257.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3555936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3555936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3555936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3555936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3555936                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3555936                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 253995.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 253995.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 253995.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 253995.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 253995.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 253995.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51274                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246959112                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51530                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4792.530798                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.774570                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.225430                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.811619                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.188381                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20049824                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20049824                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9234                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9234                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24060258                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24060258                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24060258                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24060258                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       185493                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       185493                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       185493                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        185493                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       185493                       # number of overall misses
system.cpu0.dcache.overall_misses::total       185493                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  24239016385                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  24239016385                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  24239016385                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24239016385                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  24239016385                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24239016385                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20235317                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20235317                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24245751                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24245751                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24245751                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24245751                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009167                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009167                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007651                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007651                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007651                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007651                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 130673.483016                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 130673.483016                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 130673.483016                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 130673.483016                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 130673.483016                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 130673.483016                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9449                       # number of writebacks
system.cpu0.dcache.writebacks::total             9449                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       134219                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       134219                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       134219                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       134219                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       134219                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       134219                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51274                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51274                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51274                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51274                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51274                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51274                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5638650231                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5638650231                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5638650231                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5638650231                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5638650231                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5638650231                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002115                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002115                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109970.944943                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109970.944943                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 109970.944943                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109970.944943                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 109970.944943                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109970.944943                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997561                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097168579                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2234559.224033                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997561                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13513078                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13513078                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13513078                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13513078                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13513078                       # number of overall hits
system.cpu1.icache.overall_hits::total       13513078                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4166040                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4166040                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4166040                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4166040                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4166040                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4166040                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13513093                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13513093                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13513093                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13513093                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13513093                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13513093                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       277736                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       277736                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       277736                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       277736                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       277736                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       277736                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3611703                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3611703                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3611703                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3611703                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3611703                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3611703                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 277823.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 277823.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 277823.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 277823.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 277823.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 277823.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 85277                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               194919478                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 85533                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2278.880409                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.317032                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.682968                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907488                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092512                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10967594                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10967594                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8140548                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8140548                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        24021                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        24021                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        19248                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        19248                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19108142                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19108142                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19108142                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19108142                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       204938                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       204938                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       204938                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        204938                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       204938                       # number of overall misses
system.cpu1.dcache.overall_misses::total       204938                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  25555780828                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  25555780828                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  25555780828                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  25555780828                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  25555780828                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  25555780828                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11172532                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11172532                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8140548                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8140548                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        24021                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        24021                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        19248                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        19248                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19313080                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19313080                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19313080                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19313080                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018343                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018343                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010611                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010611                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010611                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010611                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 124700.059667                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 124700.059667                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 124700.059667                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 124700.059667                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 124700.059667                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 124700.059667                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23126                       # number of writebacks
system.cpu1.dcache.writebacks::total            23126                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       119661                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       119661                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       119661                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       119661                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       119661                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       119661                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        85277                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        85277                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        85277                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        85277                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        85277                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        85277                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9653905756                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9653905756                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9653905756                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9653905756                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9653905756                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9653905756                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007633                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007633                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004416                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004416                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004416                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004416                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 113206.442018                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 113206.442018                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 113206.442018                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 113206.442018                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 113206.442018                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 113206.442018                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               546.942409                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1092082721                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1996494.919561                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.942409                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          537                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.015933                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.860577                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.876510                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13364744                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13364744                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13364744                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13364744                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13364744                       # number of overall hits
system.cpu2.icache.overall_hits::total       13364744                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.cpu2.icache.overall_misses::total           11                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2659317                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2659317                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2659317                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2659317                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2659317                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2659317                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13364755                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13364755                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13364755                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13364755                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13364755                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13364755                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 241756.090909                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 241756.090909                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 241756.090909                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 241756.090909                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 241756.090909                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 241756.090909                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2400747                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2400747                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2400747                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2400747                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2400747                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2400747                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 240074.700000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 240074.700000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 240074.700000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 240074.700000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 240074.700000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 240074.700000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                110436                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               206054473                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                110692                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1861.511880                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.607941                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.392059                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916437                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083563                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11861515                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11861515                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8775698                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8775698                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18493                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18493                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18170                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18170                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     20637213                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20637213                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     20637213                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20637213                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       468252                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       468252                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           80                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       468332                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        468332                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       468332                       # number of overall misses
system.cpu2.dcache.overall_misses::total       468332                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  47661608818                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  47661608818                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     12643876                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     12643876                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  47674252694                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  47674252694                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  47674252694                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  47674252694                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     12329767                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12329767                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8775778                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8775778                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18170                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18170                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     21105545                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     21105545                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     21105545                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     21105545                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.037977                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.037977                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000009                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022190                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022190                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.022190                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022190                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 101786.236509                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101786.236509                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 158048.450000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 158048.450000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 101795.847164                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 101795.847164                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 101795.847164                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 101795.847164                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20976                       # number of writebacks
system.cpu2.dcache.writebacks::total            20976                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       357816                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       357816                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           80                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       357896                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       357896                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       357896                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       357896                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       110436                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       110436                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       110436                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       110436                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       110436                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       110436                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  10665255243                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  10665255243                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  10665255243                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  10665255243                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  10665255243                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  10665255243                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008957                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008957                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005233                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005233                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005233                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005233                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96574.081305                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96574.081305                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 96574.081305                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96574.081305                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 96574.081305                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96574.081305                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
