
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010623                       # Number of seconds simulated
sim_ticks                                 10623188424                       # Number of ticks simulated
final_tick                               535450781961                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 188359                       # Simulator instruction rate (inst/s)
host_op_rate                                   244289                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 255375                       # Simulator tick rate (ticks/s)
host_mem_usage                               67351720                       # Number of bytes of host memory used
host_seconds                                 41598.36                       # Real time elapsed on the host
sim_insts                                  7835425587                       # Number of instructions simulated
sim_ops                                   10162004960                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       277888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       182784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       209280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       209664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       105216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       209664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       301952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       101760                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1632768                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34560                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       458624                       # Number of bytes written to this memory
system.physmem.bytes_written::total            458624                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2171                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1428                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1635                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1638                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          822                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1638                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2359                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          795                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12756                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3583                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3583                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       409670                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     26158625                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       421719                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17206134                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       385572                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19700300                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       373523                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     19736447                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       445817                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9904371                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       397621                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     19736447                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       421719                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     28423858                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       397621                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9579045                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               153698488                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       409670                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       421719                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       385572                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       373523                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       445817                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       397621                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       421719                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       397621                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3253261                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          43171973                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               43171973                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          43171973                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       409670                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     26158625                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       421719                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17206134                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       385572                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19700300                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       373523                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     19736447                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       445817                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9904371                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       397621                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     19736447                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       421719                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     28423858                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       397621                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9579045                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              196870461                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25475273                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2077690                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1699177                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204801                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       851867                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          816413                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213380                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9044                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     20164301                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11794365                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2077690                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1029793                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2468960                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         595782                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        342562                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1241629                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       206233                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23362331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.616873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.969087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20893371     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          133015      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210266      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          336456      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          139581      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154895      0.66%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          166369      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          109354      0.47%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1219024      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23362331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081557                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462973                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19982292                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       526400                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2461096                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6313                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        386227                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340440                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          282                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14400143                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1657                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        386227                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        20013005                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         167032                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       271926                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2437062                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        87074                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14391335                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1605                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         24642                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        33268                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2787                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     19978828                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66942747                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66942747                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17023992                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2954821                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3680                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2030                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           267754                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1371757                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       737650                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        22181                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       169132                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14371856                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3690                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13590056                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17278                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1843867                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4125191                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          372                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23362331                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581708                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.273967                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17635552     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2297277      9.83%     85.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1254814      5.37%     90.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       858244      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       803220      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       229374      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       180655      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60821      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        42374      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23362331                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3205     12.54%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          9884     38.67%     51.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12474     48.80%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11383796     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       215122      1.58%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1646      0.01%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1256399      9.24%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       733093      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13590056                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533461                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              25563                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001881                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50585283                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16219566                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13368228                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13615619                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        40624                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       248199                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        23434                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          874                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        386227                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         117793                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12177                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14375576                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          165                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1371757                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       737650                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2033                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9008                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          158                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118898                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       117502                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       236400                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13394094                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1181056                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       195961                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   30                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1913784                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1883669                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            732728                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.525768                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13368455                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13368228                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7815531                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20420518                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.524753                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382729                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12257191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2118402                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3318                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       208882                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22976104                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533476                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.386877                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17998379     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2411494     10.50%     88.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       939345      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       505141      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       377642      1.64%     96.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       211202      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       130854      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       116494      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       285553      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22976104                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12257191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1837774                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123558                       # Number of loads committed
system.switch_cpus0.commit.membars               1656                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1759628                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11044453                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       248995                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       285553                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37066079                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29137455                       # The number of ROB writes
system.switch_cpus0.timesIdled                 327005                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2112942                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12257191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.547527                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.547527                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.392538                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.392538                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60396201                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18532345                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13431087                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3314                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                25475271                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2089938                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1714662                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       206286                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       862175                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          814036                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          213474                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9175                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19907095                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11868127                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2089938                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1027510                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2607511                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         586377                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        574391                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1227663                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       204419                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23465946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.618436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.970946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20858435     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          279816      1.19%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          326069      1.39%     91.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          179432      0.76%     92.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          208981      0.89%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          113980      0.49%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           77283      0.33%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          203187      0.87%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1218763      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23465946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082038                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.465869                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19749603                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       735580                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2586189                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        19785                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        374787                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       338255                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2156                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14484425                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        11003                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        374787                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19780377                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         294683                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       353647                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2576454                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        85996                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14474619                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         22387                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        40009                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     20116182                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     67389111                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     67389111                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17140086                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2976096                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3705                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2034                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           234622                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1383982                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       751406                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19961                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       166923                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14451532                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3712                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13640738                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19735                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1826810                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4253137                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          345                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23465946                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581299                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270518                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17717733     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2312941      9.86%     85.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1241322      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       859651      3.66%     94.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       752381      3.21%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       384704      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        92148      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        60260      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        44806      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23465946                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3653     12.37%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         12718     43.06%     55.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        13167     44.58%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11419081     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       212960      1.56%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1669      0.01%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1261448      9.25%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       745580      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13640738                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.535450                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              29538                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002165                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     50796695                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     16282194                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13413347                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13670276                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        34243                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       248078                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          143                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        16413                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          833                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        374787                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         243964                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        15306                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14455262                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           44                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1383982                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       751406                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2030                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10956                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          143                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       118868                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116540                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       235408                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13438558                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1184367                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       202180                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   18                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1929668                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1880459                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            745301                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.527514                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13413696                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13413347                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7973145                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         20886995                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.526524                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381728                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10065695                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12349543                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2105995                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3367                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       207185                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23091159                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534817                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.353609                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     18044778     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2341348     10.14%     88.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       980421      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       588061      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       408342      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       263769      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       137336      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       109891      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       217213      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23091159                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10065695                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12349543                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1870897                       # Number of memory references committed
system.switch_cpus1.commit.loads              1135904                       # Number of loads committed
system.switch_cpus1.commit.membars               1680                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1767454                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11133651                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       251295                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       217213                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            37329419                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           29285880                       # The number of ROB writes
system.switch_cpus1.timesIdled                 306292                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2009325                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10065695                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12349543                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10065695                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.530900                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.530900                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.395116                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.395116                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60618434                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18618192                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13517914                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3364                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus2.numCycles                25475273                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1932922                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1730531                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       156197                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1309994                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1276641                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          112961                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         4605                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20515366                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10991034                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1932922                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1389602                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2449983                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         515237                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        285807                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1243252                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       153029                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23609376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.520107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.759088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        21159393     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          376947      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          185179      0.78%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          373953      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          115793      0.49%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          347959      1.47%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           53893      0.23%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           86161      0.36%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          910098      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23609376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.075874                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.431439                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20329511                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       476770                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2444948                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1930                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        356213                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       177512                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1982                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      12256668                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4751                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        356213                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20351290                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         279199                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       131072                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2423518                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        68080                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      12238137                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          9187                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        51733                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     15996146                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     55410250                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     55410250                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     12908154                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3087962                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1603                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          817                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           159039                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2246486                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       349426                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         3004                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        78548                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          12173757                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1610                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         11379701                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         7498                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2245242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4622378                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23609376                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.481999                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.093410                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     18623340     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1547361      6.55%     85.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1692859      7.17%     92.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       972661      4.12%     96.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       497003      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       125431      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       144405      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         3486      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         2830      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23609376                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          18642     57.20%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          7655     23.49%     80.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         6296     19.32%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      8898726     78.20%     78.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        86868      0.76%     78.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     78.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          787      0.01%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      2047454     17.99%     96.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       345866      3.04%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      11379701                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.446696                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              32593                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002864                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     46408869                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14420642                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     11085786                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      11412294                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         8866                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       468177                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         9185                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        356213                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         201343                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8466                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     12175382                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1010                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2246486                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       349426                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          816                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4083                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          184                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       105446                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        59840                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       165286                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     11237313                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      2018496                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       142388                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2364309                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1710423                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            345813                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.441107                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              11088781                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             11085786                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          6715320                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         14488936                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.435159                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.463479                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      8831183                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      9912606                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2263198                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1589                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       155033                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23253163                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.426291                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.297264                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     19577078     84.19%     84.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1432920      6.16%     90.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       930576      4.00%     94.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       292661      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       491420      2.11%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        93424      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        59607      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        53707      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       321770      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23253163                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      8831183                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       9912606                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2118541                       # Number of memory references committed
system.switch_cpus2.commit.loads              1778300                       # Number of loads committed
system.switch_cpus2.commit.membars                792                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1523441                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          8654124                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       121161                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       321770                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            35107158                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           24708136                       # The number of ROB writes
system.switch_cpus2.timesIdled                 464439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1865897                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            8831183                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              9912606                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      8831183                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.884695                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.884695                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.346657                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.346657                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        52286032                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       14409897                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13070572                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1588                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus3.numCycles                25475273                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1933949                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1731225                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       155778                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1308302                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1276915                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          112905                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4569                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20517273                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10994662                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1933949                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1389820                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2450500                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         514389                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        283439                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1243084                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       152577                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23609002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.520252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.759439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21158502     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          377293      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          185159      0.78%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          374262      1.59%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          115277      0.49%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          347675      1.47%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           53800      0.23%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           86328      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          910706      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23609002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.075915                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.431582                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20332479                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       473317                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2445452                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1962                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        355788                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       177928                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1977                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      12260020                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         4735                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        355788                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20354102                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         276271                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       130481                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2424226                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        68130                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      12241289                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          9374                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        51706                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     16000626                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     55421169                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     55421169                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     12913284                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3087332                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1597                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          810                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           159882                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      2246574                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       349637                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         3060                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        78024                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          12177362                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1603                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         11382755                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         7521                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2245150                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4622843                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23609002                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.482136                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.093572                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     18621357     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1548347      6.56%     85.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1693279      7.17%     92.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       972881      4.12%     96.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       496769      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       125247      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       144777      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         3526      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         2819      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23609002                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          18656     57.27%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          7620     23.39%     80.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         6301     19.34%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      8900692     78.19%     78.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        86833      0.76%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          788      0.01%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      2048390     18.00%     96.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       346052      3.04%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      11382755                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.446816                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              32577                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002862                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     46414609                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14424147                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     11089523                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      11415332                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         8820                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       467582                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         9262                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        355788                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         198905                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8366                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     12178980                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1027                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      2246574                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       349637                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          809                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4086                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          180                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       105025                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        59742                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       164767                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     11240748                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      2019282                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       142006                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2365274                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1711372                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            345992                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.441242                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              11092492                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             11089523                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          6716875                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         14487227                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.435305                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.463641                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      8834701                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      9916470                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2262960                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1591                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       154622                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23253214                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.426456                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.297479                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     19575095     84.18%     84.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1434329      6.17%     90.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       931007      4.00%     94.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       292753      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       491260      2.11%     97.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        93467      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        59607      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        53717      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       321979      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23253214                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      8834701                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       9916470                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2119367                       # Number of memory references committed
system.switch_cpus3.commit.loads              1778992                       # Number of loads committed
system.switch_cpus3.commit.membars                794                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1523988                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          8657513                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       121194                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       321979                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            35110626                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           24714939                       # The number of ROB writes
system.switch_cpus3.timesIdled                 464398                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1866271                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            8834701                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              9916470                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      8834701                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.883547                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.883547                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.346795                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.346795                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        52301918                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       14414447                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13075459                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1588                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                25475273                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2317830                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1930128                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       212137                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       879184                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          845835                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          249028                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9802                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20149926                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              12715320                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2317830                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1094863                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2649694                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         591568                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        613232                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1252978                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       202719                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23790326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.656919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.033125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21140632     88.86%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          161794      0.68%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          204653      0.86%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          326272      1.37%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          136696      0.57%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          175705      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          204719      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           94071      0.40%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1345784      5.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23790326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.090984                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.499124                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        20031058                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       743836                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2636926                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1310                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        377195                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       352279                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      15541504                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1610                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        377195                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        20052111                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          64542                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       621668                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2617127                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        57675                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      15444283                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          8093                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        40235                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     21569769                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     71817911                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     71817911                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     18021664                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3548105                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3725                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1937                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           203569                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1447839                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       755537                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8395                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       169475                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          15076813                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3738                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         14455283                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        14961                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1846509                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3770775                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          134                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23790326                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.607612                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.328542                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17668580     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2789427     11.73%     85.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1142021      4.80%     90.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       640356      2.69%     93.48% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       867066      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       268027      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       262793      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       140859      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        11197      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23790326                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          99958     79.04%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     79.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         13562     10.72%     89.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12944     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     12177663     84.24%     84.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       197465      1.37%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1787      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1325335      9.17%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       753033      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      14455283                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.567424                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             126464                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008749                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     52842317                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16927162                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     14077061                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      14581747                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        10789                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       276450                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          104                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        11077                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        377195                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          49224                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         6138                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     15080560                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        11784                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1447839                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       755537                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1938                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          5350                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          104                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       125310                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       119376                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       244686                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     14202210                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1302937                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       253073                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2055844                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         2007629                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            752907                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.557490                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              14077160                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             14077061                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8435798                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         22667135                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.552577                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372160                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10484613                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12919572                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2161065                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3604                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       213744                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23413131                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.551809                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.372300                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17945213     76.65%     76.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2771051     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      1006290      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       501166      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       458036      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       192770      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       190776      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        90839      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       256990      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23413131                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10484613                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12919572                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1915849                       # Number of memory references committed
system.switch_cpus4.commit.loads              1171389                       # Number of loads committed
system.switch_cpus4.commit.membars               1798                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1872544                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11631956                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       266811                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       256990                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            38236700                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           30538481                       # The number of ROB writes
system.switch_cpus4.timesIdled                 307509                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1684947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10484613                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12919572                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10484613                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.429777                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.429777                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.411560                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.411560                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        63902148                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       19671278                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       14372314                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3600                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus5.numCycles                25475273                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1933093                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1730107                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       156206                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      1307744                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         1275903                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          112926                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4596                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20514720                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              10989098                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1933093                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1388829                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2448780                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         515164                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        285046                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines          1243167                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       153020                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23606682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.520068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.759312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21157902     89.63%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          377348      1.60%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          184593      0.78%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          373127      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          115595      0.49%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          347333      1.47%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           53657      0.23%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           86848      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          910279      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23606682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.075881                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.431363                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        20330153                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       474697                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2443744                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1951                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        356133                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       178249                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         1979                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      12254455                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         4710                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        356133                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        20351680                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         276312                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       131994                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2422627                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        67932                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      12236143                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          9223                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        51640                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     15992549                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     55396212                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     55396212                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     12905407                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3087116                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1612                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          826                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           159015                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      2245552                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       349317                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         3153                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        78795                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          12171739                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1617                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         11377996                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7614                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2245252                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4617547                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23606682                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.481982                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.093357                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18621157     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1547644      6.56%     85.44% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1692182      7.17%     92.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       972198      4.12%     96.72% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       497843      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       125094      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       144224      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3512      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         2828      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23606682                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          18650     57.18%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          7669     23.51%     80.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         6296     19.30%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8898189     78.21%     78.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        86832      0.76%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          787      0.01%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      2046372     17.99%     96.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       345816      3.04%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      11377996                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.446629                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              32615                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002866                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     46402903                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14418644                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     11084686                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      11410611                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         8759                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       467936                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         9077                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        356133                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         199257                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         8445                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     12173368                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          386                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      2245552                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       349317                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          824                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          4117                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          189                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           41                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       105066                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        60080                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       165146                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     11235680                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      2017370                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       142316                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   12                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2363136                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1710681                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            345766                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.441043                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              11087595                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             11084686                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6713282                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         14482994                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.435115                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.463529                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      8828863                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      9910286                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2263512                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1588                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       155048                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     23250549                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.426239                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.297178                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     19574970     84.19%     84.19% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1433001      6.16%     90.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       930624      4.00%     94.36% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       292344      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       491174      2.11%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        93375      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        59648      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        53758      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       321655      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     23250549                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      8828863                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       9910286                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2117849                       # Number of memory references committed
system.switch_cpus5.commit.loads              1777609                       # Number of loads committed
system.switch_cpus5.commit.membars                792                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1523056                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          8652189                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       121161                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       321655                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            35102653                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           24704042                       # The number of ROB writes
system.switch_cpus5.timesIdled                 464609                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1868591                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            8828863                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              9910286                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      8828863                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.885453                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.885453                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.346566                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.346566                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        52275985                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       14408956                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13068022                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1586                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus6.numCycles                25475273                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1995520                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1800015                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       106329                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       760132                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          710717                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          109826                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4661                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     21116711                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12554951                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1995520                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       820543                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2482045                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         335074                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        437417                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1214009                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       106736                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     24262293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.607270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.936870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        21780248     89.77%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           88644      0.37%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          181459      0.75%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           75041      0.31%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          412023      1.70%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          367095      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           70042      0.29%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          148664      0.61%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1139077      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     24262293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078332                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.492829                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        21003908                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       551781                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2472888                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         7836                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        225877                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       175627                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          243                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14724411                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1489                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        225877                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        21025159                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         377238                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       108420                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2460593                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        65003                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14715935                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         27324                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        23911                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          364                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     17283983                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     69310323                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     69310323                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15297152                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         1986818                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1713                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          870                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           167184                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      3470833                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      1753804                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        16241                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        86616                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14684919                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1720                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         14107499                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         7682                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1153799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      2778645                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     24262293                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581458                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.379244                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     19256254     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1492017      6.15%     85.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1233891      5.09%     90.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       531510      2.19%     92.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       675182      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       654411      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       371420      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        28997      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        18611      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     24262293                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          35790     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        278873     86.40%     97.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         8095      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      8852051     62.75%     62.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       123347      0.87%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          843      0.01%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      3381722     23.97%     87.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      1749536     12.40%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      14107499                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.553772                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             322758                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022878                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     52807731                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15840816                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13985603                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      14430257                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        25676                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       138801                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          382                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        11737                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1249                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        225877                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         341551                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        17779                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14686653                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          168                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      3470833                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      1753804                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          870                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         12133                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          382                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        60607                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        63613                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       124220                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     14007955                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      3369848                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        99544                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             5119184                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1835040                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           1749336                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549865                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13986181                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13985603                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7555395                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         14890570                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.548987                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507395                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11353617                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13342102                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1346043                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1703                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       108439                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     24036416                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.555079                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.378966                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     19201414     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1762029      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       827581      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       818760      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       222750      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       952884      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        71349      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        52075      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       127574      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     24036416                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11353617                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13342102                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               5074099                       # Number of memory references committed
system.switch_cpus6.commit.loads              3332032                       # Number of loads committed
system.switch_cpus6.commit.membars                850                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1761613                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11864468                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       129154                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       127574                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            38596948                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29602194                       # The number of ROB writes
system.switch_cpus6.timesIdled                 465082                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1212980                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11353617                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13342102                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11353617                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.243802                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.243802                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.445672                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.445672                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        69244154                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       16244948                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       17523332                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1700                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                25475272                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2317153                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1929414                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       212755                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       879967                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          845355                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          248790                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9777                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20152663                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              12707400                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2317153                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1094145                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2647550                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         593845                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        608027                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1253484                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       203478                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23787384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.656638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.032817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        21139834     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          162052      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          203057      0.85%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          325481      1.37%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          137385      0.58%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          176105      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          204372      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           93990      0.40%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1345108      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23787384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.090957                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.498813                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        20034269                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       737949                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2635065                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1240                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        378860                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       352368                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      15534343                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1648                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        378860                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20054968                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          64414                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       616969                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2615623                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        56542                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      15438793                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          8083                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        39347                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     21558453                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     71788284                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     71788284                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     17998888                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3559565                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3708                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1923                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           198790                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1448542                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       755160                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8415                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       169372                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          15069996                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3721                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         14445222                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        15331                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1853578                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3792139                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          121                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23787384                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.607264                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.328376                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17670056     74.28%     74.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2788630     11.72%     86.01% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1139746      4.79%     90.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       639579      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       866727      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       267667      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       262887      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       140938      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        11154      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23787384                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          99743     78.95%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         13680     10.83%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        12917     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     12168811     84.24%     84.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       197148      1.36%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1785      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1324960      9.17%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       752518      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      14445222                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.567029                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             126340                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008746                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     52819499                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     16927402                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     14065368                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      14571562                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        10693                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       278621                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          109                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        11625                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        378860                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          49100                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         6129                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     15073721                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        11373                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1448542                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       755160                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1923                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          5319                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          109                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       125390                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       119813                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       245203                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     14191216                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1302048                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       254006                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2054444                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2005963                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            752396                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.557058                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              14065466                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             14065368                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8424054                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         22638477                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.552118                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372112                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10471371                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12903257                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2170530                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3600                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       214346                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     23408524                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.551220                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.371773                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17947808     76.67%     76.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2767410     11.82%     88.49% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      1005447      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       499206      2.13%     94.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       458170      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       192539      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       190510      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        90572      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       256862      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     23408524                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10471371                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12903257                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1913456                       # Number of memory references committed
system.switch_cpus7.commit.loads              1169921                       # Number of loads committed
system.switch_cpus7.commit.membars               1796                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1870177                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11617256                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       266467                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       256862                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            38225371                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           30526448                       # The number of ROB writes
system.switch_cpus7.timesIdled                 308233                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1687888                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10471371                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12903257                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10471371                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.432850                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.432850                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.411041                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.411041                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        63850117                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       19654227                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       14362659                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3596                       # number of misc regfile writes
system.l2.replacements                          12758                       # number of replacements
system.l2.tagsinuse                      32765.329182                       # Cycle average of tags in use
system.l2.total_refs                          1276785                       # Total number of references to valid blocks.
system.l2.sampled_refs                          45520                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.048880                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           300.129855                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     29.878637                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1104.668359                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     28.725905                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    671.415633                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     26.870631                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    840.124228                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     26.377592                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    841.529504                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     31.542331                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    400.004531                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     28.171787                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    839.120871                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     26.818270                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1165.667189                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     28.269463                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    386.801663                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3907.205140                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3092.098225                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3692.675353                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3647.782282                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1902.129506                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3655.292923                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4133.176766                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1958.852537                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009159                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000912                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.033712                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000877                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.020490                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000820                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.025639                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000805                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.025681                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000963                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.012207                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000860                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.025608                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000818                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.035573                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000863                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.011804                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.119238                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.094363                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.112692                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.111321                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.058048                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.111551                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.126135                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.059779                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999918                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         5152                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4137                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4100                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4091                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         2918                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         4109                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         5657                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         2915                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   33089                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9441                       # number of Writeback hits
system.l2.Writeback_hits::total                  9441                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    98                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         5167                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4152                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         4109                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4100                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         2933                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         4118                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         5666                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         2932                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33187                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         5167                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4152                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         4109                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4100                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         2933                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         4118                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         5666                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         2932                       # number of overall hits
system.l2.overall_hits::total                   33187                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2171                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1426                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           32                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1635                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           31                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1638                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          822                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         1638                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         2359                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          795                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 12754                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2171                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1428                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1635                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1638                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          822                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1638                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         2359                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          795                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12756                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2171                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1428                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           32                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1635                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           31                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1638                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          822                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1638                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         2359                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          795                       # number of overall misses
system.l2.overall_misses::total                 12756                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4917897                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    326237310                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5337111                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    214627461                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4906924                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    245042973                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4754275                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    246705893                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5651387                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    125326268                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5114255                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    246490053                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5284272                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    357622193                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4904078                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    120237828                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1923160178                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       303964                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        303964                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4917897                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    326237310                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5337111                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    214931425                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4906924                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    245042973                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4754275                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    246705893                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5651387                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    125326268                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5114255                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    246490053                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5284272                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    357622193                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4904078                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    120237828                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1923464142                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4917897                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    326237310                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5337111                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    214931425                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4906924                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    245042973                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4754275                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    246705893                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5651387                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    125326268                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5114255                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    246490053                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5284272                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    357622193                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4904078                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    120237828                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1923464142                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7323                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5563                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         5735                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5729                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         3740                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         5747                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         8016                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         3710                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               45843                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9441                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9441                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               100                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7338                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5580                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         5744                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5738                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         3755                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         5756                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         8025                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         3727                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45943                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7338                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5580                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         5744                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5738                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         3755                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         5756                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         8025                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         3727                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45943                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.296463                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.256337                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.969697                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.285092                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.968750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.285914                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.948718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.219786                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.285018                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.294286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.942857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.214286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.278210                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.020000                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.295857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.255914                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.969697                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.284645                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.968750                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.285465                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.948718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.218908                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.284573                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.293956                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.942857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.213308                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.277648                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.295857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.255914                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.969697                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.284645                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.968750                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.285465                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.948718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.218908                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.284573                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.293956                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.942857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.213308                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.277648                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 144644.029412                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150270.525104                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 152488.885714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150510.140954                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 153341.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 149873.377982                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 153363.709677                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150614.098291                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 152740.189189                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 152465.046229                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 154977.424242                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150482.327839                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 150979.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151599.064434                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 148608.424242                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151242.550943                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150788.786106                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data       151982                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       151982                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 144644.029412                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150270.525104                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152488.885714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150512.202381                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 153341.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 149873.377982                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 153363.709677                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150614.098291                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 152740.189189                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 152465.046229                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 154977.424242                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150482.327839                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 150979.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151599.064434                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 148608.424242                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151242.550943                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150788.973189                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 144644.029412                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150270.525104                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152488.885714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150512.202381                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 153341.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 149873.377982                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 153363.709677                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150614.098291                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 152740.189189                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 152465.046229                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 154977.424242                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150482.327839                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 150979.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151599.064434                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 148608.424242                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151242.550943                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150788.973189                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3583                       # number of writebacks
system.l2.writebacks::total                      3583                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2171                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1426                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1635                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1638                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          822                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         1638                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         2359                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          795                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            12754                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1428                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1635                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1638                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          822                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         1638                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         2359                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          795                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12756                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1428                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1635                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1638                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          822                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         1638                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         2359                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          795                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12756                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2937216                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    199791552                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3296743                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    131552402                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3047118                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    149764475                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2952616                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    151273039                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3495408                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     77454271                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3195611                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    151044088                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3244762                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    220237695                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2985624                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     73938407                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1180211027                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       188227                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       188227                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2937216                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    199791552                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3296743                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    131740629                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3047118                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    149764475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2952616                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    151273039                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3495408                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     77454271                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3195611                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    151044088                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3244762                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    220237695                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2985624                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     73938407                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1180399254                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2937216                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    199791552                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3296743                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    131740629                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3047118                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    149764475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2952616                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    151273039                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3495408                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     77454271                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3195611                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    151044088                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3244762                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    220237695                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2985624                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     73938407                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1180399254                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.296463                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.256337                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.285092                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.285914                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.219786                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.285018                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.294286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.942857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.214286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.278210                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.020000                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.295857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.255914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.969697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.284645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.968750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.285465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.948718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.218908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.284573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.293956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.942857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.213308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.277648                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.295857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.255914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.969697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.284645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.968750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.285465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.948718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.218908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.284573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.293956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.942857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.213308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.277648                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 86388.705882                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92027.430677                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94192.657143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92252.736325                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 95222.437500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91599.067278                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 95245.677419                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92352.282662                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 94470.486486                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94226.607056                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 96836.696970                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92212.507937                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 92707.485714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93360.616787                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 90473.454545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93004.285535                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92536.539674                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 94113.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94113.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 86388.705882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92027.430677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 94192.657143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92255.342437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 95222.437500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 91599.067278                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 95245.677419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92352.282662                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 94470.486486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 94226.607056                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 96836.696970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92212.507937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 92707.485714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93360.616787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 90473.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93004.285535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92536.786924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 86388.705882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92027.430677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 94192.657143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92255.342437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 95222.437500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 91599.067278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 95245.677419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92352.282662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 94470.486486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 94226.607056                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 96836.696970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92212.507937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 92707.485714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93360.616787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 90473.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93004.285535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92536.786924                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               520.841033                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001249632                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1907142.156190                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    30.841033                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.049425                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.834681                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1241583                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1241583                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1241583                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1241583                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1241583                       # number of overall hits
system.cpu0.icache.overall_hits::total        1241583                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.cpu0.icache.overall_misses::total           46                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6633476                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6633476                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6633476                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6633476                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6633476                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6633476                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1241629                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1241629                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1241629                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1241629                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1241629                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1241629                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       144206                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       144206                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       144206                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       144206                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       144206                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       144206                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5316090                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5316090                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5316090                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5316090                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5316090                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5316090                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 151888.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 151888.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 151888.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 151888.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 151888.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 151888.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7338                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166551234                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7594                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21931.950751                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   228.038450                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    27.961550                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.890775                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.109225                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       859319                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         859319                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       710781                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        710781                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1975                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1975                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1657                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1657                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1570100                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1570100                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1570100                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1570100                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18719                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18719                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           87                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           87                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        18806                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18806                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        18806                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18806                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2037280990                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2037280990                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7022687                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7022687                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2044303677                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2044303677                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2044303677                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2044303677                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       878038                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       878038                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1975                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1975                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1588906                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1588906                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1588906                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1588906                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021319                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021319                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011836                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011836                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011836                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011836                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108834.926545                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108834.926545                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 80720.540230                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80720.540230                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108704.864245                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108704.864245                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108704.864245                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108704.864245                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1416                       # number of writebacks
system.cpu0.dcache.writebacks::total             1416                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11396                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11396                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           72                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11468                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11468                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11468                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11468                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7323                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7323                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7338                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7338                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7338                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7338                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    689344962                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    689344962                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    690306462                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    690306462                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    690306462                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    690306462                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008340                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008340                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004618                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004618                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004618                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004618                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94134.229414                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94134.229414                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94072.834832                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94072.834832                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94072.834832                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94072.834832                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.576423                       # Cycle average of tags in use
system.cpu1.icache.total_refs               996790065                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1924305.144788                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    29.576423                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.047398                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.819834                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1227619                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1227619                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1227619                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1227619                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1227619                       # number of overall hits
system.cpu1.icache.overall_hits::total        1227619                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.cpu1.icache.overall_misses::total           44                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6857352                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6857352                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6857352                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6857352                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6857352                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6857352                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1227663                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1227663                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1227663                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1227663                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1227663                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1227663                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 155848.909091                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 155848.909091                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 155848.909091                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 155848.909091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 155848.909091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 155848.909091                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5744889                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5744889                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5744889                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5744889                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5744889                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5744889                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 159580.250000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 159580.250000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 159580.250000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 159580.250000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 159580.250000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 159580.250000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5580                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157694253                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5836                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27020.948081                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.299688                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.700312                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.883983                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.116017                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       865045                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         865045                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       730937                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        730937                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1755                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1755                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1682                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1682                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1595982                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1595982                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1595982                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1595982                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        19240                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19240                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          455                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          455                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        19695                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         19695                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        19695                       # number of overall misses
system.cpu1.dcache.overall_misses::total        19695                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2212609458                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2212609458                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     53023327                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     53023327                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2265632785                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2265632785                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2265632785                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2265632785                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       884285                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       884285                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       731392                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       731392                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1755                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1755                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1615677                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1615677                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1615677                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1615677                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021758                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021758                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000622                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000622                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012190                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012190                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012190                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012190                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 115000.491580                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 115000.491580                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 116534.784615                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 116534.784615                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 115035.937294                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 115035.937294                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 115035.937294                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 115035.937294                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2197                       # number of writebacks
system.cpu1.dcache.writebacks::total             2197                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13677                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13677                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          438                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          438                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        14115                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        14115                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        14115                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        14115                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5563                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5563                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5580                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5580                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5580                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5580                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    502681920                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    502681920                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1307664                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1307664                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    503989584                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    503989584                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    503989584                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    503989584                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006291                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006291                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003454                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003454                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003454                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003454                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90361.660974                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90361.660974                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 76921.411765                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 76921.411765                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 90320.713978                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90320.713978                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 90320.713978                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90320.713978                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               553.813641                       # Cycle average of tags in use
system.cpu2.icache.total_refs               915061759                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   560                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1634038.855357                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    27.864710                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   525.948931                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.044655                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.842867                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.887522                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1243212                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1243212                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1243212                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1243212                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1243212                       # number of overall hits
system.cpu2.icache.overall_hits::total        1243212                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.cpu2.icache.overall_misses::total           40                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6585801                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6585801                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6585801                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6585801                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6585801                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6585801                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1243252                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1243252                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1243252                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1243252                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1243252                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1243252                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 164645.025000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 164645.025000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 164645.025000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 164645.025000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 164645.025000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 164645.025000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           33                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           33                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           33                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5453999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5453999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5453999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5453999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5453999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5453999                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 165272.696970                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 165272.696970                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 165272.696970                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 165272.696970                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 165272.696970                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 165272.696970                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5744                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               204291594                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  6000                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              34048.599000                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   183.590188                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    72.409812                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.717149                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.282851                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1849023                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1849023                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       338590                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        338590                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          800                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          800                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          794                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          794                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      2187613                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2187613                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      2187613                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2187613                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        19597                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        19597                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           43                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           43                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        19640                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         19640                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        19640                       # number of overall misses
system.cpu2.dcache.overall_misses::total        19640                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1997030781                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1997030781                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      3368203                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      3368203                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2000398984                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2000398984                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2000398984                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2000398984                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1868620                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1868620                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       338633                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       338633                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          794                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          794                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2207253                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2207253                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2207253                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2207253                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010487                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010487                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000127                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008898                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008898                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008898                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008898                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 101904.923254                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101904.923254                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 78330.302326                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 78330.302326                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 101853.308758                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 101853.308758                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 101853.308758                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 101853.308758                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          700                       # number of writebacks
system.cpu2.dcache.writebacks::total              700                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        13862                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        13862                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           34                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           34                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        13896                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        13896                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        13896                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        13896                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         5735                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5735                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5744                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5744                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5744                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5744                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    533509365                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    533509365                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       590827                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       590827                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    534100192                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    534100192                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    534100192                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    534100192                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003069                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003069                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002602                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002602                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002602                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002602                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93026.916303                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93026.916303                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65647.444444                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65647.444444                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 92984.016713                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92984.016713                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 92984.016713                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 92984.016713                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               553.262768                       # Cycle average of tags in use
system.cpu3.icache.total_refs               915061590                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   559                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1636961.699463                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    27.314216                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.948552                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.043773                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.842866                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.886639                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1243043                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1243043                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1243043                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1243043                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1243043                       # number of overall hits
system.cpu3.icache.overall_hits::total        1243043                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.cpu3.icache.overall_misses::total           41                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6376252                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6376252                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6376252                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6376252                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6376252                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6376252                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1243084                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1243084                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1243084                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1243084                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1243084                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1243084                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 155518.341463                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 155518.341463                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 155518.341463                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 155518.341463                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 155518.341463                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 155518.341463                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           32                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           32                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           32                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5180525                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5180525                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5180525                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5180525                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5180525                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5180525                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 161891.406250                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 161891.406250                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 161891.406250                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 161891.406250                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 161891.406250                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 161891.406250                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5738                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               204292603                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5994                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              34082.850017                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   184.681027                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    71.318973                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.721410                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.278590                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1849904                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1849904                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       338721                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        338721                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          797                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          797                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          794                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          794                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2188625                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2188625                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2188625                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2188625                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        19565                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        19565                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           45                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        19610                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         19610                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        19610                       # number of overall misses
system.cpu3.dcache.overall_misses::total        19610                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1994190173                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1994190173                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      3809429                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      3809429                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1997999602                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1997999602                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1997999602                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1997999602                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1869469                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1869469                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       338766                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       338766                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          794                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          794                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2208235                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2208235                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2208235                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2208235                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010466                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010466                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000133                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000133                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008880                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008880                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008880                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008880                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 101926.408025                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101926.408025                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 84653.977778                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84653.977778                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 101886.772157                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 101886.772157                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 101886.772157                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 101886.772157                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          696                       # number of writebacks
system.cpu3.dcache.writebacks::total              696                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13836                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13836                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           36                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        13872                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        13872                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        13872                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        13872                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5729                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5729                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5738                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5738                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5738                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5738                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    534107259                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    534107259                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       608959                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       608959                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    534716218                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    534716218                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    534716218                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    534716218                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003065                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003065                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002598                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002598                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002598                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002598                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93228.706406                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93228.706406                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 67662.111111                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 67662.111111                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 93188.605437                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93188.605437                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 93188.605437                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93188.605437                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               488.499454                       # Cycle average of tags in use
system.cpu4.icache.total_refs               998615447                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2021488.759109                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    33.499454                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.053685                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.782852                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1252927                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1252927                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1252927                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1252927                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1252927                       # number of overall hits
system.cpu4.icache.overall_hits::total        1252927                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           51                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.cpu4.icache.overall_misses::total           51                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7815297                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7815297                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7815297                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7815297                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7815297                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7815297                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1252978                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1252978                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1252978                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1252978                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1252978                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1252978                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000041                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000041                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 153241.117647                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 153241.117647                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 153241.117647                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 153241.117647                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 153241.117647                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 153241.117647                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           12                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           12                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6165189                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6165189                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6165189                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6165189                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6165189                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6165189                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 158081.769231                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 158081.769231                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 158081.769231                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 158081.769231                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 158081.769231                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 158081.769231                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  3755                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               148105639                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4011                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              36924.866367                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   217.038461                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    38.961539                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.847806                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.152194                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       997853                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         997853                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       740753                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        740753                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1897                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1897                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1800                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1800                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1738606                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1738606                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1738606                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1738606                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         9581                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         9581                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           66                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           66                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         9647                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          9647                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         9647                       # number of overall misses
system.cpu4.dcache.overall_misses::total         9647                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    928705688                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    928705688                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      5160393                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      5160393                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    933866081                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    933866081                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    933866081                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    933866081                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1007434                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1007434                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       740819                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       740819                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1800                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1800                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1748253                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1748253                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1748253                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1748253                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009510                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009510                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000089                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000089                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005518                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005518                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005518                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005518                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 96932.020457                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 96932.020457                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 78187.772727                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 78187.772727                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 96803.781590                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 96803.781590                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 96803.781590                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 96803.781590                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets         8880                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets         8880                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          805                       # number of writebacks
system.cpu4.dcache.writebacks::total              805                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         5841                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         5841                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           51                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           51                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         5892                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         5892                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         5892                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         5892                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         3740                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3740                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         3755                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3755                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         3755                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3755                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    325814949                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    325814949                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1037343                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1037343                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    326852292                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    326852292                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    326852292                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    326852292                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003712                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003712                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002148                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002148                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002148                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002148                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 87116.296524                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 87116.296524                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 69156.200000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 69156.200000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 87044.551798                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 87044.551798                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 87044.551798                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 87044.551798                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               554.747834                       # Cycle average of tags in use
system.cpu5.icache.total_refs               915061672                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1631125.975045                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    29.183555                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.564279                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.046769                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.842250                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.889019                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1243125                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1243125                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1243125                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1243125                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1243125                       # number of overall hits
system.cpu5.icache.overall_hits::total        1243125                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           42                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           42                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           42                       # number of overall misses
system.cpu5.icache.overall_misses::total           42                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      6722203                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6722203                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      6722203                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6722203                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      6722203                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6722203                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1243167                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1243167                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1243167                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1243167                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1243167                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1243167                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000034                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000034                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 160052.452381                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 160052.452381                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 160052.452381                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 160052.452381                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 160052.452381                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 160052.452381                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            8                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5589582                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5589582                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5589582                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5589582                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5589582                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5589582                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 164399.470588                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 164399.470588                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 164399.470588                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 164399.470588                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 164399.470588                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 164399.470588                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  5756                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               204290749                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  6012                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              33980.497172                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   185.900473                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    70.099527                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.726174                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.273826                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1848172                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1848172                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       338588                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        338588                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          809                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          809                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          793                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          793                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      2186760                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2186760                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      2186760                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2186760                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        19534                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        19534                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           45                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        19579                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         19579                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        19579                       # number of overall misses
system.cpu5.dcache.overall_misses::total        19579                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1993045384                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1993045384                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      4204493                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      4204493                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1997249877                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1997249877                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1997249877                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1997249877                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1867706                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1867706                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       338633                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       338633                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          809                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          809                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          793                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          793                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2206339                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2206339                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2206339                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2206339                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010459                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010459                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000133                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000133                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008874                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008874                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008874                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008874                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 102029.557899                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 102029.557899                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 93433.177778                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 93433.177778                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 102009.800143                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 102009.800143                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 102009.800143                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 102009.800143                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          718                       # number of writebacks
system.cpu5.dcache.writebacks::total              718                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        13787                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        13787                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           36                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        13823                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        13823                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        13823                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        13823                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         5747                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5747                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         5756                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         5756                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         5756                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         5756                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    534971938                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    534971938                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       637493                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       637493                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    535609431                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    535609431                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    535609431                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    535609431                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003077                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003077                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002609                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002609                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002609                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002609                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93087.165130                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 93087.165130                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 70832.555556                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 70832.555556                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 93052.368138                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 93052.368138                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 93052.368138                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 93052.368138                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               569.289584                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1026155286                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1772288.922280                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    27.870113                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.419471                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.044664                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867659                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.912323                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1213960                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1213960                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1213960                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1213960                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1213960                       # number of overall hits
system.cpu6.icache.overall_hits::total        1213960                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           49                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           49                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           49                       # number of overall misses
system.cpu6.icache.overall_misses::total           49                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7419332                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7419332                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7419332                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7419332                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7419332                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7419332                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1214009                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1214009                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1214009                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1214009                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1214009                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1214009                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000040                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000040                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 151414.938776                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 151414.938776                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 151414.938776                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 151414.938776                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 151414.938776                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 151414.938776                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5707451                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5707451                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5707451                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5707451                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5707451                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5707451                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 158540.305556                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 158540.305556                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 158540.305556                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 158540.305556                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 158540.305556                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 158540.305556                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  8025                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               404460906                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  8281                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              48842.036711                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.060675                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.939325                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.433831                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.566169                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      3180846                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        3180846                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      1740309                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1740309                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          852                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          852                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          850                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          850                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      4921155                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         4921155                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      4921155                       # number of overall hits
system.cpu6.dcache.overall_hits::total        4921155                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        28048                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        28048                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           29                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        28077                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         28077                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        28077                       # number of overall misses
system.cpu6.dcache.overall_misses::total        28077                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2977382449                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2977382449                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2300135                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2300135                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2979682584                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2979682584                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2979682584                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2979682584                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      3208894                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      3208894                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      1740338                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1740338                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          850                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          850                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      4949232                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      4949232                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      4949232                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      4949232                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008741                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008741                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005673                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005673                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005673                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005673                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 106153.110703                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 106153.110703                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data        79315                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total        79315                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 106125.390319                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 106125.390319                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 106125.390319                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 106125.390319                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2109                       # number of writebacks
system.cpu6.dcache.writebacks::total             2109                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        20032                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        20032                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        20052                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        20052                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        20052                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        20052                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         8016                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         8016                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         8025                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         8025                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         8025                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         8025                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    771683479                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    771683479                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       587344                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       587344                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    772270823                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    772270823                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    772270823                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    772270823                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002498                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002498                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001621                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001621                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001621                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001621                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 96267.899077                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 96267.899077                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65260.444444                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65260.444444                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 96233.124361                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 96233.124361                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 96233.124361                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 96233.124361                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               485.069542                       # Cycle average of tags in use
system.cpu7.icache.total_refs               998615959                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   490                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2037991.753061                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    30.069542                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.048188                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.777355                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1253439                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1253439                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1253439                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1253439                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1253439                       # number of overall hits
system.cpu7.icache.overall_hits::total        1253439                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           45                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           45                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           45                       # number of overall misses
system.cpu7.icache.overall_misses::total           45                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      6795839                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      6795839                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      6795839                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      6795839                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      6795839                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      6795839                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1253484                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1253484                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1253484                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1253484                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1253484                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1253484                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 151018.644444                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 151018.644444                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 151018.644444                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 151018.644444                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 151018.644444                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 151018.644444                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5366196                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5366196                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5366196                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5366196                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5366196                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5366196                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 153319.885714                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 153319.885714                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 153319.885714                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 153319.885714                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 153319.885714                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 153319.885714                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  3727                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               148104383                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  3983                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              37184.128295                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   217.252927                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    38.747073                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.848644                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.151356                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       997555                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         997555                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       739809                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        739809                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1885                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1885                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1798                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1798                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1737364                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1737364                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1737364                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1737364                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         9483                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         9483                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           89                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         9572                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          9572                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         9572                       # number of overall misses
system.cpu7.dcache.overall_misses::total         9572                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    914352294                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    914352294                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      7275321                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      7275321                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    921627615                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    921627615                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    921627615                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    921627615                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1007038                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1007038                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       739898                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       739898                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1798                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1798                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1746936                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1746936                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1746936                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1746936                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009417                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009417                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000120                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000120                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005479                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005479                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005479                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005479                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 96420.151218                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 96420.151218                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 81745.179775                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 81745.179775                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 96283.704033                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 96283.704033                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 96283.704033                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 96283.704033                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          800                       # number of writebacks
system.cpu7.dcache.writebacks::total              800                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         5773                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         5773                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           72                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         5845                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         5845                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         5845                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         5845                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         3710                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3710                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           17                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         3727                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         3727                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         3727                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         3727                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    320040826                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    320040826                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1219337                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1219337                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    321260163                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    321260163                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    321260163                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    321260163                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003684                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003684                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002133                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002133                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002133                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002133                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 86264.373585                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 86264.373585                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 71725.705882                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 71725.705882                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 86198.058224                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 86198.058224                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 86198.058224                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 86198.058224                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
