// Seed: 351514160
module module_0;
  id_1(
      .id_0(1), .id_1(id_2), .id_2(id_2[1] == id_2[1]), .id_3(1 == 1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  wire id_7;
  wire id_8;
  module_0();
endmodule
module module_2 (
    input  logic id_0,
    output logic id_1,
    input  wor   id_2
);
  always @* begin
    id_1 <= 1;
    id_1 <= id_0;
    id_1 = 1;
  end
  module_0();
endmodule
