
---------- Begin Simulation Statistics ----------
final_tick                                59536926500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 347488                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691952                       # Number of bytes of host memory used
host_op_rate                                   351314                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   287.78                       # Real time elapsed on the host
host_tick_rate                              206883805                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101101004                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059537                       # Number of seconds simulated
sim_ticks                                 59536926500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.116927                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4080460                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4850938                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            351207                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5093298                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             103068                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          677738                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           574670                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6501019                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  311677                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37632                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101101004                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.190739                       # CPI: cycles per instruction
system.cpu.discardedOps                        973871                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48863612                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40568887                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6276837                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3130655                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.839815                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        119073853                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55101957     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                 170303      0.17%     54.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            268134      0.27%     54.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            260226      0.26%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161441      0.16%     55.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54381      0.05%     55.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           484171      0.48%     55.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33424      0.03%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::MemRead               38164299     37.75%     93.68% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6390268      6.32%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101101004                       # Class of committed instruction
system.cpu.tickCycles                       115943198                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7437                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          998                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        73877                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       149258                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  59536926500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1848                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5589                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5589                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1848                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        14874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       475968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  475968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7437                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7437    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7437                       # Request fanout histogram
system.membus.respLayer1.occupancy           39429750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             9248000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  59536926500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             18228                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        68702                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3048                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2113                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            57167                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           57167                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3556                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        14672                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       214493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                224653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       422656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8994624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9417280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            75395                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013423                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.115077                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  74383     98.66%     98.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1012      1.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              75395                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          146379000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         107761494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5335497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  59536926500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 2260                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                65691                       # number of demand (read+write) hits
system.l2.demand_hits::total                    67951                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2260                       # number of overall hits
system.l2.overall_hits::.cpu.data               65691                       # number of overall hits
system.l2.overall_hits::total                   67951                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1296                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6148                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7444                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1296                       # number of overall misses
system.l2.overall_misses::.cpu.data              6148                       # number of overall misses
system.l2.overall_misses::total                  7444                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     98813000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    472820500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        571633500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     98813000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    472820500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       571633500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3556                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            71839                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                75395                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3556                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           71839                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               75395                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.364454                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.085580                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.098733                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.364454                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.085580                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.098733                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76244.598765                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76906.392323                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76791.174100                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76244.598765                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76906.392323                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76791.174100                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1295                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7437                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1295                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7437                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     85799000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    411027500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    496826500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     85799000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    411027500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    496826500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.364173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.085497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.098640                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.364173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.085497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.098640                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66254.054054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66920.791273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66804.692752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66254.054054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66920.791273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66804.692752                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        68702                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            68702                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        68702                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        68702                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2967                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2967                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2967                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2967                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             51578                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 51578                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            5589                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5589                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    427983000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     427983000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         57167                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             57167                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.097766                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.097766                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76575.952764                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76575.952764                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         5589                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5589                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    372093000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    372093000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.097766                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.097766                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66575.952764                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66575.952764                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2260                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2260                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1296                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1296                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     98813000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     98813000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3556                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3556                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.364454                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.364454                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76244.598765                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76244.598765                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1295                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1295                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     85799000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     85799000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.364173                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.364173                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66254.054054                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66254.054054                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14113                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14113                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          559                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             559                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     44837500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     44837500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        14672                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         14672                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.038100                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.038100                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80210.196780                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80210.196780                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          553                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          553                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     38934500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     38934500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.037691                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.037691                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70405.967450                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70405.967450                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  59536926500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6541.792203                       # Cycle average of tags in use
system.l2.tags.total_refs                      148253                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7437                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.934517                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1287.988253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5253.803950                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.039306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.160333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.199640                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7437                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7437                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.226959                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1193517                       # Number of tag accesses
system.l2.tags.data_accesses                  1193517                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  59536926500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          82880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         393088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             475968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        82880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         82880                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7437                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1392077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6602423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               7994501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1392077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1392077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1392077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6602423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              7994501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1295.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6142.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000590000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               30153                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7437                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7437                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     52030000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   37185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               191473750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6996.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25746.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5916                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7437                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    312.930966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   203.212706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.410027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          365     24.00%     24.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          658     43.26%     67.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          156     10.26%     77.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           41      2.70%     80.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           33      2.17%     82.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      1.38%     83.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           24      1.58%     85.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      1.18%     86.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          205     13.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1521                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 475968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  475968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         7.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      7.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27157575500                       # Total gap between requests
system.mem_ctrls.avgGap                    3651684.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        82880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       393088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1392077.234621777199                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6602423.455634715036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1295                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6142                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     32771500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    158702250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25306.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25838.86                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    79.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5126520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2724810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            26696460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4699537440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1679185230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21448129440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        27861399900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.968394                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  55744216500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1987960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1804750000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5733420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3047385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            26403720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4699537440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1781926020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21361610880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27878258865                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        468.251563                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  55518681750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1987960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2030284750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     59536926500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  59536926500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17303215                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17303215                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17303215                       # number of overall hits
system.cpu.icache.overall_hits::total        17303215                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3556                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3556                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3556                       # number of overall misses
system.cpu.icache.overall_misses::total          3556                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    131894000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    131894000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    131894000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    131894000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17306771                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17306771                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17306771                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17306771                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000205                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000205                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000205                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000205                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 37090.551181                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37090.551181                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 37090.551181                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37090.551181                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3048                       # number of writebacks
system.cpu.icache.writebacks::total              3048                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3556                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3556                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3556                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3556                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    128338000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    128338000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    128338000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    128338000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 36090.551181                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36090.551181                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 36090.551181                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36090.551181                       # average overall mshr miss latency
system.cpu.icache.replacements                   3048                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17303215                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17303215                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3556                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3556                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    131894000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    131894000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17306771                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17306771                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000205                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000205                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 37090.551181                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37090.551181                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3556                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3556                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    128338000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    128338000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 36090.551181                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36090.551181                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  59536926500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.521294                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17306771                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3556                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4866.920979                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.521294                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991253                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991253                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34617098                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34617098                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  59536926500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  59536926500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  59536926500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43840383                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43840383                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43848929                       # number of overall hits
system.cpu.dcache.overall_hits::total        43848929                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        77490                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          77490                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        77639                       # number of overall misses
system.cpu.dcache.overall_misses::total         77639                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1666068500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1666068500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1666068500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1666068500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43917873                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43917873                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43926568                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43926568                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001764                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001764                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001767                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001767                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 21500.432314                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21500.432314                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 21459.170005                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21459.170005                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          819                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          273                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        68702                       # number of writebacks
system.cpu.dcache.writebacks::total             68702                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5790                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5790                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5790                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5790                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        71700                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        71700                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        71838                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        71838                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1263502500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1263502500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1272017000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1272017000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001633                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001633                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001635                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001635                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17622.071130                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17622.071130                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17706.742949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17706.742949                       # average overall mshr miss latency
system.cpu.dcache.replacements                  70815                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37571138                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37571138                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14674                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14674                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    226600000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    226600000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37585812                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37585812                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000390                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000390                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15442.278861                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15442.278861                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          141                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        14533                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        14533                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    207449500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    207449500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000387                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000387                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14274.375559                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14274.375559                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6269245                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6269245                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        62816                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        62816                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1439468500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1439468500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6332061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6332061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009920                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009920                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 22915.634552                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22915.634552                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5649                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5649                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        57167                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        57167                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1056053000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1056053000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 18473.122606                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18473.122606                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8546                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8546                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          149                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          149                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8695                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8695                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.017136                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.017136                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          138                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          138                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      8514500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      8514500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.015871                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.015871                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 61699.275362                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 61699.275362                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  59536926500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.513687                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43921099                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             71839                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            611.382383                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.513687                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989759                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989759                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          755                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87925639                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87925639                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  59536926500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  59536926500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
