Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: MIPS.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MIPS.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MIPS"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : MIPS
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\CG3207\Lab3\SignExtend.vhd" into library work
Parsing entity <SignExtention>.
Parsing architecture <SignExtention_arch> of entity <signextention>.
Parsing VHDL file "C:\CG3207\Lab3\RegFile.vhd" into library work
Parsing entity <RegFile>.
Parsing architecture <arch_RegFile> of entity <regfile>.
Parsing VHDL file "C:\CG3207\Lab3\PC.vhd" into library work
Parsing entity <PC>.
Parsing architecture <arch_PC> of entity <pc>.
Parsing VHDL file "C:\CG3207\Lab3\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <arch_ALU> of entity <alu>.
Parsing VHDL file "C:\CG3207\Lab3\MIPS.vhd" into library work
Parsing entity <MIPS>.
Parsing architecture <arch_MIPS> of entity <mips>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MIPS> (architecture <arch_MIPS>) from library <work>.

Elaborating entity <PC> (architecture <arch_PC>) from library <work>.

Elaborating entity <ALU> (architecture <arch_ALU>) from library <work>.
INFO:HDLCompiler:679 - "C:\CG3207\Lab3\ALU.vhd" Line 75. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:89 - "C:\CG3207\Lab3\MIPS.vhd" Line 66: <controlunit> remains a black-box since it has no binding entity.

Elaborating entity <RegFile> (architecture <arch_RegFile>) from library <work>.

Elaborating entity <SignExtention> (architecture <SignExtention_arch>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MIPS>.
    Related source file is "C:\CG3207\Lab3\MIPS.vhd".
INFO:Xst:3210 - "C:\CG3207\Lab3\MIPS.vhd" line 192: Output port <InstrtoReg> of the instance <ControlUnit1> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <Addr_Instr>.
    Found 32-bit register for signal <PC_in>.
    Found 32-bit adder for signal <n0048> created at line 290.
    Found 32-bit adder for signal <PC_out[31]_SignExtend_Out[29]_add_12_OUT> created at line 296.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <MIPS> synthesized.

Synthesizing Unit <PC>.
    Related source file is "C:\CG3207\Lab3\PC.vhd".
    Found 32-bit register for signal <PC_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PC> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\CG3207\Lab3\ALU.vhd".
    Found 32-bit adder for signal <AplusB> created at line 42.
    Found 32-bit subtractor for signal <AminusB> created at line 37.
    Found 32-bit 4-to-1 multiplexer for signal <ALU_Out> created at line 50.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <RegFile>.
    Related source file is "C:\CG3207\Lab3\RegFile.vhd".
    Found 32x32-bit dual-port RAM <Mram_REG_FILE> for signal <REG_FILE>.
    Summary:
	inferred   2 RAM(s).
Unit <RegFile> synthesized.

Synthesizing Unit <SignExtention>.
    Related source file is "C:\CG3207\Lab3\SignExtend.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <SignExtention> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port RAM                               : 2
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
# Registers                                            : 3
 32-bit register                                       : 3
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 5
 32-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <RegFile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_REG_FILE> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <RegWrite>      | high     |
    |     addrA          | connected to signal <WriteAddr_Reg> |          |
    |     diA            | connected to signal <WriteData_Reg> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <ReadAddr1_Reg> |          |
    |     doB            | connected to signal <ReadData1_Reg> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_REG_FILE1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <RegWrite>      | high     |
    |     addrA          | connected to signal <WriteAddr_Reg> |          |
    |     diA            | connected to signal <WriteData_Reg> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <ReadAddr2_Reg> |          |
    |     doB            | connected to signal <ReadData2_Reg> |          |
    -----------------------------------------------------------------------
Unit <RegFile> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port distributed RAM                   : 2
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
# Registers                                            : 96
 Flip-Flops                                            : 96
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 5
 32-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <PC> ...

Optimizing unit <MIPS> ...

Optimizing unit <ALU> ...
WARNING:Xst:1710 - FF/Latch <PC_in_0> (without init value) has a constant value of 0 in block <MIPS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PC_in_1> (without init value) has a constant value of 0 in block <MIPS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PC1/PC_out_1> has a constant value of 0 in block <MIPS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PC1/PC_out_0> has a constant value of 0 in block <MIPS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Addr_Instr_0> (without init value) has a constant value of 0 in block <MIPS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Addr_Instr_1> (without init value) has a constant value of 0 in block <MIPS>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <MemRead> driven by black box <ControlUnit>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <MemWrite> driven by black box <ControlUnit>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MIPS, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 90
 Flip-Flops                                            : 90

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MIPS.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 633
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 29
#      LUT3                        : 52
#      LUT4                        : 67
#      LUT5                        : 110
#      LUT6                        : 128
#      MUXCY                       : 120
#      VCC                         : 1
#      XORCY                       : 124
# FlipFlops/Latches                : 90
#      FD                          : 60
#      FDR                         : 29
#      FDS                         : 1
# RAMS                             : 14
#      RAM32M                      : 10
#      RAM32X1D                    : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 163
#      IBUF                        : 65
#      OBUF                        : 98
# Others                           : 1
#      ControlUnit                 : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              90  out of  126800     0%  
 Number of Slice LUTs:                  435  out of  63400     0%  
    Number used as Logic:               387  out of  63400     0%  
    Number used as Memory:               48  out of  19000     0%  
       Number used as RAM:               48

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    473
   Number with an unused Flip Flop:     383  out of    473    80%  
   Number with an unused LUT:            38  out of    473     8%  
   Number of fully used LUT-FF pairs:    52  out of    473    10%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         164
 Number of bonded IOBs:                 164  out of    210    78%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 104   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.445ns (Maximum Frequency: 155.169MHz)
   Minimum input arrival time before clock: 5.662ns
   Maximum output required time after clock: 6.186ns
   Maximum combinational path delay: 5.403ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.445ns (frequency: 155.169MHz)
  Total number of paths / destination ports: 64150 / 154
-------------------------------------------------------------------------
Delay:               6.445ns (Levels of Logic = 24)
  Source:            RegFile1/Mram_REG_FILE1 (RAM)
  Destination:       PC_in_2 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: RegFile1/Mram_REG_FILE1 to PC_in_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32M:WCLK->DOA0     4   1.640   0.556  RegFile1/Mram_REG_FILE1 (ReadData1_Reg<0>)
     LUT5:I3->O            1   0.124   0.000  ALU1/Msub_AminusB_lut<0> (ALU1/Msub_AminusB_lut<0>)
     MUXCY:S->O            1   0.472   0.000  ALU1/Msub_AminusB_cy<0> (ALU1/Msub_AminusB_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<1> (ALU1/Msub_AminusB_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<2> (ALU1/Msub_AminusB_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<3> (ALU1/Msub_AminusB_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<4> (ALU1/Msub_AminusB_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<5> (ALU1/Msub_AminusB_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<6> (ALU1/Msub_AminusB_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<7> (ALU1/Msub_AminusB_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<8> (ALU1/Msub_AminusB_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<9> (ALU1/Msub_AminusB_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<10> (ALU1/Msub_AminusB_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<11> (ALU1/Msub_AminusB_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<12> (ALU1/Msub_AminusB_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<13> (ALU1/Msub_AminusB_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<14> (ALU1/Msub_AminusB_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<15> (ALU1/Msub_AminusB_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<16> (ALU1/Msub_AminusB_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<17> (ALU1/Msub_AminusB_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<18> (ALU1/Msub_AminusB_cy<18>)
     XORCY:CI->O           2   0.510   0.722  ALU1/Msub_AminusB_xor<19> (ALU1/AminusB<19>)
     LUT6:I3->O            1   0.124   0.919  ALU1/Mmux_ALU_zero17 (ALU1/Mmux_ALU_zero16)
     LUT6:I1->O           30   0.124   0.573  ALU1/Mmux_ALU_zero19 (ALU_zero)
     LUT6:I5->O            1   0.124   0.000  Mmux_PC_out[31]_PC_out[31]_mux_14_OUT101 (PC_out[31]_PC_out[31]_mux_14_OUT<18>)
     FD:D                      0.030          PC_in_18
    ----------------------------------------
    Total                      6.445ns (3.674ns logic, 2.770ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 331058 / 228
-------------------------------------------------------------------------
Offset:              5.662ns (Levels of Logic = 26)
  Source:            Instr<25> (PAD)
  Destination:       PC_in_2 (FF)
  Destination Clock: CLK rising

  Data Path: Instr<25> to PC_in_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.001   0.511  Instr_25_IBUF (Instr_25_IBUF)
     RAM32M:ADDRA4->DOA0    4   0.345   0.556  RegFile1/Mram_REG_FILE1 (ReadData1_Reg<0>)
     LUT5:I3->O            1   0.124   0.000  ALU1/Msub_AminusB_lut<0> (ALU1/Msub_AminusB_lut<0>)
     MUXCY:S->O            1   0.472   0.000  ALU1/Msub_AminusB_cy<0> (ALU1/Msub_AminusB_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<1> (ALU1/Msub_AminusB_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<2> (ALU1/Msub_AminusB_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<3> (ALU1/Msub_AminusB_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<4> (ALU1/Msub_AminusB_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<5> (ALU1/Msub_AminusB_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<6> (ALU1/Msub_AminusB_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<7> (ALU1/Msub_AminusB_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<8> (ALU1/Msub_AminusB_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<9> (ALU1/Msub_AminusB_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<10> (ALU1/Msub_AminusB_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<11> (ALU1/Msub_AminusB_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<12> (ALU1/Msub_AminusB_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<13> (ALU1/Msub_AminusB_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<14> (ALU1/Msub_AminusB_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<15> (ALU1/Msub_AminusB_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<16> (ALU1/Msub_AminusB_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<17> (ALU1/Msub_AminusB_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<18> (ALU1/Msub_AminusB_cy<18>)
     XORCY:CI->O           2   0.510   0.722  ALU1/Msub_AminusB_xor<19> (ALU1/AminusB<19>)
     LUT6:I3->O            1   0.124   0.919  ALU1/Mmux_ALU_zero17 (ALU1/Mmux_ALU_zero16)
     LUT6:I1->O           30   0.124   0.573  ALU1/Mmux_ALU_zero19 (ALU_zero)
     LUT6:I5->O            1   0.124   0.000  Mmux_PC_out[31]_PC_out[31]_mux_14_OUT101 (PC_out[31]_PC_out[31]_mux_14_OUT<18>)
     FD:D                      0.030          PC_in_18
    ----------------------------------------
    Total                      5.662ns (2.380ns logic, 3.281ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 3395 / 94
-------------------------------------------------------------------------
Offset:              6.186ns (Levels of Logic = 36)
  Source:            RegFile1/Mram_REG_FILE1 (RAM)
  Destination:       Addr_Data<31> (PAD)
  Source Clock:      CLK rising

  Data Path: RegFile1/Mram_REG_FILE1 to Addr_Data<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32M:WCLK->DOA0     4   1.640   0.556  RegFile1/Mram_REG_FILE1 (ReadData1_Reg<0>)
     LUT5:I3->O            1   0.124   0.000  ALU1/Msub_AminusB_lut<0> (ALU1/Msub_AminusB_lut<0>)
     MUXCY:S->O            1   0.472   0.000  ALU1/Msub_AminusB_cy<0> (ALU1/Msub_AminusB_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<1> (ALU1/Msub_AminusB_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<2> (ALU1/Msub_AminusB_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<3> (ALU1/Msub_AminusB_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<4> (ALU1/Msub_AminusB_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<5> (ALU1/Msub_AminusB_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<6> (ALU1/Msub_AminusB_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<7> (ALU1/Msub_AminusB_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<8> (ALU1/Msub_AminusB_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<9> (ALU1/Msub_AminusB_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<10> (ALU1/Msub_AminusB_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<11> (ALU1/Msub_AminusB_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<12> (ALU1/Msub_AminusB_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<13> (ALU1/Msub_AminusB_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<14> (ALU1/Msub_AminusB_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<15> (ALU1/Msub_AminusB_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<16> (ALU1/Msub_AminusB_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<17> (ALU1/Msub_AminusB_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<18> (ALU1/Msub_AminusB_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<19> (ALU1/Msub_AminusB_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<20> (ALU1/Msub_AminusB_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<21> (ALU1/Msub_AminusB_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<22> (ALU1/Msub_AminusB_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<23> (ALU1/Msub_AminusB_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<24> (ALU1/Msub_AminusB_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<25> (ALU1/Msub_AminusB_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<26> (ALU1/Msub_AminusB_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<27> (ALU1/Msub_AminusB_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<28> (ALU1/Msub_AminusB_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<29> (ALU1/Msub_AminusB_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  ALU1/Msub_AminusB_cy<30> (ALU1/Msub_AminusB_cy<30>)
     XORCY:CI->O           3   0.510   0.435  ALU1/Msub_AminusB_xor<31> (ALU1/AminusB<31>)
     LUT6:I5->O            2   0.124   0.925  ALU1/Mmux_ALU_Out252 (ALU1/Mmux_ALU_Out251)
     LUT6:I1->O            1   0.124   0.399  ALU1/Mmux_ALU_Out253 (Addr_Data_31_OBUF)
     OBUF:I->O                 0.000          Addr_Data_31_OBUF (Addr_Data<31>)
    ----------------------------------------
    Total                      6.186ns (3.871ns logic, 2.315ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 21418 / 72
-------------------------------------------------------------------------
Delay:               5.403ns (Levels of Logic = 38)
  Source:            Instr<25> (PAD)
  Destination:       Addr_Data<31> (PAD)

  Data Path: Instr<25> to Addr_Data<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.001   0.511  Instr_25_IBUF (Instr_25_IBUF)
     RAM32M:ADDRA4->DOA0    4   0.345   0.556  RegFile1/Mram_REG_FILE1 (ReadData1_Reg<0>)
     LUT5:I3->O            1   0.124   0.000  ALU1/Msub_AminusB_lut<0> (ALU1/Msub_AminusB_lut<0>)
     MUXCY:S->O            1   0.472   0.000  ALU1/Msub_AminusB_cy<0> (ALU1/Msub_AminusB_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<1> (ALU1/Msub_AminusB_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<2> (ALU1/Msub_AminusB_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<3> (ALU1/Msub_AminusB_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<4> (ALU1/Msub_AminusB_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<5> (ALU1/Msub_AminusB_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<6> (ALU1/Msub_AminusB_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<7> (ALU1/Msub_AminusB_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<8> (ALU1/Msub_AminusB_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<9> (ALU1/Msub_AminusB_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<10> (ALU1/Msub_AminusB_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<11> (ALU1/Msub_AminusB_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<12> (ALU1/Msub_AminusB_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<13> (ALU1/Msub_AminusB_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<14> (ALU1/Msub_AminusB_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<15> (ALU1/Msub_AminusB_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<16> (ALU1/Msub_AminusB_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<17> (ALU1/Msub_AminusB_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<18> (ALU1/Msub_AminusB_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<19> (ALU1/Msub_AminusB_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<20> (ALU1/Msub_AminusB_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<21> (ALU1/Msub_AminusB_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<22> (ALU1/Msub_AminusB_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<23> (ALU1/Msub_AminusB_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<24> (ALU1/Msub_AminusB_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<25> (ALU1/Msub_AminusB_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<26> (ALU1/Msub_AminusB_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<27> (ALU1/Msub_AminusB_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<28> (ALU1/Msub_AminusB_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  ALU1/Msub_AminusB_cy<29> (ALU1/Msub_AminusB_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  ALU1/Msub_AminusB_cy<30> (ALU1/Msub_AminusB_cy<30>)
     XORCY:CI->O           3   0.510   0.435  ALU1/Msub_AminusB_xor<31> (ALU1/AminusB<31>)
     LUT6:I5->O            2   0.124   0.925  ALU1/Mmux_ALU_Out252 (ALU1/Mmux_ALU_Out251)
     LUT6:I1->O            1   0.124   0.399  ALU1/Mmux_ALU_Out253 (Addr_Data_31_OBUF)
     OBUF:I->O                 0.000          Addr_Data_31_OBUF (Addr_Data<31>)
    ----------------------------------------
    Total                      5.403ns (2.577ns logic, 2.826ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.445|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.58 secs
 
--> 

Total memory usage is 431312 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    3 (   0 filtered)

