INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/new/rr_arbiter_pkt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rr_arbiter_pkt
