Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 14:53:55 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_double_div10_timing_summary_routed.rpt -pb operator_double_div10_timing_summary_routed.pb -rpx operator_double_div10_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_double_div10
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.001      -19.632                     22                  159        0.120        0.000                      0                  159        2.100        0.000                       0                   126  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -2.001      -19.632                     22                  159        0.120        0.000                      0                  159        2.100        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           22  Failing Endpoints,  Worst Slack       -2.001ns,  Total Violation      -19.632ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.001ns  (required time - arrival time)
  Source:                 tmp_1_reg_808_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 0.958ns (13.751%)  route 6.009ns (86.249%))
  Logic Levels:           13  (LUT3=1 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.672     0.672    ap_clk
    SLICE_X19Y136        FDRE                                         r  tmp_1_reg_808_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y136        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_808_reg[0]_replica/Q
                         net (fo=17, routed)          0.518     1.459    tmp_1_reg_808_repN
    SLICE_X18Y135        LUT3 (Prop_lut3_I1_O)        0.053     1.512 r  ap_return[30]_INST_0_i_3/O
                         net (fo=4, routed)           0.688     2.201    r_in_V[1]
    SLICE_X18Y136        LUT6 (Prop_lut6_I1_O)        0.053     2.254 r  ap_return[29]_INST_0_i_4/O
                         net (fo=6, routed)           0.458     2.712    grp_lut_div5_chunk_fu_151_ap_return_1[0]
    SLICE_X16Y135        LUT6 (Prop_lut6_I2_O)        0.053     2.765 r  ap_return[26]_INST_0_i_1/O
                         net (fo=7, routed)           0.341     3.106    grp_lut_div5_chunk_fu_158_ap_return_1[2]
    SLICE_X16Y135        LUT6 (Prop_lut6_I0_O)        0.053     3.159 r  ap_return[23]_INST_0_i_1/O
                         net (fo=7, routed)           0.524     3.683    grp_lut_div5_chunk_fu_164_ap_return_1[2]
    SLICE_X14Y134        LUT6 (Prop_lut6_I0_O)        0.053     3.736 r  ap_return[20]_INST_0_i_1/O
                         net (fo=7, routed)           0.341     4.078    grp_lut_div5_chunk_fu_170_ap_return_1[2]
    SLICE_X14Y134        LUT6 (Prop_lut6_I0_O)        0.053     4.131 r  ap_return[17]_INST_0_i_1/O
                         net (fo=7, routed)           0.551     4.682    grp_lut_div5_chunk_fu_176_ap_return_1[2]
    SLICE_X15Y135        LUT6 (Prop_lut6_I0_O)        0.053     4.735 r  ap_return[14]_INST_0_i_1/O
                         net (fo=7, routed)           0.445     5.179    grp_lut_div5_chunk_fu_182_ap_return_1[2]
    SLICE_X15Y136        LUT6 (Prop_lut6_I0_O)        0.053     5.232 r  ap_return[11]_INST_0_i_2/O
                         net (fo=7, routed)           0.624     5.856    grp_lut_div5_chunk_fu_188_ap_return_1[1]
    SLICE_X12Y133        LUT6 (Prop_lut6_I1_O)        0.053     5.909 r  ap_return[8]_INST_0_i_3/O
                         net (fo=7, routed)           0.470     6.379    grp_lut_div5_chunk_fu_194_ap_return_1[0]
    SLICE_X14Y132        LUT6 (Prop_lut6_I2_O)        0.053     6.432 r  ap_return[5]_INST_0_i_2/O
                         net (fo=6, routed)           0.367     6.799    call_ret_15_i_i_lut_div5_chunk_fu_200_ap_return_1[1]
    SLICE_X14Y133        LUT6 (Prop_lut6_I1_O)        0.053     6.852 r  ap_return[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.443     7.295    call_ret_16_i_i_lut_div5_chunk_fu_206_ap_return_1[2]
    SLICE_X17Y132        LUT5 (Prop_lut5_I0_O)        0.053     7.348 r  ap_return[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.237     7.586    call_ret_17_i_i_lut_div5_chunk_fu_212_ap_return_0[1]
    SLICE_X19Y132        LUT6 (Prop_lut6_I1_O)        0.053     7.639 r  p_Repl2_s_reg_142[1]_i_1/O
                         net (fo=1, routed)           0.000     7.639    p_Repl2_s_reg_142[1]_i_1_n_0
    SLICE_X19Y132        FDRE                                         r  p_Repl2_s_reg_142_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.638     5.638    ap_clk
    SLICE_X19Y132        FDRE                                         r  p_Repl2_s_reg_142_reg[1]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X19Y132        FDRE (Setup_fdre_C_D)        0.035     5.638    p_Repl2_s_reg_142_reg[1]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                 -2.001    

Slack (VIOLATED) :        -1.918ns  (required time - arrival time)
  Source:                 tmp_1_reg_808_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 0.958ns (13.916%)  route 5.926ns (86.084%))
  Logic Levels:           13  (LUT3=2 LUT6=11)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.672     0.672    ap_clk
    SLICE_X19Y136        FDRE                                         r  tmp_1_reg_808_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y136        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_808_reg[0]_replica/Q
                         net (fo=17, routed)          0.518     1.459    tmp_1_reg_808_repN
    SLICE_X18Y135        LUT3 (Prop_lut3_I1_O)        0.053     1.512 r  ap_return[30]_INST_0_i_3/O
                         net (fo=4, routed)           0.688     2.201    r_in_V[1]
    SLICE_X18Y136        LUT6 (Prop_lut6_I1_O)        0.053     2.254 r  ap_return[29]_INST_0_i_4/O
                         net (fo=6, routed)           0.458     2.712    grp_lut_div5_chunk_fu_151_ap_return_1[0]
    SLICE_X16Y135        LUT6 (Prop_lut6_I2_O)        0.053     2.765 r  ap_return[26]_INST_0_i_1/O
                         net (fo=7, routed)           0.341     3.106    grp_lut_div5_chunk_fu_158_ap_return_1[2]
    SLICE_X16Y135        LUT6 (Prop_lut6_I0_O)        0.053     3.159 r  ap_return[23]_INST_0_i_1/O
                         net (fo=7, routed)           0.524     3.683    grp_lut_div5_chunk_fu_164_ap_return_1[2]
    SLICE_X14Y134        LUT6 (Prop_lut6_I0_O)        0.053     3.736 r  ap_return[20]_INST_0_i_1/O
                         net (fo=7, routed)           0.341     4.078    grp_lut_div5_chunk_fu_170_ap_return_1[2]
    SLICE_X14Y134        LUT6 (Prop_lut6_I0_O)        0.053     4.131 r  ap_return[17]_INST_0_i_1/O
                         net (fo=7, routed)           0.551     4.682    grp_lut_div5_chunk_fu_176_ap_return_1[2]
    SLICE_X15Y135        LUT6 (Prop_lut6_I0_O)        0.053     4.735 r  ap_return[14]_INST_0_i_1/O
                         net (fo=7, routed)           0.445     5.179    grp_lut_div5_chunk_fu_182_ap_return_1[2]
    SLICE_X15Y136        LUT6 (Prop_lut6_I0_O)        0.053     5.232 r  ap_return[11]_INST_0_i_2/O
                         net (fo=7, routed)           0.624     5.856    grp_lut_div5_chunk_fu_188_ap_return_1[1]
    SLICE_X12Y133        LUT6 (Prop_lut6_I1_O)        0.053     5.909 r  ap_return[8]_INST_0_i_3/O
                         net (fo=7, routed)           0.470     6.379    grp_lut_div5_chunk_fu_194_ap_return_1[0]
    SLICE_X14Y132        LUT6 (Prop_lut6_I2_O)        0.053     6.432 r  ap_return[5]_INST_0_i_2/O
                         net (fo=6, routed)           0.367     6.799    call_ret_15_i_i_lut_div5_chunk_fu_200_ap_return_1[1]
    SLICE_X14Y133        LUT6 (Prop_lut6_I1_O)        0.053     6.852 r  ap_return[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.471     7.323    call_ret_16_i_i_lut_div5_chunk_fu_206_ap_return_1[2]
    SLICE_X15Y133        LUT6 (Prop_lut6_I0_O)        0.053     7.376 r  ap_return[2]_INST_0/O
                         net (fo=1, routed)           0.127     7.503    ap_return[2]
    SLICE_X15Y133        LUT3 (Prop_lut3_I1_O)        0.053     7.556 r  p_Repl2_s_reg_142[2]_i_1/O
                         net (fo=1, routed)           0.000     7.556    p_Repl2_s_reg_142[2]_i_1_n_0
    SLICE_X15Y133        FDRE                                         r  p_Repl2_s_reg_142_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.638     5.638    ap_clk
    SLICE_X15Y133        FDRE                                         r  p_Repl2_s_reg_142_reg[2]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X15Y133        FDRE (Setup_fdre_C_D)        0.035     5.638    p_Repl2_s_reg_142_reg[2]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 -1.918    

Slack (VIOLATED) :        -1.870ns  (required time - arrival time)
  Source:                 tmp_1_reg_808_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.873ns  (logic 0.958ns (13.939%)  route 5.915ns (86.061%))
  Logic Levels:           13  (LUT3=1 LUT6=12)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.672     0.672    ap_clk
    SLICE_X19Y136        FDRE                                         r  tmp_1_reg_808_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y136        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_808_reg[0]_replica/Q
                         net (fo=17, routed)          0.518     1.459    tmp_1_reg_808_repN
    SLICE_X18Y135        LUT3 (Prop_lut3_I1_O)        0.053     1.512 r  ap_return[30]_INST_0_i_3/O
                         net (fo=4, routed)           0.688     2.201    r_in_V[1]
    SLICE_X18Y136        LUT6 (Prop_lut6_I1_O)        0.053     2.254 r  ap_return[29]_INST_0_i_4/O
                         net (fo=6, routed)           0.458     2.712    grp_lut_div5_chunk_fu_151_ap_return_1[0]
    SLICE_X16Y135        LUT6 (Prop_lut6_I2_O)        0.053     2.765 r  ap_return[26]_INST_0_i_1/O
                         net (fo=7, routed)           0.341     3.106    grp_lut_div5_chunk_fu_158_ap_return_1[2]
    SLICE_X16Y135        LUT6 (Prop_lut6_I0_O)        0.053     3.159 r  ap_return[23]_INST_0_i_1/O
                         net (fo=7, routed)           0.524     3.683    grp_lut_div5_chunk_fu_164_ap_return_1[2]
    SLICE_X14Y134        LUT6 (Prop_lut6_I0_O)        0.053     3.736 r  ap_return[20]_INST_0_i_1/O
                         net (fo=7, routed)           0.341     4.078    grp_lut_div5_chunk_fu_170_ap_return_1[2]
    SLICE_X14Y134        LUT6 (Prop_lut6_I0_O)        0.053     4.131 r  ap_return[17]_INST_0_i_1/O
                         net (fo=7, routed)           0.551     4.682    grp_lut_div5_chunk_fu_176_ap_return_1[2]
    SLICE_X15Y135        LUT6 (Prop_lut6_I0_O)        0.053     4.735 r  ap_return[14]_INST_0_i_1/O
                         net (fo=7, routed)           0.445     5.179    grp_lut_div5_chunk_fu_182_ap_return_1[2]
    SLICE_X15Y136        LUT6 (Prop_lut6_I0_O)        0.053     5.232 r  ap_return[11]_INST_0_i_2/O
                         net (fo=7, routed)           0.624     5.856    grp_lut_div5_chunk_fu_188_ap_return_1[1]
    SLICE_X12Y133        LUT6 (Prop_lut6_I1_O)        0.053     5.909 r  ap_return[8]_INST_0_i_3/O
                         net (fo=7, routed)           0.470     6.379    grp_lut_div5_chunk_fu_194_ap_return_1[0]
    SLICE_X14Y132        LUT6 (Prop_lut6_I2_O)        0.053     6.432 r  ap_return[5]_INST_0_i_2/O
                         net (fo=6, routed)           0.367     6.799    call_ret_15_i_i_lut_div5_chunk_fu_200_ap_return_1[1]
    SLICE_X14Y133        LUT6 (Prop_lut6_I1_O)        0.053     6.852 r  ap_return[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.441     7.293    call_ret_16_i_i_lut_div5_chunk_fu_206_ap_return_1[2]
    SLICE_X14Y132        LUT6 (Prop_lut6_I0_O)        0.053     7.346 r  ap_return[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.146     7.492    call_ret_17_i_i_lut_div5_chunk_fu_212_ap_return_0[0]
    SLICE_X14Y132        LUT6 (Prop_lut6_I1_O)        0.053     7.545 r  p_Repl2_s_reg_142[0]_i_1/O
                         net (fo=1, routed)           0.000     7.545    p_Repl2_s_reg_142[0]_i_1_n_0
    SLICE_X14Y132        FDRE                                         r  p_Repl2_s_reg_142_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.638     5.638    ap_clk
    SLICE_X14Y132        FDRE                                         r  p_Repl2_s_reg_142_reg[0]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X14Y132        FDRE (Setup_fdre_C_D)        0.072     5.675    p_Repl2_s_reg_142_reg[0]
  -------------------------------------------------------------------
                         required time                          5.675    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                 -1.870    

Slack (VIOLATED) :        -1.632ns  (required time - arrival time)
  Source:                 tmp_1_reg_808_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.598ns  (logic 0.905ns (13.716%)  route 5.693ns (86.284%))
  Logic Levels:           12  (LUT3=2 LUT6=10)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.672     0.672    ap_clk
    SLICE_X19Y136        FDRE                                         r  tmp_1_reg_808_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y136        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_808_reg[0]_replica/Q
                         net (fo=17, routed)          0.518     1.459    tmp_1_reg_808_repN
    SLICE_X18Y135        LUT3 (Prop_lut3_I1_O)        0.053     1.512 r  ap_return[30]_INST_0_i_3/O
                         net (fo=4, routed)           0.688     2.201    r_in_V[1]
    SLICE_X18Y136        LUT6 (Prop_lut6_I1_O)        0.053     2.254 r  ap_return[29]_INST_0_i_4/O
                         net (fo=6, routed)           0.458     2.712    grp_lut_div5_chunk_fu_151_ap_return_1[0]
    SLICE_X16Y135        LUT6 (Prop_lut6_I2_O)        0.053     2.765 r  ap_return[26]_INST_0_i_1/O
                         net (fo=7, routed)           0.341     3.106    grp_lut_div5_chunk_fu_158_ap_return_1[2]
    SLICE_X16Y135        LUT6 (Prop_lut6_I0_O)        0.053     3.159 r  ap_return[23]_INST_0_i_1/O
                         net (fo=7, routed)           0.524     3.683    grp_lut_div5_chunk_fu_164_ap_return_1[2]
    SLICE_X14Y134        LUT6 (Prop_lut6_I0_O)        0.053     3.736 r  ap_return[20]_INST_0_i_1/O
                         net (fo=7, routed)           0.341     4.078    grp_lut_div5_chunk_fu_170_ap_return_1[2]
    SLICE_X14Y134        LUT6 (Prop_lut6_I0_O)        0.053     4.131 r  ap_return[17]_INST_0_i_1/O
                         net (fo=7, routed)           0.551     4.682    grp_lut_div5_chunk_fu_176_ap_return_1[2]
    SLICE_X15Y135        LUT6 (Prop_lut6_I0_O)        0.053     4.735 r  ap_return[14]_INST_0_i_1/O
                         net (fo=7, routed)           0.445     5.179    grp_lut_div5_chunk_fu_182_ap_return_1[2]
    SLICE_X15Y136        LUT6 (Prop_lut6_I0_O)        0.053     5.232 r  ap_return[11]_INST_0_i_2/O
                         net (fo=7, routed)           0.624     5.856    grp_lut_div5_chunk_fu_188_ap_return_1[1]
    SLICE_X12Y133        LUT6 (Prop_lut6_I1_O)        0.053     5.909 r  ap_return[8]_INST_0_i_3/O
                         net (fo=7, routed)           0.470     6.379    grp_lut_div5_chunk_fu_194_ap_return_1[0]
    SLICE_X14Y132        LUT6 (Prop_lut6_I2_O)        0.053     6.432 r  ap_return[5]_INST_0_i_2/O
                         net (fo=6, routed)           0.601     7.033    call_ret_15_i_i_lut_div5_chunk_fu_200_ap_return_1[1]
    SLICE_X11Y135        LUT6 (Prop_lut6_I1_O)        0.053     7.086 r  ap_return[5]_INST_0/O
                         net (fo=1, routed)           0.131     7.217    ap_return[5]
    SLICE_X11Y135        LUT3 (Prop_lut3_I1_O)        0.053     7.270 r  p_Repl2_s_reg_142[5]_i_1/O
                         net (fo=1, routed)           0.000     7.270    p_Repl2_s_reg_142[5]_i_1_n_0
    SLICE_X11Y135        FDRE                                         r  p_Repl2_s_reg_142_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.638     5.638    ap_clk
    SLICE_X11Y135        FDRE                                         r  p_Repl2_s_reg_142_reg[5]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X11Y135        FDRE (Setup_fdre_C_D)        0.035     5.638    p_Repl2_s_reg_142_reg[5]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                 -1.632    

Slack (VIOLATED) :        -1.563ns  (required time - arrival time)
  Source:                 tmp_1_reg_808_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.529ns  (logic 0.905ns (13.860%)  route 5.624ns (86.140%))
  Logic Levels:           12  (LUT3=1 LUT6=11)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.672     0.672    ap_clk
    SLICE_X19Y136        FDRE                                         r  tmp_1_reg_808_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y136        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_808_reg[0]_replica/Q
                         net (fo=17, routed)          0.518     1.459    tmp_1_reg_808_repN
    SLICE_X18Y135        LUT3 (Prop_lut3_I1_O)        0.053     1.512 r  ap_return[30]_INST_0_i_3/O
                         net (fo=4, routed)           0.688     2.201    r_in_V[1]
    SLICE_X18Y136        LUT6 (Prop_lut6_I1_O)        0.053     2.254 r  ap_return[29]_INST_0_i_4/O
                         net (fo=6, routed)           0.458     2.712    grp_lut_div5_chunk_fu_151_ap_return_1[0]
    SLICE_X16Y135        LUT6 (Prop_lut6_I2_O)        0.053     2.765 r  ap_return[26]_INST_0_i_1/O
                         net (fo=7, routed)           0.341     3.106    grp_lut_div5_chunk_fu_158_ap_return_1[2]
    SLICE_X16Y135        LUT6 (Prop_lut6_I0_O)        0.053     3.159 r  ap_return[23]_INST_0_i_1/O
                         net (fo=7, routed)           0.524     3.683    grp_lut_div5_chunk_fu_164_ap_return_1[2]
    SLICE_X14Y134        LUT6 (Prop_lut6_I0_O)        0.053     3.736 r  ap_return[20]_INST_0_i_1/O
                         net (fo=7, routed)           0.341     4.078    grp_lut_div5_chunk_fu_170_ap_return_1[2]
    SLICE_X14Y134        LUT6 (Prop_lut6_I0_O)        0.053     4.131 r  ap_return[17]_INST_0_i_1/O
                         net (fo=7, routed)           0.551     4.682    grp_lut_div5_chunk_fu_176_ap_return_1[2]
    SLICE_X15Y135        LUT6 (Prop_lut6_I0_O)        0.053     4.735 r  ap_return[14]_INST_0_i_1/O
                         net (fo=7, routed)           0.445     5.179    grp_lut_div5_chunk_fu_182_ap_return_1[2]
    SLICE_X15Y136        LUT6 (Prop_lut6_I0_O)        0.053     5.232 r  ap_return[11]_INST_0_i_2/O
                         net (fo=7, routed)           0.455     5.687    grp_lut_div5_chunk_fu_188_ap_return_1[1]
    SLICE_X12Y133        LUT6 (Prop_lut6_I1_O)        0.053     5.740 r  ap_return[8]_INST_0_i_2/O
                         net (fo=7, routed)           0.496     6.236    grp_lut_div5_chunk_fu_194_ap_return_1[1]
    SLICE_X15Y132        LUT6 (Prop_lut6_I1_O)        0.053     6.289 r  ap_return[5]_INST_0_i_1/O
                         net (fo=6, routed)           0.665     6.955    call_ret_15_i_i_lut_div5_chunk_fu_200_ap_return_1[2]
    SLICE_X11Y134        LUT6 (Prop_lut6_I0_O)        0.053     7.008 r  ap_return[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.141     7.148    call_ret_16_i_i_lut_div5_chunk_fu_206_ap_return_0[0]
    SLICE_X11Y134        LUT6 (Prop_lut6_I0_O)        0.053     7.201 r  p_Repl2_s_reg_142[3]_i_1/O
                         net (fo=1, routed)           0.000     7.201    p_Repl2_s_reg_142[3]_i_1_n_0
    SLICE_X11Y134        FDRE                                         r  p_Repl2_s_reg_142_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.638     5.638    ap_clk
    SLICE_X11Y134        FDRE                                         r  p_Repl2_s_reg_142_reg[3]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X11Y134        FDRE (Setup_fdre_C_D)        0.035     5.638    p_Repl2_s_reg_142_reg[3]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -7.201    
  -------------------------------------------------------------------
                         slack                                 -1.563    

Slack (VIOLATED) :        -1.477ns  (required time - arrival time)
  Source:                 tmp_1_reg_808_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.905ns (13.963%)  route 5.576ns (86.037%))
  Logic Levels:           12  (LUT3=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.672     0.672    ap_clk
    SLICE_X19Y136        FDRE                                         r  tmp_1_reg_808_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y136        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_808_reg[0]_replica/Q
                         net (fo=17, routed)          0.518     1.459    tmp_1_reg_808_repN
    SLICE_X18Y135        LUT3 (Prop_lut3_I1_O)        0.053     1.512 r  ap_return[30]_INST_0_i_3/O
                         net (fo=4, routed)           0.688     2.201    r_in_V[1]
    SLICE_X18Y136        LUT6 (Prop_lut6_I1_O)        0.053     2.254 r  ap_return[29]_INST_0_i_4/O
                         net (fo=6, routed)           0.458     2.712    grp_lut_div5_chunk_fu_151_ap_return_1[0]
    SLICE_X16Y135        LUT6 (Prop_lut6_I2_O)        0.053     2.765 r  ap_return[26]_INST_0_i_1/O
                         net (fo=7, routed)           0.341     3.106    grp_lut_div5_chunk_fu_158_ap_return_1[2]
    SLICE_X16Y135        LUT6 (Prop_lut6_I0_O)        0.053     3.159 r  ap_return[23]_INST_0_i_1/O
                         net (fo=7, routed)           0.524     3.683    grp_lut_div5_chunk_fu_164_ap_return_1[2]
    SLICE_X14Y134        LUT6 (Prop_lut6_I0_O)        0.053     3.736 r  ap_return[20]_INST_0_i_1/O
                         net (fo=7, routed)           0.341     4.078    grp_lut_div5_chunk_fu_170_ap_return_1[2]
    SLICE_X14Y134        LUT6 (Prop_lut6_I0_O)        0.053     4.131 r  ap_return[17]_INST_0_i_1/O
                         net (fo=7, routed)           0.551     4.682    grp_lut_div5_chunk_fu_176_ap_return_1[2]
    SLICE_X15Y135        LUT6 (Prop_lut6_I0_O)        0.053     4.735 r  ap_return[14]_INST_0_i_1/O
                         net (fo=7, routed)           0.445     5.179    grp_lut_div5_chunk_fu_182_ap_return_1[2]
    SLICE_X15Y136        LUT6 (Prop_lut6_I0_O)        0.053     5.232 r  ap_return[11]_INST_0_i_2/O
                         net (fo=7, routed)           0.624     5.856    grp_lut_div5_chunk_fu_188_ap_return_1[1]
    SLICE_X12Y133        LUT6 (Prop_lut6_I1_O)        0.053     5.909 r  ap_return[8]_INST_0_i_3/O
                         net (fo=7, routed)           0.470     6.379    grp_lut_div5_chunk_fu_194_ap_return_1[0]
    SLICE_X14Y132        LUT6 (Prop_lut6_I2_O)        0.053     6.432 r  ap_return[5]_INST_0_i_2/O
                         net (fo=6, routed)           0.470     6.902    call_ret_15_i_i_lut_div5_chunk_fu_200_ap_return_1[1]
    SLICE_X12Y135        LUT5 (Prop_lut5_I1_O)        0.053     6.955 r  ap_return[4]_INST_0_i_1/O
                         net (fo=2, routed)           0.146     7.100    call_ret_16_i_i_lut_div5_chunk_fu_206_ap_return_0[1]
    SLICE_X12Y135        LUT6 (Prop_lut6_I0_O)        0.053     7.153 r  p_Repl2_s_reg_142[4]_i_1/O
                         net (fo=1, routed)           0.000     7.153    p_Repl2_s_reg_142[4]_i_1_n_0
    SLICE_X12Y135        FDRE                                         r  p_Repl2_s_reg_142_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.638     5.638    ap_clk
    SLICE_X12Y135        FDRE                                         r  p_Repl2_s_reg_142_reg[4]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X12Y135        FDRE (Setup_fdre_C_D)        0.073     5.676    p_Repl2_s_reg_142_reg[4]
  -------------------------------------------------------------------
                         required time                          5.676    
                         arrival time                          -7.153    
  -------------------------------------------------------------------
                         slack                                 -1.477    

Slack (VIOLATED) :        -1.268ns  (required time - arrival time)
  Source:                 tmp_1_reg_808_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 0.852ns (13.587%)  route 5.419ns (86.413%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.672     0.672    ap_clk
    SLICE_X19Y136        FDRE                                         r  tmp_1_reg_808_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y136        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_808_reg[0]_replica/Q
                         net (fo=17, routed)          0.518     1.459    tmp_1_reg_808_repN
    SLICE_X18Y135        LUT3 (Prop_lut3_I1_O)        0.053     1.512 r  ap_return[30]_INST_0_i_3/O
                         net (fo=4, routed)           0.688     2.201    r_in_V[1]
    SLICE_X18Y136        LUT6 (Prop_lut6_I1_O)        0.053     2.254 r  ap_return[29]_INST_0_i_4/O
                         net (fo=6, routed)           0.458     2.712    grp_lut_div5_chunk_fu_151_ap_return_1[0]
    SLICE_X16Y135        LUT6 (Prop_lut6_I2_O)        0.053     2.765 r  ap_return[26]_INST_0_i_1/O
                         net (fo=7, routed)           0.341     3.106    grp_lut_div5_chunk_fu_158_ap_return_1[2]
    SLICE_X16Y135        LUT6 (Prop_lut6_I0_O)        0.053     3.159 r  ap_return[23]_INST_0_i_1/O
                         net (fo=7, routed)           0.524     3.683    grp_lut_div5_chunk_fu_164_ap_return_1[2]
    SLICE_X14Y134        LUT6 (Prop_lut6_I0_O)        0.053     3.736 r  ap_return[20]_INST_0_i_1/O
                         net (fo=7, routed)           0.341     4.078    grp_lut_div5_chunk_fu_170_ap_return_1[2]
    SLICE_X14Y134        LUT6 (Prop_lut6_I0_O)        0.053     4.131 r  ap_return[17]_INST_0_i_1/O
                         net (fo=7, routed)           0.551     4.682    grp_lut_div5_chunk_fu_176_ap_return_1[2]
    SLICE_X15Y135        LUT6 (Prop_lut6_I0_O)        0.053     4.735 r  ap_return[14]_INST_0_i_1/O
                         net (fo=7, routed)           0.445     5.179    grp_lut_div5_chunk_fu_182_ap_return_1[2]
    SLICE_X15Y136        LUT6 (Prop_lut6_I0_O)        0.053     5.232 r  ap_return[11]_INST_0_i_2/O
                         net (fo=7, routed)           0.624     5.856    grp_lut_div5_chunk_fu_188_ap_return_1[1]
    SLICE_X12Y133        LUT6 (Prop_lut6_I1_O)        0.053     5.909 r  ap_return[8]_INST_0_i_3/O
                         net (fo=7, routed)           0.574     6.483    grp_lut_div5_chunk_fu_194_ap_return_1[0]
    SLICE_X14Y135        LUT5 (Prop_lut5_I2_O)        0.053     6.536 r  ap_return[7]_INST_0_i_1/O
                         net (fo=2, routed)           0.354     6.890    call_ret_15_i_i_lut_div5_chunk_fu_200_ap_return_0[1]
    SLICE_X16Y136        LUT6 (Prop_lut6_I0_O)        0.053     6.943 r  p_Repl2_s_reg_142[7]_i_1/O
                         net (fo=1, routed)           0.000     6.943    p_Repl2_s_reg_142[7]_i_1_n_0
    SLICE_X16Y136        FDRE                                         r  p_Repl2_s_reg_142_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.638     5.638    ap_clk
    SLICE_X16Y136        FDRE                                         r  p_Repl2_s_reg_142_reg[7]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X16Y136        FDRE (Setup_fdre_C_D)        0.072     5.675    p_Repl2_s_reg_142_reg[7]
  -------------------------------------------------------------------
                         required time                          5.675    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                 -1.268    

Slack (VIOLATED) :        -1.194ns  (required time - arrival time)
  Source:                 tmp_1_reg_808_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 0.852ns (13.751%)  route 5.344ns (86.249%))
  Logic Levels:           11  (LUT3=1 LUT6=10)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.672     0.672    ap_clk
    SLICE_X19Y136        FDRE                                         r  tmp_1_reg_808_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y136        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_808_reg[0]_replica/Q
                         net (fo=17, routed)          0.518     1.459    tmp_1_reg_808_repN
    SLICE_X18Y135        LUT3 (Prop_lut3_I1_O)        0.053     1.512 r  ap_return[30]_INST_0_i_3/O
                         net (fo=4, routed)           0.688     2.201    r_in_V[1]
    SLICE_X18Y136        LUT6 (Prop_lut6_I1_O)        0.053     2.254 r  ap_return[29]_INST_0_i_4/O
                         net (fo=6, routed)           0.458     2.712    grp_lut_div5_chunk_fu_151_ap_return_1[0]
    SLICE_X16Y135        LUT6 (Prop_lut6_I2_O)        0.053     2.765 r  ap_return[26]_INST_0_i_1/O
                         net (fo=7, routed)           0.341     3.106    grp_lut_div5_chunk_fu_158_ap_return_1[2]
    SLICE_X16Y135        LUT6 (Prop_lut6_I0_O)        0.053     3.159 r  ap_return[23]_INST_0_i_1/O
                         net (fo=7, routed)           0.524     3.683    grp_lut_div5_chunk_fu_164_ap_return_1[2]
    SLICE_X14Y134        LUT6 (Prop_lut6_I0_O)        0.053     3.736 r  ap_return[20]_INST_0_i_1/O
                         net (fo=7, routed)           0.341     4.078    grp_lut_div5_chunk_fu_170_ap_return_1[2]
    SLICE_X14Y134        LUT6 (Prop_lut6_I0_O)        0.053     4.131 r  ap_return[17]_INST_0_i_1/O
                         net (fo=7, routed)           0.551     4.682    grp_lut_div5_chunk_fu_176_ap_return_1[2]
    SLICE_X15Y135        LUT6 (Prop_lut6_I0_O)        0.053     4.735 r  ap_return[14]_INST_0_i_1/O
                         net (fo=7, routed)           0.445     5.179    grp_lut_div5_chunk_fu_182_ap_return_1[2]
    SLICE_X15Y136        LUT6 (Prop_lut6_I0_O)        0.053     5.232 r  ap_return[11]_INST_0_i_2/O
                         net (fo=7, routed)           0.624     5.856    grp_lut_div5_chunk_fu_188_ap_return_1[1]
    SLICE_X12Y133        LUT6 (Prop_lut6_I1_O)        0.053     5.909 r  ap_return[8]_INST_0_i_3/O
                         net (fo=7, routed)           0.499     6.408    grp_lut_div5_chunk_fu_194_ap_return_1[0]
    SLICE_X16Y136        LUT6 (Prop_lut6_I2_O)        0.053     6.461 r  ap_return[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.354     6.815    call_ret_15_i_i_lut_div5_chunk_fu_200_ap_return_0[0]
    SLICE_X14Y135        LUT6 (Prop_lut6_I0_O)        0.053     6.868 r  p_Repl2_s_reg_142[6]_i_1/O
                         net (fo=1, routed)           0.000     6.868    p_Repl2_s_reg_142[6]_i_1_n_0
    SLICE_X14Y135        FDRE                                         r  p_Repl2_s_reg_142_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.638     5.638    ap_clk
    SLICE_X14Y135        FDRE                                         r  p_Repl2_s_reg_142_reg[6]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X14Y135        FDRE (Setup_fdre_C_D)        0.071     5.674    p_Repl2_s_reg_142_reg[6]
  -------------------------------------------------------------------
                         required time                          5.674    
                         arrival time                          -6.868    
  -------------------------------------------------------------------
                         slack                                 -1.194    

Slack (VIOLATED) :        -1.077ns  (required time - arrival time)
  Source:                 tmp_1_reg_808_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 0.852ns (14.101%)  route 5.190ns (85.899%))
  Logic Levels:           11  (LUT3=2 LUT6=9)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.672     0.672    ap_clk
    SLICE_X19Y136        FDRE                                         r  tmp_1_reg_808_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y136        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_808_reg[0]_replica/Q
                         net (fo=17, routed)          0.518     1.459    tmp_1_reg_808_repN
    SLICE_X18Y135        LUT3 (Prop_lut3_I1_O)        0.053     1.512 r  ap_return[30]_INST_0_i_3/O
                         net (fo=4, routed)           0.688     2.201    r_in_V[1]
    SLICE_X18Y136        LUT6 (Prop_lut6_I1_O)        0.053     2.254 r  ap_return[29]_INST_0_i_4/O
                         net (fo=6, routed)           0.458     2.712    grp_lut_div5_chunk_fu_151_ap_return_1[0]
    SLICE_X16Y135        LUT6 (Prop_lut6_I2_O)        0.053     2.765 r  ap_return[26]_INST_0_i_1/O
                         net (fo=7, routed)           0.341     3.106    grp_lut_div5_chunk_fu_158_ap_return_1[2]
    SLICE_X16Y135        LUT6 (Prop_lut6_I0_O)        0.053     3.159 r  ap_return[23]_INST_0_i_1/O
                         net (fo=7, routed)           0.524     3.683    grp_lut_div5_chunk_fu_164_ap_return_1[2]
    SLICE_X14Y134        LUT6 (Prop_lut6_I0_O)        0.053     3.736 r  ap_return[20]_INST_0_i_1/O
                         net (fo=7, routed)           0.341     4.078    grp_lut_div5_chunk_fu_170_ap_return_1[2]
    SLICE_X14Y134        LUT6 (Prop_lut6_I0_O)        0.053     4.131 r  ap_return[17]_INST_0_i_1/O
                         net (fo=7, routed)           0.551     4.682    grp_lut_div5_chunk_fu_176_ap_return_1[2]
    SLICE_X15Y135        LUT6 (Prop_lut6_I0_O)        0.053     4.735 r  ap_return[14]_INST_0_i_1/O
                         net (fo=7, routed)           0.445     5.179    grp_lut_div5_chunk_fu_182_ap_return_1[2]
    SLICE_X15Y136        LUT6 (Prop_lut6_I0_O)        0.053     5.232 r  ap_return[11]_INST_0_i_2/O
                         net (fo=7, routed)           0.624     5.856    grp_lut_div5_chunk_fu_188_ap_return_1[1]
    SLICE_X12Y133        LUT6 (Prop_lut6_I1_O)        0.053     5.909 r  ap_return[8]_INST_0_i_3/O
                         net (fo=7, routed)           0.401     6.310    grp_lut_div5_chunk_fu_194_ap_return_1[0]
    SLICE_X11Y135        LUT6 (Prop_lut6_I3_O)        0.053     6.363 r  ap_return[8]_INST_0/O
                         net (fo=1, routed)           0.298     6.661    ap_return[8]
    SLICE_X11Y135        LUT3 (Prop_lut3_I1_O)        0.053     6.714 r  p_Repl2_s_reg_142[8]_i_1/O
                         net (fo=1, routed)           0.000     6.714    p_Repl2_s_reg_142[8]_i_1_n_0
    SLICE_X11Y135        FDRE                                         r  p_Repl2_s_reg_142_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.638     5.638    ap_clk
    SLICE_X11Y135        FDRE                                         r  p_Repl2_s_reg_142_reg[8]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X11Y135        FDRE (Setup_fdre_C_D)        0.034     5.637    p_Repl2_s_reg_142_reg[8]
  -------------------------------------------------------------------
                         required time                          5.637    
                         arrival time                          -6.714    
  -------------------------------------------------------------------
                         slack                                 -1.077    

Slack (VIOLATED) :        -0.920ns  (required time - arrival time)
  Source:                 tmp_1_reg_808_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_V_ret_7_i_i_reg_847_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 0.746ns (12.765%)  route 5.098ns (87.235%))
  Logic Levels:           9  (LUT3=1 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.672     0.672    ap_clk
    SLICE_X19Y136        FDRE                                         r  tmp_1_reg_808_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y136        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_808_reg[0]_replica/Q
                         net (fo=17, routed)          0.518     1.459    tmp_1_reg_808_repN
    SLICE_X18Y135        LUT3 (Prop_lut3_I1_O)        0.053     1.512 r  ap_return[30]_INST_0_i_3/O
                         net (fo=4, routed)           0.688     2.201    r_in_V[1]
    SLICE_X18Y136        LUT6 (Prop_lut6_I1_O)        0.053     2.254 r  ap_return[29]_INST_0_i_4/O
                         net (fo=6, routed)           0.458     2.712    grp_lut_div5_chunk_fu_151_ap_return_1[0]
    SLICE_X16Y135        LUT6 (Prop_lut6_I2_O)        0.053     2.765 r  ap_return[26]_INST_0_i_1/O
                         net (fo=7, routed)           0.341     3.106    grp_lut_div5_chunk_fu_158_ap_return_1[2]
    SLICE_X16Y135        LUT6 (Prop_lut6_I0_O)        0.053     3.159 r  ap_return[23]_INST_0_i_1/O
                         net (fo=7, routed)           0.524     3.683    grp_lut_div5_chunk_fu_164_ap_return_1[2]
    SLICE_X14Y134        LUT6 (Prop_lut6_I0_O)        0.053     3.736 r  ap_return[20]_INST_0_i_1/O
                         net (fo=7, routed)           0.341     4.078    grp_lut_div5_chunk_fu_170_ap_return_1[2]
    SLICE_X14Y134        LUT6 (Prop_lut6_I0_O)        0.053     4.131 r  ap_return[17]_INST_0_i_1/O
                         net (fo=7, routed)           0.551     4.682    grp_lut_div5_chunk_fu_176_ap_return_1[2]
    SLICE_X15Y135        LUT6 (Prop_lut6_I0_O)        0.053     4.735 r  ap_return[14]_INST_0_i_1/O
                         net (fo=7, routed)           0.445     5.179    grp_lut_div5_chunk_fu_182_ap_return_1[2]
    SLICE_X15Y136        LUT6 (Prop_lut6_I0_O)        0.053     5.232 r  ap_return[11]_INST_0_i_2/O
                         net (fo=7, routed)           0.624     5.856    grp_lut_div5_chunk_fu_188_ap_return_1[1]
    SLICE_X12Y133        LUT6 (Prop_lut6_I1_O)        0.053     5.909 r  ap_return[8]_INST_0_i_3/O
                         net (fo=7, routed)           0.607     6.516    grp_lut_div5_chunk_fu_194_ap_return_1[0]
    SLICE_X16Y135        FDRE                                         r  r_V_ret_7_i_i_reg_847_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.638     5.638    ap_clk
    SLICE_X16Y135        FDRE                                         r  r_V_ret_7_i_i_reg_847_reg[0]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X16Y135        FDRE (Setup_fdre_C_D)       -0.007     5.596    r_V_ret_7_i_i_reg_847_reg[0]
  -------------------------------------------------------------------
                         required time                          5.596    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 q_chunk_V_0_4_i_i_reg_827_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.771%)  route 0.094ns (42.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.283     0.283    ap_clk
    SLICE_X19Y130        FDRE                                         r  q_chunk_V_0_4_i_i_reg_827_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y130        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_0_4_i_i_reg_827_reg[0]/Q
                         net (fo=2, routed)           0.094     0.477    q_chunk_V_0_4_i_i_reg_827[0]
    SLICE_X18Y130        LUT6 (Prop_lut6_I1_O)        0.028     0.505 r  p_Repl2_s_reg_142[42]_i_1/O
                         net (fo=1, routed)           0.000     0.505    p_Repl2_s_reg_142[42]_i_1_n_0
    SLICE_X18Y130        FDRE                                         r  p_Repl2_s_reg_142_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.298     0.298    ap_clk
    SLICE_X18Y130        FDRE                                         r  p_Repl2_s_reg_142_reg[42]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y130        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_142_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 q_chunk_V_0_2_i_i_reg_817_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.771%)  route 0.094ns (42.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.283     0.283    ap_clk
    SLICE_X23Y134        FDRE                                         r  q_chunk_V_0_2_i_i_reg_817_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y134        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_0_2_i_i_reg_817_reg[0]/Q
                         net (fo=2, routed)           0.094     0.477    q_chunk_V_0_2_i_i_reg_817[0]
    SLICE_X22Y134        LUT6 (Prop_lut6_I1_O)        0.028     0.505 r  p_Repl2_s_reg_142[48]_i_1/O
                         net (fo=1, routed)           0.000     0.505    p_Repl2_s_reg_142[48]_i_1_n_0
    SLICE_X22Y134        FDRE                                         r  p_Repl2_s_reg_142_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.298     0.298    ap_clk
    SLICE_X22Y134        FDRE                                         r  p_Repl2_s_reg_142_reg[48]/C
                         clock pessimism              0.000     0.298    
    SLICE_X22Y134        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_142_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 q_chunk_V_0_2_i_i_reg_817_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.771%)  route 0.094ns (42.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.283     0.283    ap_clk
    SLICE_X21Y133        FDRE                                         r  q_chunk_V_0_2_i_i_reg_817_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y133        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_0_2_i_i_reg_817_reg[1]/Q
                         net (fo=2, routed)           0.094     0.477    q_chunk_V_0_2_i_i_reg_817[1]
    SLICE_X20Y133        LUT6 (Prop_lut6_I1_O)        0.028     0.505 r  p_Repl2_s_reg_142[49]_i_1/O
                         net (fo=1, routed)           0.000     0.505    p_Repl2_s_reg_142[49]_i_1_n_0
    SLICE_X20Y133        FDRE                                         r  p_Repl2_s_reg_142_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.298     0.298    ap_clk
    SLICE_X20Y133        FDRE                                         r  p_Repl2_s_reg_142_reg[49]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y133        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_142_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 q_chunk_V_0_5_i_i_reg_832_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.146ns (62.510%)  route 0.088ns (37.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.283     0.283    ap_clk
    SLICE_X20Y132        FDRE                                         r  q_chunk_V_0_5_i_i_reg_832_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y132        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  q_chunk_V_0_5_i_i_reg_832_reg[0]/Q
                         net (fo=2, routed)           0.088     0.489    q_chunk_V_0_5_i_i_reg_832[0]
    SLICE_X21Y132        LUT6 (Prop_lut6_I1_O)        0.028     0.517 r  p_Repl2_s_reg_142[39]_i_1/O
                         net (fo=1, routed)           0.000     0.517    p_Repl2_s_reg_142[39]_i_1_n_0
    SLICE_X21Y132        FDRE                                         r  p_Repl2_s_reg_142_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.298     0.298    ap_clk
    SLICE_X21Y132        FDRE                                         r  p_Repl2_s_reg_142_reg[39]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y132        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_142_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 q_chunk_V_0_3_i_i_reg_822_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.146ns (62.243%)  route 0.089ns (37.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.283     0.283    ap_clk
    SLICE_X20Y129        FDRE                                         r  q_chunk_V_0_3_i_i_reg_822_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y129        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  q_chunk_V_0_3_i_i_reg_822_reg[1]/Q
                         net (fo=2, routed)           0.089     0.490    q_chunk_V_0_3_i_i_reg_822[1]
    SLICE_X21Y129        LUT6 (Prop_lut6_I1_O)        0.028     0.518 r  p_Repl2_s_reg_142[46]_i_1/O
                         net (fo=1, routed)           0.000     0.518    p_Repl2_s_reg_142[46]_i_1_n_0
    SLICE_X21Y129        FDRE                                         r  p_Repl2_s_reg_142_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.298     0.298    ap_clk
    SLICE_X21Y129        FDRE                                         r  p_Repl2_s_reg_142_reg[46]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y129        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_142_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_142_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.532%)  route 0.116ns (47.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.283     0.283    ap_clk
    SLICE_X17Y131        FDRE                                         r  p_Repl2_s_reg_142_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y131        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_142_reg[33]/Q
                         net (fo=2, routed)           0.116     0.499    p_Repl2_s_reg_142[33]
    SLICE_X17Y131        LUT6 (Prop_lut6_I4_O)        0.028     0.527 r  p_Repl2_s_reg_142[33]_i_1/O
                         net (fo=1, routed)           0.000     0.527    p_Repl2_s_reg_142[33]_i_1_n_0
    SLICE_X17Y131        FDRE                                         r  p_Repl2_s_reg_142_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.298     0.298    ap_clk
    SLICE_X17Y131        FDRE                                         r  p_Repl2_s_reg_142_reg[33]/C
                         clock pessimism              0.000     0.298    
    SLICE_X17Y131        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_142_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 q_chunk_V_0_4_i_i_reg_827_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.230%)  route 0.155ns (54.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.283     0.283    ap_clk
    SLICE_X19Y131        FDRE                                         r  q_chunk_V_0_4_i_i_reg_827_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y131        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_0_4_i_i_reg_827_reg[1]/Q
                         net (fo=2, routed)           0.155     0.538    q_chunk_V_0_4_i_i_reg_827[1]
    SLICE_X20Y130        LUT6 (Prop_lut6_I1_O)        0.028     0.566 r  p_Repl2_s_reg_142[43]_i_1/O
                         net (fo=1, routed)           0.000     0.566    p_Repl2_s_reg_142[43]_i_1_n_0
    SLICE_X20Y130        FDRE                                         r  p_Repl2_s_reg_142_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.298     0.298    ap_clk
    SLICE_X20Y130        FDRE                                         r  p_Repl2_s_reg_142_reg[43]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y130        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_142_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_142_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.839%)  route 0.140ns (52.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.283     0.283    ap_clk
    SLICE_X15Y132        FDRE                                         r  p_Repl2_s_reg_142_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y132        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_142_reg[17]/Q
                         net (fo=2, routed)           0.140     0.523    p_Repl2_s_reg_142[17]
    SLICE_X15Y132        LUT6 (Prop_lut6_I4_O)        0.028     0.551 r  p_Repl2_s_reg_142[17]_i_1/O
                         net (fo=1, routed)           0.000     0.551    p_Repl2_s_reg_142[17]_i_1_n_0
    SLICE_X15Y132        FDRE                                         r  p_Repl2_s_reg_142_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.298     0.298    ap_clk
    SLICE_X15Y132        FDRE                                         r  p_Repl2_s_reg_142_reg[17]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y132        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_142_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_142_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.839%)  route 0.140ns (52.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.283     0.283    ap_clk
    SLICE_X21Y134        FDRE                                         r  p_Repl2_s_reg_142_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y134        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_142_reg[24]/Q
                         net (fo=2, routed)           0.140     0.523    p_Repl2_s_reg_142[24]
    SLICE_X21Y134        LUT6 (Prop_lut6_I4_O)        0.028     0.551 r  p_Repl2_s_reg_142[24]_i_1/O
                         net (fo=1, routed)           0.000     0.551    p_Repl2_s_reg_142[24]_i_1_n_0
    SLICE_X21Y134        FDRE                                         r  p_Repl2_s_reg_142_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.298     0.298    ap_clk
    SLICE_X21Y134        FDRE                                         r  p_Repl2_s_reg_142_reg[24]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y134        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_142_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_142_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.839%)  route 0.140ns (52.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.283     0.283    ap_clk
    SLICE_X11Y134        FDRE                                         r  p_Repl2_s_reg_142_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y134        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_142_reg[3]/Q
                         net (fo=2, routed)           0.140     0.523    p_Repl2_s_reg_142[3]
    SLICE_X11Y134        LUT6 (Prop_lut6_I3_O)        0.028     0.551 r  p_Repl2_s_reg_142[3]_i_1/O
                         net (fo=1, routed)           0.000     0.551    p_Repl2_s_reg_142[3]_i_1_n_0
    SLICE_X11Y134        FDRE                                         r  p_Repl2_s_reg_142_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=125, unset)          0.298     0.298    ap_clk
    SLICE_X11Y134        FDRE                                         r  p_Repl2_s_reg_142_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X11Y134        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_142_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDSE/C   n/a            0.750         5.000       4.250      SLICE_X22Y144  p_Repl2_1_reg_812_reg[8]/C
Min Period        n/a     FDSE/C   n/a            0.750         5.000       4.250      SLICE_X22Y144  p_Repl2_1_reg_812_reg[9]/C
Min Period        n/a     FDSE/C   n/a            0.750         5.000       4.250      SLICE_X22Y144  p_Repl2_1_reg_812_reg[5]/C
Min Period        n/a     FDSE/C   n/a            0.750         5.000       4.250      SLICE_X22Y143  p_Repl2_1_reg_812_reg[6]/C
Min Period        n/a     FDSE/C   n/a            0.750         5.000       4.250      SLICE_X22Y144  p_Repl2_1_reg_812_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X18Y136  p_Repl2_s_reg_142_reg[32]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X13Y134  p_Result_16_9_i_i_reg_857_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X18Y135  r_V_ret_7_i_i_reg_847_reg[2]/C
Min Period        n/a     FDSE/C   n/a            0.700         5.000       4.300      SLICE_X20Y137  ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X19Y135  ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X22Y144  p_Repl2_1_reg_812_reg[8]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X22Y144  p_Repl2_1_reg_812_reg[8]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X22Y144  p_Repl2_1_reg_812_reg[9]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X22Y144  p_Repl2_1_reg_812_reg[9]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X22Y144  p_Repl2_1_reg_812_reg[5]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X22Y144  p_Repl2_1_reg_812_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X22Y143  p_Repl2_1_reg_812_reg[6]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X22Y143  p_Repl2_1_reg_812_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X22Y144  p_Repl2_1_reg_812_reg[7]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X22Y144  p_Repl2_1_reg_812_reg[7]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X20Y137  ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X20Y137  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X19Y135  ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X19Y135  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X22Y143  p_Repl2_1_reg_812_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X22Y143  p_Repl2_1_reg_812_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X22Y144  p_Repl2_1_reg_812_reg[10]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X22Y144  p_Repl2_1_reg_812_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X22Y144  p_Repl2_1_reg_812_reg[8]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X22Y144  p_Repl2_1_reg_812_reg[8]/C



