m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/19.1
valu
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1608317380
!i10b 1
!s100 MePaOAEQUDBS=Oc9LSUi]0
IbkjMCYeY=kSa@<V<7bR<c3
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 alu_sv_unit
S1
Z3 dC:/Users/camin/Documents/VanilaCore/modelsim
w1607435019
8C:/Users/camin/Documents/VanilaCore/core/alu.sv
FC:/Users/camin/Documents/VanilaCore/core/alu.sv
L0 3
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1608317380.000000
!s107 C:/Users/camin/Documents/VanilaCore/core/alu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/alu.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vbranch_unit
R0
R1
!i10b 1
!s100 >TzMG6[O01XQM]NaLPWS93
ICIkD=nMF:KQNd`7KR_Vm62
R2
!s105 branch_unit_sv_unit
S1
R3
w1605706041
8C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv
FC:/Users/camin/Documents/VanilaCore/core/branch_unit.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv|
!i113 1
R6
R7
vconsole
R0
R1
!i10b 1
!s100 AI?WIY[cH3Gcei_h7B3CJ0
InSUSJC^bOg;9?7]]md<L82
R2
!s105 console_sv_unit
S1
R3
w1607229104
8C:/Users/camin/Documents/VanilaCore/core/console.sv
FC:/Users/camin/Documents/VanilaCore/core/console.sv
L0 8
R4
r1
!s85 0
31
R5
!s107 C:/Users/camin/Documents/VanilaCore/core/console.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/console.sv|
!i113 1
R6
R7
vconsole_tb
R0
R1
!i10b 1
!s100 nScdP<T7dEHBVFITEEec91
Ik]Vz^WXln8ia^m?Q8ZeDS0
R2
!s105 console_tb_sv_unit
S1
R3
Z8 w1604942238
8C:/Users/camin/Documents/VanilaCore/core/console_tb.sv
FC:/Users/camin/Documents/VanilaCore/core/console_tb.sv
L0 4
R4
r1
!s85 0
31
R5
!s107 C:/Users/camin/Documents/VanilaCore/core/console_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/console_tb.sv|
!i113 1
R6
R7
vcontrol_unit
R0
Z9 DXx4 work 10 global_pkg 0 22 4TB235NcShc;<ZlmdFeFl1
DXx4 work 20 control_unit_sv_unit 0 22 IImnQIKO5cACFAYGX34`a2
R2
r1
!s85 0
31
!i10b 1
!s100 F:V4;8PMWcam63agbLU]o0
InDfL2PKjlL=nmUcnFBY7b3
!s105 control_unit_sv_unit
S1
R3
Z10 w1608316891
Z11 8C:/Users/camin/Documents/VanilaCore/core/control_unit.sv
Z12 FC:/Users/camin/Documents/VanilaCore/core/control_unit.sv
L0 4
R4
Z13 !s108 1608317381.000000
Z14 !s107 C:/Users/camin/Documents/VanilaCore/core/control_unit.sv|
Z15 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/control_unit.sv|
!i113 1
R6
R7
Xcontrol_unit_sv_unit
R0
R9
VIImnQIKO5cACFAYGX34`a2
r1
!s85 0
31
!i10b 1
!s100 n]TgFg;cEc=P`ZW7EmA0l1
IIImnQIKO5cACFAYGX34`a2
!i103 1
S1
R3
R10
R11
R12
L0 2
R4
R13
R14
R15
!i113 1
R6
R7
vcore
R0
R9
DXx4 work 12 core_sv_unit 0 22 ^@GGgKD1meMRQ<HN3^Z713
R2
r1
!s85 0
31
!i10b 1
!s100 Z8zLd:mP2bPf?NT_S8jo;2
IHVWCJJjo5HM`>P]i]aRTZ0
!s105 core_sv_unit
S1
R3
Z16 w1608317354
Z17 8C:/Users/camin/Documents/VanilaCore/core/core.sv
Z18 FC:/Users/camin/Documents/VanilaCore/core/core.sv
L0 6
R4
R5
Z19 !s107 C:\Users\camin\Documents\VanilaCore\core\debug_def.sv|C:/Users/camin/Documents/VanilaCore/core/core.sv|
Z20 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/core.sv|
!i113 1
R6
R7
Xcore_sv_unit
R0
R9
V^@GGgKD1meMRQ<HN3^Z713
r1
!s85 0
31
!i10b 1
!s100 XEN@7fMkY=XSldCEV9b9f1
I^@GGgKD1meMRQ<HN3^Z713
!i103 1
S1
R3
R16
R17
R18
Z21 FC:\Users\camin\Documents\VanilaCore\core\debug_def.sv
L0 2
R4
R5
R19
R20
!i113 1
R6
R7
vcross_bar
R0
R1
!i10b 1
!s100 ]S^AHMA`N@W]GQ?XQ]E2=2
IM96WYRIL4d?>A=a8`RZh71
R2
!s105 cross_bar_sv_unit
S1
R3
w1608100997
8C:/Users/camin/Documents/VanilaCore/core/cross_bar.sv
FC:/Users/camin/Documents/VanilaCore/core/cross_bar.sv
L0 4
R4
r1
!s85 0
31
R5
!s107 C:/Users/camin/Documents/VanilaCore/core/cross_bar.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/cross_bar.sv|
!i113 1
R6
R7
vcsr_unit
R0
R9
DXx4 work 16 csr_unit_sv_unit 0 22 SmJ]<2Vi=5Aak761ZgBR<0
R2
r1
!s85 0
31
!i10b 1
!s100 ZRCE_E:GDH?9lMla]dmMM3
IIf]PO>o5Dd;HoMPZ]A4Wz1
!s105 csr_unit_sv_unit
S1
R3
Z22 w1608328614
Z23 8C:/Users/camin/Documents/VanilaCore/core/csr_unit.sv
Z24 FC:/Users/camin/Documents/VanilaCore/core/csr_unit.sv
L0 5
R4
Z25 !s108 1608328619.000000
Z26 !s107 C:\Users\camin\Documents\VanilaCore\core\debug_def.sv|C:/Users/camin/Documents/VanilaCore/core/csr_unit.sv|
Z27 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/csr_unit.sv|
!i113 1
R6
R7
Xcsr_unit_sv_unit
R0
R9
VSmJ]<2Vi=5Aak761ZgBR<0
r1
!s85 0
31
!i10b 1
!s100 ojN:S4jm??;Sen3=8D4R90
ISmJ]<2Vi=5Aak761ZgBR<0
!i103 1
S1
R3
R22
R23
R24
R21
L0 2
R4
R25
R26
R27
!i113 1
R6
R7
vdebounce
R0
R1
!i10b 1
!s100 m@]`YX7if9?M7QM?XEC`f3
IM>SUD]E`aYDOI:?bczg990
R2
!s105 debounce_sv_unit
S1
R3
w1607846999
8C:/Users/camin/Documents/VanilaCore/core/debounce.sv
FC:/Users/camin/Documents/VanilaCore/core/debounce.sv
L0 8
R4
r1
!s85 0
31
R5
!s107 C:/Users/camin/Documents/VanilaCore/core/debounce.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/debounce.sv|
!i113 1
R6
R7
Ydecode
R0
R1
!i10b 1
!s100 I:3R]7o3i>O6Hi:Pcamkm0
I42Ud7T`FY[NVUZjzFCAZk3
R2
!s105 decode_sv_unit
S1
R3
w1605829692
8C:/Users/camin/Documents/VanilaCore/core/decode.sv
FC:/Users/camin/Documents/VanilaCore/core/decode.sv
L0 2
R4
r1
!s85 0
31
R5
!s107 C:/Users/camin/Documents/VanilaCore/core/decode.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/decode.sv|
!i113 1
R6
R7
vdecoder
R0
R1
!i10b 1
!s100 ;7Y>]FcC4P5JnLDBfH[am1
IJWKV7eC8JcC0m?=BZ=TC<1
R2
!s105 decoder_sv_unit
S1
R3
w1605570121
8C:/Users/camin/Documents/VanilaCore/core/decoder.sv
FC:/Users/camin/Documents/VanilaCore/core/decoder.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/camin/Documents/VanilaCore/core/decoder.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/decoder.sv|
!i113 1
R6
R7
vdecoder_tb
R0
R1
!i10b 1
!s100 fihiz91b]]ek0K`K?GjEo3
I?5[>7H^6MbJ4`9gh2C00K0
R2
!s105 decoder_tb_sv_unit
S1
R3
w1605575088
8C:/Users/camin/Documents/VanilaCore/core/decoder_tb.sv
FC:/Users/camin/Documents/VanilaCore/core/decoder_tb.sv
L0 6
R4
r1
!s85 0
31
R5
!s107 C:/Users/camin/Documents/VanilaCore/core/decoder_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/decoder_tb.sv|
!i113 1
R6
R7
YEVENT_INT
R0
!s110 1608312319
!i10b 1
!s100 M<0f<nhE^o=KX^6]4ELOO3
Ih1DHi0h4_[=[el4imB58?1
R2
!s105 event_int_sv_unit
S1
R3
w1608311924
8C:/Users/camin/Documents/VanilaCore/core/event_int.sv
FC:/Users/camin/Documents/VanilaCore/core/event_int.sv
L0 4
R4
r1
!s85 0
31
!s108 1608312319.000000
!s107 C:/Users/camin/Documents/VanilaCore/core/event_int.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/event_int.sv|
!i113 1
R6
R7
n@e@v@e@n@t_@i@n@t
vfetch_stm
R0
R1
!i10b 1
!s100 GT;[:ajkB9SPoBe>k;zoa2
I>YMBbBG5AaHh=O^=mnf_Z2
R2
!s105 fetch_stm_sv_unit
S1
R3
w1607410703
8C:/Users/camin/Documents/VanilaCore/core/fetch_stm.sv
FC:/Users/camin/Documents/VanilaCore/core/fetch_stm.sv
L0 5
R4
r1
!s85 0
31
R5
!s107 C:\Users\camin\Documents\VanilaCore\core\debug_def.sv|C:/Users/camin/Documents/VanilaCore/core/fetch_stm.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/fetch_stm.sv|
!i113 1
R6
R7
vfetch_stm_tb
R0
Z28 !s110 1608317381
!i10b 1
!s100 L?[AfdRGa6VIGoaMPRhVe3
IO<@bOS_AB5]4=Aa69RU6I3
R2
!s105 fetch_stm_tb_sv_unit
S1
R3
w1605571509
8C:/Users/camin/Documents/VanilaCore/core/fetch_stm_tb.sv
FC:/Users/camin/Documents/VanilaCore/core/fetch_stm_tb.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/camin/Documents/VanilaCore/core/fetch_stm_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/fetch_stm_tb.sv|
!i113 1
R6
R7
vfifo
R0
R28
!i10b 1
!s100 XRWb6I9df=emN[b^P]1G72
I<mjV4ZCAbh_WoFSLcVmkJ0
R2
!s105 fifo_sv_unit
S1
R3
w1607080317
8C:/Users/camin/Documents/VanilaCore/core/fifo.sv
FC:/Users/camin/Documents/VanilaCore/core/fifo.sv
L0 5
R4
r1
!s85 0
31
R13
!s107 C:/Users/camin/Documents/VanilaCore/core/fifo.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/fifo.sv|
!i113 1
R6
R7
vfifo_tb
R0
R28
!i10b 1
!s100 6@5E>C2DEcSCjY>?^oakf1
IdPAk;cfK4Z?3YKEd;hC2o1
R2
!s105 fifo_tb_sv_unit
S1
R3
w1607646245
8C:/Users/camin/Documents/VanilaCore/core/fifo_tb.sv
FC:/Users/camin/Documents/VanilaCore/core/fifo_tb.sv
L0 3
R4
r1
!s85 0
31
R13
!s107 C:/Users/camin/Documents/VanilaCore/core/fifo_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/fifo_tb.sv|
!i113 1
R6
R7
Xglobal_pkg
R0
R28
!i10b 1
!s100 Qoi_UD6cokeS54QXd]>Y[2
I4TB235NcShc;<ZlmdFeFl1
V4TB235NcShc;<ZlmdFeFl1
S1
R3
w1608314532
8C:/Users/camin/Documents/VanilaCore/core/global_pkg.sv
FC:/Users/camin/Documents/VanilaCore/core/global_pkg.sv
L0 2
R4
r1
!s85 0
31
R13
!s107 C:/Users/camin/Documents/VanilaCore/core/global_pkg.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/global_pkg.sv|
!i113 1
R6
R7
vhello_world
R0
!s110 1608275062
!i10b 1
!s100 IkM<g=LemiR:goaEoB5OP3
IH0`o8j0B2FBORIG2hAl[G2
R2
!s105 hello_world_sv_unit
S1
R3
w1608275021
8C:/Users/camin/Documents/ahhhhhhh/hello_world.sv
FC:/Users/camin/Documents/ahhhhhhh/hello_world.sv
L0 4
R4
r1
!s85 0
31
!s108 1608275062.000000
!s107 C:/Users/camin/Documents/ahhhhhhh/hello_world.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/ahhhhhhh/hello_world.sv|
!i113 1
R6
R7
vmemory_access
R0
R9
DXx4 work 21 memory_access_sv_unit 0 22 Il7E`L0dSz`Q]G1WW=Nmh0
R2
r1
!s85 0
31
!i10b 1
!s100 R^T0hDAn;CGbWI]<_gH4c3
IzNfGoG>E_MKVZ2;9Mj`WA2
!s105 memory_access_sv_unit
S1
R3
Z29 w1607678371
Z30 8C:/Users/camin/Documents/VanilaCore/core/memory_access.sv
Z31 FC:/Users/camin/Documents/VanilaCore/core/memory_access.sv
L0 3
R4
R13
Z32 !s107 C:/Users/camin/Documents/VanilaCore/core/memory_access.sv|
Z33 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/memory_access.sv|
!i113 1
R6
R7
Xmemory_access_sv_unit
R0
R9
VIl7E`L0dSz`Q]G1WW=Nmh0
r1
!s85 0
31
!i10b 1
!s100 G2k3Rz>ACBgGME2N]ZI0c3
IIl7E`L0dSz`Q]G1WW=Nmh0
!i103 1
S1
R3
R29
R30
R31
L0 1
R4
R13
R32
R33
!i113 1
R6
R7
vmodel_verify
R0
R28
!i10b 1
!s100 <Y;od`PfD1;eUUeMCdSbe3
IhP1=hDQVzznX1LV[W;G1]3
R2
!s105 model_verify_tb_sv_unit
S1
R3
w1607669262
8C:/Users/camin/Documents/VanilaCore/core/model_verify/model_verify_tb.sv
FC:/Users/camin/Documents/VanilaCore/core/model_verify/model_verify_tb.sv
L0 3
R4
r1
!s85 0
31
R13
!s107 C:/Users/camin/Documents/VanilaCore/core/model_verify/model_verify_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/model_verify/model_verify_tb.sv|
!i113 1
R6
R7
vram
R0
R28
!i10b 1
!s100 g`ZnXK9VBP6G^=?i4e20d3
IPVMe@e4g;:E?5X<5d^`o42
R2
!s105 ram_sv_unit
S1
R3
w1607674224
8C:/Users/camin/Documents/VanilaCore/core/ram.sv
FC:/Users/camin/Documents/VanilaCore/core/ram.sv
L0 6
R4
r1
!s85 0
31
R13
!s107 C:\Users\camin\Documents\VanilaCore\core\debug_def.sv|C:/Users/camin/Documents/VanilaCore/core/ram.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/ram.sv|
!i113 1
R6
R7
vram_wb
R0
R28
!i10b 1
!s100 D[F`M>Bz;;XFL`jG@BnDH1
IhV3eMC:MLcWj53HAF[NjU1
R2
!s105 ram_wb_sv_unit
S1
R3
w1607675464
8C:/Users/camin/Documents/VanilaCore/core/ram_wb.sv
FC:/Users/camin/Documents/VanilaCore/core/ram_wb.sv
L0 7
R4
r1
!s85 0
31
R13
!s107 C:\Users\camin\Documents\VanilaCore\core\debug_def.sv|C:/Users/camin/Documents/VanilaCore/core/ram_wb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/ram_wb.sv|
!i113 1
R6
R7
vregfile
R0
R28
!i10b 1
!s100 doV_lb5<43>blFNYFnJ]o2
I0gY<12hmOc^EM0hn?XfCY1
R2
!s105 regfile_sv_unit
S1
R3
w1608109280
8C:/Users/camin/Documents/VanilaCore/core/regfile.sv
FC:/Users/camin/Documents/VanilaCore/core/regfile.sv
L0 6
R4
r1
!s85 0
31
R13
!s107 C:\Users\camin\Documents\VanilaCore\core\debug_def.sv|C:/Users/camin/Documents/VanilaCore/core/regfile.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/regfile.sv|
!i113 1
R6
R7
vseven_segment
R0
R28
!i10b 1
!s100 8`4HU55LjT]LaB]C8]CC33
I=kWVP5`;3]lLf0o^dm^Lg1
R2
!s105 seven_segment_sv_unit
S1
R3
R8
8C:/Users/camin/Documents/VanilaCore/core/seven_segment.sv
FC:/Users/camin/Documents/VanilaCore/core/seven_segment.sv
L0 1
R4
r1
!s85 0
31
R13
!s107 C:/Users/camin/Documents/VanilaCore/core/seven_segment.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/seven_segment.sv|
!i113 1
R6
R7
vsoc
R0
Z34 !s110 1608317379
!i10b 1
!s100 9_TU2ZCO@U9SFkgYX?T8;3
I3Ek1F93i3z:0=23Y>4;Sa1
R2
!s105 soc_sv_unit
S1
R3
w1607573317
8C:/Users/camin/Documents/VanilaCore/core/soc.sv
FC:/Users/camin/Documents/VanilaCore/core/soc.sv
L0 4
R4
r1
!s85 0
31
Z35 !s108 1608317379.000000
!s107 C:/Users/camin/Documents/VanilaCore/core/soc.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/soc.sv|
!i113 1
R6
R7
vuart_slave
R0
R34
!i10b 1
!s100 O9?hG:dXjoYI>cjJTdgln3
IbQ8RchM4EaKlY59_H5IG<1
R2
!s105 uart_slave_sv_unit
S1
R3
w1607158942
8C:/Users/camin/Documents/VanilaCore/core/uart_slave.sv
FC:/Users/camin/Documents/VanilaCore/core/uart_slave.sv
L0 10
R4
r1
!s85 0
31
R35
!s107 C:/Users/camin/Documents/VanilaCore/core/uart_slave.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/uart_slave.sv|
!i113 1
R6
R7
vvga_controller
R0
R34
!i10b 1
!s100 X2]nQLTnP^n7E[LE@aU5_2
I1WFSz3[Ke:boalC?_LFBF3
R2
!s105 vga_controller_sv_unit
S1
R3
w1605028551
8C:/Users/camin/Documents/VanilaCore/core/vga_controller.sv
FC:/Users/camin/Documents/VanilaCore/core/vga_controller.sv
L0 1
R4
r1
!s85 0
31
R35
!s107 C:/Users/camin/Documents/VanilaCore/core/vga_controller.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/vga_controller.sv|
!i113 1
R6
R7
YWB4
R0
R34
!i10b 1
!s100 ZBfShZIJYJ7C;0fgS3zli2
Ia3ROVU>X50k;3dnCS<kd82
R2
!s105 wishbone_sv_unit
S1
R3
R8
8C:/Users/camin/Documents/VanilaCore/core/wishbone.sv
FC:/Users/camin/Documents/VanilaCore/core/wishbone.sv
L0 1
R4
r1
!s85 0
31
R35
!s107 C:/Users/camin/Documents/VanilaCore/core/wishbone.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/wishbone.sv|
!i113 1
R6
R7
n@w@b4
vwishbone_arbitrer
R0
R34
!i10b 1
!s100 G:C8h:?QDAY2o0T]FMb353
IC>j4MIKEz1jOYBH2QTj>J0
R2
!s105 wishbone_arbitrer_sv_unit
S1
R3
w1606793412
8C:/Users/camin/Documents/VanilaCore/core/wishbone_arbitrer.sv
FC:/Users/camin/Documents/VanilaCore/core/wishbone_arbitrer.sv
L0 2
R4
r1
!s85 0
31
R35
!s107 C:/Users/camin/Documents/VanilaCore/core/wishbone_arbitrer.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/wishbone_arbitrer.sv|
!i113 1
R6
R7
vZeltaSoC
R0
R34
!i10b 1
!s100 ]7R@z?OBmMo0CJ:ClG71A0
I3]S3ZP<3RLdZL6U6fCChL2
R2
!s105 ZeltaSoC_sv_unit
S1
R3
w1608230755
8C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv
FC:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv
L0 4
R4
r1
!s85 0
31
R35
!s107 C:\Users\camin\Documents\VanilaCore\core\debug_def.sv|C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv|
!i113 1
R6
R7
n@zelta@so@c
