strict digraph "compose( ,  )" {
	node [label="\N"];
	"18:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f8135a66950>",
		def_var="['clk_en']",
		fillcolor=deepskyblue,
		label="18:AS
clk_en = ~reset;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['reset']"];
	"16:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f81357cebd0>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="16:AS
q = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"15:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f8135a63d10>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="15:AS
r_next = (reset)? 5'b00000 : r_reg ^ (r_reg >> 2) ^ (r_reg >> 4);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['reset', 'r_reg', 'r_reg', 'r_reg']"];
	"17:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f8135a7dc50>",
		def_var="['feedback_value']",
		fillcolor=deepskyblue,
		label="17:AS
feedback_value = r_reg[2] ^ r_reg[4];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'r_reg']"];
}
