Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Wed Oct  3 14:59:05 2018
| Host         : MiddleEarth running 64-bit unknown
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      5 |            3 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              72 |           20 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              15 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------+--------------------------------+------------------+----------------+
|     Clock Signal     | Enable Signal |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------------+---------------+--------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | deb_btn1/E[0] | deb_btn1/SR[0]                 |                1 |              5 |
|  CLK100MHZ_IBUF_BUFG | deb_btn2/E[0] | deb_btn2/SR[0]                 |                1 |              5 |
|  CLK100MHZ_IBUF_BUFG | deb_btn0/E[0] | deb_btn0/SR[0]                 |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG |               | deb_btn3/counter[0]_i_1__2_n_0 |                5 |             18 |
|  CLK100MHZ_IBUF_BUFG |               | deb_btn0/counter[0]_i_1_n_0    |                5 |             18 |
|  CLK100MHZ_IBUF_BUFG |               | deb_btn2/counter[0]_i_1__1_n_0 |                5 |             18 |
|  CLK100MHZ_IBUF_BUFG |               | deb_btn1/counter[0]_i_1__0_n_0 |                5 |             18 |
|  CLK100MHZ_IBUF_BUFG |               |                                |               16 |             32 |
+----------------------+---------------+--------------------------------+------------------+----------------+


