Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date             : Tue Feb 11 09:31:57 2025
| Host             : DESKTOP-T3E75FC running 64-bit major release  (build 9200)
| Command          : report_power -file tangerineA7_100_wrapper_power_routed.rpt -pb tangerineA7_100_wrapper_power_summary_routed.pb -rpx tangerineA7_100_wrapper_power_routed.rpx
| Design           : tangerineA7_100_wrapper
| Device           : xc7a100tfgg676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.479        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.380        |
| Device Static (W)        | 0.099        |
| Effective TJA (C/W)      | 2.6          |
| Max Ambient (C)          | 83.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.014 |        8 |       --- |             --- |
| Slice Logic             |     0.006 |     7688 |       --- |             --- |
|   LUT as Logic          |     0.005 |     3678 |     63400 |            5.80 |
|   CARRY4                |    <0.001 |      281 |     15850 |            1.77 |
|   Register              |    <0.001 |     2698 |    126800 |            2.13 |
|   F7/F8 Muxes           |    <0.001 |      283 |     63400 |            0.45 |
|   LUT as Shift Register |    <0.001 |        3 |     19000 |            0.02 |
|   Others                |     0.000 |      118 |       --- |             --- |
| Signals                 |     0.009 |     6521 |       --- |             --- |
| Block RAM               |     0.020 |       17 |       135 |           12.59 |
| MMCM                    |     0.187 |        2 |         6 |           33.33 |
| DSPs                    |     0.005 |       12 |       240 |            5.00 |
| I/O                     |     0.139 |       16 |       300 |            5.33 |
| Static Power            |     0.099 |          |           |                 |
| Total                   |     0.479 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.071 |       0.055 |      0.016 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.122 |       0.104 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.045 |       0.041 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------+-----------------------------------------------------------------------+-----------------+
| Clock                                | Domain                                                                | Constraint (ns) |
+--------------------------------------+-----------------------------------------------------------------------+-----------------+
| clk100_tangerineA7_100_clk_wiz_1_0   | tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0   |            10.0 |
| clk320_tangerineA7_100_clk_wiz_0_0   | tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0   |             3.1 |
| clk64_tangerineA7_100_clk_wiz_0_0    | tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0    |            15.6 |
| clkfbout_tangerineA7_100_clk_wiz_0_0 | tangerineA7_100_i/clk_wiz_0/inst/clkfbout_tangerineA7_100_clk_wiz_0_0 |           100.0 |
| clkfbout_tangerineA7_100_clk_wiz_1_0 | tangerineA7_100_i/clk_wiz_1/inst/clkfbout_tangerineA7_100_clk_wiz_1_0 |            20.0 |
| sysClk50                             | sysClk50                                                              |            20.0 |
+--------------------------------------+-----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| tangerineA7_100_wrapper |     0.380 |
|   tangerineA7_100_i     |     0.378 |
|     clk_wiz_0           |     0.087 |
|       inst              |     0.087 |
|     clk_wiz_1           |     0.101 |
|       inst              |     0.101 |
|     hdmiOut_0           |     0.141 |
|       U0                |     0.141 |
|     tangerineSOC_0      |     0.048 |
|       U0                |     0.048 |
+-------------------------+-----------+


