[GENERAL]
model_files: ../verilog/bin_gray_conversion.v[oh_gray2gray]

[DEFAULT]
bmc_length: 80
trace_prefix: trace_binbin
trace_vars_change: True
trace_all_vars: True
# performance is much better with btor: pysmt-install --btor
solver_name: btor

[preserved-values]
description: "Conversion is symmetric"
properties: in = out
verification: safety
prove: True
