// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module correlator (
        ap_clk,
        ap_rst,
        phaseClass_V,
        cor_phaseClass15_V_15,
        cor_phaseClass15_V_14,
        cor_phaseClass15_V_13,
        cor_phaseClass15_V_12,
        cor_phaseClass15_V_11,
        cor_phaseClass15_V_10,
        cor_phaseClass15_V_9,
        cor_phaseClass15_V_8,
        cor_phaseClass15_V_7,
        cor_phaseClass15_V_6,
        cor_phaseClass15_V_5,
        cor_phaseClass15_V_4,
        cor_phaseClass15_V_3,
        cor_phaseClass15_V_2,
        cor_phaseClass15_V_1,
        cor_phaseClass15_V_0,
        cor_phaseClass14_V_15,
        cor_phaseClass14_V_14,
        cor_phaseClass14_V_13,
        cor_phaseClass14_V_12,
        cor_phaseClass14_V_11,
        cor_phaseClass14_V_10,
        cor_phaseClass14_V_9,
        cor_phaseClass14_V_8,
        cor_phaseClass14_V_7,
        cor_phaseClass14_V_6,
        cor_phaseClass14_V_5,
        cor_phaseClass14_V_4,
        cor_phaseClass14_V_3,
        cor_phaseClass14_V_2,
        cor_phaseClass14_V_1,
        cor_phaseClass14_V_0,
        cor_phaseClass13_V_15,
        cor_phaseClass13_V_14,
        cor_phaseClass13_V_13,
        cor_phaseClass13_V_12,
        cor_phaseClass13_V_11,
        cor_phaseClass13_V_10,
        cor_phaseClass13_V_9,
        cor_phaseClass13_V_8,
        cor_phaseClass13_V_7,
        cor_phaseClass13_V_6,
        cor_phaseClass13_V_5,
        cor_phaseClass13_V_4,
        cor_phaseClass13_V_3,
        cor_phaseClass13_V_2,
        cor_phaseClass13_V_1,
        cor_phaseClass13_V_0,
        cor_phaseClass12_V_15,
        cor_phaseClass12_V_14,
        cor_phaseClass12_V_13,
        cor_phaseClass12_V_12,
        cor_phaseClass12_V_11,
        cor_phaseClass12_V_10,
        cor_phaseClass12_V_9,
        cor_phaseClass12_V_8,
        cor_phaseClass12_V_7,
        cor_phaseClass12_V_6,
        cor_phaseClass12_V_5,
        cor_phaseClass12_V_4,
        cor_phaseClass12_V_3,
        cor_phaseClass12_V_2,
        cor_phaseClass12_V_1,
        cor_phaseClass12_V_0,
        cor_phaseClass11_V_15,
        cor_phaseClass11_V_14,
        cor_phaseClass11_V_13,
        cor_phaseClass11_V_12,
        cor_phaseClass11_V_11,
        cor_phaseClass11_V_10,
        cor_phaseClass11_V_9,
        cor_phaseClass11_V_8,
        cor_phaseClass11_V_7,
        cor_phaseClass11_V_6,
        cor_phaseClass11_V_5,
        cor_phaseClass11_V_4,
        cor_phaseClass11_V_3,
        cor_phaseClass11_V_2,
        cor_phaseClass11_V_1,
        cor_phaseClass11_V_0,
        cor_phaseClass10_V_15,
        cor_phaseClass10_V_14,
        cor_phaseClass10_V_13,
        cor_phaseClass10_V_12,
        cor_phaseClass10_V_11,
        cor_phaseClass10_V_10,
        cor_phaseClass10_V_9,
        cor_phaseClass10_V_8,
        cor_phaseClass10_V_7,
        cor_phaseClass10_V_6,
        cor_phaseClass10_V_5,
        cor_phaseClass10_V_4,
        cor_phaseClass10_V_3,
        cor_phaseClass10_V_2,
        cor_phaseClass10_V_1,
        cor_phaseClass10_V_0,
        cor_phaseClass9_V_15,
        cor_phaseClass9_V_14,
        cor_phaseClass9_V_13,
        cor_phaseClass9_V_12,
        cor_phaseClass9_V_11,
        cor_phaseClass9_V_10,
        cor_phaseClass9_V_9,
        cor_phaseClass9_V_8,
        cor_phaseClass9_V_7,
        cor_phaseClass9_V_6,
        cor_phaseClass9_V_5,
        cor_phaseClass9_V_4,
        cor_phaseClass9_V_3,
        cor_phaseClass9_V_2,
        cor_phaseClass9_V_1,
        cor_phaseClass9_V_0,
        cor_phaseClass8_V_15,
        cor_phaseClass8_V_14,
        cor_phaseClass8_V_13,
        cor_phaseClass8_V_12,
        cor_phaseClass8_V_11,
        cor_phaseClass8_V_10,
        cor_phaseClass8_V_9,
        cor_phaseClass8_V_8,
        cor_phaseClass8_V_7,
        cor_phaseClass8_V_6,
        cor_phaseClass8_V_5,
        cor_phaseClass8_V_4,
        cor_phaseClass8_V_3,
        cor_phaseClass8_V_2,
        cor_phaseClass8_V_1,
        cor_phaseClass8_V_0,
        cor_phaseClass7_V_15,
        cor_phaseClass7_V_14,
        cor_phaseClass7_V_13,
        cor_phaseClass7_V_12,
        cor_phaseClass7_V_11,
        cor_phaseClass7_V_10,
        cor_phaseClass7_V_9,
        cor_phaseClass7_V_8,
        cor_phaseClass7_V_7,
        cor_phaseClass7_V_6,
        cor_phaseClass7_V_5,
        cor_phaseClass7_V_4,
        cor_phaseClass7_V_3,
        cor_phaseClass7_V_2,
        cor_phaseClass7_V_1,
        cor_phaseClass7_V_0,
        cor_phaseClass6_V_15,
        cor_phaseClass6_V_14,
        cor_phaseClass6_V_13,
        cor_phaseClass6_V_12,
        cor_phaseClass6_V_11,
        cor_phaseClass6_V_10,
        cor_phaseClass6_V_9,
        cor_phaseClass6_V_8,
        cor_phaseClass6_V_7,
        cor_phaseClass6_V_6,
        cor_phaseClass6_V_5,
        cor_phaseClass6_V_4,
        cor_phaseClass6_V_3,
        cor_phaseClass6_V_2,
        cor_phaseClass6_V_1,
        cor_phaseClass6_V_0,
        cor_phaseClass5_V_15,
        cor_phaseClass5_V_14,
        cor_phaseClass5_V_13,
        cor_phaseClass5_V_12,
        cor_phaseClass5_V_11,
        cor_phaseClass5_V_10,
        cor_phaseClass5_V_9,
        cor_phaseClass5_V_8,
        cor_phaseClass5_V_7,
        cor_phaseClass5_V_6,
        cor_phaseClass5_V_5,
        cor_phaseClass5_V_4,
        cor_phaseClass5_V_3,
        cor_phaseClass5_V_2,
        cor_phaseClass5_V_1,
        cor_phaseClass5_V_0,
        cor_phaseClass4_V_15,
        cor_phaseClass4_V_14,
        cor_phaseClass4_V_13,
        cor_phaseClass4_V_12,
        cor_phaseClass4_V_11,
        cor_phaseClass4_V_10,
        cor_phaseClass4_V_9,
        cor_phaseClass4_V_8,
        cor_phaseClass4_V_7,
        cor_phaseClass4_V_6,
        cor_phaseClass4_V_5,
        cor_phaseClass4_V_4,
        cor_phaseClass4_V_3,
        cor_phaseClass4_V_2,
        cor_phaseClass4_V_1,
        cor_phaseClass4_V_0,
        cor_phaseClass3_V_15,
        cor_phaseClass3_V_14,
        cor_phaseClass3_V_13,
        cor_phaseClass3_V_12,
        cor_phaseClass3_V_11,
        cor_phaseClass3_V_10,
        cor_phaseClass3_V_9,
        cor_phaseClass3_V_8,
        cor_phaseClass3_V_7,
        cor_phaseClass3_V_6,
        cor_phaseClass3_V_5,
        cor_phaseClass3_V_4,
        cor_phaseClass3_V_3,
        cor_phaseClass3_V_2,
        cor_phaseClass3_V_1,
        cor_phaseClass3_V_0,
        cor_phaseClass2_V_15,
        cor_phaseClass2_V_14,
        cor_phaseClass2_V_13,
        cor_phaseClass2_V_12,
        cor_phaseClass2_V_11,
        cor_phaseClass2_V_10,
        cor_phaseClass2_V_9,
        cor_phaseClass2_V_8,
        cor_phaseClass2_V_7,
        cor_phaseClass2_V_6,
        cor_phaseClass2_V_5,
        cor_phaseClass2_V_4,
        cor_phaseClass2_V_3,
        cor_phaseClass2_V_2,
        cor_phaseClass2_V_1,
        cor_phaseClass2_V_0,
        cor_phaseClass1_V_15,
        cor_phaseClass1_V_14,
        cor_phaseClass1_V_13,
        cor_phaseClass1_V_12,
        cor_phaseClass1_V_11,
        cor_phaseClass1_V_10,
        cor_phaseClass1_V_9,
        cor_phaseClass1_V_8,
        cor_phaseClass1_V_7,
        cor_phaseClass1_V_6,
        cor_phaseClass1_V_5,
        cor_phaseClass1_V_4,
        cor_phaseClass1_V_3,
        cor_phaseClass1_V_2,
        cor_phaseClass1_V_1,
        cor_phaseClass1_V_0,
        cor_phaseClass0_V_15,
        cor_phaseClass0_V_14,
        cor_phaseClass0_V_13,
        cor_phaseClass0_V_12,
        cor_phaseClass0_V_11,
        cor_phaseClass0_V_10,
        cor_phaseClass0_V_9,
        cor_phaseClass0_V_8,
        cor_phaseClass0_V_7,
        cor_phaseClass0_V_6,
        cor_phaseClass0_V_5,
        cor_phaseClass0_V_4,
        cor_phaseClass0_V_3,
        cor_phaseClass0_V_2,
        cor_phaseClass0_V_1,
        cor_phaseClass0_V_0,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [3:0] phaseClass_V;
input  [31:0] cor_phaseClass15_V_15;
input  [31:0] cor_phaseClass15_V_14;
input  [31:0] cor_phaseClass15_V_13;
input  [31:0] cor_phaseClass15_V_12;
input  [31:0] cor_phaseClass15_V_11;
input  [31:0] cor_phaseClass15_V_10;
input  [31:0] cor_phaseClass15_V_9;
input  [31:0] cor_phaseClass15_V_8;
input  [31:0] cor_phaseClass15_V_7;
input  [31:0] cor_phaseClass15_V_6;
input  [31:0] cor_phaseClass15_V_5;
input  [31:0] cor_phaseClass15_V_4;
input  [20:0] cor_phaseClass15_V_3;
input  [20:0] cor_phaseClass15_V_2;
input  [20:0] cor_phaseClass15_V_1;
input  [20:0] cor_phaseClass15_V_0;
input  [31:0] cor_phaseClass14_V_15;
input  [31:0] cor_phaseClass14_V_14;
input  [31:0] cor_phaseClass14_V_13;
input  [31:0] cor_phaseClass14_V_12;
input  [31:0] cor_phaseClass14_V_11;
input  [31:0] cor_phaseClass14_V_10;
input  [31:0] cor_phaseClass14_V_9;
input  [31:0] cor_phaseClass14_V_8;
input  [31:0] cor_phaseClass14_V_7;
input  [31:0] cor_phaseClass14_V_6;
input  [31:0] cor_phaseClass14_V_5;
input  [31:0] cor_phaseClass14_V_4;
input  [20:0] cor_phaseClass14_V_3;
input  [20:0] cor_phaseClass14_V_2;
input  [20:0] cor_phaseClass14_V_1;
input  [20:0] cor_phaseClass14_V_0;
input  [31:0] cor_phaseClass13_V_15;
input  [31:0] cor_phaseClass13_V_14;
input  [31:0] cor_phaseClass13_V_13;
input  [31:0] cor_phaseClass13_V_12;
input  [31:0] cor_phaseClass13_V_11;
input  [31:0] cor_phaseClass13_V_10;
input  [31:0] cor_phaseClass13_V_9;
input  [31:0] cor_phaseClass13_V_8;
input  [31:0] cor_phaseClass13_V_7;
input  [31:0] cor_phaseClass13_V_6;
input  [31:0] cor_phaseClass13_V_5;
input  [31:0] cor_phaseClass13_V_4;
input  [20:0] cor_phaseClass13_V_3;
input  [20:0] cor_phaseClass13_V_2;
input  [20:0] cor_phaseClass13_V_1;
input  [20:0] cor_phaseClass13_V_0;
input  [31:0] cor_phaseClass12_V_15;
input  [31:0] cor_phaseClass12_V_14;
input  [31:0] cor_phaseClass12_V_13;
input  [31:0] cor_phaseClass12_V_12;
input  [31:0] cor_phaseClass12_V_11;
input  [31:0] cor_phaseClass12_V_10;
input  [31:0] cor_phaseClass12_V_9;
input  [31:0] cor_phaseClass12_V_8;
input  [31:0] cor_phaseClass12_V_7;
input  [31:0] cor_phaseClass12_V_6;
input  [31:0] cor_phaseClass12_V_5;
input  [31:0] cor_phaseClass12_V_4;
input  [20:0] cor_phaseClass12_V_3;
input  [20:0] cor_phaseClass12_V_2;
input  [20:0] cor_phaseClass12_V_1;
input  [20:0] cor_phaseClass12_V_0;
input  [31:0] cor_phaseClass11_V_15;
input  [31:0] cor_phaseClass11_V_14;
input  [31:0] cor_phaseClass11_V_13;
input  [31:0] cor_phaseClass11_V_12;
input  [31:0] cor_phaseClass11_V_11;
input  [31:0] cor_phaseClass11_V_10;
input  [31:0] cor_phaseClass11_V_9;
input  [31:0] cor_phaseClass11_V_8;
input  [31:0] cor_phaseClass11_V_7;
input  [31:0] cor_phaseClass11_V_6;
input  [31:0] cor_phaseClass11_V_5;
input  [31:0] cor_phaseClass11_V_4;
input  [20:0] cor_phaseClass11_V_3;
input  [20:0] cor_phaseClass11_V_2;
input  [20:0] cor_phaseClass11_V_1;
input  [20:0] cor_phaseClass11_V_0;
input  [31:0] cor_phaseClass10_V_15;
input  [31:0] cor_phaseClass10_V_14;
input  [31:0] cor_phaseClass10_V_13;
input  [31:0] cor_phaseClass10_V_12;
input  [31:0] cor_phaseClass10_V_11;
input  [31:0] cor_phaseClass10_V_10;
input  [31:0] cor_phaseClass10_V_9;
input  [31:0] cor_phaseClass10_V_8;
input  [31:0] cor_phaseClass10_V_7;
input  [31:0] cor_phaseClass10_V_6;
input  [31:0] cor_phaseClass10_V_5;
input  [31:0] cor_phaseClass10_V_4;
input  [20:0] cor_phaseClass10_V_3;
input  [20:0] cor_phaseClass10_V_2;
input  [20:0] cor_phaseClass10_V_1;
input  [20:0] cor_phaseClass10_V_0;
input  [31:0] cor_phaseClass9_V_15;
input  [31:0] cor_phaseClass9_V_14;
input  [31:0] cor_phaseClass9_V_13;
input  [31:0] cor_phaseClass9_V_12;
input  [31:0] cor_phaseClass9_V_11;
input  [31:0] cor_phaseClass9_V_10;
input  [31:0] cor_phaseClass9_V_9;
input  [31:0] cor_phaseClass9_V_8;
input  [31:0] cor_phaseClass9_V_7;
input  [31:0] cor_phaseClass9_V_6;
input  [31:0] cor_phaseClass9_V_5;
input  [31:0] cor_phaseClass9_V_4;
input  [20:0] cor_phaseClass9_V_3;
input  [20:0] cor_phaseClass9_V_2;
input  [20:0] cor_phaseClass9_V_1;
input  [20:0] cor_phaseClass9_V_0;
input  [31:0] cor_phaseClass8_V_15;
input  [31:0] cor_phaseClass8_V_14;
input  [31:0] cor_phaseClass8_V_13;
input  [31:0] cor_phaseClass8_V_12;
input  [31:0] cor_phaseClass8_V_11;
input  [31:0] cor_phaseClass8_V_10;
input  [31:0] cor_phaseClass8_V_9;
input  [31:0] cor_phaseClass8_V_8;
input  [31:0] cor_phaseClass8_V_7;
input  [31:0] cor_phaseClass8_V_6;
input  [31:0] cor_phaseClass8_V_5;
input  [31:0] cor_phaseClass8_V_4;
input  [20:0] cor_phaseClass8_V_3;
input  [20:0] cor_phaseClass8_V_2;
input  [20:0] cor_phaseClass8_V_1;
input  [20:0] cor_phaseClass8_V_0;
input  [31:0] cor_phaseClass7_V_15;
input  [31:0] cor_phaseClass7_V_14;
input  [31:0] cor_phaseClass7_V_13;
input  [31:0] cor_phaseClass7_V_12;
input  [31:0] cor_phaseClass7_V_11;
input  [31:0] cor_phaseClass7_V_10;
input  [31:0] cor_phaseClass7_V_9;
input  [31:0] cor_phaseClass7_V_8;
input  [31:0] cor_phaseClass7_V_7;
input  [31:0] cor_phaseClass7_V_6;
input  [31:0] cor_phaseClass7_V_5;
input  [31:0] cor_phaseClass7_V_4;
input  [20:0] cor_phaseClass7_V_3;
input  [20:0] cor_phaseClass7_V_2;
input  [20:0] cor_phaseClass7_V_1;
input  [20:0] cor_phaseClass7_V_0;
input  [31:0] cor_phaseClass6_V_15;
input  [31:0] cor_phaseClass6_V_14;
input  [31:0] cor_phaseClass6_V_13;
input  [31:0] cor_phaseClass6_V_12;
input  [31:0] cor_phaseClass6_V_11;
input  [31:0] cor_phaseClass6_V_10;
input  [31:0] cor_phaseClass6_V_9;
input  [31:0] cor_phaseClass6_V_8;
input  [31:0] cor_phaseClass6_V_7;
input  [31:0] cor_phaseClass6_V_6;
input  [31:0] cor_phaseClass6_V_5;
input  [31:0] cor_phaseClass6_V_4;
input  [20:0] cor_phaseClass6_V_3;
input  [20:0] cor_phaseClass6_V_2;
input  [20:0] cor_phaseClass6_V_1;
input  [20:0] cor_phaseClass6_V_0;
input  [31:0] cor_phaseClass5_V_15;
input  [31:0] cor_phaseClass5_V_14;
input  [31:0] cor_phaseClass5_V_13;
input  [31:0] cor_phaseClass5_V_12;
input  [31:0] cor_phaseClass5_V_11;
input  [31:0] cor_phaseClass5_V_10;
input  [31:0] cor_phaseClass5_V_9;
input  [31:0] cor_phaseClass5_V_8;
input  [31:0] cor_phaseClass5_V_7;
input  [31:0] cor_phaseClass5_V_6;
input  [31:0] cor_phaseClass5_V_5;
input  [31:0] cor_phaseClass5_V_4;
input  [20:0] cor_phaseClass5_V_3;
input  [20:0] cor_phaseClass5_V_2;
input  [20:0] cor_phaseClass5_V_1;
input  [20:0] cor_phaseClass5_V_0;
input  [31:0] cor_phaseClass4_V_15;
input  [31:0] cor_phaseClass4_V_14;
input  [31:0] cor_phaseClass4_V_13;
input  [31:0] cor_phaseClass4_V_12;
input  [31:0] cor_phaseClass4_V_11;
input  [31:0] cor_phaseClass4_V_10;
input  [31:0] cor_phaseClass4_V_9;
input  [31:0] cor_phaseClass4_V_8;
input  [31:0] cor_phaseClass4_V_7;
input  [31:0] cor_phaseClass4_V_6;
input  [31:0] cor_phaseClass4_V_5;
input  [31:0] cor_phaseClass4_V_4;
input  [20:0] cor_phaseClass4_V_3;
input  [20:0] cor_phaseClass4_V_2;
input  [20:0] cor_phaseClass4_V_1;
input  [20:0] cor_phaseClass4_V_0;
input  [31:0] cor_phaseClass3_V_15;
input  [31:0] cor_phaseClass3_V_14;
input  [31:0] cor_phaseClass3_V_13;
input  [31:0] cor_phaseClass3_V_12;
input  [31:0] cor_phaseClass3_V_11;
input  [31:0] cor_phaseClass3_V_10;
input  [31:0] cor_phaseClass3_V_9;
input  [31:0] cor_phaseClass3_V_8;
input  [31:0] cor_phaseClass3_V_7;
input  [31:0] cor_phaseClass3_V_6;
input  [31:0] cor_phaseClass3_V_5;
input  [31:0] cor_phaseClass3_V_4;
input  [20:0] cor_phaseClass3_V_3;
input  [20:0] cor_phaseClass3_V_2;
input  [20:0] cor_phaseClass3_V_1;
input  [20:0] cor_phaseClass3_V_0;
input  [31:0] cor_phaseClass2_V_15;
input  [31:0] cor_phaseClass2_V_14;
input  [31:0] cor_phaseClass2_V_13;
input  [31:0] cor_phaseClass2_V_12;
input  [31:0] cor_phaseClass2_V_11;
input  [31:0] cor_phaseClass2_V_10;
input  [31:0] cor_phaseClass2_V_9;
input  [31:0] cor_phaseClass2_V_8;
input  [31:0] cor_phaseClass2_V_7;
input  [31:0] cor_phaseClass2_V_6;
input  [31:0] cor_phaseClass2_V_5;
input  [31:0] cor_phaseClass2_V_4;
input  [20:0] cor_phaseClass2_V_3;
input  [20:0] cor_phaseClass2_V_2;
input  [20:0] cor_phaseClass2_V_1;
input  [20:0] cor_phaseClass2_V_0;
input  [31:0] cor_phaseClass1_V_15;
input  [31:0] cor_phaseClass1_V_14;
input  [31:0] cor_phaseClass1_V_13;
input  [31:0] cor_phaseClass1_V_12;
input  [31:0] cor_phaseClass1_V_11;
input  [31:0] cor_phaseClass1_V_10;
input  [31:0] cor_phaseClass1_V_9;
input  [31:0] cor_phaseClass1_V_8;
input  [31:0] cor_phaseClass1_V_7;
input  [31:0] cor_phaseClass1_V_6;
input  [31:0] cor_phaseClass1_V_5;
input  [31:0] cor_phaseClass1_V_4;
input  [20:0] cor_phaseClass1_V_3;
input  [20:0] cor_phaseClass1_V_2;
input  [20:0] cor_phaseClass1_V_1;
input  [20:0] cor_phaseClass1_V_0;
input  [31:0] cor_phaseClass0_V_15;
input  [31:0] cor_phaseClass0_V_14;
input  [31:0] cor_phaseClass0_V_13;
input  [31:0] cor_phaseClass0_V_12;
input  [31:0] cor_phaseClass0_V_11;
input  [31:0] cor_phaseClass0_V_10;
input  [31:0] cor_phaseClass0_V_9;
input  [31:0] cor_phaseClass0_V_8;
input  [31:0] cor_phaseClass0_V_7;
input  [31:0] cor_phaseClass0_V_6;
input  [31:0] cor_phaseClass0_V_5;
input  [31:0] cor_phaseClass0_V_4;
input  [20:0] cor_phaseClass0_V_3;
input  [20:0] cor_phaseClass0_V_2;
input  [20:0] cor_phaseClass0_V_1;
input  [20:0] cor_phaseClass0_V_0;
output  [31:0] ap_return;
input   ap_ce;

wire   [3:0] phaseClass_V_read_read_fu_556_p2;
reg   [3:0] phaseClass_V_read_reg_3361;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_pp0_stage0_flag00011001;
reg   [3:0] ap_reg_pp0_iter1_phaseClass_V_read_reg_3361;
wire   [31:0] tmp3_fu_680_p2;
reg   [31:0] tmp3_reg_3365;
wire   [31:0] tmp4_fu_686_p2;
reg   [31:0] tmp4_reg_3370;
wire   [31:0] tmp6_fu_716_p2;
reg   [31:0] tmp6_reg_3375;
wire   [31:0] tmp9_fu_722_p2;
reg   [31:0] tmp9_reg_3380;
wire   [22:0] tmp10_fu_738_p2;
reg   [22:0] tmp10_reg_3385;
wire   [31:0] tmp15_fu_780_p2;
reg   [31:0] tmp15_reg_3390;
wire   [31:0] tmp16_fu_786_p2;
reg   [31:0] tmp16_reg_3395;
wire   [31:0] tmp18_fu_816_p2;
reg   [31:0] tmp18_reg_3400;
wire   [31:0] tmp21_fu_822_p2;
reg   [31:0] tmp21_reg_3405;
wire   [22:0] tmp22_fu_838_p2;
reg   [22:0] tmp22_reg_3410;
wire   [31:0] tmp27_fu_880_p2;
reg   [31:0] tmp27_reg_3415;
wire   [31:0] tmp28_fu_886_p2;
reg   [31:0] tmp28_reg_3420;
wire   [31:0] tmp30_fu_916_p2;
reg   [31:0] tmp30_reg_3425;
wire   [31:0] tmp33_fu_922_p2;
reg   [31:0] tmp33_reg_3430;
wire   [22:0] tmp34_fu_938_p2;
reg   [22:0] tmp34_reg_3435;
wire   [31:0] tmp39_fu_980_p2;
reg   [31:0] tmp39_reg_3440;
wire   [31:0] tmp40_fu_986_p2;
reg   [31:0] tmp40_reg_3445;
wire   [31:0] tmp42_fu_1016_p2;
reg   [31:0] tmp42_reg_3450;
wire   [31:0] tmp45_fu_1022_p2;
reg   [31:0] tmp45_reg_3455;
wire   [22:0] tmp46_fu_1038_p2;
reg   [22:0] tmp46_reg_3460;
wire   [31:0] tmp51_fu_1080_p2;
reg   [31:0] tmp51_reg_3465;
wire   [31:0] tmp52_fu_1086_p2;
reg   [31:0] tmp52_reg_3470;
wire   [31:0] tmp54_fu_1116_p2;
reg   [31:0] tmp54_reg_3475;
wire   [31:0] tmp57_fu_1122_p2;
reg   [31:0] tmp57_reg_3480;
wire   [22:0] tmp58_fu_1138_p2;
reg   [22:0] tmp58_reg_3485;
wire   [31:0] tmp63_fu_1180_p2;
reg   [31:0] tmp63_reg_3490;
wire   [31:0] tmp64_fu_1186_p2;
reg   [31:0] tmp64_reg_3495;
wire   [31:0] tmp66_fu_1216_p2;
reg   [31:0] tmp66_reg_3500;
wire   [31:0] tmp69_fu_1222_p2;
reg   [31:0] tmp69_reg_3505;
wire   [22:0] tmp70_fu_1238_p2;
reg   [22:0] tmp70_reg_3510;
wire   [31:0] tmp75_fu_1280_p2;
reg   [31:0] tmp75_reg_3515;
wire   [31:0] tmp76_fu_1286_p2;
reg   [31:0] tmp76_reg_3520;
wire   [31:0] tmp78_fu_1316_p2;
reg   [31:0] tmp78_reg_3525;
wire   [31:0] tmp81_fu_1322_p2;
reg   [31:0] tmp81_reg_3530;
wire   [22:0] tmp82_fu_1338_p2;
reg   [22:0] tmp82_reg_3535;
wire   [31:0] tmp87_fu_1380_p2;
reg   [31:0] tmp87_reg_3540;
wire   [31:0] tmp88_fu_1386_p2;
reg   [31:0] tmp88_reg_3545;
wire   [31:0] tmp90_fu_1416_p2;
reg   [31:0] tmp90_reg_3550;
wire   [31:0] tmp93_fu_1422_p2;
reg   [31:0] tmp93_reg_3555;
wire   [22:0] tmp94_fu_1438_p2;
reg   [22:0] tmp94_reg_3560;
wire   [31:0] tmp99_fu_1480_p2;
reg   [31:0] tmp99_reg_3565;
wire   [31:0] tmp100_fu_1486_p2;
reg   [31:0] tmp100_reg_3570;
wire   [31:0] tmp102_fu_1516_p2;
reg   [31:0] tmp102_reg_3575;
wire   [31:0] tmp105_fu_1522_p2;
reg   [31:0] tmp105_reg_3580;
wire   [22:0] tmp106_fu_1538_p2;
reg   [22:0] tmp106_reg_3585;
wire   [31:0] tmp111_fu_1580_p2;
reg   [31:0] tmp111_reg_3590;
wire   [31:0] tmp112_fu_1586_p2;
reg   [31:0] tmp112_reg_3595;
wire   [31:0] tmp114_fu_1616_p2;
reg   [31:0] tmp114_reg_3600;
wire   [31:0] tmp117_fu_1622_p2;
reg   [31:0] tmp117_reg_3605;
wire   [22:0] tmp118_fu_1638_p2;
reg   [22:0] tmp118_reg_3610;
wire   [31:0] tmp123_fu_1680_p2;
reg   [31:0] tmp123_reg_3615;
wire   [31:0] tmp124_fu_1686_p2;
reg   [31:0] tmp124_reg_3620;
wire   [31:0] tmp126_fu_1716_p2;
reg   [31:0] tmp126_reg_3625;
wire   [31:0] tmp129_fu_1722_p2;
reg   [31:0] tmp129_reg_3630;
wire   [22:0] tmp130_fu_1738_p2;
reg   [22:0] tmp130_reg_3635;
wire   [31:0] tmp135_fu_1780_p2;
reg   [31:0] tmp135_reg_3640;
wire   [31:0] tmp136_fu_1786_p2;
reg   [31:0] tmp136_reg_3645;
wire   [31:0] tmp138_fu_1816_p2;
reg   [31:0] tmp138_reg_3650;
wire   [31:0] tmp141_fu_1822_p2;
reg   [31:0] tmp141_reg_3655;
wire   [22:0] tmp142_fu_1838_p2;
reg   [22:0] tmp142_reg_3660;
wire   [31:0] tmp147_fu_1880_p2;
reg   [31:0] tmp147_reg_3665;
wire   [31:0] tmp148_fu_1886_p2;
reg   [31:0] tmp148_reg_3670;
wire   [31:0] tmp150_fu_1916_p2;
reg   [31:0] tmp150_reg_3675;
wire   [31:0] tmp153_fu_1922_p2;
reg   [31:0] tmp153_reg_3680;
wire   [22:0] tmp154_fu_1938_p2;
reg   [22:0] tmp154_reg_3685;
wire   [31:0] tmp159_fu_1980_p2;
reg   [31:0] tmp159_reg_3690;
wire   [31:0] tmp160_fu_1986_p2;
reg   [31:0] tmp160_reg_3695;
wire   [31:0] tmp162_fu_2016_p2;
reg   [31:0] tmp162_reg_3700;
wire   [31:0] tmp165_fu_2022_p2;
reg   [31:0] tmp165_reg_3705;
wire   [22:0] tmp166_fu_2038_p2;
reg   [22:0] tmp166_reg_3710;
wire   [31:0] tmp171_fu_2080_p2;
reg   [31:0] tmp171_reg_3715;
wire   [31:0] tmp172_fu_2086_p2;
reg   [31:0] tmp172_reg_3720;
wire   [31:0] tmp174_fu_2116_p2;
reg   [31:0] tmp174_reg_3725;
wire   [31:0] tmp177_fu_2122_p2;
reg   [31:0] tmp177_reg_3730;
wire   [22:0] tmp178_fu_2138_p2;
reg   [22:0] tmp178_reg_3735;
wire   [31:0] tmp183_fu_2180_p2;
reg   [31:0] tmp183_reg_3740;
wire   [31:0] tmp184_fu_2186_p2;
reg   [31:0] tmp184_reg_3745;
wire   [31:0] tmp186_fu_2216_p2;
reg   [31:0] tmp186_reg_3750;
wire   [31:0] tmp189_fu_2222_p2;
reg   [31:0] tmp189_reg_3755;
wire   [22:0] tmp190_fu_2238_p2;
reg   [22:0] tmp190_reg_3760;
wire   [31:0] p_Val2_96_s_fu_2280_p2;
reg   [31:0] p_Val2_96_s_reg_3765;
wire   [31:0] p_Val2_93_7_fu_2305_p2;
reg   [31:0] p_Val2_93_7_reg_3770;
wire   [31:0] p_Val2_90_s_fu_2347_p2;
reg   [31:0] p_Val2_90_s_reg_3775;
wire   [31:0] p_Val2_87_7_fu_2372_p2;
reg   [31:0] p_Val2_87_7_reg_3780;
wire   [31:0] p_Val2_84_s_fu_2414_p2;
reg   [31:0] p_Val2_84_s_reg_3785;
wire   [31:0] p_Val2_81_7_fu_2439_p2;
reg   [31:0] p_Val2_81_7_reg_3790;
wire   [31:0] p_Val2_78_s_fu_2481_p2;
reg   [31:0] p_Val2_78_s_reg_3795;
wire   [31:0] p_Val2_75_7_fu_2506_p2;
reg   [31:0] p_Val2_75_7_reg_3800;
wire   [31:0] p_Val2_72_s_fu_2548_p2;
reg   [31:0] p_Val2_72_s_reg_3805;
wire   [31:0] p_Val2_69_7_fu_2573_p2;
reg   [31:0] p_Val2_69_7_reg_3810;
wire   [31:0] p_Val2_66_s_fu_2615_p2;
reg   [31:0] p_Val2_66_s_reg_3815;
wire   [31:0] p_Val2_63_7_fu_2640_p2;
reg   [31:0] p_Val2_63_7_reg_3820;
wire   [31:0] p_Val2_60_s_fu_2682_p2;
reg   [31:0] p_Val2_60_s_reg_3825;
wire   [31:0] p_Val2_57_7_fu_2707_p2;
reg   [31:0] p_Val2_57_7_reg_3830;
wire   [31:0] p_Val2_54_s_fu_2749_p2;
reg   [31:0] p_Val2_54_s_reg_3835;
wire   [31:0] p_Val2_51_7_fu_2774_p2;
reg   [31:0] p_Val2_51_7_reg_3840;
wire   [31:0] p_Val2_48_s_fu_2816_p2;
reg   [31:0] p_Val2_48_s_reg_3845;
wire   [31:0] p_Val2_45_7_fu_2841_p2;
reg   [31:0] p_Val2_45_7_reg_3850;
wire   [31:0] p_Val2_42_s_fu_2883_p2;
reg   [31:0] p_Val2_42_s_reg_3855;
wire   [31:0] p_Val2_39_7_fu_2908_p2;
reg   [31:0] p_Val2_39_7_reg_3860;
wire   [31:0] p_Val2_36_s_fu_2950_p2;
reg   [31:0] p_Val2_36_s_reg_3865;
wire   [31:0] p_Val2_33_7_fu_2975_p2;
reg   [31:0] p_Val2_33_7_reg_3870;
wire   [31:0] p_Val2_30_s_fu_3017_p2;
reg   [31:0] p_Val2_30_s_reg_3875;
wire   [31:0] p_Val2_27_7_fu_3042_p2;
reg   [31:0] p_Val2_27_7_reg_3880;
wire   [31:0] p_Val2_24_s_fu_3084_p2;
reg   [31:0] p_Val2_24_s_reg_3885;
wire   [31:0] p_Val2_21_7_fu_3109_p2;
reg   [31:0] p_Val2_21_7_reg_3890;
wire   [31:0] p_Val2_18_s_fu_3151_p2;
reg   [31:0] p_Val2_18_s_reg_3895;
wire   [31:0] p_Val2_15_7_fu_3176_p2;
reg   [31:0] p_Val2_15_7_reg_3900;
wire   [31:0] p_Val2_12_s_fu_3218_p2;
reg   [31:0] p_Val2_12_s_reg_3905;
wire   [31:0] p_Val2_9_7_fu_3243_p2;
reg   [31:0] p_Val2_9_7_reg_3910;
wire   [31:0] p_Val2_6_s_fu_3285_p2;
reg   [31:0] p_Val2_6_s_reg_3915;
wire   [31:0] p_Val2_3_7_fu_3310_p2;
reg   [31:0] p_Val2_3_7_reg_3920;
wire   [31:0] tmp_1_fu_3334_p3;
reg   [31:0] tmp_1_reg_3925;
wire  signed [41:0] OP1_V_cast_fu_3342_p1;
wire   [31:0] ap_phi_precharge_reg_pp0_iter0_p_Val2_s_reg_562;
reg   [31:0] ap_phi_precharge_reg_pp0_iter1_p_Val2_s_reg_562;
reg   [31:0] ap_phi_precharge_reg_pp0_iter2_p_Val2_s_reg_562;
reg   [31:0] ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562;
wire   [31:0] ap_phi_precharge_reg_pp0_iter0_p_Val2_1_reg_603;
reg   [31:0] ap_phi_precharge_reg_pp0_iter1_p_Val2_1_reg_603;
reg   [31:0] ap_phi_precharge_reg_pp0_iter2_p_Val2_1_reg_603;
reg   [31:0] ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603;
wire    ap_block_pp0_stage0_flag00000000;
wire  signed [31:0] extLd30_fu_676_p1;
wire  signed [21:0] extLd46_cast_fu_712_p1;
wire  signed [21:0] extLd45_cast_fu_704_p1;
wire   [21:0] tmp11_fu_728_p2;
wire  signed [22:0] extLd63_cast_fu_696_p1;
wire  signed [22:0] tmp11_cast_cast_fu_734_p1;
wire  signed [31:0] extLd29_fu_776_p1;
wire  signed [21:0] extLd44_cast_fu_812_p1;
wire  signed [21:0] extLd43_cast_fu_804_p1;
wire   [21:0] tmp23_fu_828_p2;
wire  signed [22:0] extLd61_cast_fu_796_p1;
wire  signed [22:0] tmp23_cast_cast_fu_834_p1;
wire  signed [31:0] extLd28_fu_876_p1;
wire  signed [21:0] extLd42_cast_fu_912_p1;
wire  signed [21:0] extLd41_cast_fu_904_p1;
wire   [21:0] tmp35_fu_928_p2;
wire  signed [22:0] extLd59_cast_fu_896_p1;
wire  signed [22:0] tmp35_cast_cast_fu_934_p1;
wire  signed [31:0] extLd27_fu_976_p1;
wire  signed [21:0] extLd40_cast_fu_1012_p1;
wire  signed [21:0] extLd39_cast_fu_1004_p1;
wire   [21:0] tmp47_fu_1028_p2;
wire  signed [22:0] extLd57_cast_fu_996_p1;
wire  signed [22:0] tmp47_cast_cast_fu_1034_p1;
wire  signed [31:0] extLd26_fu_1076_p1;
wire  signed [21:0] extLd38_cast_fu_1112_p1;
wire  signed [21:0] extLd37_cast_fu_1104_p1;
wire   [21:0] tmp59_fu_1128_p2;
wire  signed [22:0] extLd55_cast_fu_1096_p1;
wire  signed [22:0] tmp59_cast_cast_fu_1134_p1;
wire  signed [31:0] extLd25_fu_1176_p1;
wire  signed [21:0] extLd36_cast_fu_1212_p1;
wire  signed [21:0] extLd35_cast_fu_1204_p1;
wire   [21:0] tmp71_fu_1228_p2;
wire  signed [22:0] extLd53_cast_fu_1196_p1;
wire  signed [22:0] tmp71_cast_cast_fu_1234_p1;
wire  signed [31:0] extLd24_fu_1276_p1;
wire  signed [21:0] extLd34_cast_fu_1312_p1;
wire  signed [21:0] extLd33_cast_fu_1304_p1;
wire   [21:0] tmp83_fu_1328_p2;
wire  signed [22:0] extLd51_cast_fu_1296_p1;
wire  signed [22:0] tmp83_cast_cast_fu_1334_p1;
wire  signed [31:0] extLd23_fu_1376_p1;
wire  signed [21:0] extLd32_cast_fu_1412_p1;
wire  signed [21:0] extLd31_cast_fu_1404_p1;
wire   [21:0] tmp95_fu_1428_p2;
wire  signed [22:0] extLd49_cast_fu_1396_p1;
wire  signed [22:0] tmp95_cast_cast_fu_1434_p1;
wire  signed [31:0] extLd22_fu_1476_p1;
wire  signed [21:0] extLd30_cast_fu_1512_p1;
wire  signed [21:0] extLd29_cast_fu_1504_p1;
wire   [21:0] tmp107_fu_1528_p2;
wire  signed [22:0] extLd47_cast_fu_1496_p1;
wire  signed [22:0] tmp107_cast_cast_fu_1534_p1;
wire  signed [31:0] extLd21_fu_1576_p1;
wire  signed [21:0] extLd28_cast_fu_1612_p1;
wire  signed [21:0] extLd27_cast_fu_1604_p1;
wire   [21:0] tmp119_fu_1628_p2;
wire  signed [22:0] extLd14_cast_fu_1596_p1;
wire  signed [22:0] tmp119_cast_cast_fu_1634_p1;
wire  signed [31:0] extLd20_fu_1676_p1;
wire  signed [21:0] extLd26_cast_fu_1712_p1;
wire  signed [21:0] extLd25_cast_fu_1704_p1;
wire   [21:0] tmp131_fu_1728_p2;
wire  signed [22:0] extLd12_cast_fu_1696_p1;
wire  signed [22:0] tmp131_cast_cast_fu_1734_p1;
wire  signed [31:0] extLd19_fu_1776_p1;
wire  signed [21:0] extLd24_cast_fu_1812_p1;
wire  signed [21:0] extLd23_cast_fu_1804_p1;
wire   [21:0] tmp143_fu_1828_p2;
wire  signed [22:0] extLd10_cast_fu_1796_p1;
wire  signed [22:0] tmp143_cast_cast_fu_1834_p1;
wire  signed [31:0] extLd18_fu_1876_p1;
wire  signed [21:0] extLd22_cast_fu_1912_p1;
wire  signed [21:0] extLd21_cast_fu_1904_p1;
wire   [21:0] tmp155_fu_1928_p2;
wire  signed [22:0] extLd8_cast_fu_1896_p1;
wire  signed [22:0] tmp155_cast_cast_fu_1934_p1;
wire  signed [31:0] extLd17_fu_1976_p1;
wire  signed [21:0] extLd20_cast_fu_2012_p1;
wire  signed [21:0] extLd19_cast_fu_2004_p1;
wire   [21:0] tmp167_fu_2028_p2;
wire  signed [22:0] extLd6_cast_fu_1996_p1;
wire  signed [22:0] tmp167_cast_cast_fu_2034_p1;
wire  signed [31:0] extLd16_fu_2076_p1;
wire  signed [21:0] extLd18_cast_fu_2112_p1;
wire  signed [21:0] extLd17_cast_fu_2104_p1;
wire   [21:0] tmp179_fu_2128_p2;
wire  signed [22:0] extLd4_cast_fu_2096_p1;
wire  signed [22:0] tmp179_cast_cast_fu_2134_p1;
wire  signed [31:0] extLd_fu_2176_p1;
wire  signed [21:0] extLd_cast_fu_2212_p1;
wire  signed [21:0] extLd16_cast_fu_2204_p1;
wire   [21:0] tmp191_fu_2228_p2;
wire  signed [22:0] extLd2_cast_fu_2196_p1;
wire  signed [22:0] tmp191_cast_cast_fu_2234_p1;
wire   [31:0] tmp1_fu_2264_p2;
wire   [31:0] tmp_fu_2270_p2;
wire   [31:0] tmp2_fu_2276_p2;
wire   [31:0] tmp7_fu_2286_p2;
wire  signed [31:0] tmp10_cast_fu_2297_p1;
wire   [31:0] tmp5_fu_2292_p2;
wire   [31:0] tmp8_fu_2300_p2;
wire   [31:0] tmp13_fu_2331_p2;
wire   [31:0] tmp12_fu_2337_p2;
wire   [31:0] tmp14_fu_2343_p2;
wire   [31:0] tmp19_fu_2353_p2;
wire  signed [31:0] tmp22_cast_fu_2364_p1;
wire   [31:0] tmp17_fu_2359_p2;
wire   [31:0] tmp20_fu_2367_p2;
wire   [31:0] tmp25_fu_2398_p2;
wire   [31:0] tmp24_fu_2404_p2;
wire   [31:0] tmp26_fu_2410_p2;
wire   [31:0] tmp31_fu_2420_p2;
wire  signed [31:0] tmp34_cast_fu_2431_p1;
wire   [31:0] tmp29_fu_2426_p2;
wire   [31:0] tmp32_fu_2434_p2;
wire   [31:0] tmp37_fu_2465_p2;
wire   [31:0] tmp36_fu_2471_p2;
wire   [31:0] tmp38_fu_2477_p2;
wire   [31:0] tmp43_fu_2487_p2;
wire  signed [31:0] tmp46_cast_fu_2498_p1;
wire   [31:0] tmp41_fu_2493_p2;
wire   [31:0] tmp44_fu_2501_p2;
wire   [31:0] tmp49_fu_2532_p2;
wire   [31:0] tmp48_fu_2538_p2;
wire   [31:0] tmp50_fu_2544_p2;
wire   [31:0] tmp55_fu_2554_p2;
wire  signed [31:0] tmp58_cast_fu_2565_p1;
wire   [31:0] tmp53_fu_2560_p2;
wire   [31:0] tmp56_fu_2568_p2;
wire   [31:0] tmp61_fu_2599_p2;
wire   [31:0] tmp60_fu_2605_p2;
wire   [31:0] tmp62_fu_2611_p2;
wire   [31:0] tmp67_fu_2621_p2;
wire  signed [31:0] tmp70_cast_fu_2632_p1;
wire   [31:0] tmp65_fu_2627_p2;
wire   [31:0] tmp68_fu_2635_p2;
wire   [31:0] tmp73_fu_2666_p2;
wire   [31:0] tmp72_fu_2672_p2;
wire   [31:0] tmp74_fu_2678_p2;
wire   [31:0] tmp79_fu_2688_p2;
wire  signed [31:0] tmp82_cast_fu_2699_p1;
wire   [31:0] tmp77_fu_2694_p2;
wire   [31:0] tmp80_fu_2702_p2;
wire   [31:0] tmp85_fu_2733_p2;
wire   [31:0] tmp84_fu_2739_p2;
wire   [31:0] tmp86_fu_2745_p2;
wire   [31:0] tmp91_fu_2755_p2;
wire  signed [31:0] tmp94_cast_fu_2766_p1;
wire   [31:0] tmp89_fu_2761_p2;
wire   [31:0] tmp92_fu_2769_p2;
wire   [31:0] tmp97_fu_2800_p2;
wire   [31:0] tmp96_fu_2806_p2;
wire   [31:0] tmp98_fu_2812_p2;
wire   [31:0] tmp103_fu_2822_p2;
wire  signed [31:0] tmp106_cast_fu_2833_p1;
wire   [31:0] tmp101_fu_2828_p2;
wire   [31:0] tmp104_fu_2836_p2;
wire   [31:0] tmp109_fu_2867_p2;
wire   [31:0] tmp108_fu_2873_p2;
wire   [31:0] tmp110_fu_2879_p2;
wire   [31:0] tmp115_fu_2889_p2;
wire  signed [31:0] tmp118_cast_fu_2900_p1;
wire   [31:0] tmp113_fu_2895_p2;
wire   [31:0] tmp116_fu_2903_p2;
wire   [31:0] tmp121_fu_2934_p2;
wire   [31:0] tmp120_fu_2940_p2;
wire   [31:0] tmp122_fu_2946_p2;
wire   [31:0] tmp127_fu_2956_p2;
wire  signed [31:0] tmp130_cast_fu_2967_p1;
wire   [31:0] tmp125_fu_2962_p2;
wire   [31:0] tmp128_fu_2970_p2;
wire   [31:0] tmp133_fu_3001_p2;
wire   [31:0] tmp132_fu_3007_p2;
wire   [31:0] tmp134_fu_3013_p2;
wire   [31:0] tmp139_fu_3023_p2;
wire  signed [31:0] tmp142_cast_fu_3034_p1;
wire   [31:0] tmp137_fu_3029_p2;
wire   [31:0] tmp140_fu_3037_p2;
wire   [31:0] tmp145_fu_3068_p2;
wire   [31:0] tmp144_fu_3074_p2;
wire   [31:0] tmp146_fu_3080_p2;
wire   [31:0] tmp151_fu_3090_p2;
wire  signed [31:0] tmp154_cast_fu_3101_p1;
wire   [31:0] tmp149_fu_3096_p2;
wire   [31:0] tmp152_fu_3104_p2;
wire   [31:0] tmp157_fu_3135_p2;
wire   [31:0] tmp156_fu_3141_p2;
wire   [31:0] tmp158_fu_3147_p2;
wire   [31:0] tmp163_fu_3157_p2;
wire  signed [31:0] tmp166_cast_fu_3168_p1;
wire   [31:0] tmp161_fu_3163_p2;
wire   [31:0] tmp164_fu_3171_p2;
wire   [31:0] tmp169_fu_3202_p2;
wire   [31:0] tmp168_fu_3208_p2;
wire   [31:0] tmp170_fu_3214_p2;
wire   [31:0] tmp175_fu_3224_p2;
wire  signed [31:0] tmp178_cast_fu_3235_p1;
wire   [31:0] tmp173_fu_3230_p2;
wire   [31:0] tmp176_fu_3238_p2;
wire   [31:0] tmp181_fu_3269_p2;
wire   [31:0] tmp180_fu_3275_p2;
wire   [31:0] tmp182_fu_3281_p2;
wire   [31:0] tmp187_fu_3291_p2;
wire  signed [31:0] tmp190_cast_fu_3302_p1;
wire   [31:0] tmp185_fu_3297_p2;
wire   [31:0] tmp188_fu_3305_p2;
wire   [0:0] tmp_s_fu_3316_p2;
wire   [31:0] p_Val2_2_fu_3328_p2;
wire   [31:0] p_Val2_s_4_fu_3322_p2;
wire  signed [31:0] grp_fu_3345_p0;
wire  signed [31:0] grp_fu_3345_p1;
wire   [41:0] grp_fu_3345_p2;
reg    grp_fu_3345_ce;

correlateTop_mul_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 42 ))
correlateTop_mul_bkb_U259(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3345_p0),
    .din1(grp_fu_3345_p1),
    .ce(grp_fu_3345_ce),
    .dout(grp_fu_3345_p2)
);

always @ (posedge ap_clk) begin
    if (~(1'b1 == 1'b1)) begin
        ap_phi_precharge_reg_pp0_iter1_p_Val2_1_reg_603 <= 32'd0;
    end else if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1))) begin
        ap_phi_precharge_reg_pp0_iter1_p_Val2_1_reg_603 <= ap_phi_precharge_reg_pp0_iter0_p_Val2_1_reg_603;
    end
end

always @ (posedge ap_clk) begin
    if (~(1'b1 == 1'b1)) begin
        ap_phi_precharge_reg_pp0_iter1_p_Val2_s_reg_562 <= 32'd0;
    end else if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1))) begin
        ap_phi_precharge_reg_pp0_iter1_p_Val2_s_reg_562 <= ap_phi_precharge_reg_pp0_iter0_p_Val2_s_reg_562;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1))) begin
        if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd0)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_6_s_reg_3915;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_12_s_reg_3905;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd2)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_18_s_reg_3895;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd3)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_24_s_reg_3885;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd4)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_30_s_reg_3875;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd5)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_36_s_reg_3865;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd6)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_42_s_reg_3855;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd7)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_48_s_reg_3845;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd8)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_54_s_reg_3835;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd9)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_60_s_reg_3825;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd10)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_66_s_reg_3815;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd11)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_72_s_reg_3805;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd12)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_78_s_reg_3795;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd13)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_84_s_reg_3785;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd14)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_90_s_reg_3775;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd15)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= p_Val2_96_s_reg_3765;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 <= ap_phi_precharge_reg_pp0_iter2_p_Val2_1_reg_603;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1))) begin
        if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd0)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_3_7_reg_3920;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_9_7_reg_3910;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd2)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_15_7_reg_3900;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd3)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_21_7_reg_3890;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd4)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_27_7_reg_3880;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd5)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_33_7_reg_3870;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd6)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_39_7_reg_3860;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd7)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_45_7_reg_3850;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd8)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_51_7_reg_3840;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd9)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_57_7_reg_3830;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd10)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_63_7_reg_3820;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd11)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_69_7_reg_3810;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd12)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_75_7_reg_3800;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd13)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_81_7_reg_3790;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd14)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_87_7_reg_3780;
        end else if ((ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 == 4'd15)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= p_Val2_93_7_reg_3770;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 <= ap_phi_precharge_reg_pp0_iter2_p_Val2_s_reg_562;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1))) begin
        ap_phi_precharge_reg_pp0_iter2_p_Val2_1_reg_603 <= ap_phi_precharge_reg_pp0_iter1_p_Val2_1_reg_603;
        ap_phi_precharge_reg_pp0_iter2_p_Val2_s_reg_562 <= ap_phi_precharge_reg_pp0_iter1_p_Val2_s_reg_562;
        ap_reg_pp0_iter1_phaseClass_V_read_reg_3361 <= phaseClass_V_read_reg_3361;
        phaseClass_V_read_reg_3361 <= phaseClass_V;
        tmp_1_reg_3925 <= tmp_1_fu_3334_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_reg_3361 == 4'd1))) begin
        p_Val2_12_s_reg_3905 <= p_Val2_12_s_fu_3218_p2;
        p_Val2_9_7_reg_3910 <= p_Val2_9_7_fu_3243_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_reg_3361 == 4'd2))) begin
        p_Val2_15_7_reg_3900 <= p_Val2_15_7_fu_3176_p2;
        p_Val2_18_s_reg_3895 <= p_Val2_18_s_fu_3151_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_reg_3361 == 4'd3))) begin
        p_Val2_21_7_reg_3890 <= p_Val2_21_7_fu_3109_p2;
        p_Val2_24_s_reg_3885 <= p_Val2_24_s_fu_3084_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_reg_3361 == 4'd4))) begin
        p_Val2_27_7_reg_3880 <= p_Val2_27_7_fu_3042_p2;
        p_Val2_30_s_reg_3875 <= p_Val2_30_s_fu_3017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_reg_3361 == 4'd5))) begin
        p_Val2_33_7_reg_3870 <= p_Val2_33_7_fu_2975_p2;
        p_Val2_36_s_reg_3865 <= p_Val2_36_s_fu_2950_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_reg_3361 == 4'd6))) begin
        p_Val2_39_7_reg_3860 <= p_Val2_39_7_fu_2908_p2;
        p_Val2_42_s_reg_3855 <= p_Val2_42_s_fu_2883_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_reg_3361 == 4'd0))) begin
        p_Val2_3_7_reg_3920 <= p_Val2_3_7_fu_3310_p2;
        p_Val2_6_s_reg_3915 <= p_Val2_6_s_fu_3285_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_reg_3361 == 4'd7))) begin
        p_Val2_45_7_reg_3850 <= p_Val2_45_7_fu_2841_p2;
        p_Val2_48_s_reg_3845 <= p_Val2_48_s_fu_2816_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_reg_3361 == 4'd8))) begin
        p_Val2_51_7_reg_3840 <= p_Val2_51_7_fu_2774_p2;
        p_Val2_54_s_reg_3835 <= p_Val2_54_s_fu_2749_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_reg_3361 == 4'd9))) begin
        p_Val2_57_7_reg_3830 <= p_Val2_57_7_fu_2707_p2;
        p_Val2_60_s_reg_3825 <= p_Val2_60_s_fu_2682_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_reg_3361 == 4'd10))) begin
        p_Val2_63_7_reg_3820 <= p_Val2_63_7_fu_2640_p2;
        p_Val2_66_s_reg_3815 <= p_Val2_66_s_fu_2615_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_reg_3361 == 4'd11))) begin
        p_Val2_69_7_reg_3810 <= p_Val2_69_7_fu_2573_p2;
        p_Val2_72_s_reg_3805 <= p_Val2_72_s_fu_2548_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_reg_3361 == 4'd12))) begin
        p_Val2_75_7_reg_3800 <= p_Val2_75_7_fu_2506_p2;
        p_Val2_78_s_reg_3795 <= p_Val2_78_s_fu_2481_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_reg_3361 == 4'd13))) begin
        p_Val2_81_7_reg_3790 <= p_Val2_81_7_fu_2439_p2;
        p_Val2_84_s_reg_3785 <= p_Val2_84_s_fu_2414_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_reg_3361 == 4'd14))) begin
        p_Val2_87_7_reg_3780 <= p_Val2_87_7_fu_2372_p2;
        p_Val2_90_s_reg_3775 <= p_Val2_90_s_fu_2347_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_reg_3361 == 4'd15))) begin
        p_Val2_93_7_reg_3770 <= p_Val2_93_7_fu_2305_p2;
        p_Val2_96_s_reg_3765 <= p_Val2_96_s_fu_2280_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_556_p2 == 4'd7))) begin
        tmp100_reg_3570 <= tmp100_fu_1486_p2;
        tmp102_reg_3575 <= tmp102_fu_1516_p2;
        tmp105_reg_3580 <= tmp105_fu_1522_p2;
        tmp106_reg_3585 <= tmp106_fu_1538_p2;
        tmp99_reg_3565 <= tmp99_fu_1480_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_556_p2 == 4'd15))) begin
        tmp10_reg_3385 <= tmp10_fu_738_p2;
        tmp3_reg_3365 <= tmp3_fu_680_p2;
        tmp4_reg_3370 <= tmp4_fu_686_p2;
        tmp6_reg_3375 <= tmp6_fu_716_p2;
        tmp9_reg_3380 <= tmp9_fu_722_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_556_p2 == 4'd6))) begin
        tmp111_reg_3590 <= tmp111_fu_1580_p2;
        tmp112_reg_3595 <= tmp112_fu_1586_p2;
        tmp114_reg_3600 <= tmp114_fu_1616_p2;
        tmp117_reg_3605 <= tmp117_fu_1622_p2;
        tmp118_reg_3610 <= tmp118_fu_1638_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_556_p2 == 4'd5))) begin
        tmp123_reg_3615 <= tmp123_fu_1680_p2;
        tmp124_reg_3620 <= tmp124_fu_1686_p2;
        tmp126_reg_3625 <= tmp126_fu_1716_p2;
        tmp129_reg_3630 <= tmp129_fu_1722_p2;
        tmp130_reg_3635 <= tmp130_fu_1738_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_556_p2 == 4'd4))) begin
        tmp135_reg_3640 <= tmp135_fu_1780_p2;
        tmp136_reg_3645 <= tmp136_fu_1786_p2;
        tmp138_reg_3650 <= tmp138_fu_1816_p2;
        tmp141_reg_3655 <= tmp141_fu_1822_p2;
        tmp142_reg_3660 <= tmp142_fu_1838_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_556_p2 == 4'd3))) begin
        tmp147_reg_3665 <= tmp147_fu_1880_p2;
        tmp148_reg_3670 <= tmp148_fu_1886_p2;
        tmp150_reg_3675 <= tmp150_fu_1916_p2;
        tmp153_reg_3680 <= tmp153_fu_1922_p2;
        tmp154_reg_3685 <= tmp154_fu_1938_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_556_p2 == 4'd2))) begin
        tmp159_reg_3690 <= tmp159_fu_1980_p2;
        tmp160_reg_3695 <= tmp160_fu_1986_p2;
        tmp162_reg_3700 <= tmp162_fu_2016_p2;
        tmp165_reg_3705 <= tmp165_fu_2022_p2;
        tmp166_reg_3710 <= tmp166_fu_2038_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_556_p2 == 4'd14))) begin
        tmp15_reg_3390 <= tmp15_fu_780_p2;
        tmp16_reg_3395 <= tmp16_fu_786_p2;
        tmp18_reg_3400 <= tmp18_fu_816_p2;
        tmp21_reg_3405 <= tmp21_fu_822_p2;
        tmp22_reg_3410 <= tmp22_fu_838_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_556_p2 == 4'd1))) begin
        tmp171_reg_3715 <= tmp171_fu_2080_p2;
        tmp172_reg_3720 <= tmp172_fu_2086_p2;
        tmp174_reg_3725 <= tmp174_fu_2116_p2;
        tmp177_reg_3730 <= tmp177_fu_2122_p2;
        tmp178_reg_3735 <= tmp178_fu_2138_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_556_p2 == 4'd0))) begin
        tmp183_reg_3740 <= tmp183_fu_2180_p2;
        tmp184_reg_3745 <= tmp184_fu_2186_p2;
        tmp186_reg_3750 <= tmp186_fu_2216_p2;
        tmp189_reg_3755 <= tmp189_fu_2222_p2;
        tmp190_reg_3760 <= tmp190_fu_2238_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_556_p2 == 4'd13))) begin
        tmp27_reg_3415 <= tmp27_fu_880_p2;
        tmp28_reg_3420 <= tmp28_fu_886_p2;
        tmp30_reg_3425 <= tmp30_fu_916_p2;
        tmp33_reg_3430 <= tmp33_fu_922_p2;
        tmp34_reg_3435 <= tmp34_fu_938_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_556_p2 == 4'd12))) begin
        tmp39_reg_3440 <= tmp39_fu_980_p2;
        tmp40_reg_3445 <= tmp40_fu_986_p2;
        tmp42_reg_3450 <= tmp42_fu_1016_p2;
        tmp45_reg_3455 <= tmp45_fu_1022_p2;
        tmp46_reg_3460 <= tmp46_fu_1038_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_556_p2 == 4'd11))) begin
        tmp51_reg_3465 <= tmp51_fu_1080_p2;
        tmp52_reg_3470 <= tmp52_fu_1086_p2;
        tmp54_reg_3475 <= tmp54_fu_1116_p2;
        tmp57_reg_3480 <= tmp57_fu_1122_p2;
        tmp58_reg_3485 <= tmp58_fu_1138_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_556_p2 == 4'd10))) begin
        tmp63_reg_3490 <= tmp63_fu_1180_p2;
        tmp64_reg_3495 <= tmp64_fu_1186_p2;
        tmp66_reg_3500 <= tmp66_fu_1216_p2;
        tmp69_reg_3505 <= tmp69_fu_1222_p2;
        tmp70_reg_3510 <= tmp70_fu_1238_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_556_p2 == 4'd9))) begin
        tmp75_reg_3515 <= tmp75_fu_1280_p2;
        tmp76_reg_3520 <= tmp76_fu_1286_p2;
        tmp78_reg_3525 <= tmp78_fu_1316_p2;
        tmp81_reg_3530 <= tmp81_fu_1322_p2;
        tmp82_reg_3535 <= tmp82_fu_1338_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_556_p2 == 4'd8))) begin
        tmp87_reg_3540 <= tmp87_fu_1380_p2;
        tmp88_reg_3545 <= tmp88_fu_1386_p2;
        tmp90_reg_3550 <= tmp90_fu_1416_p2;
        tmp93_reg_3555 <= tmp93_fu_1422_p2;
        tmp94_reg_3560 <= tmp94_fu_1438_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        grp_fu_3345_ce = 1'b1;
    end else begin
        grp_fu_3345_ce = 1'b0;
    end
end

assign OP1_V_cast_fu_3342_p1 = $signed(tmp_1_reg_3925);

assign ap_block_pp0_stage0_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_phi_precharge_reg_pp0_iter0_p_Val2_1_reg_603 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_Val2_s_reg_562 = 'bx;

assign ap_return = {{grp_fu_3345_p2[41:10]}};

assign extLd10_cast_fu_1796_p1 = $signed(cor_phaseClass4_V_2);

assign extLd12_cast_fu_1696_p1 = $signed(cor_phaseClass5_V_2);

assign extLd14_cast_fu_1596_p1 = $signed(cor_phaseClass6_V_2);

assign extLd16_cast_fu_2204_p1 = $signed(cor_phaseClass0_V_1);

assign extLd16_fu_2076_p1 = $signed(cor_phaseClass1_V_3);

assign extLd17_cast_fu_2104_p1 = $signed(cor_phaseClass1_V_1);

assign extLd17_fu_1976_p1 = $signed(cor_phaseClass2_V_3);

assign extLd18_cast_fu_2112_p1 = $signed(cor_phaseClass1_V_0);

assign extLd18_fu_1876_p1 = $signed(cor_phaseClass3_V_3);

assign extLd19_cast_fu_2004_p1 = $signed(cor_phaseClass2_V_1);

assign extLd19_fu_1776_p1 = $signed(cor_phaseClass4_V_3);

assign extLd20_cast_fu_2012_p1 = $signed(cor_phaseClass2_V_0);

assign extLd20_fu_1676_p1 = $signed(cor_phaseClass5_V_3);

assign extLd21_cast_fu_1904_p1 = $signed(cor_phaseClass3_V_1);

assign extLd21_fu_1576_p1 = $signed(cor_phaseClass6_V_3);

assign extLd22_cast_fu_1912_p1 = $signed(cor_phaseClass3_V_0);

assign extLd22_fu_1476_p1 = $signed(cor_phaseClass7_V_3);

assign extLd23_cast_fu_1804_p1 = $signed(cor_phaseClass4_V_1);

assign extLd23_fu_1376_p1 = $signed(cor_phaseClass8_V_3);

assign extLd24_cast_fu_1812_p1 = $signed(cor_phaseClass4_V_0);

assign extLd24_fu_1276_p1 = $signed(cor_phaseClass9_V_3);

assign extLd25_cast_fu_1704_p1 = $signed(cor_phaseClass5_V_1);

assign extLd25_fu_1176_p1 = $signed(cor_phaseClass10_V_3);

assign extLd26_cast_fu_1712_p1 = $signed(cor_phaseClass5_V_0);

assign extLd26_fu_1076_p1 = $signed(cor_phaseClass11_V_3);

assign extLd27_cast_fu_1604_p1 = $signed(cor_phaseClass6_V_1);

assign extLd27_fu_976_p1 = $signed(cor_phaseClass12_V_3);

assign extLd28_cast_fu_1612_p1 = $signed(cor_phaseClass6_V_0);

assign extLd28_fu_876_p1 = $signed(cor_phaseClass13_V_3);

assign extLd29_cast_fu_1504_p1 = $signed(cor_phaseClass7_V_1);

assign extLd29_fu_776_p1 = $signed(cor_phaseClass14_V_3);

assign extLd2_cast_fu_2196_p1 = $signed(cor_phaseClass0_V_2);

assign extLd30_cast_fu_1512_p1 = $signed(cor_phaseClass7_V_0);

assign extLd30_fu_676_p1 = $signed(cor_phaseClass15_V_3);

assign extLd31_cast_fu_1404_p1 = $signed(cor_phaseClass8_V_1);

assign extLd32_cast_fu_1412_p1 = $signed(cor_phaseClass8_V_0);

assign extLd33_cast_fu_1304_p1 = $signed(cor_phaseClass9_V_1);

assign extLd34_cast_fu_1312_p1 = $signed(cor_phaseClass9_V_0);

assign extLd35_cast_fu_1204_p1 = $signed(cor_phaseClass10_V_1);

assign extLd36_cast_fu_1212_p1 = $signed(cor_phaseClass10_V_0);

assign extLd37_cast_fu_1104_p1 = $signed(cor_phaseClass11_V_1);

assign extLd38_cast_fu_1112_p1 = $signed(cor_phaseClass11_V_0);

assign extLd39_cast_fu_1004_p1 = $signed(cor_phaseClass12_V_1);

assign extLd40_cast_fu_1012_p1 = $signed(cor_phaseClass12_V_0);

assign extLd41_cast_fu_904_p1 = $signed(cor_phaseClass13_V_1);

assign extLd42_cast_fu_912_p1 = $signed(cor_phaseClass13_V_0);

assign extLd43_cast_fu_804_p1 = $signed(cor_phaseClass14_V_1);

assign extLd44_cast_fu_812_p1 = $signed(cor_phaseClass14_V_0);

assign extLd45_cast_fu_704_p1 = $signed(cor_phaseClass15_V_1);

assign extLd46_cast_fu_712_p1 = $signed(cor_phaseClass15_V_0);

assign extLd47_cast_fu_1496_p1 = $signed(cor_phaseClass7_V_2);

assign extLd49_cast_fu_1396_p1 = $signed(cor_phaseClass8_V_2);

assign extLd4_cast_fu_2096_p1 = $signed(cor_phaseClass1_V_2);

assign extLd51_cast_fu_1296_p1 = $signed(cor_phaseClass9_V_2);

assign extLd53_cast_fu_1196_p1 = $signed(cor_phaseClass10_V_2);

assign extLd55_cast_fu_1096_p1 = $signed(cor_phaseClass11_V_2);

assign extLd57_cast_fu_996_p1 = $signed(cor_phaseClass12_V_2);

assign extLd59_cast_fu_896_p1 = $signed(cor_phaseClass13_V_2);

assign extLd61_cast_fu_796_p1 = $signed(cor_phaseClass14_V_2);

assign extLd63_cast_fu_696_p1 = $signed(cor_phaseClass15_V_2);

assign extLd6_cast_fu_1996_p1 = $signed(cor_phaseClass2_V_2);

assign extLd8_cast_fu_1896_p1 = $signed(cor_phaseClass3_V_2);

assign extLd_cast_fu_2212_p1 = $signed(cor_phaseClass0_V_0);

assign extLd_fu_2176_p1 = $signed(cor_phaseClass0_V_3);

assign grp_fu_3345_p0 = OP1_V_cast_fu_3342_p1;

assign grp_fu_3345_p1 = OP1_V_cast_fu_3342_p1;

assign p_Val2_12_s_fu_3218_p2 = (tmp168_fu_3208_p2 + tmp170_fu_3214_p2);

assign p_Val2_15_7_fu_3176_p2 = (tmp161_fu_3163_p2 + tmp164_fu_3171_p2);

assign p_Val2_18_s_fu_3151_p2 = (tmp156_fu_3141_p2 + tmp158_fu_3147_p2);

assign p_Val2_21_7_fu_3109_p2 = (tmp149_fu_3096_p2 + tmp152_fu_3104_p2);

assign p_Val2_24_s_fu_3084_p2 = (tmp144_fu_3074_p2 + tmp146_fu_3080_p2);

assign p_Val2_27_7_fu_3042_p2 = (tmp137_fu_3029_p2 + tmp140_fu_3037_p2);

assign p_Val2_2_fu_3328_p2 = (ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603 - ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562);

assign p_Val2_30_s_fu_3017_p2 = (tmp132_fu_3007_p2 + tmp134_fu_3013_p2);

assign p_Val2_33_7_fu_2975_p2 = (tmp125_fu_2962_p2 + tmp128_fu_2970_p2);

assign p_Val2_36_s_fu_2950_p2 = (tmp120_fu_2940_p2 + tmp122_fu_2946_p2);

assign p_Val2_39_7_fu_2908_p2 = (tmp113_fu_2895_p2 + tmp116_fu_2903_p2);

assign p_Val2_3_7_fu_3310_p2 = (tmp185_fu_3297_p2 + tmp188_fu_3305_p2);

assign p_Val2_42_s_fu_2883_p2 = (tmp108_fu_2873_p2 + tmp110_fu_2879_p2);

assign p_Val2_45_7_fu_2841_p2 = (tmp101_fu_2828_p2 + tmp104_fu_2836_p2);

assign p_Val2_48_s_fu_2816_p2 = (tmp96_fu_2806_p2 + tmp98_fu_2812_p2);

assign p_Val2_51_7_fu_2774_p2 = (tmp89_fu_2761_p2 + tmp92_fu_2769_p2);

assign p_Val2_54_s_fu_2749_p2 = (tmp84_fu_2739_p2 + tmp86_fu_2745_p2);

assign p_Val2_57_7_fu_2707_p2 = (tmp77_fu_2694_p2 + tmp80_fu_2702_p2);

assign p_Val2_60_s_fu_2682_p2 = (tmp72_fu_2672_p2 + tmp74_fu_2678_p2);

assign p_Val2_63_7_fu_2640_p2 = (tmp65_fu_2627_p2 + tmp68_fu_2635_p2);

assign p_Val2_66_s_fu_2615_p2 = (tmp60_fu_2605_p2 + tmp62_fu_2611_p2);

assign p_Val2_69_7_fu_2573_p2 = (tmp53_fu_2560_p2 + tmp56_fu_2568_p2);

assign p_Val2_6_s_fu_3285_p2 = (tmp180_fu_3275_p2 + tmp182_fu_3281_p2);

assign p_Val2_72_s_fu_2548_p2 = (tmp48_fu_2538_p2 + tmp50_fu_2544_p2);

assign p_Val2_75_7_fu_2506_p2 = (tmp41_fu_2493_p2 + tmp44_fu_2501_p2);

assign p_Val2_78_s_fu_2481_p2 = (tmp36_fu_2471_p2 + tmp38_fu_2477_p2);

assign p_Val2_81_7_fu_2439_p2 = (tmp29_fu_2426_p2 + tmp32_fu_2434_p2);

assign p_Val2_84_s_fu_2414_p2 = (tmp24_fu_2404_p2 + tmp26_fu_2410_p2);

assign p_Val2_87_7_fu_2372_p2 = (tmp17_fu_2359_p2 + tmp20_fu_2367_p2);

assign p_Val2_90_s_fu_2347_p2 = (tmp12_fu_2337_p2 + tmp14_fu_2343_p2);

assign p_Val2_93_7_fu_2305_p2 = (tmp5_fu_2292_p2 + tmp8_fu_2300_p2);

assign p_Val2_96_s_fu_2280_p2 = (tmp_fu_2270_p2 + tmp2_fu_2276_p2);

assign p_Val2_9_7_fu_3243_p2 = (tmp173_fu_3230_p2 + tmp176_fu_3238_p2);

assign p_Val2_s_4_fu_3322_p2 = (ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562 - ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603);

assign phaseClass_V_read_read_fu_556_p2 = phaseClass_V;

assign tmp100_fu_1486_p2 = ($signed(extLd22_fu_1476_p1) + $signed(cor_phaseClass7_V_6));

assign tmp101_fu_2828_p2 = (tmp102_reg_3575 + tmp103_fu_2822_p2);

assign tmp102_fu_1516_p2 = (cor_phaseClass7_V_15 + cor_phaseClass7_V_12);

assign tmp103_fu_2822_p2 = (cor_phaseClass7_V_10 + cor_phaseClass7_V_11);

assign tmp104_fu_2836_p2 = ($signed(tmp105_reg_3580) + $signed(tmp106_cast_fu_2833_p1));

assign tmp105_fu_1522_p2 = (cor_phaseClass7_V_4 + cor_phaseClass7_V_5);

assign tmp106_cast_fu_2833_p1 = $signed(tmp106_reg_3585);

assign tmp106_fu_1538_p2 = ($signed(extLd47_cast_fu_1496_p1) + $signed(tmp107_cast_cast_fu_1534_p1));

assign tmp107_cast_cast_fu_1534_p1 = $signed(tmp107_fu_1528_p2);

assign tmp107_fu_1528_p2 = ($signed(extLd30_cast_fu_1512_p1) + $signed(extLd29_cast_fu_1504_p1));

assign tmp108_fu_2873_p2 = (cor_phaseClass6_V_13 + tmp109_fu_2867_p2);

assign tmp109_fu_2867_p2 = (cor_phaseClass6_V_9 + cor_phaseClass6_V_14);

assign tmp10_cast_fu_2297_p1 = $signed(tmp10_reg_3385);

assign tmp10_fu_738_p2 = ($signed(extLd63_cast_fu_696_p1) + $signed(tmp11_cast_cast_fu_734_p1));

assign tmp110_fu_2879_p2 = (tmp111_reg_3590 + tmp112_reg_3595);

assign tmp111_fu_1580_p2 = (cor_phaseClass6_V_7 + cor_phaseClass6_V_8);

assign tmp112_fu_1586_p2 = ($signed(extLd21_fu_1576_p1) + $signed(cor_phaseClass6_V_6));

assign tmp113_fu_2895_p2 = (tmp114_reg_3600 + tmp115_fu_2889_p2);

assign tmp114_fu_1616_p2 = (cor_phaseClass6_V_15 + cor_phaseClass6_V_12);

assign tmp115_fu_2889_p2 = (cor_phaseClass6_V_10 + cor_phaseClass6_V_11);

assign tmp116_fu_2903_p2 = ($signed(tmp117_reg_3605) + $signed(tmp118_cast_fu_2900_p1));

assign tmp117_fu_1622_p2 = (cor_phaseClass6_V_4 + cor_phaseClass6_V_5);

assign tmp118_cast_fu_2900_p1 = $signed(tmp118_reg_3610);

assign tmp118_fu_1638_p2 = ($signed(extLd14_cast_fu_1596_p1) + $signed(tmp119_cast_cast_fu_1634_p1));

assign tmp119_cast_cast_fu_1634_p1 = $signed(tmp119_fu_1628_p2);

assign tmp119_fu_1628_p2 = ($signed(extLd28_cast_fu_1612_p1) + $signed(extLd27_cast_fu_1604_p1));

assign tmp11_cast_cast_fu_734_p1 = $signed(tmp11_fu_728_p2);

assign tmp11_fu_728_p2 = ($signed(extLd46_cast_fu_712_p1) + $signed(extLd45_cast_fu_704_p1));

assign tmp120_fu_2940_p2 = (cor_phaseClass5_V_13 + tmp121_fu_2934_p2);

assign tmp121_fu_2934_p2 = (cor_phaseClass5_V_9 + cor_phaseClass5_V_14);

assign tmp122_fu_2946_p2 = (tmp123_reg_3615 + tmp124_reg_3620);

assign tmp123_fu_1680_p2 = (cor_phaseClass5_V_7 + cor_phaseClass5_V_8);

assign tmp124_fu_1686_p2 = ($signed(extLd20_fu_1676_p1) + $signed(cor_phaseClass5_V_6));

assign tmp125_fu_2962_p2 = (tmp126_reg_3625 + tmp127_fu_2956_p2);

assign tmp126_fu_1716_p2 = (cor_phaseClass5_V_15 + cor_phaseClass5_V_12);

assign tmp127_fu_2956_p2 = (cor_phaseClass5_V_10 + cor_phaseClass5_V_11);

assign tmp128_fu_2970_p2 = ($signed(tmp129_reg_3630) + $signed(tmp130_cast_fu_2967_p1));

assign tmp129_fu_1722_p2 = (cor_phaseClass5_V_4 + cor_phaseClass5_V_5);

assign tmp12_fu_2337_p2 = (cor_phaseClass14_V_13 + tmp13_fu_2331_p2);

assign tmp130_cast_fu_2967_p1 = $signed(tmp130_reg_3635);

assign tmp130_fu_1738_p2 = ($signed(extLd12_cast_fu_1696_p1) + $signed(tmp131_cast_cast_fu_1734_p1));

assign tmp131_cast_cast_fu_1734_p1 = $signed(tmp131_fu_1728_p2);

assign tmp131_fu_1728_p2 = ($signed(extLd26_cast_fu_1712_p1) + $signed(extLd25_cast_fu_1704_p1));

assign tmp132_fu_3007_p2 = (cor_phaseClass4_V_13 + tmp133_fu_3001_p2);

assign tmp133_fu_3001_p2 = (cor_phaseClass4_V_9 + cor_phaseClass4_V_14);

assign tmp134_fu_3013_p2 = (tmp135_reg_3640 + tmp136_reg_3645);

assign tmp135_fu_1780_p2 = (cor_phaseClass4_V_7 + cor_phaseClass4_V_8);

assign tmp136_fu_1786_p2 = ($signed(extLd19_fu_1776_p1) + $signed(cor_phaseClass4_V_6));

assign tmp137_fu_3029_p2 = (tmp138_reg_3650 + tmp139_fu_3023_p2);

assign tmp138_fu_1816_p2 = (cor_phaseClass4_V_15 + cor_phaseClass4_V_12);

assign tmp139_fu_3023_p2 = (cor_phaseClass4_V_10 + cor_phaseClass4_V_11);

assign tmp13_fu_2331_p2 = (cor_phaseClass14_V_9 + cor_phaseClass14_V_14);

assign tmp140_fu_3037_p2 = ($signed(tmp141_reg_3655) + $signed(tmp142_cast_fu_3034_p1));

assign tmp141_fu_1822_p2 = (cor_phaseClass4_V_4 + cor_phaseClass4_V_5);

assign tmp142_cast_fu_3034_p1 = $signed(tmp142_reg_3660);

assign tmp142_fu_1838_p2 = ($signed(extLd10_cast_fu_1796_p1) + $signed(tmp143_cast_cast_fu_1834_p1));

assign tmp143_cast_cast_fu_1834_p1 = $signed(tmp143_fu_1828_p2);

assign tmp143_fu_1828_p2 = ($signed(extLd24_cast_fu_1812_p1) + $signed(extLd23_cast_fu_1804_p1));

assign tmp144_fu_3074_p2 = (cor_phaseClass3_V_13 + tmp145_fu_3068_p2);

assign tmp145_fu_3068_p2 = (cor_phaseClass3_V_9 + cor_phaseClass3_V_14);

assign tmp146_fu_3080_p2 = (tmp147_reg_3665 + tmp148_reg_3670);

assign tmp147_fu_1880_p2 = (cor_phaseClass3_V_7 + cor_phaseClass3_V_8);

assign tmp148_fu_1886_p2 = ($signed(extLd18_fu_1876_p1) + $signed(cor_phaseClass3_V_6));

assign tmp149_fu_3096_p2 = (tmp150_reg_3675 + tmp151_fu_3090_p2);

assign tmp14_fu_2343_p2 = (tmp15_reg_3390 + tmp16_reg_3395);

assign tmp150_fu_1916_p2 = (cor_phaseClass3_V_15 + cor_phaseClass3_V_12);

assign tmp151_fu_3090_p2 = (cor_phaseClass3_V_10 + cor_phaseClass3_V_11);

assign tmp152_fu_3104_p2 = ($signed(tmp153_reg_3680) + $signed(tmp154_cast_fu_3101_p1));

assign tmp153_fu_1922_p2 = (cor_phaseClass3_V_4 + cor_phaseClass3_V_5);

assign tmp154_cast_fu_3101_p1 = $signed(tmp154_reg_3685);

assign tmp154_fu_1938_p2 = ($signed(extLd8_cast_fu_1896_p1) + $signed(tmp155_cast_cast_fu_1934_p1));

assign tmp155_cast_cast_fu_1934_p1 = $signed(tmp155_fu_1928_p2);

assign tmp155_fu_1928_p2 = ($signed(extLd22_cast_fu_1912_p1) + $signed(extLd21_cast_fu_1904_p1));

assign tmp156_fu_3141_p2 = (cor_phaseClass2_V_13 + tmp157_fu_3135_p2);

assign tmp157_fu_3135_p2 = (cor_phaseClass2_V_9 + cor_phaseClass2_V_14);

assign tmp158_fu_3147_p2 = (tmp159_reg_3690 + tmp160_reg_3695);

assign tmp159_fu_1980_p2 = (cor_phaseClass2_V_7 + cor_phaseClass2_V_8);

assign tmp15_fu_780_p2 = (cor_phaseClass14_V_7 + cor_phaseClass14_V_8);

assign tmp160_fu_1986_p2 = ($signed(extLd17_fu_1976_p1) + $signed(cor_phaseClass2_V_6));

assign tmp161_fu_3163_p2 = (tmp162_reg_3700 + tmp163_fu_3157_p2);

assign tmp162_fu_2016_p2 = (cor_phaseClass2_V_15 + cor_phaseClass2_V_12);

assign tmp163_fu_3157_p2 = (cor_phaseClass2_V_10 + cor_phaseClass2_V_11);

assign tmp164_fu_3171_p2 = ($signed(tmp165_reg_3705) + $signed(tmp166_cast_fu_3168_p1));

assign tmp165_fu_2022_p2 = (cor_phaseClass2_V_4 + cor_phaseClass2_V_5);

assign tmp166_cast_fu_3168_p1 = $signed(tmp166_reg_3710);

assign tmp166_fu_2038_p2 = ($signed(extLd6_cast_fu_1996_p1) + $signed(tmp167_cast_cast_fu_2034_p1));

assign tmp167_cast_cast_fu_2034_p1 = $signed(tmp167_fu_2028_p2);

assign tmp167_fu_2028_p2 = ($signed(extLd20_cast_fu_2012_p1) + $signed(extLd19_cast_fu_2004_p1));

assign tmp168_fu_3208_p2 = (cor_phaseClass1_V_13 + tmp169_fu_3202_p2);

assign tmp169_fu_3202_p2 = (cor_phaseClass1_V_9 + cor_phaseClass1_V_14);

assign tmp16_fu_786_p2 = ($signed(extLd29_fu_776_p1) + $signed(cor_phaseClass14_V_6));

assign tmp170_fu_3214_p2 = (tmp171_reg_3715 + tmp172_reg_3720);

assign tmp171_fu_2080_p2 = (cor_phaseClass1_V_7 + cor_phaseClass1_V_8);

assign tmp172_fu_2086_p2 = ($signed(extLd16_fu_2076_p1) + $signed(cor_phaseClass1_V_6));

assign tmp173_fu_3230_p2 = (tmp174_reg_3725 + tmp175_fu_3224_p2);

assign tmp174_fu_2116_p2 = (cor_phaseClass1_V_15 + cor_phaseClass1_V_12);

assign tmp175_fu_3224_p2 = (cor_phaseClass1_V_10 + cor_phaseClass1_V_11);

assign tmp176_fu_3238_p2 = ($signed(tmp177_reg_3730) + $signed(tmp178_cast_fu_3235_p1));

assign tmp177_fu_2122_p2 = (cor_phaseClass1_V_4 + cor_phaseClass1_V_5);

assign tmp178_cast_fu_3235_p1 = $signed(tmp178_reg_3735);

assign tmp178_fu_2138_p2 = ($signed(extLd4_cast_fu_2096_p1) + $signed(tmp179_cast_cast_fu_2134_p1));

assign tmp179_cast_cast_fu_2134_p1 = $signed(tmp179_fu_2128_p2);

assign tmp179_fu_2128_p2 = ($signed(extLd18_cast_fu_2112_p1) + $signed(extLd17_cast_fu_2104_p1));

assign tmp17_fu_2359_p2 = (tmp18_reg_3400 + tmp19_fu_2353_p2);

assign tmp180_fu_3275_p2 = (cor_phaseClass0_V_13 + tmp181_fu_3269_p2);

assign tmp181_fu_3269_p2 = (cor_phaseClass0_V_9 + cor_phaseClass0_V_14);

assign tmp182_fu_3281_p2 = (tmp183_reg_3740 + tmp184_reg_3745);

assign tmp183_fu_2180_p2 = (cor_phaseClass0_V_7 + cor_phaseClass0_V_8);

assign tmp184_fu_2186_p2 = ($signed(extLd_fu_2176_p1) + $signed(cor_phaseClass0_V_6));

assign tmp185_fu_3297_p2 = (tmp186_reg_3750 + tmp187_fu_3291_p2);

assign tmp186_fu_2216_p2 = (cor_phaseClass0_V_15 + cor_phaseClass0_V_12);

assign tmp187_fu_3291_p2 = (cor_phaseClass0_V_10 + cor_phaseClass0_V_11);

assign tmp188_fu_3305_p2 = ($signed(tmp189_reg_3755) + $signed(tmp190_cast_fu_3302_p1));

assign tmp189_fu_2222_p2 = (cor_phaseClass0_V_4 + cor_phaseClass0_V_5);

assign tmp18_fu_816_p2 = (cor_phaseClass14_V_15 + cor_phaseClass14_V_12);

assign tmp190_cast_fu_3302_p1 = $signed(tmp190_reg_3760);

assign tmp190_fu_2238_p2 = ($signed(extLd2_cast_fu_2196_p1) + $signed(tmp191_cast_cast_fu_2234_p1));

assign tmp191_cast_cast_fu_2234_p1 = $signed(tmp191_fu_2228_p2);

assign tmp191_fu_2228_p2 = ($signed(extLd_cast_fu_2212_p1) + $signed(extLd16_cast_fu_2204_p1));

assign tmp19_fu_2353_p2 = (cor_phaseClass14_V_10 + cor_phaseClass14_V_11);

assign tmp1_fu_2264_p2 = (cor_phaseClass15_V_9 + cor_phaseClass15_V_14);

assign tmp20_fu_2367_p2 = ($signed(tmp21_reg_3405) + $signed(tmp22_cast_fu_2364_p1));

assign tmp21_fu_822_p2 = (cor_phaseClass14_V_4 + cor_phaseClass14_V_5);

assign tmp22_cast_fu_2364_p1 = $signed(tmp22_reg_3410);

assign tmp22_fu_838_p2 = ($signed(extLd61_cast_fu_796_p1) + $signed(tmp23_cast_cast_fu_834_p1));

assign tmp23_cast_cast_fu_834_p1 = $signed(tmp23_fu_828_p2);

assign tmp23_fu_828_p2 = ($signed(extLd44_cast_fu_812_p1) + $signed(extLd43_cast_fu_804_p1));

assign tmp24_fu_2404_p2 = (cor_phaseClass13_V_13 + tmp25_fu_2398_p2);

assign tmp25_fu_2398_p2 = (cor_phaseClass13_V_9 + cor_phaseClass13_V_14);

assign tmp26_fu_2410_p2 = (tmp27_reg_3415 + tmp28_reg_3420);

assign tmp27_fu_880_p2 = (cor_phaseClass13_V_7 + cor_phaseClass13_V_8);

assign tmp28_fu_886_p2 = ($signed(extLd28_fu_876_p1) + $signed(cor_phaseClass13_V_6));

assign tmp29_fu_2426_p2 = (tmp30_reg_3425 + tmp31_fu_2420_p2);

assign tmp2_fu_2276_p2 = (tmp3_reg_3365 + tmp4_reg_3370);

assign tmp30_fu_916_p2 = (cor_phaseClass13_V_15 + cor_phaseClass13_V_12);

assign tmp31_fu_2420_p2 = (cor_phaseClass13_V_10 + cor_phaseClass13_V_11);

assign tmp32_fu_2434_p2 = ($signed(tmp33_reg_3430) + $signed(tmp34_cast_fu_2431_p1));

assign tmp33_fu_922_p2 = (cor_phaseClass13_V_4 + cor_phaseClass13_V_5);

assign tmp34_cast_fu_2431_p1 = $signed(tmp34_reg_3435);

assign tmp34_fu_938_p2 = ($signed(extLd59_cast_fu_896_p1) + $signed(tmp35_cast_cast_fu_934_p1));

assign tmp35_cast_cast_fu_934_p1 = $signed(tmp35_fu_928_p2);

assign tmp35_fu_928_p2 = ($signed(extLd42_cast_fu_912_p1) + $signed(extLd41_cast_fu_904_p1));

assign tmp36_fu_2471_p2 = (cor_phaseClass12_V_13 + tmp37_fu_2465_p2);

assign tmp37_fu_2465_p2 = (cor_phaseClass12_V_9 + cor_phaseClass12_V_14);

assign tmp38_fu_2477_p2 = (tmp39_reg_3440 + tmp40_reg_3445);

assign tmp39_fu_980_p2 = (cor_phaseClass12_V_7 + cor_phaseClass12_V_8);

assign tmp3_fu_680_p2 = (cor_phaseClass15_V_7 + cor_phaseClass15_V_8);

assign tmp40_fu_986_p2 = ($signed(extLd27_fu_976_p1) + $signed(cor_phaseClass12_V_6));

assign tmp41_fu_2493_p2 = (tmp42_reg_3450 + tmp43_fu_2487_p2);

assign tmp42_fu_1016_p2 = (cor_phaseClass12_V_15 + cor_phaseClass12_V_12);

assign tmp43_fu_2487_p2 = (cor_phaseClass12_V_10 + cor_phaseClass12_V_11);

assign tmp44_fu_2501_p2 = ($signed(tmp45_reg_3455) + $signed(tmp46_cast_fu_2498_p1));

assign tmp45_fu_1022_p2 = (cor_phaseClass12_V_4 + cor_phaseClass12_V_5);

assign tmp46_cast_fu_2498_p1 = $signed(tmp46_reg_3460);

assign tmp46_fu_1038_p2 = ($signed(extLd57_cast_fu_996_p1) + $signed(tmp47_cast_cast_fu_1034_p1));

assign tmp47_cast_cast_fu_1034_p1 = $signed(tmp47_fu_1028_p2);

assign tmp47_fu_1028_p2 = ($signed(extLd40_cast_fu_1012_p1) + $signed(extLd39_cast_fu_1004_p1));

assign tmp48_fu_2538_p2 = (cor_phaseClass11_V_13 + tmp49_fu_2532_p2);

assign tmp49_fu_2532_p2 = (cor_phaseClass11_V_9 + cor_phaseClass11_V_14);

assign tmp4_fu_686_p2 = ($signed(extLd30_fu_676_p1) + $signed(cor_phaseClass15_V_6));

assign tmp50_fu_2544_p2 = (tmp51_reg_3465 + tmp52_reg_3470);

assign tmp51_fu_1080_p2 = (cor_phaseClass11_V_7 + cor_phaseClass11_V_8);

assign tmp52_fu_1086_p2 = ($signed(extLd26_fu_1076_p1) + $signed(cor_phaseClass11_V_6));

assign tmp53_fu_2560_p2 = (tmp54_reg_3475 + tmp55_fu_2554_p2);

assign tmp54_fu_1116_p2 = (cor_phaseClass11_V_15 + cor_phaseClass11_V_12);

assign tmp55_fu_2554_p2 = (cor_phaseClass11_V_10 + cor_phaseClass11_V_11);

assign tmp56_fu_2568_p2 = ($signed(tmp57_reg_3480) + $signed(tmp58_cast_fu_2565_p1));

assign tmp57_fu_1122_p2 = (cor_phaseClass11_V_4 + cor_phaseClass11_V_5);

assign tmp58_cast_fu_2565_p1 = $signed(tmp58_reg_3485);

assign tmp58_fu_1138_p2 = ($signed(extLd55_cast_fu_1096_p1) + $signed(tmp59_cast_cast_fu_1134_p1));

assign tmp59_cast_cast_fu_1134_p1 = $signed(tmp59_fu_1128_p2);

assign tmp59_fu_1128_p2 = ($signed(extLd38_cast_fu_1112_p1) + $signed(extLd37_cast_fu_1104_p1));

assign tmp5_fu_2292_p2 = (tmp6_reg_3375 + tmp7_fu_2286_p2);

assign tmp60_fu_2605_p2 = (cor_phaseClass10_V_13 + tmp61_fu_2599_p2);

assign tmp61_fu_2599_p2 = (cor_phaseClass10_V_9 + cor_phaseClass10_V_14);

assign tmp62_fu_2611_p2 = (tmp63_reg_3490 + tmp64_reg_3495);

assign tmp63_fu_1180_p2 = (cor_phaseClass10_V_7 + cor_phaseClass10_V_8);

assign tmp64_fu_1186_p2 = ($signed(extLd25_fu_1176_p1) + $signed(cor_phaseClass10_V_6));

assign tmp65_fu_2627_p2 = (tmp66_reg_3500 + tmp67_fu_2621_p2);

assign tmp66_fu_1216_p2 = (cor_phaseClass10_V_15 + cor_phaseClass10_V_12);

assign tmp67_fu_2621_p2 = (cor_phaseClass10_V_10 + cor_phaseClass10_V_11);

assign tmp68_fu_2635_p2 = ($signed(tmp69_reg_3505) + $signed(tmp70_cast_fu_2632_p1));

assign tmp69_fu_1222_p2 = (cor_phaseClass10_V_4 + cor_phaseClass10_V_5);

assign tmp6_fu_716_p2 = (cor_phaseClass15_V_15 + cor_phaseClass15_V_12);

assign tmp70_cast_fu_2632_p1 = $signed(tmp70_reg_3510);

assign tmp70_fu_1238_p2 = ($signed(extLd53_cast_fu_1196_p1) + $signed(tmp71_cast_cast_fu_1234_p1));

assign tmp71_cast_cast_fu_1234_p1 = $signed(tmp71_fu_1228_p2);

assign tmp71_fu_1228_p2 = ($signed(extLd36_cast_fu_1212_p1) + $signed(extLd35_cast_fu_1204_p1));

assign tmp72_fu_2672_p2 = (cor_phaseClass9_V_13 + tmp73_fu_2666_p2);

assign tmp73_fu_2666_p2 = (cor_phaseClass9_V_9 + cor_phaseClass9_V_14);

assign tmp74_fu_2678_p2 = (tmp75_reg_3515 + tmp76_reg_3520);

assign tmp75_fu_1280_p2 = (cor_phaseClass9_V_7 + cor_phaseClass9_V_8);

assign tmp76_fu_1286_p2 = ($signed(extLd24_fu_1276_p1) + $signed(cor_phaseClass9_V_6));

assign tmp77_fu_2694_p2 = (tmp78_reg_3525 + tmp79_fu_2688_p2);

assign tmp78_fu_1316_p2 = (cor_phaseClass9_V_15 + cor_phaseClass9_V_12);

assign tmp79_fu_2688_p2 = (cor_phaseClass9_V_10 + cor_phaseClass9_V_11);

assign tmp7_fu_2286_p2 = (cor_phaseClass15_V_10 + cor_phaseClass15_V_11);

assign tmp80_fu_2702_p2 = ($signed(tmp81_reg_3530) + $signed(tmp82_cast_fu_2699_p1));

assign tmp81_fu_1322_p2 = (cor_phaseClass9_V_4 + cor_phaseClass9_V_5);

assign tmp82_cast_fu_2699_p1 = $signed(tmp82_reg_3535);

assign tmp82_fu_1338_p2 = ($signed(extLd51_cast_fu_1296_p1) + $signed(tmp83_cast_cast_fu_1334_p1));

assign tmp83_cast_cast_fu_1334_p1 = $signed(tmp83_fu_1328_p2);

assign tmp83_fu_1328_p2 = ($signed(extLd34_cast_fu_1312_p1) + $signed(extLd33_cast_fu_1304_p1));

assign tmp84_fu_2739_p2 = (cor_phaseClass8_V_13 + tmp85_fu_2733_p2);

assign tmp85_fu_2733_p2 = (cor_phaseClass8_V_9 + cor_phaseClass8_V_14);

assign tmp86_fu_2745_p2 = (tmp87_reg_3540 + tmp88_reg_3545);

assign tmp87_fu_1380_p2 = (cor_phaseClass8_V_7 + cor_phaseClass8_V_8);

assign tmp88_fu_1386_p2 = ($signed(extLd23_fu_1376_p1) + $signed(cor_phaseClass8_V_6));

assign tmp89_fu_2761_p2 = (tmp90_reg_3550 + tmp91_fu_2755_p2);

assign tmp8_fu_2300_p2 = ($signed(tmp9_reg_3380) + $signed(tmp10_cast_fu_2297_p1));

assign tmp90_fu_1416_p2 = (cor_phaseClass8_V_15 + cor_phaseClass8_V_12);

assign tmp91_fu_2755_p2 = (cor_phaseClass8_V_10 + cor_phaseClass8_V_11);

assign tmp92_fu_2769_p2 = ($signed(tmp93_reg_3555) + $signed(tmp94_cast_fu_2766_p1));

assign tmp93_fu_1422_p2 = (cor_phaseClass8_V_4 + cor_phaseClass8_V_5);

assign tmp94_cast_fu_2766_p1 = $signed(tmp94_reg_3560);

assign tmp94_fu_1438_p2 = ($signed(extLd49_cast_fu_1396_p1) + $signed(tmp95_cast_cast_fu_1434_p1));

assign tmp95_cast_cast_fu_1434_p1 = $signed(tmp95_fu_1428_p2);

assign tmp95_fu_1428_p2 = ($signed(extLd32_cast_fu_1412_p1) + $signed(extLd31_cast_fu_1404_p1));

assign tmp96_fu_2806_p2 = (cor_phaseClass7_V_13 + tmp97_fu_2800_p2);

assign tmp97_fu_2800_p2 = (cor_phaseClass7_V_9 + cor_phaseClass7_V_14);

assign tmp98_fu_2812_p2 = (tmp99_reg_3565 + tmp100_reg_3570);

assign tmp99_fu_1480_p2 = (cor_phaseClass7_V_7 + cor_phaseClass7_V_8);

assign tmp9_fu_722_p2 = (cor_phaseClass15_V_4 + cor_phaseClass15_V_5);

assign tmp_1_fu_3334_p3 = ((tmp_s_fu_3316_p2[0:0] === 1'b1) ? p_Val2_2_fu_3328_p2 : p_Val2_s_4_fu_3322_p2);

assign tmp_fu_2270_p2 = (cor_phaseClass15_V_13 + tmp1_fu_2264_p2);

assign tmp_s_fu_3316_p2 = (($signed(ap_phi_precharge_reg_pp0_iter3_p_Val2_1_reg_603) > $signed(ap_phi_precharge_reg_pp0_iter3_p_Val2_s_reg_562)) ? 1'b1 : 1'b0);

endmodule //correlator
