

================================================================
== Vitis HLS Report for 'conv3_Pipeline_KR_KC'
================================================================
* Date:           Thu Nov  2 17:54:24 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       51|       51|  0.510 us|  0.510 us|   51|   51|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- KR_KC   |       49|       49|        23|          3|          3|    10|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    272|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     100|    258|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    394|    -|
|Register         |        -|    -|    1238|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1338|   1052|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+----+----+----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP| FF | LUT| URAM|
    +----------------------------+----------------------+---------+----+----+----+-----+
    |mul_10ns_10ns_17_1_1_U1904  |mul_10ns_10ns_17_1_1  |        0|   0|   0|  62|    0|
    |mul_10ns_10ns_17_1_1_U1906  |mul_10ns_10ns_17_1_1  |        0|   0|   0|  62|    0|
    |mul_3ns_5ns_7_1_1_U1903     |mul_3ns_5ns_7_1_1     |        0|   0|   0|  17|    0|
    |mul_3ns_5ns_7_1_1_U1905     |mul_3ns_5ns_7_1_1     |        0|   0|   0|  17|    0|
    |mux_3_2_32_1_1_U1907        |mux_3_2_32_1_1        |        0|   0|   0|  14|    0|
    |mux_3_2_32_1_1_U1908        |mux_3_2_32_1_1        |        0|   0|   0|  14|    0|
    |mux_3_2_32_1_1_U1909        |mux_3_2_32_1_1        |        0|   0|   0|  14|    0|
    |mux_3_2_32_1_1_U1910        |mux_3_2_32_1_1        |        0|   0|   0|  14|    0|
    |urem_3ns_3ns_2_7_1_U1901    |urem_3ns_3ns_2_7_1    |        0|   0|  50|  22|    0|
    |urem_3ns_3ns_2_7_1_U1902    |urem_3ns_3ns_2_7_1    |        0|   0|  50|  22|    0|
    +----------------------------+----------------------+---------+----+----+----+-----+
    |Total                       |                      |        0|   0| 100| 258|    0|
    +----------------------------+----------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln49_1_fu_391_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln49_fu_397_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln50_fu_428_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln60_1_fu_578_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln60_fu_481_p2       |         +|   0|  0|  13|           6|           6|
    |empty_60_fu_505_p2       |         +|   0|  0|  12|           4|           4|
    |empty_61_fu_514_p2       |         +|   0|  0|  17|          10|          10|
    |empty_63_fu_529_p2       |         +|   0|  0|  24|          17|          17|
    |empty_64_fu_539_p2       |         +|   0|  0|  24|          17|          17|
    |empty_65_fu_611_p2       |         +|   0|  0|  17|          10|          10|
    |empty_67_fu_626_p2       |         +|   0|  0|  24|          17|          17|
    |empty_68_fu_636_p2       |         +|   0|  0|  24|          17|          17|
    |p_mid1_fu_602_p2         |         +|   0|  0|  12|           4|           4|
    |icmp_ln49_fu_385_p2      |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln50_fu_416_p2      |      icmp|   0|  0|  10|           2|           3|
    |kc0_1_fu_434_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln49_1_fu_422_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln49_fu_690_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 272|         127|         156|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                  Name                                  | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                               |  20|          4|    1|          4|
    |ap_done_int                                                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6                                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7                                                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg                                        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg                                        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg                                        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg                                        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg                                        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg                                        |   9|          2|    1|          2|
    |ap_sig_allocacmp_kr_1                                                   |   9|          2|    3|          6|
    |ap_sig_allocacmp_p_load                                                 |   9|          2|   32|         64|
    |empty_59_fu_102                                                         |   9|          2|   32|         64|
    |grp_fu_324_p0                                                           |  20|          4|   32|        128|
    |grp_fu_324_p1                                                           |  14|          3|   32|         96|
    |grp_fu_329_p0                                                           |  14|          3|   32|         96|
    |grp_fu_329_p1                                                           |  14|          3|   32|         96|
    |grp_fu_333_p0                                                           |  14|          3|   32|         96|
    |grp_fu_333_p1                                                           |  14|          3|   32|         96|
    |grp_fu_337_p0                                                           |  14|          3|   32|         96|
    |grp_fu_337_p1                                                           |  14|          3|   32|         96|
    |indvar_flatten34_fu_110                                                 |   9|          2|    4|          8|
    |input_fm_buffer_address0                                                |  14|          3|   17|         51|
    |input_fm_buffer_address1                                                |  14|          3|   17|         51|
    |kc0_fu_98                                                               |   9|          2|    2|          4|
    |kr_fu_106                                                               |   9|          2|    3|          6|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_address0  |  14|          3|    7|         21|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_address0  |  14|          3|    7|         21|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_address0  |  14|          3|    7|         21|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_address0  |  14|          3|    7|         21|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_address0  |  14|          3|    7|         21|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_address0  |  14|          3|    7|         21|
    +------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                   | 394|         85|  419|       1204|
    +------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln49_reg_781                                                              |   3|   0|    3|          0|
    |ap_CS_fsm                                                                     |   3|   0|    3|          0|
    |ap_done_reg                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                                              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                                              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                                              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                                              |   1|   0|    1|          0|
    |empty_59_fu_102                                                               |  32|   0|   32|          0|
    |icmp_ln49_reg_777                                                             |   1|   0|    1|          0|
    |icmp_ln50_reg_789                                                             |   1|   0|    1|          0|
    |indvar_flatten34_fu_110                                                       |   4|   0|    4|          0|
    |input_fm_buffer_load_1_reg_869                                                |  32|   0|   32|          0|
    |input_fm_buffer_load_2_reg_929                                                |  32|   0|   32|          0|
    |input_fm_buffer_load_3_reg_949                                                |  32|   0|   32|          0|
    |input_fm_buffer_load_reg_849                                                  |  32|   0|   32|          0|
    |kc0_fu_98                                                                     |   2|   0|    2|          0|
    |kr_1_reg_768                                                                  |   3|   0|    3|          0|
    |kr_fu_106                                                                     |   3|   0|    3|          0|
    |mul_1_mid1_reg_989                                                            |  32|   0|   32|          0|
    |mul_1_reg_979                                                                 |  32|   0|   32|          0|
    |mul_mid1_reg_984                                                              |  32|   0|   32|          0|
    |mul_reg_974                                                                   |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_1_reg_914  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_reg_834    |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_1_reg_934  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_reg_854    |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_1_reg_919  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_reg_839    |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_1_reg_939  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_reg_859    |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_1_reg_924  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_reg_844    |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_1_reg_944  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_reg_864    |  32|   0|   32|          0|
    |select_ln46_2_cast_reg_750                                                    |   3|   0|    4|          1|
    |select_ln49_reg_1009                                                          |  32|   0|   32|          0|
    |tmp_1_mid1_reg_999                                                            |  32|   0|   32|          0|
    |tmp_1_reg_994                                                                 |  32|   0|   32|          0|
    |tmp_2_reg_1004                                                                |  32|   0|   32|          0|
    |tmp_4_mid1_reg_969                                                            |  32|   0|   32|          0|
    |tmp_4_reg_959                                                                 |  32|   0|   32|          0|
    |tmp_mid1_reg_964                                                              |  32|   0|   32|          0|
    |tmp_reg_954                                                                   |  32|   0|   32|          0|
    |zext_ln47_cast_reg_762                                                        |   8|   0|   17|          9|
    |zext_ln63_cast_reg_756                                                        |   8|   0|   17|          9|
    |icmp_ln49_reg_777                                                             |  64|  32|    1|          0|
    |icmp_ln50_reg_789                                                             |  64|  32|    1|          0|
    |mul_1_mid1_reg_989                                                            |  64|  32|   32|          0|
    |mul_1_reg_979                                                                 |  64|  32|   32|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         |1238| 128| 1067|         19|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|                                RTL Ports                               | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                                                                  |   in|    1|  ap_ctrl_hs|                                           conv3_Pipeline_KR_KC|  return value|
|ap_rst                                                                  |   in|    1|  ap_ctrl_hs|                                           conv3_Pipeline_KR_KC|  return value|
|ap_start                                                                |   in|    1|  ap_ctrl_hs|                                           conv3_Pipeline_KR_KC|  return value|
|ap_done                                                                 |  out|    1|  ap_ctrl_hs|                                           conv3_Pipeline_KR_KC|  return value|
|ap_idle                                                                 |  out|    1|  ap_ctrl_hs|                                           conv3_Pipeline_KR_KC|  return value|
|ap_ready                                                                |  out|    1|  ap_ctrl_hs|                                           conv3_Pipeline_KR_KC|  return value|
|grp_fu_1696_p_din0                                                      |  out|   32|  ap_ctrl_hs|                                           conv3_Pipeline_KR_KC|  return value|
|grp_fu_1696_p_din1                                                      |  out|   32|  ap_ctrl_hs|                                           conv3_Pipeline_KR_KC|  return value|
|grp_fu_1696_p_opcode                                                    |  out|    2|  ap_ctrl_hs|                                           conv3_Pipeline_KR_KC|  return value|
|grp_fu_1696_p_dout0                                                     |   in|   32|  ap_ctrl_hs|                                           conv3_Pipeline_KR_KC|  return value|
|grp_fu_1696_p_ce                                                        |  out|    1|  ap_ctrl_hs|                                           conv3_Pipeline_KR_KC|  return value|
|grp_fu_1700_p_din0                                                      |  out|   32|  ap_ctrl_hs|                                           conv3_Pipeline_KR_KC|  return value|
|grp_fu_1700_p_din1                                                      |  out|   32|  ap_ctrl_hs|                                           conv3_Pipeline_KR_KC|  return value|
|grp_fu_1700_p_opcode                                                    |  out|    2|  ap_ctrl_hs|                                           conv3_Pipeline_KR_KC|  return value|
|grp_fu_1700_p_dout0                                                     |   in|   32|  ap_ctrl_hs|                                           conv3_Pipeline_KR_KC|  return value|
|grp_fu_1700_p_ce                                                        |  out|    1|  ap_ctrl_hs|                                           conv3_Pipeline_KR_KC|  return value|
|grp_fu_1704_p_din0                                                      |  out|   32|  ap_ctrl_hs|                                           conv3_Pipeline_KR_KC|  return value|
|grp_fu_1704_p_din1                                                      |  out|   32|  ap_ctrl_hs|                                           conv3_Pipeline_KR_KC|  return value|
|grp_fu_1704_p_dout0                                                     |   in|   32|  ap_ctrl_hs|                                           conv3_Pipeline_KR_KC|  return value|
|grp_fu_1704_p_ce                                                        |  out|    1|  ap_ctrl_hs|                                           conv3_Pipeline_KR_KC|  return value|
|grp_fu_1708_p_din0                                                      |  out|   32|  ap_ctrl_hs|                                           conv3_Pipeline_KR_KC|  return value|
|grp_fu_1708_p_din1                                                      |  out|   32|  ap_ctrl_hs|                                           conv3_Pipeline_KR_KC|  return value|
|grp_fu_1708_p_dout0                                                     |   in|   32|  ap_ctrl_hs|                                           conv3_Pipeline_KR_KC|  return value|
|grp_fu_1708_p_ce                                                        |  out|    1|  ap_ctrl_hs|                                           conv3_Pipeline_KR_KC|  return value|
|output_fm_buffer_0_load_1                                               |   in|   32|     ap_none|                                      output_fm_buffer_0_load_1|        scalar|
|zext_ln60_1                                                             |   in|    7|     ap_none|                                                    zext_ln60_1|        scalar|
|select_ln46_2                                                           |   in|    3|     ap_none|                                                  select_ln46_2|        scalar|
|empty                                                                   |   in|   10|     ap_none|                                                          empty|        scalar|
|zext_ln47                                                               |   in|    8|     ap_none|                                                      zext_ln47|        scalar|
|zext_ln63                                                               |   in|    8|     ap_none|                                                      zext_ln63|        scalar|
|p_out                                                                   |  out|   32|      ap_vld|                                                          p_out|       pointer|
|p_out_ap_vld                                                            |  out|    1|      ap_vld|                                                          p_out|       pointer|
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_address0  |  out|    7|   ap_memory|  p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0|         array|
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0|         array|
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0|         array|
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_address0  |  out|    7|   ap_memory|  p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0|         array|
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0|         array|
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0|         array|
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_address0  |  out|    7|   ap_memory|  p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0|         array|
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0|         array|
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0|         array|
|input_fm_buffer_address0                                                |  out|   17|   ap_memory|                                                input_fm_buffer|         array|
|input_fm_buffer_ce0                                                     |  out|    1|   ap_memory|                                                input_fm_buffer|         array|
|input_fm_buffer_q0                                                      |   in|   32|   ap_memory|                                                input_fm_buffer|         array|
|input_fm_buffer_address1                                                |  out|   17|   ap_memory|                                                input_fm_buffer|         array|
|input_fm_buffer_ce1                                                     |  out|    1|   ap_memory|                                                input_fm_buffer|         array|
|input_fm_buffer_q1                                                      |   in|   32|   ap_memory|                                                input_fm_buffer|         array|
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_address0  |  out|    7|   ap_memory|  p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0|         array|
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0|         array|
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0|         array|
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_address0  |  out|    7|   ap_memory|  p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0|         array|
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0|         array|
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0|         array|
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_address0  |  out|    7|   ap_memory|  p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0|         array|
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0|         array|
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0|         array|
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 3, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.78>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kc0 = alloca i32 1"   --->   Operation 26 'alloca' 'kc0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_59 = alloca i32 1"   --->   Operation 27 'alloca' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kr = alloca i32 1"   --->   Operation 28 'alloca' 'kr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten34 = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln63_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln63"   --->   Operation 30 'read' 'zext_ln63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln47_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln47"   --->   Operation 31 'read' 'zext_ln47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_3 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %empty"   --->   Operation 32 'read' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%select_ln46_2_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln46_2"   --->   Operation 33 'read' 'select_ln46_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln60_1_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln60_1"   --->   Operation 34 'read' 'zext_ln60_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_fm_buffer_0_load_1"   --->   Operation 35 'read' 'output_fm_buffer_0_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%select_ln46_2_cast = zext i3 %select_ln46_2_read"   --->   Operation 36 'zext' 'select_ln46_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln63_cast = zext i8 %zext_ln63_read"   --->   Operation 37 'zext' 'zext_ln63_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln47_cast = zext i8 %zext_ln47_read"   --->   Operation 38 'zext' 'zext_ln47_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten34"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %kr"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %output_fm_buffer_0_load_1_read, i32 %empty_59"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %kc0"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%kr_1 = load i3 %kr" [src/conv3.cpp:49]   --->   Operation 44 'load' 'kr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [7/7] (0.78ns)   --->   "%urem_ln49 = urem i3 %kr_1, i3 3" [src/conv3.cpp:49]   --->   Operation 45 'urem' 'urem_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%indvar_flatten34_load = load i4 %indvar_flatten34" [src/conv3.cpp:49]   --->   Operation 46 'load' 'indvar_flatten34_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [6/7] (0.78ns)   --->   "%urem_ln49 = urem i3 %kr_1, i3 3" [src/conv3.cpp:49]   --->   Operation 47 'urem' 'urem_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.79ns)   --->   "%icmp_ln49 = icmp_eq  i4 %indvar_flatten34_load, i4 10" [src/conv3.cpp:49]   --->   Operation 48 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.79ns)   --->   "%add_ln49_1 = add i4 %indvar_flatten34_load, i4 1" [src/conv3.cpp:49]   --->   Operation 49 'add' 'add_ln49_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %for.inc61, void %for.inc64.exitStub" [src/conv3.cpp:49]   --->   Operation 50 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.67ns)   --->   "%add_ln49 = add i3 %kr_1, i3 1" [src/conv3.cpp:49]   --->   Operation 51 'add' 'add_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [7/7] (0.78ns)   --->   "%urem_ln49_1 = urem i3 %add_ln49, i3 3" [src/conv3.cpp:49]   --->   Operation 52 'urem' 'urem_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln50 = store i4 %add_ln49_1, i4 %indvar_flatten34" [src/conv3.cpp:50]   --->   Operation 53 'store' 'store_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.18>
ST_3 : Operation 54 [5/7] (0.78ns)   --->   "%urem_ln49 = urem i3 %kr_1, i3 3" [src/conv3.cpp:49]   --->   Operation 54 'urem' 'urem_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%kc0_load = load i2 %kc0" [src/conv3.cpp:50]   --->   Operation 55 'load' 'kc0_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_3 : Operation 56 [6/7] (0.78ns)   --->   "%urem_ln49_1 = urem i3 %add_ln49, i3 3" [src/conv3.cpp:49]   --->   Operation 56 'urem' 'urem_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.54ns)   --->   "%icmp_ln50 = icmp_eq  i2 %kc0_load, i2 2" [src/conv3.cpp:50]   --->   Operation 57 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.20ns)   --->   "%select_ln49_1 = select i1 %icmp_ln50, i3 %add_ln49, i3 %kr_1" [src/conv3.cpp:49]   --->   Operation 58 'select' 'select_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.54ns)   --->   "%add_ln50 = add i2 %kc0_load, i2 1" [src/conv3.cpp:50]   --->   Operation 59 'add' 'add_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.17ns)   --->   "%kc0_1 = select i1 %icmp_ln50, i2 1, i2 %add_ln50" [src/conv3.cpp:50]   --->   Operation 60 'select' 'kc0_1' <Predicate = (!icmp_ln49)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln50 = store i3 %select_ln49_1, i3 %kr" [src/conv3.cpp:50]   --->   Operation 61 'store' 'store_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.42>
ST_3 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln50 = store i2 %kc0_1, i2 %kc0" [src/conv3.cpp:50]   --->   Operation 62 'store' 'store_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 5.66>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i3 %kr_1" [src/conv3.cpp:49]   --->   Operation 63 'zext' 'zext_ln49' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i3 %kr_1" [src/conv3.cpp:49]   --->   Operation 64 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.22ns)   --->   "%mul_ln49 = mul i7 %zext_ln49_1, i7 11" [src/conv3.cpp:49]   --->   Operation 65 'mul' 'mul_ln49' <Predicate = (!icmp_ln50)> <Delay = 1.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %mul_ln49, i32 5, i32 6" [src/conv3.cpp:49]   --->   Operation 66 'partselect' 'tmp_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i7 %zext_ln60_1_read" [src/conv3.cpp:60]   --->   Operation 67 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i2 %tmp_5" [src/conv3.cpp:60]   --->   Operation 68 'zext' 'zext_ln60' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.78ns)   --->   "%add_ln60 = add i6 %trunc_ln60, i6 %zext_ln60" [src/conv3.cpp:60]   --->   Operation 69 'add' 'add_ln60' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln60, i1 0" [src/conv3.cpp:60]   --->   Operation 70 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i7 %tmp_s" [src/conv3.cpp:60]   --->   Operation 71 'zext' 'zext_ln60_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, i64 0, i64 %zext_ln60_2" [src/conv3.cpp:60]   --->   Operation 72 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, i64 0, i64 %zext_ln60_2" [src/conv3.cpp:60]   --->   Operation 73 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, i64 0, i64 %zext_ln60_2" [src/conv3.cpp:60]   --->   Operation 74 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, i64 0, i64 %zext_ln60_2" [src/conv3.cpp:60]   --->   Operation 75 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, i64 0, i64 %zext_ln60_2" [src/conv3.cpp:60]   --->   Operation 76 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0, i64 0, i64 %zext_ln60_2" [src/conv3.cpp:60]   --->   Operation 77 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 78 [4/7] (0.78ns)   --->   "%urem_ln49 = urem i3 %kr_1, i3 3" [src/conv3.cpp:49]   --->   Operation 78 'urem' 'urem_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.67ns)   --->   "%empty_60 = add i4 %zext_ln49, i4 %select_ln46_2_cast" [src/conv3.cpp:49]   --->   Operation 79 'add' 'empty_60' <Predicate = (!icmp_ln50)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty_60" [src/conv3.cpp:49]   --->   Operation 80 'zext' 'p_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.78ns)   --->   "%empty_61 = add i10 %tmp_3, i10 %p_cast" [src/conv3.cpp:49]   --->   Operation 81 'add' 'empty_61' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%p_cast1 = zext i10 %empty_61" [src/conv3.cpp:49]   --->   Operation 82 'zext' 'p_cast1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (2.11ns)   --->   "%empty_62 = mul i17 %p_cast1, i17 259" [src/conv3.cpp:49]   --->   Operation 83 'mul' 'empty_62' <Predicate = (!icmp_ln50)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.86ns)   --->   "%empty_63 = add i17 %empty_62, i17 %zext_ln47_cast" [src/conv3.cpp:49]   --->   Operation 84 'add' 'empty_63' <Predicate = (!icmp_ln50)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%p_cast6 = zext i17 %empty_63" [src/conv3.cpp:49]   --->   Operation 85 'zext' 'p_cast6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast6" [src/conv3.cpp:49]   --->   Operation 86 'getelementptr' 'input_fm_buffer_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.86ns)   --->   "%empty_64 = add i17 %empty_62, i17 %zext_ln63_cast" [src/conv3.cpp:49]   --->   Operation 87 'add' 'empty_64' <Predicate = (!icmp_ln50)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%p_cast7 = zext i17 %empty_64" [src/conv3.cpp:49]   --->   Operation 88 'zext' 'p_cast7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_1 = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast7" [src/conv3.cpp:49]   --->   Operation 89 'getelementptr' 'input_fm_buffer_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr" [src/conv3.cpp:60]   --->   Operation 90 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 91 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr" [src/conv3.cpp:60]   --->   Operation 91 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 92 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr" [src/conv3.cpp:60]   --->   Operation 92 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 93 [2/2] (1.23ns)   --->   "%input_fm_buffer_load = load i17 %input_fm_buffer_addr" [src/conv3.cpp:49]   --->   Operation 93 'load' 'input_fm_buffer_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_4 : Operation 94 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr" [src/conv3.cpp:60]   --->   Operation 94 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 95 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr" [src/conv3.cpp:60]   --->   Operation 95 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 96 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr" [src/conv3.cpp:60]   --->   Operation 96 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 97 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_1 = load i17 %input_fm_buffer_addr_1" [src/conv3.cpp:49]   --->   Operation 97 'load' 'input_fm_buffer_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_4 : Operation 98 [5/7] (0.78ns)   --->   "%urem_ln49_1 = urem i3 %add_ln49, i3 3" [src/conv3.cpp:49]   --->   Operation 98 'urem' 'urem_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.66>
ST_5 : Operation 99 [3/7] (0.78ns)   --->   "%urem_ln49 = urem i3 %kr_1, i3 3" [src/conv3.cpp:49]   --->   Operation 99 'urem' 'urem_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr" [src/conv3.cpp:60]   --->   Operation 100 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 101 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr" [src/conv3.cpp:60]   --->   Operation 101 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 102 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr" [src/conv3.cpp:60]   --->   Operation 102 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 103 [1/2] (1.23ns)   --->   "%input_fm_buffer_load = load i17 %input_fm_buffer_addr" [src/conv3.cpp:49]   --->   Operation 103 'load' 'input_fm_buffer_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_5 : Operation 104 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr" [src/conv3.cpp:60]   --->   Operation 104 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 105 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr" [src/conv3.cpp:60]   --->   Operation 105 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 106 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr" [src/conv3.cpp:60]   --->   Operation 106 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 107 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_1 = load i17 %input_fm_buffer_addr_1" [src/conv3.cpp:49]   --->   Operation 107 'load' 'input_fm_buffer_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i3 %add_ln49" [src/conv3.cpp:49]   --->   Operation 108 'zext' 'zext_ln49_2' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln49_3 = zext i3 %add_ln49" [src/conv3.cpp:49]   --->   Operation 109 'zext' 'zext_ln49_3' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.22ns)   --->   "%mul_ln49_1 = mul i7 %zext_ln49_3, i7 11" [src/conv3.cpp:49]   --->   Operation 110 'mul' 'mul_ln49_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %mul_ln49_1, i32 5, i32 6" [src/conv3.cpp:49]   --->   Operation 111 'partselect' 'tmp_6' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln60_1 = trunc i7 %zext_ln60_1_read" [src/conv3.cpp:60]   --->   Operation 112 'trunc' 'trunc_ln60_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i2 %tmp_6" [src/conv3.cpp:60]   --->   Operation 113 'zext' 'zext_ln60_3' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.78ns)   --->   "%add_ln60_1 = add i6 %trunc_ln60_1, i6 %zext_ln60_3" [src/conv3.cpp:60]   --->   Operation 114 'add' 'add_ln60_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln60_1, i1 0" [src/conv3.cpp:60]   --->   Operation 115 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i7 %tmp_7" [src/conv3.cpp:60]   --->   Operation 116 'zext' 'zext_ln60_4' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr_1 = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, i64 0, i64 %zext_ln60_4" [src/conv3.cpp:60]   --->   Operation 117 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr_1 = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, i64 0, i64 %zext_ln60_4" [src/conv3.cpp:60]   --->   Operation 118 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr_1 = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, i64 0, i64 %zext_ln60_4" [src/conv3.cpp:60]   --->   Operation 119 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr_1 = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, i64 0, i64 %zext_ln60_4" [src/conv3.cpp:60]   --->   Operation 120 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr_1 = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, i64 0, i64 %zext_ln60_4" [src/conv3.cpp:60]   --->   Operation 121 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr_1 = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0, i64 0, i64 %zext_ln60_4" [src/conv3.cpp:60]   --->   Operation 122 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 123 [4/7] (0.78ns)   --->   "%urem_ln49_1 = urem i3 %add_ln49, i3 3" [src/conv3.cpp:49]   --->   Operation 123 'urem' 'urem_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.67ns)   --->   "%p_mid1 = add i4 %zext_ln49_2, i4 %select_ln46_2_cast" [src/conv3.cpp:49]   --->   Operation 124 'add' 'p_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%p_mid1_cast = zext i4 %p_mid1" [src/conv3.cpp:49]   --->   Operation 125 'zext' 'p_mid1_cast' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.78ns)   --->   "%empty_65 = add i10 %tmp_3, i10 %p_mid1_cast" [src/conv3.cpp:49]   --->   Operation 126 'add' 'empty_65' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%p_cast3 = zext i10 %empty_65" [src/conv3.cpp:49]   --->   Operation 127 'zext' 'p_cast3' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (2.11ns)   --->   "%empty_66 = mul i17 %p_cast3, i17 259" [src/conv3.cpp:49]   --->   Operation 128 'mul' 'empty_66' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.86ns)   --->   "%empty_67 = add i17 %empty_66, i17 %zext_ln47_cast" [src/conv3.cpp:49]   --->   Operation 129 'add' 'empty_67' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%p_cast9 = zext i17 %empty_67" [src/conv3.cpp:49]   --->   Operation 130 'zext' 'p_cast9' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_2 = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast9" [src/conv3.cpp:49]   --->   Operation 131 'getelementptr' 'input_fm_buffer_addr_2' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.86ns)   --->   "%empty_68 = add i17 %empty_66, i17 %zext_ln63_cast" [src/conv3.cpp:49]   --->   Operation 132 'add' 'empty_68' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%p_cast10 = zext i17 %empty_68" [src/conv3.cpp:49]   --->   Operation 133 'zext' 'p_cast10' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_3 = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast10" [src/conv3.cpp:49]   --->   Operation 134 'getelementptr' 'input_fm_buffer_addr_3' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 135 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr_1" [src/conv3.cpp:60]   --->   Operation 135 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 136 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr_1" [src/conv3.cpp:60]   --->   Operation 136 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 137 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr_1" [src/conv3.cpp:60]   --->   Operation 137 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 138 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_2 = load i17 %input_fm_buffer_addr_2" [src/conv3.cpp:49]   --->   Operation 138 'load' 'input_fm_buffer_load_2' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_5 : Operation 139 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr_1" [src/conv3.cpp:60]   --->   Operation 139 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 140 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr_1" [src/conv3.cpp:60]   --->   Operation 140 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 141 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr_1" [src/conv3.cpp:60]   --->   Operation 141 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 142 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_3 = load i17 %input_fm_buffer_addr_3" [src/conv3.cpp:49]   --->   Operation 142 'load' 'input_fm_buffer_load_3' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 143 [2/7] (0.78ns)   --->   "%urem_ln49 = urem i3 %kr_1, i3 3" [src/conv3.cpp:49]   --->   Operation 143 'urem' 'urem_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [3/7] (0.78ns)   --->   "%urem_ln49_1 = urem i3 %add_ln49, i3 3" [src/conv3.cpp:49]   --->   Operation 144 'urem' 'urem_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr_1" [src/conv3.cpp:60]   --->   Operation 145 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 146 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr_1" [src/conv3.cpp:60]   --->   Operation 146 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 147 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr_1" [src/conv3.cpp:60]   --->   Operation 147 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 148 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_2 = load i17 %input_fm_buffer_addr_2" [src/conv3.cpp:49]   --->   Operation 148 'load' 'input_fm_buffer_load_2' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_6 : Operation 149 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr_1" [src/conv3.cpp:60]   --->   Operation 149 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 150 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr_1" [src/conv3.cpp:60]   --->   Operation 150 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 151 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr_1" [src/conv3.cpp:60]   --->   Operation 151 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 152 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_3 = load i17 %input_fm_buffer_addr_3" [src/conv3.cpp:49]   --->   Operation 152 'load' 'input_fm_buffer_load_3' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>

State 7 <SV = 6> <Delay = 1.25>
ST_7 : Operation 153 [1/7] (0.78ns)   --->   "%urem_ln49 = urem i3 %kr_1, i3 3" [src/conv3.cpp:49]   --->   Operation 153 'urem' 'urem_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i2 %urem_ln49" [src/conv3.cpp:49]   --->   Operation 154 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.47ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load, i2 %trunc_ln49" [src/conv3.cpp:60]   --->   Operation 155 'mux' 'tmp' <Predicate = (!icmp_ln50)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.47ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load, i2 %trunc_ln49" [src/conv3.cpp:60]   --->   Operation 156 'mux' 'tmp_4' <Predicate = (!icmp_ln50)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [2/7] (0.78ns)   --->   "%urem_ln49_1 = urem i3 %add_ln49, i3 3" [src/conv3.cpp:49]   --->   Operation 157 'urem' 'urem_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : [1/1] (0.88ns)   --->   Input mux for Operation 158 '%mul = fmul i32 %tmp, i32 %input_fm_buffer_load'
ST_8 : Operation 158 [3/3] (6.12ns)   --->   "%mul = fmul i32 %tmp, i32 %input_fm_buffer_load" [src/conv3.cpp:60]   --->   Operation 158 'fmul' 'mul' <Predicate = (!icmp_ln50)> <Delay = 6.12> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (0.88ns)   --->   Input mux for Operation 159 '%mul_1 = fmul i32 %tmp_4, i32 %input_fm_buffer_load_1'
ST_8 : Operation 159 [3/3] (6.12ns)   --->   "%mul_1 = fmul i32 %tmp_4, i32 %input_fm_buffer_load_1" [src/conv3.cpp:60]   --->   Operation 159 'fmul' 'mul_1' <Predicate = (!icmp_ln50)> <Delay = 6.12> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/7] (0.78ns)   --->   "%urem_ln49_1 = urem i3 %add_ln49, i3 3" [src/conv3.cpp:49]   --->   Operation 160 'urem' 'urem_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = trunc i2 %urem_ln49_1" [src/conv3.cpp:49]   --->   Operation 161 'trunc' 'trunc_ln49_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.47ns)   --->   "%tmp_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_1, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_1, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_1, i2 %trunc_ln49_1" [src/conv3.cpp:60]   --->   Operation 162 'mux' 'tmp_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.47ns)   --->   "%tmp_4_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_1, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_1, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_1, i2 %trunc_ln49_1" [src/conv3.cpp:60]   --->   Operation 163 'mux' 'tmp_4_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 164 [2/3] (7.01ns)   --->   "%mul = fmul i32 %tmp, i32 %input_fm_buffer_load" [src/conv3.cpp:60]   --->   Operation 164 'fmul' 'mul' <Predicate = (!icmp_ln50)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 165 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %tmp_4, i32 %input_fm_buffer_load_1" [src/conv3.cpp:60]   --->   Operation 165 'fmul' 'mul_1' <Predicate = (!icmp_ln50)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (0.88ns)   --->   Input mux for Operation 166 '%mul_mid1 = fmul i32 %tmp_mid1, i32 %input_fm_buffer_load_2'
ST_9 : Operation 166 [3/3] (6.12ns)   --->   "%mul_mid1 = fmul i32 %tmp_mid1, i32 %input_fm_buffer_load_2" [src/conv3.cpp:60]   --->   Operation 166 'fmul' 'mul_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 6.12> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (0.88ns)   --->   Input mux for Operation 167 '%mul_1_mid1 = fmul i32 %tmp_4_mid1, i32 %input_fm_buffer_load_3'
ST_9 : Operation 167 [3/3] (6.12ns)   --->   "%mul_1_mid1 = fmul i32 %tmp_4_mid1, i32 %input_fm_buffer_load_3" [src/conv3.cpp:60]   --->   Operation 167 'fmul' 'mul_1_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 6.12> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 168 [1/3] (7.01ns)   --->   "%mul = fmul i32 %tmp, i32 %input_fm_buffer_load" [src/conv3.cpp:60]   --->   Operation 168 'fmul' 'mul' <Predicate = (!icmp_ln50)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %tmp_4, i32 %input_fm_buffer_load_1" [src/conv3.cpp:60]   --->   Operation 169 'fmul' 'mul_1' <Predicate = (!icmp_ln50)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [2/3] (7.01ns)   --->   "%mul_mid1 = fmul i32 %tmp_mid1, i32 %input_fm_buffer_load_2" [src/conv3.cpp:60]   --->   Operation 170 'fmul' 'mul_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [2/3] (7.01ns)   --->   "%mul_1_mid1 = fmul i32 %tmp_4_mid1, i32 %input_fm_buffer_load_3" [src/conv3.cpp:60]   --->   Operation 171 'fmul' 'mul_1_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : [1/1] (0.85ns)   --->   Input mux for Operation 172 '%tmp_1 = fadd i32 %mul, i32 0'
ST_11 : Operation 172 [4/4] (5.58ns)   --->   "%tmp_1 = fadd i32 %mul, i32 0" [src/conv3.cpp:60]   --->   Operation 172 'fadd' 'tmp_1' <Predicate = (!icmp_ln50)> <Delay = 5.58> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [1/3] (7.01ns)   --->   "%mul_mid1 = fmul i32 %tmp_mid1, i32 %input_fm_buffer_load_2" [src/conv3.cpp:60]   --->   Operation 173 'fmul' 'mul_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/3] (7.01ns)   --->   "%mul_1_mid1 = fmul i32 %tmp_4_mid1, i32 %input_fm_buffer_load_3" [src/conv3.cpp:60]   --->   Operation 174 'fmul' 'mul_1_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 175 [3/4] (6.43ns)   --->   "%tmp_1 = fadd i32 %mul, i32 0" [src/conv3.cpp:60]   --->   Operation 175 'fadd' 'tmp_1' <Predicate = (!icmp_ln50)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (0.85ns)   --->   Input mux for Operation 176 '%tmp_1_mid1 = fadd i32 %mul_mid1, i32 0'
ST_12 : Operation 176 [4/4] (5.58ns)   --->   "%tmp_1_mid1 = fadd i32 %mul_mid1, i32 0" [src/conv3.cpp:60]   --->   Operation 176 'fadd' 'tmp_1_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 5.58> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 177 [2/4] (6.43ns)   --->   "%tmp_1 = fadd i32 %mul, i32 0" [src/conv3.cpp:60]   --->   Operation 177 'fadd' 'tmp_1' <Predicate = (!icmp_ln50)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [3/4] (6.43ns)   --->   "%tmp_1_mid1 = fadd i32 %mul_mid1, i32 0" [src/conv3.cpp:60]   --->   Operation 178 'fadd' 'tmp_1_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 179 [1/4] (6.43ns)   --->   "%tmp_1 = fadd i32 %mul, i32 0" [src/conv3.cpp:60]   --->   Operation 179 'fadd' 'tmp_1' <Predicate = (!icmp_ln50)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 180 [2/4] (6.43ns)   --->   "%tmp_1_mid1 = fadd i32 %mul_mid1, i32 0" [src/conv3.cpp:60]   --->   Operation 180 'fadd' 'tmp_1_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : [1/1] (0.85ns)   --->   Input mux for Operation 181 '%tmp_2 = fadd i32 %tmp_1, i32 %mul_1'
ST_15 : Operation 181 [4/4] (5.58ns)   --->   "%tmp_2 = fadd i32 %tmp_1, i32 %mul_1" [src/conv3.cpp:60]   --->   Operation 181 'fadd' 'tmp_2' <Predicate = (!icmp_ln50)> <Delay = 5.58> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 182 [1/4] (6.43ns)   --->   "%tmp_1_mid1 = fadd i32 %mul_mid1, i32 0" [src/conv3.cpp:60]   --->   Operation 182 'fadd' 'tmp_1_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 183 [3/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %tmp_1, i32 %mul_1" [src/conv3.cpp:60]   --->   Operation 183 'fadd' 'tmp_2' <Predicate = (!icmp_ln50)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (0.85ns)   --->   Input mux for Operation 184 '%tmp_2_mid1 = fadd i32 %tmp_1_mid1, i32 %mul_1_mid1'
ST_16 : Operation 184 [4/4] (5.58ns)   --->   "%tmp_2_mid1 = fadd i32 %tmp_1_mid1, i32 %mul_1_mid1" [src/conv3.cpp:60]   --->   Operation 184 'fadd' 'tmp_2_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 5.58> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 185 [2/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %tmp_1, i32 %mul_1" [src/conv3.cpp:60]   --->   Operation 185 'fadd' 'tmp_2' <Predicate = (!icmp_ln50)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 186 [3/4] (6.43ns)   --->   "%tmp_2_mid1 = fadd i32 %tmp_1_mid1, i32 %mul_1_mid1" [src/conv3.cpp:60]   --->   Operation 186 'fadd' 'tmp_2_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 187 [1/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %tmp_1, i32 %mul_1" [src/conv3.cpp:60]   --->   Operation 187 'fadd' 'tmp_2' <Predicate = (!icmp_ln50)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [2/4] (6.43ns)   --->   "%tmp_2_mid1 = fadd i32 %tmp_1_mid1, i32 %mul_1_mid1" [src/conv3.cpp:60]   --->   Operation 188 'fadd' 'tmp_2_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.88>
ST_19 : Operation 189 [1/4] (6.43ns)   --->   "%tmp_2_mid1 = fadd i32 %tmp_1_mid1, i32 %mul_1_mid1" [src/conv3.cpp:60]   --->   Operation 189 'fadd' 'tmp_2_mid1' <Predicate = (icmp_ln50)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 190 [1/1] (0.44ns)   --->   "%select_ln49 = select i1 %icmp_ln50, i32 %tmp_2_mid1, i32 %tmp_2" [src/conv3.cpp:49]   --->   Operation 190 'select' 'select_ln49' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 191 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_59" [src/conv3.cpp:63]   --->   Operation 191 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.85ns)   --->   Input mux for Operation 192 '%add = fadd i32 %p_load, i32 %select_ln49'
ST_20 : Operation 192 [4/4] (5.58ns)   --->   "%add = fadd i32 %p_load, i32 %select_ln49" [src/conv3.cpp:63]   --->   Operation 192 'fadd' 'add' <Predicate = true> <Delay = 5.58> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "%p_load44 = load i32 %empty_59"   --->   Operation 202 'load' 'p_load44' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load44"   --->   Operation 203 'write' 'write_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_20 : Operation 204 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 204 'ret' 'ret_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 193 [3/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %select_ln49" [src/conv3.cpp:63]   --->   Operation 193 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 194 [2/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %select_ln49" [src/conv3.cpp:63]   --->   Operation 194 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.86>
ST_23 : Operation 195 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @KR_KC_str"   --->   Operation 195 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 196 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 196 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 197 [1/1] (0.00ns)   --->   "%specpipeline_ln51 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_6" [src/conv3.cpp:51]   --->   Operation 197 'specpipeline' 'specpipeline_ln51' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 198 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/conv3.cpp:50]   --->   Operation 198 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 199 [1/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %select_ln49" [src/conv3.cpp:63]   --->   Operation 199 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 200 [1/1] (0.42ns)   --->   "%store_ln50 = store i32 %add, i32 %empty_59" [src/conv3.cpp:50]   --->   Operation 200 'store' 'store_ln50' <Predicate = true> <Delay = 0.42>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.inc" [src/conv3.cpp:50]   --->   Operation 201 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_fm_buffer_0_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln60_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln46_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln47]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln63]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_fm_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kc0                                                                  (alloca           ) [ 011100000000000000000000]
empty_59                                                             (alloca           ) [ 011111111111111111111111]
kr                                                                   (alloca           ) [ 011100000000000000000000]
indvar_flatten34                                                     (alloca           ) [ 011000000000000000000000]
zext_ln63_read                                                       (read             ) [ 000000000000000000000000]
zext_ln47_read                                                       (read             ) [ 000000000000000000000000]
tmp_3                                                                (read             ) [ 011111000000000000000000]
select_ln46_2_read                                                   (read             ) [ 000000000000000000000000]
zext_ln60_1_read                                                     (read             ) [ 011111000000000000000000]
output_fm_buffer_0_load_1_read                                       (read             ) [ 000000000000000000000000]
select_ln46_2_cast                                                   (zext             ) [ 011111000000000000000000]
zext_ln63_cast                                                       (zext             ) [ 011111000000000000000000]
zext_ln47_cast                                                       (zext             ) [ 011111000000000000000000]
store_ln0                                                            (store            ) [ 000000000000000000000000]
store_ln0                                                            (store            ) [ 000000000000000000000000]
store_ln0                                                            (store            ) [ 000000000000000000000000]
store_ln0                                                            (store            ) [ 000000000000000000000000]
br_ln0                                                               (br               ) [ 000000000000000000000000]
kr_1                                                                 (load             ) [ 011111110000000000000000]
indvar_flatten34_load                                                (load             ) [ 000000000000000000000000]
icmp_ln49                                                            (icmp             ) [ 011111111111111111111000]
add_ln49_1                                                           (add              ) [ 000000000000000000000000]
br_ln49                                                              (br               ) [ 000000000000000000000000]
add_ln49                                                             (add              ) [ 011111111000000000000000]
store_ln50                                                           (store            ) [ 000000000000000000000000]
kc0_load                                                             (load             ) [ 000000000000000000000000]
icmp_ln50                                                            (icmp             ) [ 011111111111111111110000]
select_ln49_1                                                        (select           ) [ 000000000000000000000000]
add_ln50                                                             (add              ) [ 000000000000000000000000]
kc0_1                                                                (select           ) [ 000000000000000000000000]
store_ln50                                                           (store            ) [ 000000000000000000000000]
store_ln50                                                           (store            ) [ 000000000000000000000000]
zext_ln49                                                            (zext             ) [ 000000000000000000000000]
zext_ln49_1                                                          (zext             ) [ 000000000000000000000000]
mul_ln49                                                             (mul              ) [ 000000000000000000000000]
tmp_5                                                                (partselect       ) [ 000000000000000000000000]
trunc_ln60                                                           (trunc            ) [ 000000000000000000000000]
zext_ln60                                                            (zext             ) [ 000000000000000000000000]
add_ln60                                                             (add              ) [ 000000000000000000000000]
tmp_s                                                                (bitconcatenate   ) [ 000000000000000000000000]
zext_ln60_2                                                          (zext             ) [ 000000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr   (getelementptr    ) [ 001001000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr   (getelementptr    ) [ 001001000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr   (getelementptr    ) [ 001001000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr   (getelementptr    ) [ 001001000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr   (getelementptr    ) [ 001001000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr   (getelementptr    ) [ 001001000000000000000000]
empty_60                                                             (add              ) [ 000000000000000000000000]
p_cast                                                               (zext             ) [ 000000000000000000000000]
empty_61                                                             (add              ) [ 000000000000000000000000]
p_cast1                                                              (zext             ) [ 000000000000000000000000]
empty_62                                                             (mul              ) [ 000000000000000000000000]
empty_63                                                             (add              ) [ 000000000000000000000000]
p_cast6                                                              (zext             ) [ 000000000000000000000000]
input_fm_buffer_addr                                                 (getelementptr    ) [ 001001000000000000000000]
empty_64                                                             (add              ) [ 000000000000000000000000]
p_cast7                                                              (zext             ) [ 000000000000000000000000]
input_fm_buffer_addr_1                                               (getelementptr    ) [ 001001000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load   (load             ) [ 010100110000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load   (load             ) [ 010100110000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load   (load             ) [ 010100110000000000000000]
input_fm_buffer_load                                                 (load             ) [ 011100111110000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load   (load             ) [ 010100110000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load   (load             ) [ 010100110000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load   (load             ) [ 010100110000000000000000]
input_fm_buffer_load_1                                               (load             ) [ 011100111110000000000000]
zext_ln49_2                                                          (zext             ) [ 000000000000000000000000]
zext_ln49_3                                                          (zext             ) [ 000000000000000000000000]
mul_ln49_1                                                           (mul              ) [ 000000000000000000000000]
tmp_6                                                                (partselect       ) [ 000000000000000000000000]
trunc_ln60_1                                                         (trunc            ) [ 000000000000000000000000]
zext_ln60_3                                                          (zext             ) [ 000000000000000000000000]
add_ln60_1                                                           (add              ) [ 000000000000000000000000]
tmp_7                                                                (bitconcatenate   ) [ 000000000000000000000000]
zext_ln60_4                                                          (zext             ) [ 000000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr_1 (getelementptr    ) [ 000100100000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr_1 (getelementptr    ) [ 000100100000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr_1 (getelementptr    ) [ 000100100000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr_1 (getelementptr    ) [ 000100100000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr_1 (getelementptr    ) [ 000100100000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr_1 (getelementptr    ) [ 000100100000000000000000]
p_mid1                                                               (add              ) [ 000000000000000000000000]
p_mid1_cast                                                          (zext             ) [ 000000000000000000000000]
empty_65                                                             (add              ) [ 000000000000000000000000]
p_cast3                                                              (zext             ) [ 000000000000000000000000]
empty_66                                                             (mul              ) [ 000000000000000000000000]
empty_67                                                             (add              ) [ 000000000000000000000000]
p_cast9                                                              (zext             ) [ 000000000000000000000000]
input_fm_buffer_addr_2                                               (getelementptr    ) [ 000100100000000000000000]
empty_68                                                             (add              ) [ 000000000000000000000000]
p_cast10                                                             (zext             ) [ 000000000000000000000000]
input_fm_buffer_addr_3                                               (getelementptr    ) [ 000100100000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_1 (load             ) [ 011000011000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_1 (load             ) [ 011000011000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_1 (load             ) [ 011000011000000000000000]
input_fm_buffer_load_2                                               (load             ) [ 011100011111000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_1 (load             ) [ 011000011000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_1 (load             ) [ 011000011000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_1 (load             ) [ 011000011000000000000000]
input_fm_buffer_load_3                                               (load             ) [ 011100011111000000000000]
urem_ln49                                                            (urem             ) [ 000000000000000000000000]
trunc_ln49                                                           (trunc            ) [ 000000000000000000000000]
tmp                                                                  (mux              ) [ 011100001110000000000000]
tmp_4                                                                (mux              ) [ 011100001110000000000000]
urem_ln49_1                                                          (urem             ) [ 000000000000000000000000]
trunc_ln49_1                                                         (trunc            ) [ 000000000000000000000000]
tmp_mid1                                                             (mux              ) [ 011100000111000000000000]
tmp_4_mid1                                                           (mux              ) [ 011100000111000000000000]
mul                                                                  (fmul             ) [ 011100000001111000000000]
mul_1                                                                (fmul             ) [ 011100000001111111100000]
mul_mid1                                                             (fmul             ) [ 011100000000111100000000]
mul_1_mid1                                                           (fmul             ) [ 011100000000111111110000]
tmp_1                                                                (fadd             ) [ 011100000000000111100000]
tmp_1_mid1                                                           (fadd             ) [ 011100000000000011110000]
tmp_2                                                                (fadd             ) [ 010000000000000000010000]
tmp_2_mid1                                                           (fadd             ) [ 000000000000000000000000]
select_ln49                                                          (select           ) [ 011100000000000000001111]
p_load                                                               (load             ) [ 011100000000000000000111]
specloopname_ln0                                                     (specloopname     ) [ 000000000000000000000000]
speclooptripcount_ln0                                                (speclooptripcount) [ 000000000000000000000000]
specpipeline_ln51                                                    (specpipeline     ) [ 000000000000000000000000]
specloopname_ln50                                                    (specloopname     ) [ 000000000000000000000000]
add                                                                  (fadd             ) [ 000000000000000000000000]
store_ln50                                                           (store            ) [ 000000000000000000000000]
br_ln50                                                              (br               ) [ 000000000000000000000000]
p_load44                                                             (load             ) [ 000000000000000000000000]
write_ln0                                                            (write            ) [ 000000000000000000000000]
ret_ln0                                                              (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_fm_buffer_0_load_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_0_load_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln60_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="select_ln46_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln46_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln47">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln63">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_fm_buffer">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="KR_KC_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="kc0_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kc0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="empty_59_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_59/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="kr_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kr/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten34_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten34/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln63_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln63_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln47_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln47_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_3_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="0"/>
<pin id="128" dir="0" index="1" bw="10" slack="0"/>
<pin id="129" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="select_ln46_2_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="3" slack="0"/>
<pin id="135" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln46_2_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln60_1_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="0"/>
<pin id="140" dir="0" index="1" bw="7" slack="0"/>
<pin id="141" dir="1" index="2" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln60_1_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="output_fm_buffer_0_load_1_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_fm_buffer_0_load_1_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln0_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/20 "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="7" slack="0"/>
<pin id="161" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="7" slack="0"/>
<pin id="168" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="7" slack="0"/>
<pin id="175" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="7" slack="0"/>
<pin id="182" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="7" slack="0"/>
<pin id="189" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="7" slack="0"/>
<pin id="196" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="input_fm_buffer_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="17" slack="0"/>
<pin id="203" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="input_fm_buffer_addr_1_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="17" slack="0"/>
<pin id="210" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr_1/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load/4 p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_1/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load/4 p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_1/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load/4 p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_1/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="17" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="0" slack="0"/>
<pin id="236" dir="0" index="4" bw="17" slack="2147483647"/>
<pin id="237" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="3"/>
<pin id="239" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_fm_buffer_load/4 input_fm_buffer_load_1/4 input_fm_buffer_load_2/5 input_fm_buffer_load_3/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load/4 p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_1/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load/4 p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_1/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load/4 p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_1/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr_1_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="7" slack="0"/>
<pin id="264" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr_1/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr_1_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="7" slack="0"/>
<pin id="271" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr_1/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr_1_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="7" slack="0"/>
<pin id="278" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr_1/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr_1_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="7" slack="0"/>
<pin id="285" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr_1/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr_1_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="7" slack="0"/>
<pin id="292" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr_1/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr_1_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="7" slack="0"/>
<pin id="299" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr_1/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="input_fm_buffer_addr_2_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="17" slack="0"/>
<pin id="306" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr_2/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="input_fm_buffer_addr_3_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="17" slack="0"/>
<pin id="313" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr_3/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_1/11 tmp_1_mid1/12 tmp_2_mid1/16 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="1"/>
<pin id="332" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_2/15 add/20 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="0" index="1" bw="32" slack="3"/>
<pin id="336" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/8 mul_mid1/9 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="0" index="1" bw="32" slack="3"/>
<pin id="340" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1/8 mul_1_mid1/9 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln46_2_cast_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="3" slack="0"/>
<pin id="343" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln46_2_cast/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln63_cast_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_cast/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln47_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_cast/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln0_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="4" slack="0"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln0_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="3" slack="0"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln0_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln0_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="2" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="kr_1_load_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="3" slack="0"/>
<pin id="375" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kr_1/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="0"/>
<pin id="378" dir="0" index="1" bw="3" slack="0"/>
<pin id="379" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln49/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="indvar_flatten34_load_load_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="1"/>
<pin id="384" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten34_load/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln49_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="0"/>
<pin id="387" dir="0" index="1" bw="4" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="add_ln49_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln49_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="1"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="3" slack="0"/>
<pin id="404" dir="0" index="1" bw="3" slack="0"/>
<pin id="405" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln49_1/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln50_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="0"/>
<pin id="410" dir="0" index="1" bw="4" slack="1"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="kc0_load_load_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="2" slack="2"/>
<pin id="415" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kc0_load/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="icmp_ln50_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="0"/>
<pin id="418" dir="0" index="1" bw="2" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="select_ln49_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="3" slack="1"/>
<pin id="425" dir="0" index="2" bw="3" slack="2"/>
<pin id="426" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_1/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln50_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="kc0_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="2" slack="0"/>
<pin id="437" dir="0" index="2" bw="2" slack="0"/>
<pin id="438" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="kc0_1/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln50_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="3" slack="0"/>
<pin id="444" dir="0" index="1" bw="3" slack="2"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln50_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="2" slack="0"/>
<pin id="449" dir="0" index="1" bw="2" slack="2"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln49_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="3" slack="3"/>
<pin id="454" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln49_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="3" slack="3"/>
<pin id="457" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_1/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="mul_ln49_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="3" slack="0"/>
<pin id="460" dir="0" index="1" bw="5" slack="0"/>
<pin id="461" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_5_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="2" slack="0"/>
<pin id="466" dir="0" index="1" bw="7" slack="0"/>
<pin id="467" dir="0" index="2" bw="4" slack="0"/>
<pin id="468" dir="0" index="3" bw="4" slack="0"/>
<pin id="469" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="trunc_ln60_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="7" slack="3"/>
<pin id="476" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln60_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="2" slack="0"/>
<pin id="479" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln60_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="0"/>
<pin id="483" dir="0" index="1" bw="2" slack="0"/>
<pin id="484" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_s_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="7" slack="0"/>
<pin id="489" dir="0" index="1" bw="6" slack="0"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln60_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="7" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_2/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="empty_60_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="3" slack="0"/>
<pin id="507" dir="0" index="1" bw="3" slack="3"/>
<pin id="508" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_60/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="p_cast_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="4" slack="0"/>
<pin id="512" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="empty_61_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="10" slack="3"/>
<pin id="516" dir="0" index="1" bw="4" slack="0"/>
<pin id="517" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_61/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="p_cast1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="10" slack="0"/>
<pin id="521" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast1/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="empty_62_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="10" slack="0"/>
<pin id="525" dir="0" index="1" bw="10" slack="0"/>
<pin id="526" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_62/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="empty_63_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="17" slack="0"/>
<pin id="531" dir="0" index="1" bw="8" slack="3"/>
<pin id="532" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_63/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="p_cast6_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="17" slack="0"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast6/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="empty_64_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="17" slack="0"/>
<pin id="541" dir="0" index="1" bw="8" slack="3"/>
<pin id="542" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_64/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_cast7_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="17" slack="0"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast7/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln49_2_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="3" slack="3"/>
<pin id="551" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_2/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln49_3_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="3" slack="3"/>
<pin id="554" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_3/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="mul_ln49_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="3" slack="0"/>
<pin id="557" dir="0" index="1" bw="5" slack="0"/>
<pin id="558" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_1/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_6_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="2" slack="0"/>
<pin id="563" dir="0" index="1" bw="7" slack="0"/>
<pin id="564" dir="0" index="2" bw="4" slack="0"/>
<pin id="565" dir="0" index="3" bw="4" slack="0"/>
<pin id="566" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="trunc_ln60_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="7" slack="4"/>
<pin id="573" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_1/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln60_3_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="2" slack="0"/>
<pin id="576" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_3/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln60_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="6" slack="0"/>
<pin id="580" dir="0" index="1" bw="2" slack="0"/>
<pin id="581" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_1/5 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_7_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="7" slack="0"/>
<pin id="586" dir="0" index="1" bw="6" slack="0"/>
<pin id="587" dir="0" index="2" bw="1" slack="0"/>
<pin id="588" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="zext_ln60_4_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="7" slack="0"/>
<pin id="594" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_4/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="p_mid1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="3" slack="0"/>
<pin id="604" dir="0" index="1" bw="3" slack="4"/>
<pin id="605" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/5 "/>
</bind>
</comp>

<comp id="607" class="1004" name="p_mid1_cast_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="4" slack="0"/>
<pin id="609" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_mid1_cast/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="empty_65_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="10" slack="4"/>
<pin id="613" dir="0" index="1" bw="4" slack="0"/>
<pin id="614" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_65/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="p_cast3_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="10" slack="0"/>
<pin id="618" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast3/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="empty_66_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="10" slack="0"/>
<pin id="622" dir="0" index="1" bw="10" slack="0"/>
<pin id="623" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_66/5 "/>
</bind>
</comp>

<comp id="626" class="1004" name="empty_67_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="17" slack="0"/>
<pin id="628" dir="0" index="1" bw="8" slack="4"/>
<pin id="629" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_67/5 "/>
</bind>
</comp>

<comp id="631" class="1004" name="p_cast9_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="17" slack="0"/>
<pin id="633" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast9/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="empty_68_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="17" slack="0"/>
<pin id="638" dir="0" index="1" bw="8" slack="4"/>
<pin id="639" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_68/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="p_cast10_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="17" slack="0"/>
<pin id="643" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast10/5 "/>
</bind>
</comp>

<comp id="646" class="1004" name="trunc_ln49_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="2" slack="0"/>
<pin id="648" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/7 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="0" index="1" bw="32" slack="2"/>
<pin id="653" dir="0" index="2" bw="32" slack="2"/>
<pin id="654" dir="0" index="3" bw="32" slack="2"/>
<pin id="655" dir="0" index="4" bw="2" slack="0"/>
<pin id="656" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_4_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="0"/>
<pin id="661" dir="0" index="1" bw="32" slack="2"/>
<pin id="662" dir="0" index="2" bw="32" slack="2"/>
<pin id="663" dir="0" index="3" bw="32" slack="2"/>
<pin id="664" dir="0" index="4" bw="2" slack="0"/>
<pin id="665" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="668" class="1004" name="trunc_ln49_1_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="2" slack="0"/>
<pin id="670" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49_1/8 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_mid1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="2"/>
<pin id="675" dir="0" index="2" bw="32" slack="2"/>
<pin id="676" dir="0" index="3" bw="32" slack="2"/>
<pin id="677" dir="0" index="4" bw="2" slack="0"/>
<pin id="678" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_mid1/8 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_4_mid1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="2"/>
<pin id="684" dir="0" index="2" bw="32" slack="2"/>
<pin id="685" dir="0" index="3" bw="32" slack="2"/>
<pin id="686" dir="0" index="4" bw="2" slack="0"/>
<pin id="687" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4_mid1/8 "/>
</bind>
</comp>

<comp id="690" class="1004" name="select_ln49_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="16"/>
<pin id="692" dir="0" index="1" bw="32" slack="0"/>
<pin id="693" dir="0" index="2" bw="32" slack="1"/>
<pin id="694" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/19 "/>
</bind>
</comp>

<comp id="696" class="1004" name="p_load_load_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="19"/>
<pin id="698" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/20 "/>
</bind>
</comp>

<comp id="700" class="1004" name="store_ln50_store_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="22"/>
<pin id="703" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/23 "/>
</bind>
</comp>

<comp id="705" class="1004" name="p_load44_load_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="19"/>
<pin id="707" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load44/20 "/>
</bind>
</comp>

<comp id="709" class="1005" name="kc0_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="2" slack="0"/>
<pin id="711" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="kc0 "/>
</bind>
</comp>

<comp id="716" class="1005" name="empty_59_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_59 "/>
</bind>
</comp>

<comp id="724" class="1005" name="kr_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="3" slack="0"/>
<pin id="726" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kr "/>
</bind>
</comp>

<comp id="731" class="1005" name="indvar_flatten34_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="4" slack="0"/>
<pin id="733" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten34 "/>
</bind>
</comp>

<comp id="738" class="1005" name="tmp_3_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="10" slack="3"/>
<pin id="740" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="744" class="1005" name="zext_ln60_1_read_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="7" slack="3"/>
<pin id="746" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln60_1_read "/>
</bind>
</comp>

<comp id="750" class="1005" name="select_ln46_2_cast_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="4" slack="3"/>
<pin id="752" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="select_ln46_2_cast "/>
</bind>
</comp>

<comp id="756" class="1005" name="zext_ln63_cast_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="17" slack="3"/>
<pin id="758" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln63_cast "/>
</bind>
</comp>

<comp id="762" class="1005" name="zext_ln47_cast_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="17" slack="3"/>
<pin id="764" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln47_cast "/>
</bind>
</comp>

<comp id="768" class="1005" name="kr_1_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="3" slack="1"/>
<pin id="770" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kr_1 "/>
</bind>
</comp>

<comp id="777" class="1005" name="icmp_ln49_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="1"/>
<pin id="779" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln49 "/>
</bind>
</comp>

<comp id="781" class="1005" name="add_ln49_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="3" slack="1"/>
<pin id="783" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49 "/>
</bind>
</comp>

<comp id="789" class="1005" name="icmp_ln50_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="1"/>
<pin id="791" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="icmp_ln50 "/>
</bind>
</comp>

<comp id="794" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="7" slack="1"/>
<pin id="796" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr "/>
</bind>
</comp>

<comp id="799" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="7" slack="1"/>
<pin id="801" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr "/>
</bind>
</comp>

<comp id="804" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="7" slack="1"/>
<pin id="806" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr "/>
</bind>
</comp>

<comp id="809" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="7" slack="1"/>
<pin id="811" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr "/>
</bind>
</comp>

<comp id="814" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="7" slack="1"/>
<pin id="816" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr "/>
</bind>
</comp>

<comp id="819" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="7" slack="1"/>
<pin id="821" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr "/>
</bind>
</comp>

<comp id="824" class="1005" name="input_fm_buffer_addr_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="17" slack="1"/>
<pin id="826" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_addr "/>
</bind>
</comp>

<comp id="829" class="1005" name="input_fm_buffer_addr_1_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="17" slack="1"/>
<pin id="831" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_addr_1 "/>
</bind>
</comp>

<comp id="834" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="2"/>
<pin id="836" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load "/>
</bind>
</comp>

<comp id="839" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="2"/>
<pin id="841" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load "/>
</bind>
</comp>

<comp id="844" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="2"/>
<pin id="846" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load "/>
</bind>
</comp>

<comp id="849" class="1005" name="input_fm_buffer_load_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="3"/>
<pin id="851" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="input_fm_buffer_load "/>
</bind>
</comp>

<comp id="854" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="2"/>
<pin id="856" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load "/>
</bind>
</comp>

<comp id="859" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="2"/>
<pin id="861" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load "/>
</bind>
</comp>

<comp id="864" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="2"/>
<pin id="866" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load "/>
</bind>
</comp>

<comp id="869" class="1005" name="input_fm_buffer_load_1_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="3"/>
<pin id="871" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="input_fm_buffer_load_1 "/>
</bind>
</comp>

<comp id="874" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr_1_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="7" slack="1"/>
<pin id="876" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr_1 "/>
</bind>
</comp>

<comp id="879" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr_1_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="7" slack="1"/>
<pin id="881" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr_1 "/>
</bind>
</comp>

<comp id="884" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr_1_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="7" slack="1"/>
<pin id="886" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr_1 "/>
</bind>
</comp>

<comp id="889" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr_1_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="7" slack="1"/>
<pin id="891" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr_1 "/>
</bind>
</comp>

<comp id="894" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr_1_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="7" slack="1"/>
<pin id="896" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr_1 "/>
</bind>
</comp>

<comp id="899" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr_1_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="7" slack="1"/>
<pin id="901" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr_1 "/>
</bind>
</comp>

<comp id="904" class="1005" name="input_fm_buffer_addr_2_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="17" slack="1"/>
<pin id="906" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_addr_2 "/>
</bind>
</comp>

<comp id="909" class="1005" name="input_fm_buffer_addr_3_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="17" slack="1"/>
<pin id="911" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_addr_3 "/>
</bind>
</comp>

<comp id="914" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_1_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="2"/>
<pin id="916" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_1 "/>
</bind>
</comp>

<comp id="919" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_1_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="2"/>
<pin id="921" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_1 "/>
</bind>
</comp>

<comp id="924" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_1_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="2"/>
<pin id="926" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_1 "/>
</bind>
</comp>

<comp id="929" class="1005" name="input_fm_buffer_load_2_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="3"/>
<pin id="931" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="input_fm_buffer_load_2 "/>
</bind>
</comp>

<comp id="934" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_1_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="2"/>
<pin id="936" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_1 "/>
</bind>
</comp>

<comp id="939" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_1_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="2"/>
<pin id="941" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_1 "/>
</bind>
</comp>

<comp id="944" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_1_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="2"/>
<pin id="946" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_1 "/>
</bind>
</comp>

<comp id="949" class="1005" name="input_fm_buffer_load_3_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="3"/>
<pin id="951" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="input_fm_buffer_load_3 "/>
</bind>
</comp>

<comp id="954" class="1005" name="tmp_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="1"/>
<pin id="956" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="959" class="1005" name="tmp_4_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="1"/>
<pin id="961" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="964" class="1005" name="tmp_mid1_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="1"/>
<pin id="966" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid1 "/>
</bind>
</comp>

<comp id="969" class="1005" name="tmp_4_mid1_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="1"/>
<pin id="971" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_mid1 "/>
</bind>
</comp>

<comp id="974" class="1005" name="mul_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="1"/>
<pin id="976" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="979" class="1005" name="mul_1_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="5"/>
<pin id="981" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mul_1 "/>
</bind>
</comp>

<comp id="984" class="1005" name="mul_mid1_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="1"/>
<pin id="986" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_mid1 "/>
</bind>
</comp>

<comp id="989" class="1005" name="mul_1_mid1_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="5"/>
<pin id="991" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mul_1_mid1 "/>
</bind>
</comp>

<comp id="994" class="1005" name="tmp_1_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="1"/>
<pin id="996" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="999" class="1005" name="tmp_1_mid1_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="1"/>
<pin id="1001" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_mid1 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="tmp_2_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="1"/>
<pin id="1006" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="select_ln49_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="1"/>
<pin id="1011" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln49 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="p_load_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="1"/>
<pin id="1016" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="38" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="96" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="70" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="70" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="70" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="70" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="70" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="70" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="70" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="70" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="157" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="171" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="185" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="240"><net_src comp="199" pin="3"/><net_sink comp="231" pin=2"/></net>

<net id="246"><net_src comp="164" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="178" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="192" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="206" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="265"><net_src comp="14" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="70" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="22" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="70" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="70" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="24" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="70" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="18" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="70" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="26" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="70" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="20" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="70" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="20" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="70" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="260" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="317"><net_src comp="274" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="318"><net_src comp="288" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="319"><net_src comp="302" pin="3"/><net_sink comp="231" pin=2"/></net>

<net id="320"><net_src comp="267" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="321"><net_src comp="281" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="322"><net_src comp="295" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="323"><net_src comp="309" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="328"><net_src comp="76" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="344"><net_src comp="132" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="114" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="120" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="40" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="42" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="144" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="44" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="380"><net_src comp="373" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="46" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="389"><net_src comp="382" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="48" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="382" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="50" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="52" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="397" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="46" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="391" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="420"><net_src comp="413" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="54" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="413" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="56" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="416" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="56" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="428" pin="2"/><net_sink comp="434" pin=2"/></net>

<net id="446"><net_src comp="422" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="434" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="462"><net_src comp="455" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="58" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="470"><net_src comp="60" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="458" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="62" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="473"><net_src comp="64" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="480"><net_src comp="464" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="474" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="477" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="66" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="481" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="68" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="498"><net_src comp="487" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="501"><net_src comp="495" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="502"><net_src comp="495" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="504"><net_src comp="495" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="509"><net_src comp="452" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="505" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="510" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="514" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="519" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="72" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="529" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="543"><net_src comp="523" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="539" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="559"><net_src comp="552" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="58" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="567"><net_src comp="60" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="555" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="569"><net_src comp="62" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="570"><net_src comp="64" pin="0"/><net_sink comp="561" pin=3"/></net>

<net id="577"><net_src comp="561" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="571" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="574" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="589"><net_src comp="66" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="578" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="68" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="595"><net_src comp="584" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="598"><net_src comp="592" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="599"><net_src comp="592" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="600"><net_src comp="592" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="601"><net_src comp="592" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="606"><net_src comp="549" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="602" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="607" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="611" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="616" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="72" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="620" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="626" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="640"><net_src comp="620" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="636" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="649"><net_src comp="376" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="657"><net_src comp="74" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="646" pin="1"/><net_sink comp="650" pin=4"/></net>

<net id="666"><net_src comp="74" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="646" pin="1"/><net_sink comp="659" pin=4"/></net>

<net id="671"><net_src comp="402" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="679"><net_src comp="74" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="668" pin="1"/><net_sink comp="672" pin=4"/></net>

<net id="688"><net_src comp="74" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="668" pin="1"/><net_sink comp="681" pin=4"/></net>

<net id="695"><net_src comp="324" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="699"><net_src comp="696" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="704"><net_src comp="329" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="708"><net_src comp="705" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="712"><net_src comp="98" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="715"><net_src comp="709" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="719"><net_src comp="102" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="722"><net_src comp="716" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="723"><net_src comp="716" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="727"><net_src comp="106" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="730"><net_src comp="724" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="734"><net_src comp="110" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="737"><net_src comp="731" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="741"><net_src comp="126" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="747"><net_src comp="138" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="753"><net_src comp="341" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="759"><net_src comp="345" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="765"><net_src comp="349" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="771"><net_src comp="373" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="774"><net_src comp="768" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="775"><net_src comp="768" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="776"><net_src comp="768" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="780"><net_src comp="385" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="397" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="787"><net_src comp="781" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="788"><net_src comp="781" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="792"><net_src comp="416" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="797"><net_src comp="157" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="802"><net_src comp="164" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="807"><net_src comp="171" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="812"><net_src comp="178" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="817"><net_src comp="185" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="822"><net_src comp="192" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="827"><net_src comp="199" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="832"><net_src comp="206" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="837"><net_src comp="213" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="842"><net_src comp="219" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="847"><net_src comp="225" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="650" pin=3"/></net>

<net id="852"><net_src comp="231" pin="7"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="857"><net_src comp="241" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="862"><net_src comp="247" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="659" pin=2"/></net>

<net id="867"><net_src comp="253" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="659" pin=3"/></net>

<net id="872"><net_src comp="231" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="877"><net_src comp="260" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="882"><net_src comp="267" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="887"><net_src comp="274" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="892"><net_src comp="281" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="897"><net_src comp="288" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="902"><net_src comp="295" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="907"><net_src comp="302" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="912"><net_src comp="309" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="917"><net_src comp="213" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="922"><net_src comp="219" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="672" pin=2"/></net>

<net id="927"><net_src comp="225" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="672" pin=3"/></net>

<net id="932"><net_src comp="231" pin="7"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="937"><net_src comp="241" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="942"><net_src comp="247" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="681" pin=2"/></net>

<net id="947"><net_src comp="253" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="681" pin=3"/></net>

<net id="952"><net_src comp="231" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="957"><net_src comp="650" pin="5"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="962"><net_src comp="659" pin="5"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="967"><net_src comp="672" pin="5"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="972"><net_src comp="681" pin="5"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="977"><net_src comp="333" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="982"><net_src comp="337" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="987"><net_src comp="333" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="992"><net_src comp="337" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="997"><net_src comp="324" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1002"><net_src comp="324" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1007"><net_src comp="329" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="690" pin=2"/></net>

<net id="1012"><net_src comp="690" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="1017"><net_src comp="696" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="329" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {20 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0 | {}
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0 | {}
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0 | {}
	Port: input_fm_buffer | {}
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0 | {}
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0 | {}
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0 | {}
 - Input state : 
	Port: conv3_Pipeline_KR_KC : output_fm_buffer_0_load_1 | {1 }
	Port: conv3_Pipeline_KR_KC : zext_ln60_1 | {1 }
	Port: conv3_Pipeline_KR_KC : select_ln46_2 | {1 }
	Port: conv3_Pipeline_KR_KC : empty | {1 }
	Port: conv3_Pipeline_KR_KC : zext_ln47 | {1 }
	Port: conv3_Pipeline_KR_KC : zext_ln63 | {1 }
	Port: conv3_Pipeline_KR_KC : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0 | {4 5 6 }
	Port: conv3_Pipeline_KR_KC : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0 | {4 5 6 }
	Port: conv3_Pipeline_KR_KC : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0 | {4 5 6 }
	Port: conv3_Pipeline_KR_KC : input_fm_buffer | {4 5 6 }
	Port: conv3_Pipeline_KR_KC : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0 | {4 5 6 }
	Port: conv3_Pipeline_KR_KC : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0 | {4 5 6 }
	Port: conv3_Pipeline_KR_KC : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0 | {4 5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		kr_1 : 1
		urem_ln49 : 2
	State 2
		icmp_ln49 : 1
		add_ln49_1 : 1
		br_ln49 : 2
		urem_ln49_1 : 1
		store_ln50 : 2
	State 3
		icmp_ln50 : 1
		select_ln49_1 : 2
		add_ln50 : 1
		kc0_1 : 2
		store_ln50 : 3
		store_ln50 : 3
	State 4
		mul_ln49 : 1
		tmp_5 : 2
		zext_ln60 : 3
		add_ln60 : 4
		tmp_s : 5
		zext_ln60_2 : 6
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr : 7
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr : 7
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr : 7
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr : 7
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr : 7
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr : 7
		empty_60 : 1
		p_cast : 2
		empty_61 : 3
		p_cast1 : 4
		empty_62 : 5
		empty_63 : 6
		p_cast6 : 7
		input_fm_buffer_addr : 8
		empty_64 : 6
		p_cast7 : 7
		input_fm_buffer_addr_1 : 8
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load : 8
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load : 8
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load : 8
		input_fm_buffer_load : 9
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load : 8
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load : 8
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load : 8
		input_fm_buffer_load_1 : 9
	State 5
		mul_ln49_1 : 1
		tmp_6 : 2
		zext_ln60_3 : 3
		add_ln60_1 : 4
		tmp_7 : 5
		zext_ln60_4 : 6
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr_1 : 7
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr_1 : 7
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr_1 : 7
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr_1 : 7
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr_1 : 7
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr_1 : 7
		p_mid1 : 1
		p_mid1_cast : 2
		empty_65 : 3
		p_cast3 : 4
		empty_66 : 5
		empty_67 : 6
		p_cast9 : 7
		input_fm_buffer_addr_2 : 8
		empty_68 : 6
		p_cast10 : 7
		input_fm_buffer_addr_3 : 8
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_1 : 8
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_1 : 8
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_1 : 8
		input_fm_buffer_load_2 : 9
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_1 : 8
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_1 : 8
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_1 : 8
		input_fm_buffer_load_3 : 9
	State 6
	State 7
		trunc_ln49 : 1
		tmp : 2
		tmp_4 : 2
	State 8
		trunc_ln49_1 : 1
		tmp_mid1 : 2
		tmp_4_mid1 : 2
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		select_ln49 : 1
	State 20
		add : 1
		write_ln0 : 1
	State 21
	State 22
	State 23
		store_ln50 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|
|   fadd   |                 grp_fu_324                 |    2    |   227   |   214   |
|          |                 grp_fu_329                 |    2    |   227   |   214   |
|----------|--------------------------------------------|---------|---------|---------|
|   fmul   |                 grp_fu_333                 |    3    |   128   |   135   |
|          |                 grp_fu_337                 |    3    |   128   |   135   |
|----------|--------------------------------------------|---------|---------|---------|
|          |              add_ln49_1_fu_391             |    0    |    0    |    12   |
|          |               add_ln49_fu_397              |    0    |    0    |    10   |
|          |               add_ln50_fu_428              |    0    |    0    |    9    |
|          |               add_ln60_fu_481              |    0    |    0    |    13   |
|          |               empty_60_fu_505              |    0    |    0    |    10   |
|          |               empty_61_fu_514              |    0    |    0    |    17   |
|    add   |               empty_63_fu_529              |    0    |    0    |    24   |
|          |               empty_64_fu_539              |    0    |    0    |    24   |
|          |              add_ln60_1_fu_578             |    0    |    0    |    13   |
|          |                p_mid1_fu_602               |    0    |    0    |    10   |
|          |               empty_65_fu_611              |    0    |    0    |    17   |
|          |               empty_67_fu_626              |    0    |    0    |    24   |
|          |               empty_68_fu_636              |    0    |    0    |    24   |
|----------|--------------------------------------------|---------|---------|---------|
|          |               mul_ln49_fu_458              |    0    |    0    |    17   |
|    mul   |               empty_62_fu_523              |    0    |    0    |    62   |
|          |              mul_ln49_1_fu_555             |    0    |    0    |    17   |
|          |               empty_66_fu_620              |    0    |    0    |    62   |
|----------|--------------------------------------------|---------|---------|---------|
|   urem   |                 grp_fu_376                 |    0    |    50   |    22   |
|          |                 grp_fu_402                 |    0    |    50   |    22   |
|----------|--------------------------------------------|---------|---------|---------|
|          |                 tmp_fu_650                 |    0    |    0    |    14   |
|    mux   |                tmp_4_fu_659                |    0    |    0    |    14   |
|          |               tmp_mid1_fu_672              |    0    |    0    |    14   |
|          |              tmp_4_mid1_fu_681             |    0    |    0    |    14   |
|----------|--------------------------------------------|---------|---------|---------|
|          |            select_ln49_1_fu_422            |    0    |    0    |    3    |
|  select  |                kc0_1_fu_434                |    0    |    0    |    2    |
|          |             select_ln49_fu_690             |    0    |    0    |    32   |
|----------|--------------------------------------------|---------|---------|---------|
|   icmp   |              icmp_ln49_fu_385              |    0    |    0    |    12   |
|          |              icmp_ln50_fu_416              |    0    |    0    |    9    |
|----------|--------------------------------------------|---------|---------|---------|
|          |         zext_ln63_read_read_fu_114         |    0    |    0    |    0    |
|          |         zext_ln47_read_read_fu_120         |    0    |    0    |    0    |
|   read   |              tmp_3_read_fu_126             |    0    |    0    |    0    |
|          |       select_ln46_2_read_read_fu_132       |    0    |    0    |    0    |
|          |        zext_ln60_1_read_read_fu_138        |    0    |    0    |    0    |
|          | output_fm_buffer_0_load_1_read_read_fu_144 |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   write  |           write_ln0_write_fu_150           |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |          select_ln46_2_cast_fu_341         |    0    |    0    |    0    |
|          |            zext_ln63_cast_fu_345           |    0    |    0    |    0    |
|          |            zext_ln47_cast_fu_349           |    0    |    0    |    0    |
|          |              zext_ln49_fu_452              |    0    |    0    |    0    |
|          |             zext_ln49_1_fu_455             |    0    |    0    |    0    |
|          |              zext_ln60_fu_477              |    0    |    0    |    0    |
|          |             zext_ln60_2_fu_495             |    0    |    0    |    0    |
|          |                p_cast_fu_510               |    0    |    0    |    0    |
|          |               p_cast1_fu_519               |    0    |    0    |    0    |
|   zext   |               p_cast6_fu_534               |    0    |    0    |    0    |
|          |               p_cast7_fu_544               |    0    |    0    |    0    |
|          |             zext_ln49_2_fu_549             |    0    |    0    |    0    |
|          |             zext_ln49_3_fu_552             |    0    |    0    |    0    |
|          |             zext_ln60_3_fu_574             |    0    |    0    |    0    |
|          |             zext_ln60_4_fu_592             |    0    |    0    |    0    |
|          |             p_mid1_cast_fu_607             |    0    |    0    |    0    |
|          |               p_cast3_fu_616               |    0    |    0    |    0    |
|          |               p_cast9_fu_631               |    0    |    0    |    0    |
|          |               p_cast10_fu_641              |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|partselect|                tmp_5_fu_464                |    0    |    0    |    0    |
|          |                tmp_6_fu_561                |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |              trunc_ln60_fu_474             |    0    |    0    |    0    |
|   trunc  |             trunc_ln60_1_fu_571            |    0    |    0    |    0    |
|          |              trunc_ln49_fu_646             |    0    |    0    |    0    |
|          |             trunc_ln49_1_fu_668            |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|bitconcatenate|                tmp_s_fu_487                |    0    |    0    |    0    |
|          |                tmp_7_fu_584                |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   Total  |                                            |    10   |   810   |   1221  |
|----------|--------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------------------+--------+
|                                                                            |   FF   |
+----------------------------------------------------------------------------+--------+
|                              add_ln49_reg_781                              |    3   |
|                              empty_59_reg_716                              |   32   |
|                              icmp_ln49_reg_777                             |    1   |
|                              icmp_ln50_reg_789                             |    1   |
|                          indvar_flatten34_reg_731                          |    4   |
|                       input_fm_buffer_addr_1_reg_829                       |   17   |
|                       input_fm_buffer_addr_2_reg_904                       |   17   |
|                       input_fm_buffer_addr_3_reg_909                       |   17   |
|                        input_fm_buffer_addr_reg_824                        |   17   |
|                       input_fm_buffer_load_1_reg_869                       |   32   |
|                       input_fm_buffer_load_2_reg_929                       |   32   |
|                       input_fm_buffer_load_3_reg_949                       |   32   |
|                        input_fm_buffer_load_reg_849                        |   32   |
|                                 kc0_reg_709                                |    2   |
|                                kr_1_reg_768                                |    3   |
|                                 kr_reg_724                                 |    3   |
|                             mul_1_mid1_reg_989                             |   32   |
|                                mul_1_reg_979                               |   32   |
|                              mul_mid1_reg_984                              |   32   |
|                                 mul_reg_974                                |   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr_1_reg_874|    7   |
| p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr_reg_794 |    7   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_1_reg_914|   32   |
| p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_reg_834 |   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr_1_reg_879|    7   |
| p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr_reg_799 |    7   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_1_reg_934|   32   |
| p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_reg_854 |   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr_1_reg_884|    7   |
| p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr_reg_804 |    7   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_1_reg_919|   32   |
| p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_reg_839 |   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr_1_reg_889|    7   |
| p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr_reg_809 |    7   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_1_reg_939|   32   |
| p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_reg_859 |   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr_1_reg_894|    7   |
| p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr_reg_814 |    7   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_1_reg_924|   32   |
| p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_reg_844 |   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr_1_reg_899|    7   |
| p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr_reg_819 |    7   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_1_reg_944|   32   |
| p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_reg_864 |   32   |
|                               p_load_reg_1014                              |   32   |
|                         select_ln46_2_cast_reg_750                         |    4   |
|                            select_ln49_reg_1009                            |   32   |
|                             tmp_1_mid1_reg_999                             |   32   |
|                                tmp_1_reg_994                               |   32   |
|                               tmp_2_reg_1004                               |   32   |
|                                tmp_3_reg_738                               |   10   |
|                             tmp_4_mid1_reg_969                             |   32   |
|                                tmp_4_reg_959                               |   32   |
|                              tmp_mid1_reg_964                              |   32   |
|                                 tmp_reg_954                                |   32   |
|                           zext_ln47_cast_reg_762                           |   17   |
|                          zext_ln60_1_read_reg_744                          |    7   |
|                           zext_ln63_cast_reg_756                           |   17   |
+----------------------------------------------------------------------------+--------+
|                                    Total                                   |  1184  |
+----------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_213 |  p0  |   4  |   7  |   28   ||    20   |
| grp_access_fu_219 |  p0  |   4  |   7  |   28   ||    20   |
| grp_access_fu_225 |  p0  |   4  |   7  |   28   ||    20   |
| grp_access_fu_231 |  p0  |   4  |  17  |   68   ||    20   |
| grp_access_fu_231 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_241 |  p0  |   4  |   7  |   28   ||    20   |
| grp_access_fu_247 |  p0  |   4  |   7  |   28   ||    20   |
| grp_access_fu_253 |  p0  |   4  |   7  |   28   ||    20   |
|     grp_fu_324    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_324    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_329    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_329    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_333    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_333    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_337    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_337    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_376    |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_402    |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   824  ||  8.568  ||   260   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |   810  |  1221  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   260  |
|  Register |    -   |    -   |  1184  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    8   |  1994  |  1481  |
+-----------+--------+--------+--------+--------+
