
---------- Begin Simulation Statistics ----------
simSeconds                                   0.079423                       # Number of seconds simulated (Second)
simTicks                                  79422831000                       # Number of ticks simulated (Tick)
finalTick                                413215546641850                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    535.28                       # Real time elapsed on the host (Second)
hostTickRate                                148375858                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4398504                       # Number of bytes of host memory used (Byte)
simInsts                                 306051261457                       # Number of instructions simulated (Count)
simOps                                   306199080353                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                571757615                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  572033756                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.l1d-cache-0.demandHits::processor.switch2.core.data      9724085                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1d-cache-0.demandHits::total      9724085                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1d-cache-0.overallHits::processor.switch2.core.data      9724085                       # number of overall hits (Count)
board.cache_hierarchy.l1d-cache-0.overallHits::total      9724085                       # number of overall hits (Count)
board.cache_hierarchy.l1d-cache-0.demandMisses::processor.switch2.core.data     17092919                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1d-cache-0.demandMisses::total     17092919                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1d-cache-0.overallMisses::processor.switch2.core.data     17092919                       # number of overall misses (Count)
board.cache_hierarchy.l1d-cache-0.overallMisses::total     17092919                       # number of overall misses (Count)
board.cache_hierarchy.l1d-cache-0.demandMissLatency::processor.switch2.core.data 1101848791923                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.demandMissLatency::total 1101848791923                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.overallMissLatency::processor.switch2.core.data 1101848791923                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.overallMissLatency::total 1101848791923                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.demandAccesses::processor.switch2.core.data     26817004                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1d-cache-0.demandAccesses::total     26817004                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1d-cache-0.overallAccesses::processor.switch2.core.data     26817004                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1d-cache-0.overallAccesses::total     26817004                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1d-cache-0.demandMissRate::processor.switch2.core.data     0.637391                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.demandMissRate::total     0.637391                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.overallMissRate::processor.switch2.core.data     0.637391                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.overallMissRate::total     0.637391                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.demandAvgMissLatency::processor.switch2.core.data 64462.295289                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.demandAvgMissLatency::total 64462.295289                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.overallAvgMissLatency::processor.switch2.core.data 64462.295289                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.overallAvgMissLatency::total 64462.295289                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1d-cache-0.blockedCycles::no_targets          190                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1d-cache-0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1d-cache-0.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
board.cache_hierarchy.l1d-cache-0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1d-cache-0.avgBlocked::no_targets           95                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1d-cache-0.writebacks::writebacks           12                       # number of writebacks (Count)
board.cache_hierarchy.l1d-cache-0.writebacks::total           12                       # number of writebacks (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrHits::processor.switch2.core.data     10411203                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrHits::total     10411203                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.overallMshrHits::processor.switch2.core.data     10411203                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.overallMshrHits::total     10411203                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrMisses::processor.switch2.core.data      6681716                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrMisses::total      6681716                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.overallMshrMisses::processor.switch2.core.data      6681716                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.overallMshrMisses::total      6681716                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.demandMshrMissLatency::processor.switch2.core.data 419380415118                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.demandMshrMissLatency::total 419380415118                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.overallMshrMissLatency::processor.switch2.core.data 419380415118                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.overallMshrMissLatency::total 419380415118                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.demandMshrMissRate::processor.switch2.core.data     0.249160                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.demandMshrMissRate::total     0.249160                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.overallMshrMissRate::processor.switch2.core.data     0.249160                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.overallMshrMissRate::total     0.249160                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.demandAvgMshrMissLatency::processor.switch2.core.data 62765.375709                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.demandAvgMshrMissLatency::total 62765.375709                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.overallAvgMshrMissLatency::processor.switch2.core.data 62765.375709                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.overallAvgMshrMissLatency::total 62765.375709                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.replacements      6681710                       # number of replacements (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.hits::processor.switch2.core.data      9724065                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.hits::total      9724065                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.misses::processor.switch2.core.data     17092907                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.misses::total     17092907                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.missLatency::processor.switch2.core.data 1101848071311                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.ReadReq.missLatency::total 1101848071311                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.ReadReq.accesses::processor.switch2.core.data     26816972                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.accesses::total     26816972                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.missRate::processor.switch2.core.data     0.637391                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.ReadReq.missRate::total     0.637391                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.ReadReq.avgMissLatency::processor.switch2.core.data 64462.298386                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.ReadReq.avgMissLatency::total 64462.298386                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrHits::processor.switch2.core.data     10411203                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrHits::total     10411203                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMisses::processor.switch2.core.data      6681704                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMisses::total      6681704                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMissLatency::processor.switch2.core.data 419379698502                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMissLatency::total 419379698502                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMissRate::processor.switch2.core.data     0.249160                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.ReadReq.mshrMissRate::total     0.249160                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.ReadReq.avgMshrMissLatency::processor.switch2.core.data 62765.381182                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.ReadReq.avgMshrMissLatency::total 62765.381182                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.WriteReq.hits::processor.switch2.core.data           20                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.hits::total           20                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.misses::processor.switch2.core.data           12                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.misses::total           12                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.missLatency::processor.switch2.core.data       720612                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.WriteReq.missLatency::total       720612                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.WriteReq.accesses::processor.switch2.core.data           32                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.accesses::total           32                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.missRate::processor.switch2.core.data     0.375000                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.WriteReq.missRate::total     0.375000                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.WriteReq.avgMissLatency::processor.switch2.core.data        60051                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.WriteReq.avgMissLatency::total        60051                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMisses::processor.switch2.core.data           12                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMisses::total           12                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMissLatency::processor.switch2.core.data       716616                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMissLatency::total       716616                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMissRate::processor.switch2.core.data     0.375000                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.WriteReq.mshrMissRate::total     0.375000                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1d-cache-0.WriteReq.avgMshrMissLatency::processor.switch2.core.data        59718                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.WriteReq.avgMshrMissLatency::total        59718                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.power_state.pwrStateResidencyTicks::UNDEFINED 413215546641850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1d-cache-0.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1d-cache-0.tags.totalRefs     16406829                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1d-cache-0.tags.sampledRefs      6682222                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1d-cache-0.tags.avgRefs     2.455295                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1d-cache-0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1d-cache-0.tags.occupancies::processor.switch1.core.data     0.035775                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1d-cache-0.tags.occupancies::processor.switch2.core.data   511.964225                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1d-cache-0.tags.avgOccs::processor.switch1.core.data     0.000070                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1d-cache-0.tags.avgOccs::processor.switch2.core.data     0.999930                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1d-cache-0.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1d-cache-0.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1d-cache-0.tags.ageTaskId_1024::0          443                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1d-cache-0.tags.ageTaskId_1024::1           69                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1d-cache-0.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1d-cache-0.tags.tagAccesses    113949726                       # Number of tag accesses (Count)
board.cache_hierarchy.l1d-cache-0.tags.dataAccesses    113949726                       # Number of data accesses (Count)
board.cache_hierarchy.l1d-cache-0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 413215546641850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1i-cache-0.demandHits::processor.switch2.core.inst     11690508                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1i-cache-0.demandHits::total     11690508                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1i-cache-0.overallHits::processor.switch2.core.inst     11690508                       # number of overall hits (Count)
board.cache_hierarchy.l1i-cache-0.overallHits::total     11690508                       # number of overall hits (Count)
board.cache_hierarchy.l1i-cache-0.demandMisses::processor.switch2.core.inst            1                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1i-cache-0.demandMisses::total            1                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1i-cache-0.overallMisses::processor.switch2.core.inst            1                       # number of overall misses (Count)
board.cache_hierarchy.l1i-cache-0.overallMisses::total            1                       # number of overall misses (Count)
board.cache_hierarchy.l1i-cache-0.demandMissLatency::processor.switch2.core.inst        81585                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.demandMissLatency::total        81585                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.overallMissLatency::processor.switch2.core.inst        81585                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.overallMissLatency::total        81585                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.demandAccesses::processor.switch2.core.inst     11690509                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1i-cache-0.demandAccesses::total     11690509                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1i-cache-0.overallAccesses::processor.switch2.core.inst     11690509                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1i-cache-0.overallAccesses::total     11690509                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1i-cache-0.demandMissRate::processor.switch2.core.inst     0.000000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.demandMissRate::total     0.000000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.overallMissRate::processor.switch2.core.inst     0.000000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.demandAvgMissLatency::processor.switch2.core.inst        81585                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.demandAvgMissLatency::total        81585                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.overallAvgMissLatency::processor.switch2.core.inst        81585                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.overallAvgMissLatency::total        81585                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1i-cache-0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1i-cache-0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1i-cache-0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1i-cache-0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1i-cache-0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1i-cache-0.demandMshrMisses::processor.switch2.core.inst            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.demandMshrMisses::total            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.overallMshrMisses::processor.switch2.core.inst            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.overallMshrMisses::total            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.demandMshrMissLatency::processor.switch2.core.inst        81252                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.demandMshrMissLatency::total        81252                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.overallMshrMissLatency::processor.switch2.core.inst        81252                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.overallMshrMissLatency::total        81252                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.demandMshrMissRate::processor.switch2.core.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.overallMshrMissRate::processor.switch2.core.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.demandAvgMshrMissLatency::processor.switch2.core.inst        81252                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.demandAvgMshrMissLatency::total        81252                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.overallAvgMshrMissLatency::processor.switch2.core.inst        81252                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.overallAvgMshrMissLatency::total        81252                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.hits::processor.switch2.core.inst     11690508                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.hits::total     11690508                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.misses::processor.switch2.core.inst            1                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.misses::total            1                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.missLatency::processor.switch2.core.inst        81585                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.ReadReq.missLatency::total        81585                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.ReadReq.accesses::processor.switch2.core.inst     11690509                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.accesses::total     11690509                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.missRate::processor.switch2.core.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.ReadReq.avgMissLatency::processor.switch2.core.inst        81585                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.ReadReq.avgMissLatency::total        81585                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMisses::processor.switch2.core.inst            1                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMisses::total            1                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMissLatency::processor.switch2.core.inst        81252                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMissLatency::total        81252                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMissRate::processor.switch2.core.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1i-cache-0.ReadReq.avgMshrMissLatency::processor.switch2.core.inst        81252                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.ReadReq.avgMshrMissLatency::total        81252                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.power_state.pwrStateResidencyTicks::UNDEFINED 413215546641850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1i-cache-0.tags.tagsInUse     5.692677                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1i-cache-0.tags.totalRefs     58037047                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1i-cache-0.tags.sampledRefs            6                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1i-cache-0.tags.avgRefs 9672841.166667                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1i-cache-0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1i-cache-0.tags.occupancies::processor.switch1.core.inst            5                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1i-cache-0.tags.occupancies::processor.switch2.core.inst     0.692677                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1i-cache-0.tags.avgOccs::processor.switch1.core.inst     0.009766                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1i-cache-0.tags.avgOccs::processor.switch2.core.inst     0.001353                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1i-cache-0.tags.avgOccs::total     0.011119                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1i-cache-0.tags.occupanciesTaskId::1024            6                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1i-cache-0.tags.ageTaskId_1024::4            6                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1i-cache-0.tags.ratioOccsTaskId::1024     0.011719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1i-cache-0.tags.tagAccesses     46762037                       # Number of tag accesses (Count)
board.cache_hierarchy.l1i-cache-0.tags.dataAccesses     46762037                       # Number of data accesses (Count)
board.cache_hierarchy.l1i-cache-0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 413215546641850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2-cache-0.demandHits::processor.switch2.core.data      1943566                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2-cache-0.demandHits::total      1943566                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2-cache-0.overallHits::processor.switch2.core.data      1943566                       # number of overall hits (Count)
board.cache_hierarchy.l2-cache-0.overallHits::total      1943566                       # number of overall hits (Count)
board.cache_hierarchy.l2-cache-0.demandMisses::processor.switch2.core.inst            1                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2-cache-0.demandMisses::processor.switch2.core.data      4738150                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2-cache-0.demandMisses::total      4738151                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2-cache-0.overallMisses::processor.switch2.core.inst            1                       # number of overall misses (Count)
board.cache_hierarchy.l2-cache-0.overallMisses::processor.switch2.core.data      4738150                       # number of overall misses (Count)
board.cache_hierarchy.l2-cache-0.overallMisses::total      4738151                       # number of overall misses (Count)
board.cache_hierarchy.l2-cache-0.demandMissLatency::processor.switch2.core.inst        80586                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMissLatency::processor.switch2.core.data 411967159794                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMissLatency::total 411967240380                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMissLatency::processor.switch2.core.inst        80586                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMissLatency::processor.switch2.core.data 411967159794                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMissLatency::total 411967240380                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandAccesses::processor.switch2.core.inst            1                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.demandAccesses::processor.switch2.core.data      6681716                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.demandAccesses::total      6681717                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.overallAccesses::processor.switch2.core.inst            1                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.overallAccesses::processor.switch2.core.data      6681716                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.overallAccesses::total      6681717                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2-cache-0.demandMissRate::processor.switch2.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandMissRate::processor.switch2.core.data     0.709122                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandMissRate::total     0.709122                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMissRate::processor.switch2.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMissRate::processor.switch2.core.data     0.709122                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMissRate::total     0.709122                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandAvgMissLatency::processor.switch2.core.inst        80586                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2-cache-0.demandAvgMissLatency::processor.switch2.core.data 86946.837857                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2-cache-0.demandAvgMissLatency::total 86946.836515                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMissLatency::processor.switch2.core.inst        80586                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMissLatency::processor.switch2.core.data 86946.837857                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMissLatency::total 86946.836515                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2-cache-0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2-cache-0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2-cache-0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2-cache-0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2-cache-0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2-cache-0.writebacks::writebacks           12                       # number of writebacks (Count)
board.cache_hierarchy.l2-cache-0.writebacks::total           12                       # number of writebacks (Count)
board.cache_hierarchy.l2-cache-0.demandMshrMisses::processor.switch2.core.inst            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.demandMshrMisses::processor.switch2.core.data      4738150                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.demandMshrMisses::total      4738151                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.overallMshrMisses::cache_hierarchy.l2-cache-0.prefetcher        19547                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.overallMshrMisses::processor.switch2.core.inst            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.overallMshrMisses::processor.switch2.core.data      4738150                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.overallMshrMisses::total      4757698                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.demandMshrMissLatency::processor.switch2.core.inst        79587                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMshrMissLatency::processor.switch2.core.data 407233753938                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMshrMissLatency::total 407233833525                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMshrMissLatency::cache_hierarchy.l2-cache-0.prefetcher   1672215192                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMshrMissLatency::processor.switch2.core.inst        79587                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMshrMissLatency::processor.switch2.core.data 407233753938                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.overallMshrMissLatency::total 408906048717                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.demandMshrMissRate::processor.switch2.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandMshrMissRate::processor.switch2.core.data     0.709122                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandMshrMissRate::total     0.709122                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMshrMissRate::cache_hierarchy.l2-cache-0.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMshrMissRate::processor.switch2.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMshrMissRate::processor.switch2.core.data     0.709122                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.overallMshrMissRate::total     0.712047                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2-cache-0.demandAvgMshrMissLatency::processor.switch2.core.inst        79587                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.demandAvgMshrMissLatency::processor.switch2.core.data 85947.839122                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.demandAvgMshrMissLatency::total 85947.837780                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMshrMissLatency::cache_hierarchy.l2-cache-0.prefetcher 85548.431575                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMshrMissLatency::processor.switch2.core.inst        79587                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMshrMissLatency::processor.switch2.core.data 85947.839122                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.overallAvgMshrMissLatency::total 85946.196820                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.replacements      4757687                       # number of replacements (Count)
board.cache_hierarchy.l2-cache-0.CleanEvict.mshrMisses::writebacks      2223784                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.CleanEvict.mshrMisses::total      2223784                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2-cache-0.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMisses::cache_hierarchy.l2-cache-0.prefetcher        19547                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMisses::total        19547                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMissLatency::cache_hierarchy.l2-cache-0.prefetcher   1672215192                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMissLatency::total   1672215192                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMissRate::cache_hierarchy.l2-cache-0.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2-cache-0.prefetcher 85548.431575                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.HardPFReq.avgMshrMissLatency::total 85548.431575                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadExReq.hits::processor.switch2.core.data            3                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.hits::total            3                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.misses::processor.switch2.core.data            9                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.misses::total            9                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.missLatency::processor.switch2.core.data       704628                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadExReq.missLatency::total       704628                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadExReq.accesses::processor.switch2.core.data           12                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.accesses::total           12                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.missRate::processor.switch2.core.data     0.750000                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadExReq.missRate::total     0.750000                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadExReq.avgMissLatency::processor.switch2.core.data        78292                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadExReq.avgMissLatency::total        78292                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMisses::processor.switch2.core.data            9                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMisses::total            9                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMissLatency::processor.switch2.core.data       695637                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMissLatency::total       695637                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMissRate::processor.switch2.core.data     0.750000                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadExReq.mshrMissRate::total     0.750000                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadExReq.avgMshrMissLatency::processor.switch2.core.data        77293                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadExReq.avgMshrMissLatency::total        77293                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.hits::processor.switch2.core.data      1943563                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.hits::total      1943563                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.misses::processor.switch2.core.inst            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.misses::processor.switch2.core.data      4738141                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.misses::total      4738142                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missLatency::processor.switch2.core.inst        80586                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missLatency::processor.switch2.core.data 411966455166                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missLatency::total 411966535752                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.accesses::processor.switch2.core.inst            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.accesses::processor.switch2.core.data      6681704                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.accesses::total      6681705                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missRate::processor.switch2.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missRate::processor.switch2.core.data     0.709122                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.missRate::total     0.709122                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMissLatency::processor.switch2.core.inst        80586                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMissLatency::processor.switch2.core.data 86946.854297                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMissLatency::total 86946.852955                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMisses::processor.switch2.core.inst            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMisses::processor.switch2.core.data      4738141                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMisses::total      4738142                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissLatency::processor.switch2.core.inst        79587                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissLatency::processor.switch2.core.data 407233058301                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissLatency::total 407233137888                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissRate::processor.switch2.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissRate::processor.switch2.core.data     0.709122                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.mshrMissRate::total     0.709122                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMshrMissLatency::processor.switch2.core.inst        79587                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMshrMissLatency::processor.switch2.core.data 85947.855562                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.ReadSharedReq.avgMshrMissLatency::total 85947.854220                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2-cache-0.WritebackDirty.hits::writebacks           12                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2-cache-0.WritebackDirty.hits::total           12                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2-cache-0.WritebackDirty.accesses::writebacks           12                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.WritebackDirty.accesses::total           12                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2-cache-0.power_state.pwrStateResidencyTicks::UNDEFINED 413215546641850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2-cache-0.prefetcher.demandMshrMisses      4738151                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfIssued        20032                       # number of hwpf issued (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfUnused        19424                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfUseful          110                       # number of useful prefetch (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.accuracy     0.005491                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.coverage     0.000023                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfHitInCache          485                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfLate          485                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfIdentified        20032                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfSpanPage        27384                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.pfUsefulSpanPage            2                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2-cache-0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 413215546641850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2-cache-0.tags.tagsInUse         4096                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2-cache-0.tags.totalRefs     11269518                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2-cache-0.tags.sampledRefs      4761783                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2-cache-0.tags.avgRefs     2.366659                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2-cache-0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2-cache-0.tags.occupancies::writebacks     0.001481                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2-cache-0.tags.occupancies::cache_hierarchy.l2-cache-0.prefetcher     3.362436                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2-cache-0.tags.occupancies::processor.switch1.core.data    18.464571                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2-cache-0.tags.occupancies::processor.switch2.core.inst     0.000401                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2-cache-0.tags.occupancies::processor.switch2.core.data  4074.171112                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::writebacks     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::cache_hierarchy.l2-cache-0.prefetcher     0.000821                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::processor.switch1.core.data     0.004508                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::processor.switch2.core.inst     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::processor.switch2.core.data     0.994671                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2-cache-0.tags.occupanciesTaskId::1022            6                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2-cache-0.tags.occupanciesTaskId::1024         4090                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1022::0            6                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1024::0          390                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1024::1         2434                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1024::2         1070                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1024::3          160                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2-cache-0.tags.ageTaskId_1024::4           36                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2-cache-0.tags.ratioOccsTaskId::1022     0.001465                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2-cache-0.tags.ratioOccsTaskId::1024     0.998535                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2-cache-0.tags.tagAccesses    111665103                       # Number of tag accesses (Count)
board.cache_hierarchy.l2-cache-0.tags.dataAccesses    111665103                       # Number of data accesses (Count)
board.cache_hierarchy.l2-cache-0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 413215546641850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.transDist::ReadResp      6681699                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackDirty           24                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::CleanEvict     11439373                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::HardPFReq        21858                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExReq           12                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExResp           12                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadSharedReq      6681705                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1i-cache-0.mem_side_port::board.cache_hierarchy.l2-cache-0.cpu_side_port            2                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1d-cache-0.mem_side_port::board.cache_hierarchy.l2-cache-0.cpu_side_port     20045136                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount::total     20045138                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1i-cache-0.mem_side_port::board.cache_hierarchy.l2-cache-0.cpu_side_port           64                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1d-cache-0.mem_side_port::board.cache_hierarchy.l2-cache-0.cpu_side_port    427630208                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize::total    427630272                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.snoops          4779545                       # Total snoops (Count)
board.cache_hierarchy.l2buses.snoopTraffic          768                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses.snoopFanout::samples     11461262                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::mean     0.194027                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::stdev     0.395450                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::0      9237467     80.60%     80.60% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::1      2223795     19.40%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::total     11461262                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED 413215546641850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.reqLayer0.occupancy   4450029183                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer0.occupancy          999                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer1.occupancy   6675028290                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer1.utilization          0.1                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoop_filter.totRequests     13363427                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests      6681710                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.totSnoops      2223795                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops      2223795                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.transDist::ReadResp      4757673                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty           12                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict      4757674                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq            9                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp            9                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq      4757679                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2-cache-0.mem_side_port::board.memory.mem_ctrl.port     14273056                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2-cache-0.mem_side_port::total     14273056                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total     14273056                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2-cache-0.mem_side_port::board.memory.mem_ctrl.port    304492416                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2-cache-0.mem_side_port::total    304492416                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total    304492416                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples      4757688                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0      4757688    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total      4757688                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 413215546641850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 413215546641850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy   3168623538                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer1.occupancy   3704417052                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests      9515374                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests      4757686                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_writebacks::samples        12.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2-cache-0.prefetcher::samples     19537.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.switch2.core.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.switch2.core.data::samples   4738150.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000925232                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState        6740904                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                4757688                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                    12                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts              4757688                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                  12                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  5.04                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  9.42                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6          4757688                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6              12                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0             266046                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1             654779                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2             953412                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3            1019375                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4             889211                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5             598303                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6             279279                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7              76356                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8              15484                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9               3357                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10              1195                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11               545                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12               230                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                80                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                25                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 8                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 2                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys          304492032                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys             768                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         3833809852.48435688                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         9669.76359732                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap              80422933896                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 16903.74                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2-cache-0.prefetcher      1250368                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.switch2.core.inst           64                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.switch2.core.data    303241600                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2-cache-0.prefetcher 15743180.950072152540                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.switch2.core.inst 805.813633110107                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.switch2.core.data 3818065865.720651626587                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2-cache-0.prefetcher        19537                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.switch2.core.inst            1                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.switch2.core.data      4738150                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::writebacks           12                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2-cache-0.prefetcher   1213804466                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.switch2.core.inst        54764                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.switch2.core.data 289848768746                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2-cache-0.prefetcher     62128.50                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.switch2.core.inst     54764.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.switch2.core.data     61173.40                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2-cache-0.prefetcher      1250368                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.switch2.core.inst           64                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.switch2.core.data    303241408                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total    304491840                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.switch2.core.inst           64                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total           64                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::writebacks          768                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total          768                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2-cache-0.prefetcher        19537                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.switch2.core.inst            1                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.switch2.core.data      4738147                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total      4757685                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::writebacks           12                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total           12                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2-cache-0.prefetcher     15743181                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.switch2.core.inst          806                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.switch2.core.data   3818063448                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total   3833807435                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.switch2.core.inst          806                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total          806                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::writebacks         9670                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total         9670                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::writebacks         9670                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2-cache-0.prefetcher     15743181                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.switch2.core.inst          806                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.switch2.core.data   3818063448                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total   3833817105                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts         4757688                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0       288930                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1       305625                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2       283810                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3       308598                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4       289216                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5       299622                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6       300828                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7       295235                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8       300849                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9       293105                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10       302329                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11       288339                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12       308462                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13       296069                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14       292829                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15       303842                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat       201855977976                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat      23788440000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat  291062627976                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           42427.33                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      61177.33                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits          56720                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate         1.19                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples      4700956                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean    64.772200                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean    64.533364                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev     7.123546                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::64-95      4645246     98.81%     98.81% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-159        54782      1.17%     99.98% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::192-223          853      0.02%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-287           71      0.00%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::320-351            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-415            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total      4700956                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead    304492032                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW        3833.809852                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil              29.95                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead          29.95                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate           1.19                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 413215546641850                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy  16734867660                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy   8894774130                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy  16935101820                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 6269942640.000001                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy  36070924110                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy    122852160                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy  85028462520                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower  1070.579598                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE     39570194                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF   2652260000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT  76736161554                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy  16830036720                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy   8945353890                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy  17034783360                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 6269942640.000001                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy  36070683570                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy    123054720                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy  85273854900                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower  1073.669294                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE     40398168                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF   2652260000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT  76735333580                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 413215546641850                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.numCycles                0                       # Number of cpu cycles simulated (Cycle)
board.processor.start.core.cpi                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.start.core.ipc                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.start.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.start.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.start.core.numVMExits               0                       # total number of KVM exits (Count)
board.processor.start.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.start.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.start.core.numMMIO                  0                       # number of VM exits due to memory mapped IO (Count)
board.processor.start.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.start.core.numIO                    0                       # number of VM exits due to legacy IO (Count)
board.processor.start.core.numHalt                  0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.start.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.start.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.start.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.start.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.start.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.start.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.start.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.start.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.start.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.start.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.start.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.start.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.start.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.start.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.start.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.start.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.start.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.start.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.start.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.start.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.start.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.start.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.start.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.start.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.start.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.start.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.start.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.start.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.start.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.start.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.start.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 413215546641850                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 413215546641850                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.power_state.pwrStateResidencyTicks::OFF 396546641748                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.start.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.start.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.start.core.workload.numSyscalls            0                       # Number of system calls (Count)
board.processor.switch1.core.numCycles              0                       # Number of cpu cycles simulated (Cycle)
board.processor.switch1.core.cpi                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch1.core.ipc                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch1.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.switch1.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdExt            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdFloatExt            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statFuBusy::SimdConfig            0                       # attempts to use FU when none available (Count)
board.processor.switch1.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch1.core.issueRate            nan                       # Inst issue rate ((Count/Cycle))
board.processor.switch1.core.fuBusy                 0                       # FU busy when requested (Count)
board.processor.switch1.core.fuBusyRate           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch1.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.switch1.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.switch1.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch1.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.switch1.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.switch1.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch1.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.switch1.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.switch1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch1.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch1.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.switch1.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch1.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch1.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.switch1.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch1.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch1.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.switch1.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch1.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.switch1.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.switch1.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.switch1.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.switch1.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.switch1.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch1.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.switch1.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.switch1.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.switch1.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch1.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch1.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch1.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.switch1.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.switch1.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch1.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.switch1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.switch1.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.switch1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch1.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.switch1.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.switch1.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.switch1.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 413215546641850                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.switch1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.switch1.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.switch1.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch1.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch1.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch1.core.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
board.processor.switch1.core.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
board.processor.switch1.core.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
board.processor.switch1.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch1.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch1.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch1.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.switch1.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch1.core.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
board.processor.switch1.core.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
board.processor.switch1.core.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
board.processor.switch1.core.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
board.processor.switch1.core.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
board.processor.switch1.core.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
board.processor.switch1.core.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
board.processor.switch1.core.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
board.processor.switch1.core.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
board.processor.switch1.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.switch1.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.switch1.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.switch1.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.switch1.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.switch1.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch1.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch1.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch1.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.switch1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.switch1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.switch1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.switch1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.switch1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch1.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.switch1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.switch1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.switch1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.switch1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.switch1.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.switch1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.switch1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.switch1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch1.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch1.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.switch1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.switch1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch1.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch1.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.switch1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch1.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch1.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch1.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch1.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.switch1.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch1.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.switch1.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.switch1.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch1.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch1.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch1.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.switch1.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch1.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch1.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch1.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.switch1.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.switch1.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.switch1.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.switch1.core.iew.wbRate           nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch1.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.switch1.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch1.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.switch1.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch1.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.switch1.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.switch1.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.switch1.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch1.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch1.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.switch1.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch1.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.switch1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 413215546641850                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch1.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.switch1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.switch1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 413215546641850                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.power_state.pwrStateResidencyTicks::OFF 413215546641850                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch1.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch1.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.switch1.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.switch1.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.switch1.core.rob.reads              0                       # The number of ROB reads (Count)
board.processor.switch1.core.rob.writes             0                       # The number of ROB writes (Count)
board.processor.switch1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.switch1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.switch1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.switch2.core.numCycles      238506999                       # Number of cpu cycles simulated (Cycle)
board.processor.switch2.core.cpi             4.710305                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch2.core.ipc             0.212300                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch2.core.instsAdded     174285904                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.switch2.core.instsIssued    155930268                       # Number of instructions issued (Count)
board.processor.switch2.core.squashedInstsIssued       557085                       # Number of squashed instructions issued (Count)
board.processor.switch2.core.squashedInstsExamined     93868258                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.switch2.core.squashedOperandsExamined    142085859                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.switch2.core.numIssuedDist::samples    238506999                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::mean     0.653776                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::stdev     0.852488                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::0    142249158     59.64%     59.64% # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::1     36585414     15.34%     74.98% # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::2     59672427     25.02%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::max_value            2                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.numIssuedDist::total    238506999                       # Number of insts issued each cycle (Count)
board.processor.switch2.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdExt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdFloatExt            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statFuBusy::SimdConfig            0                       # attempts to use FU when none available (Count)
board.processor.switch2.core.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::IntAlu    129030664     82.75%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::IntMult            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::IntDiv            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatAdd            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatCmp            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatCvt            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatMult            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatDiv            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatMisc            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatSqrt            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdAdd            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdAlu            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdCmp            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdCvt            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdMisc            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdMult            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdShift            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdDiv            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdSqrt            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdAes            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdAesMix            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::Matrix            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::MatrixMov            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::MatrixOP            0      0.00%     82.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::MemRead     26898089     17.25%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::MemWrite         1515      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.statIssuedInstType_0::total    155930268                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch2.core.issueRate       0.653776                       # Inst issue rate ((Count/Cycle))
board.processor.switch2.core.fuBusy                 0                       # FU busy when requested (Count)
board.processor.switch2.core.fuBusyRate             0                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch2.core.intInstQueueReads    550924620                       # Number of integer instruction queue reads (Count)
board.processor.switch2.core.intInstQueueWrites    268154163                       # Number of integer instruction queue writes (Count)
board.processor.switch2.core.intInstQueueWakeupAccesses    148327164                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch2.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.switch2.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.switch2.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch2.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch2.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch2.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch2.core.intAluAccesses    155930268                       # Number of integer alu accesses (Count)
board.processor.switch2.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.switch2.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch2.core.numSquashedInsts       819699                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch2.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.switch2.core.MemDepUnit__0.insertedLoads     29725021                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__0.insertedStores         4308                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__0.conflictingLoads          867                       # Number of conflicting loads. (Count)
board.processor.switch2.core.MemDepUnit__0.conflictingStores          902                       # Number of conflicting stores. (Count)
board.processor.switch2.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch2.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch2.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch2.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch2.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch2.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch2.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch2.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::Return            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::CallDirect            6      0.00%      0.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::CallIndirect            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::DirectCond     26373225     99.95%     99.95% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::DirectUncond        13094      0.05%    100.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.lookups_0::total     26386325                       # Number of BP lookups (Count)
board.processor.switch2.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::Return            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::CallDirect            6      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::CallIndirect            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::DirectCond     15678439     99.97%     99.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::DirectUncond         5367      0.03%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.squashes_0::total     15683812                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch2.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::CallDirect            1      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::CallIndirect            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::DirectCond       880621    100.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::DirectUncond            2      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.corrected_0::total       880624                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch2.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::Return            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::CallDirect            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::CallIndirect            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::DirectCond     10694759     99.93%     99.93% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::DirectUncond         7727      0.07%    100.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.committed_0::total     10702486                       # Number of branches finally committed  (Count)
board.processor.switch2.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::DirectCond       798268    100.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::DirectUncond            1      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.mispredicted_0::total       798269                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch2.core.branchPred.targetProvider_0::NoTarget     18734979     71.00%     71.00% # The component providing the target for taken branches (Count)
board.processor.switch2.core.branchPred.targetProvider_0::BTB      7651346     29.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch2.core.branchPred.targetProvider_0::RAS            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch2.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch2.core.branchPred.targetProvider_0::total     26386325                       # The component providing the target for taken branches (Count)
board.processor.switch2.core.branchPred.targetWrong_0::NoBranch       500692     56.86%     56.86% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::Return       379932     43.14%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.targetWrong_0::total       880624                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch2.core.branchPred.condPredicted     26373225                       # Number of conditional branches predicted (Count)
board.processor.switch2.core.branchPred.condPredictedTaken      7638265                       # Number of conditional branches predicted as taken (Count)
board.processor.switch2.core.branchPred.condIncorrect       880624                       # Number of conditional branches incorrect (Count)
board.processor.switch2.core.branchPred.predTakenBTBMiss            3                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch2.core.branchPred.NotTakenMispredicted       500692                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch2.core.branchPred.TakenMispredicted       379932                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch2.core.branchPred.BTBLookups     26386325                       # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.BTBUpdates       500692                       # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.BTBHits     26363463                       # Number of BTB hits (Count)
board.processor.switch2.core.branchPred.BTBHitRatio     0.999134                       # BTB Hit Ratio (Ratio)
board.processor.switch2.core.branchPred.BTBMispredicted           10                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch2.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.switch2.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.switch2.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.switch2.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch2.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::Return            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::CallDirect            6      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::CallIndirect            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::DirectCond     26373225     99.95%     99.95% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::DirectUncond        13094      0.05%    100.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.lookups::total     26386325                       # Number of BTB lookups (Count)
board.processor.switch2.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::Return            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::CallDirect            5      0.02%      0.02% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::CallIndirect            0      0.00%      0.02% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::DirectCond        22852     99.96%     99.98% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::DirectUncond            5      0.02%    100.00% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.misses::total        22862                       # Number of BTB misses (Count)
board.processor.switch2.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::CallDirect            1      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::CallIndirect            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::DirectCond       500689    100.00%    100.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::DirectUncond            2      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.updates::total       500692                       # Number of BTB updates (Count)
board.processor.switch2.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::CallDirect            1      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::DirectCond       500689    100.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::DirectUncond            2      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.mispredict::total       500692                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch2.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 413215546641850                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch2.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.switch2.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.switch2.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.switch2.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch2.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch2.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch2.core.branchPred.loop_predictor.used         3892                       # Number of times the loop predictor is the provider. (Count)
board.processor.switch2.core.branchPred.loop_predictor.correct         3882                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.loop_predictor.wrong           10                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.ras.pushes            6                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch2.core.branchPred.ras.pops            6                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch2.core.branchPred.ras.squashes            6                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch2.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.switch2.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.statistical_corrector.correct      7469696                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.statistical_corrector.wrong      3225063                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProviderCorrect      7982131                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.tage.altMatchProviderCorrect       233864                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.tage.bimodalAltMatchProviderCorrect         5370                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
board.processor.switch2.core.branchPred.tage.bimodalProviderCorrect      1502860                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProviderWrong       514671                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.tage.altMatchProviderWrong       122049                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.tage.bimodalAltMatchProviderWrong           42                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
board.processor.switch2.core.branchPred.tage.bimodalProviderWrong          107                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
board.processor.switch2.core.branchPred.tage.altMatchProviderWouldHaveHit       153237                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProviderWouldHaveHit        71141                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::2       139790                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::6       421743                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::9       621102                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::10       397318                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::11       640966                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::12       561457                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::13       834719                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::14       949583                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::15       750385                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::16      1378226                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::17       334089                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::18      1048530                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::19       103679                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::20       501928                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::21        32396                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::22       117166                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::24         9791                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::26         3411                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::28         2381                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::32         2362                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.longestMatchProvider::36         1693                       # TAGE provider for longest match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::0       494135                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::2       248213                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::6       963233                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::9       804935                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::10       617549                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::11       976945                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::12       957268                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::13       899830                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::14       948421                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::15       411316                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::16       852521                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::17       174354                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::18       368021                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::19        18177                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::20       111338                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::21         2161                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::22         4275                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::24           18                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::26            2                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::28            3                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
board.processor.switch2.core.commit.commitSquashedInsts     93891214                       # The number of squashed insts skipped by commit (Count)
board.processor.switch2.core.commit.branchMispredicts       880621                       # The number of times a branch was mispredicted (Count)
board.processor.switch2.core.commit.numCommittedDist::samples    225801942                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::mean     0.356142                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::stdev     0.741035                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::0    181493293     80.38%     80.38% # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::1      8199822      3.63%     84.01% # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::2     36108827     15.99%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::max_value            2                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.numCommittedDist::total    225801942                       # Number of insts commited each cycle (Count)
board.processor.switch2.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.switch2.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.switch2.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.switch2.core.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::IntAlu     66544358     82.75%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::IntMult            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::IntDiv            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatAdd            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatCmp            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatCvt            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatMult            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatDiv            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatMisc            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatSqrt            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdAdd            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdAlu            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdCmp            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdCvt            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdMisc            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdMult            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdShift            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdDiv            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdSqrt            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdAes            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdAesMix            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::Matrix            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::MatrixMov            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::MatrixOP            0      0.00%     82.75% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::MemRead     13873086     17.25%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::MemWrite           32      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch2.core.commit.committedInstType_0::total     80417476                       # Class of committed instruction (Count)
board.processor.switch2.core.commit.commitEligibleSamples     36108827                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch2.core.commitStats0.numInsts     50635149                       # Number of instructions committed (thread level) (Count)
board.processor.switch2.core.commitStats0.numOps     80417476                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch2.core.commitStats0.numInstsNotNOP     50635149                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch2.core.commitStats0.numOpsNotNOP     80417476                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch2.core.commitStats0.cpi     4.710305                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch2.core.commitStats0.ipc     0.212300                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch2.core.commitStats0.numMemRefs     13873118                       # Number of memory references committed (Count)
board.processor.switch2.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.switch2.core.commitStats0.numIntInsts     79000268                       # Number of integer instructions (Count)
board.processor.switch2.core.commitStats0.numLoadInsts     13873086                       # Number of load instructions (Count)
board.processor.switch2.core.commitStats0.numStoreInsts           32                       # Number of store instructions (Count)
board.processor.switch2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch2.core.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::IntAlu     66544358     82.75%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::IntMult            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::IntDiv            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatAdd            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatCmp            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatCvt            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatMult            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatDiv            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatMisc            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdAdd            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdAlu            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdCmp            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdCvt            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdMisc            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdMult            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdShift            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdDiv            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdAes            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::Matrix            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::MatrixMov            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::MatrixOP            0      0.00%     82.75% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::MemRead     13873086     17.25%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::MemWrite           32      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedInstType::total     80417476                       # Class of committed instruction. (Count)
board.processor.switch2.core.commitStats0.committedControl::IsControl     10702486                       # Class of control type instructions committed (Count)
board.processor.switch2.core.commitStats0.committedControl::IsDirectControl     10702486                       # Class of control type instructions committed (Count)
board.processor.switch2.core.commitStats0.committedControl::IsCondControl     10694759                       # Class of control type instructions committed (Count)
board.processor.switch2.core.commitStats0.committedControl::IsUncondControl         7727                       # Class of control type instructions committed (Count)
board.processor.switch2.core.decode.idleCycles      3887032                       # Number of cycles decode is idle (Cycle)
board.processor.switch2.core.decode.blockedCycles    143762710                       # Number of cycles decode is blocked (Cycle)
board.processor.switch2.core.decode.runCycles     83347003                       # Number of cycles decode is running (Cycle)
board.processor.switch2.core.decode.unblockCycles      6629624                       # Number of cycles decode is unblocking (Cycle)
board.processor.switch2.core.decode.squashCycles       880621                       # Number of cycles decode is squashing (Cycle)
board.processor.switch2.core.decode.branchResolved      6653507                       # Number of times decode resolved a branch (Count)
board.processor.switch2.core.decode.branchMispred            3                       # Number of times decode detected a branch misprediction (Count)
board.processor.switch2.core.decode.decodedInsts    177965101                       # Number of instructions handled by decode (Count)
board.processor.switch2.core.decode.squashedInsts            6                       # Number of squashed instructions handled by decode (Count)
board.processor.switch2.core.executeStats0.numInsts    155110569                       # Number of executed instructions (Count)
board.processor.switch2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch2.core.executeStats0.numBranches     16209105                       # Number of branches executed (Count)
board.processor.switch2.core.executeStats0.numLoadInsts     26817012                       # Number of load instructions executed (Count)
board.processor.switch2.core.executeStats0.numStoreInsts         1350                       # Number of stores executed (Count)
board.processor.switch2.core.executeStats0.instRate     0.650340                       # Inst execution rate ((Count/Cycle))
board.processor.switch2.core.executeStats0.numCCRegReads     81103714                       # Number of times the CC registers were read (Count)
board.processor.switch2.core.executeStats0.numCCRegWrites     70136190                       # Number of times the CC registers were written (Count)
board.processor.switch2.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.switch2.core.executeStats0.numIntRegReads    150225993                       # Number of times the integer registers were read (Count)
board.processor.switch2.core.executeStats0.numIntRegWrites    115171193                       # Number of times the integer registers were written (Count)
board.processor.switch2.core.executeStats0.numMemRefs     26818362                       # Number of memory refs (Count)
board.processor.switch2.core.executeStats0.numMiscRegReads     65620486                       # Number of times the Misc registers were read (Count)
board.processor.switch2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch2.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch2.core.fetch.predictedBranches      7651346                       # Number of branches that fetch has predicted taken (Count)
board.processor.switch2.core.fetch.cycles    237288047                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.switch2.core.fetch.squashCycles      1761248                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.switch2.core.fetch.cacheLines     11690509                       # Number of cache lines fetched (Count)
board.processor.switch2.core.fetch.icacheSquashes            1                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.switch2.core.fetch.nisnDist::samples    238506999                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::mean     0.851333                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::stdev     0.965197                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::0    131461885     55.12%     55.12% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::1     11041298      4.63%     59.75% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::2     96003816     40.25%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::max_value            2                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetch.nisnDist::total    238506999                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch2.core.fetchStats0.numInsts    129285099                       # Number of instructions fetched (thread level) (Count)
board.processor.switch2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch2.core.fetchStats0.fetchRate     0.542060                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch2.core.fetchStats0.numBranches     26386325                       # Number of branches fetched (Count)
board.processor.switch2.core.fetchStats0.branchRate     0.110631                       # Number of branch fetches per cycle (Ratio)
board.processor.switch2.core.fetchStats0.icacheStallCycles       338328                       # ICache total stall cycles (Cycle)
board.processor.switch2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch2.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch2.core.iew.squashCycles       880621                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch2.core.iew.blockCycles     43013142                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch2.core.iew.unblockCycles      8122810                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch2.core.iew.dispatchedInsts    174285904                       # Number of instructions dispatched to IQ (Count)
board.processor.switch2.core.iew.dispSquashedInsts       388766                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch2.core.iew.dispLoadInsts     29725021                       # Number of dispatched load instructions (Count)
board.processor.switch2.core.iew.dispStoreInsts         4308                       # Number of dispatched store instructions (Count)
board.processor.switch2.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch2.core.iew.iqFullEvents        79652                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch2.core.iew.lsqFullEvents      7711532                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch2.core.iew.memOrderViolationEvents            1                       # Number of memory order violations (Count)
board.processor.switch2.core.iew.predictedTakenIncorrect       380076                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch2.core.iew.predictedNotTakenIncorrect       500748                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch2.core.iew.branchMispredicts       880824                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch2.core.iew.instsToCommit    148343635                       # Cumulative count of insts sent to commit (Count)
board.processor.switch2.core.iew.writebackCount    148327164                       # Cumulative count of insts written-back (Count)
board.processor.switch2.core.iew.producerInst    102603561                       # Number of instructions producing a value (Count)
board.processor.switch2.core.iew.consumerInst    124904552                       # Number of instructions consuming a value (Count)
board.processor.switch2.core.iew.wbRate      0.621899                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch2.core.iew.wbFanout     0.821456                       # Average fanout of values written-back ((Count/Count))
board.processor.switch2.core.lsq0.forwLoads            8                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch2.core.lsq0.squashedLoads     15851903                       # Number of loads squashed (Count)
board.processor.switch2.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch2.core.lsq0.memOrderViolation            1                       # Number of memory ordering violations (Count)
board.processor.switch2.core.lsq0.squashedStores         4276                       # Number of stores squashed (Count)
board.processor.switch2.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.switch2.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch2.core.lsq0.loadToUse::samples     13873086                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::mean    79.643440                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::stdev   123.697944                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::0-9      8430000     60.77%     60.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::10-19       252899      1.82%     62.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::20-29        91813      0.66%     63.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::30-39       100645      0.73%     63.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::40-49       102848      0.74%     64.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::50-59       120589      0.87%     65.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::60-69       132911      0.96%     66.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::70-79       144119      1.04%     67.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::80-89       159961      1.15%     68.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::90-99       149381      1.08%     69.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::100-109       157086      1.13%     70.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::110-119       114032      0.82%     71.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::120-129        92562      0.67%     72.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::130-139        71172      0.51%     72.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::140-149        53541      0.39%     73.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::150-159        42052      0.30%     73.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::160-169        32745      0.24%     73.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::170-179        44565      0.32%     74.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::180-189        31300      0.23%     74.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::190-199        26444      0.19%     74.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::200-209        29526      0.21%     74.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::210-219       193284      1.39%     76.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::220-229      1502437     10.83%     87.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::230-239       518579      3.74%     90.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::240-249       304736      2.20%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::250-259       114492      0.83%     93.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::260-269        86523      0.62%     94.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::270-279        63521      0.46%     94.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::280-289        53030      0.38%     95.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::290-299        62592      0.45%     95.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::overflows       593701      4.28%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::max_value         1515                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.lsq0.loadToUse::total     13873086                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch2.core.mmu.dtb.rdAccesses     26816980                       # TLB accesses on read requests (Count)
board.processor.switch2.core.mmu.dtb.wrAccesses         1350                       # TLB accesses on write requests (Count)
board.processor.switch2.core.mmu.dtb.rdMisses      6601151                       # TLB misses on read requests (Count)
board.processor.switch2.core.mmu.dtb.wrMisses          591                       # TLB misses on write requests (Count)
board.processor.switch2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 413215546641850                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch2.core.mmu.itb.wrAccesses     11690509                       # TLB accesses on write requests (Count)
board.processor.switch2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch2.core.mmu.itb.wrMisses            1                       # TLB misses on write requests (Count)
board.processor.switch2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 413215546641850                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch2.core.power_state.pwrStateResidencyTicks::OFF 413215546641850                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch2.core.rename.squashCycles       880621                       # Number of cycles rename is squashing (Cycle)
board.processor.switch2.core.rename.idleCycles      6797112                       # Number of cycles rename is idle (Cycle)
board.processor.switch2.core.rename.blockCycles    106652080                       # Number of cycles rename is blocking (Cycle)
board.processor.switch2.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch2.core.rename.runCycles     85148708                       # Number of cycles rename is running (Cycle)
board.processor.switch2.core.rename.unblockCycles     39028470                       # Number of cycles rename is unblocking (Cycle)
board.processor.switch2.core.rename.renamedInsts    176495332                       # Number of instructions processed by rename (Count)
board.processor.switch2.core.rename.ROBFullEvents      1401164                       # Number of times rename has blocked due to ROB full (Count)
board.processor.switch2.core.rename.IQFullEvents      2552773                       # Number of times rename has blocked due to IQ full (Count)
board.processor.switch2.core.rename.LQFullEvents     32797430                       # Number of times rename has blocked due to LQ full (Count)
board.processor.switch2.core.rename.renamedOperands    372228537                       # Number of destination operands rename has renamed (Count)
board.processor.switch2.core.rename.lookups    672283520                       # Number of register rename lookups that rename has made (Count)
board.processor.switch2.core.rename.intLookups    186339155                       # Number of integer rename lookups (Count)
board.processor.switch2.core.rename.committedMaps    168155055                       # Number of HB maps that are committed (Count)
board.processor.switch2.core.rename.undoneMaps    204073121                       # Number of HB maps that are undone due to squashing (Count)
board.processor.switch2.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.switch2.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.switch2.core.rename.skidInsts     11227544                       # count of insts added to the skid buffer (Count)
board.processor.switch2.core.rob.reads      364001805                       # The number of ROB reads (Count)
board.processor.switch2.core.rob.writes     361326026                       # The number of ROB writes (Count)
board.processor.switch2.core.thread_0.numInsts     50635149                       # Number of Instructions committed (Count)
board.processor.switch2.core.thread_0.numOps     80417476                       # Number of Ops committed (Count)
board.processor.switch2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
