#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Aug  1 15:46:03 2022
# Process ID: 29864
# Current directory: /home/raesangur/github/ppu
# Command line: vivado
# Log file: /home/raesangur/github/ppu/vivado.log
# Journal file: /home/raesangur/github/ppu/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/raesangur/github/ppu/testbench/testbench.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/raesangur/github/ppu/testbench/testbench.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/raesangur/github/ppu/testbench/tb_sprite_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/share/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_project
open_project /home/raesangur/github/ppu/vivado/vivado.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/raesangur/github/ppu/vivado/vivado.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/share/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: ppu
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7463.973 ; gain = 0.000 ; free physical = 11114 ; free virtual = 23723
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ppu' [/home/raesangur/github/ppu/ppu.vhd:37]
INFO: [Synth 8-3491] module 'pixelator' declared at '/home/raesangur/github/ppu/pixelator.vhd:16' bound to instance 'inst_pixelator' of component 'pixelator' [/home/raesangur/github/ppu/ppu.vhd:126]
INFO: [Synth 8-638] synthesizing module 'pixelator' [/home/raesangur/github/ppu/pixelator.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'pixelator' (1#1) [/home/raesangur/github/ppu/pixelator.vhd:33]
INFO: [Synth 8-3491] module 'frame_printer' declared at '/home/raesangur/github/ppu/frame_printer.vhd:13' bound to instance 'inst_frame_printer' of component 'frame_printer' [/home/raesangur/github/ppu/ppu.vhd:141]
INFO: [Synth 8-638] synthesizing module 'frame_printer' [/home/raesangur/github/ppu/frame_printer.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'frame_printer' (2#1) [/home/raesangur/github/ppu/frame_printer.vhd:27]
INFO: [Synth 8-3491] module 'tile_handler' declared at '/home/raesangur/github/ppu/tile_handler.vhd:15' bound to instance 'inst_tile_handler' of component 'tile_handler' [/home/raesangur/github/ppu/ppu.vhd:154]
INFO: [Synth 8-638] synthesizing module 'tile_handler' [/home/raesangur/github/ppu/tile_handler.vhd:31]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-638] synthesizing module 'tile' [/home/raesangur/github/ppu/tile.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'tile' (3#1) [/home/raesangur/github/ppu/tile.vhd:31]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Synth 8-3491] module 'tile' declared at '/home/raesangur/github/ppu/tile.vhd:15' bound to instance 'tiles' of component 'tile' [/home/raesangur/github/ppu/tile_handler.vhd:60]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'tile_handler' (4#1) [/home/raesangur/github/ppu/tile_handler.vhd:31]
INFO: [Synth 8-638] synthesizing module 'sprite_handler' [/home/raesangur/github/ppu/sprite_handler.vhd:34]
INFO: [Synth 8-638] synthesizing module 'sprite' [/home/raesangur/github/ppu/sprite.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'sprite' (5#1) [/home/raesangur/github/ppu/sprite.vhd:34]
INFO: [Synth 8-638] synthesizing module 'hit_handler' [/home/raesangur/github/ppu/hit_handler.vhd:22]
INFO: [Synth 8-638] synthesizing module 'hit_detector' [/home/raesangur/github/ppu/hit_detector.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'hit_detector' (6#1) [/home/raesangur/github/ppu/hit_detector.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'hit_handler' (7#1) [/home/raesangur/github/ppu/hit_handler.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'sprite_handler' (8#1) [/home/raesangur/github/ppu/sprite_handler.vhd:34]
INFO: [Synth 8-638] synthesizing module 'color_converter' [/home/raesangur/github/ppu/color_converter.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'color_converter' (9#1) [/home/raesangur/github/ppu/color_converter.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ppu' (10#1) [/home/raesangur/github/ppu/ppu.vhd:37]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 8161.676 ; gain = 697.703 ; free physical = 10410 ; free virtual = 23056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 8167.613 ; gain = 703.641 ; free physical = 10437 ; free virtual = 23062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 8167.613 ; gain = 703.641 ; free physical = 10437 ; free virtual = 23062
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 8167.613 ; gain = 0.000 ; free physical = 10332 ; free virtual = 22959
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8270.457 ; gain = 0.000 ; free physical = 10203 ; free virtual = 22842
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:50 ; elapsed = 00:00:44 . Memory (MB): peak = 8356.156 ; gain = 892.184 ; free physical = 10298 ; free virtual = 22957
124 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 8356.156 ; gain = 892.270 ; free physical = 10298 ; free virtual = 22957
close_project
create_project testbench_ppu /home/raesangur/github/ppu/testbench_ppu -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/share/Xilinx/Vivado/2020.2/data/ip'.
set_property board_part digilentinc.com:zybo-z7-10:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse {/home/raesangur/github/ppu/ppu.vhd /home/raesangur/github/ppu/tile.vhd /home/raesangur/github/ppu/frame_printer.vhd /home/raesangur/github/ppu/sprite_handler.vhd /home/raesangur/github/ppu/sprite_package.vhd /home/raesangur/github/ppu/color_converter.vhd /home/raesangur/github/ppu/tile_package.vhd /home/raesangur/github/ppu/tile_handler.vhd /home/raesangur/github/ppu/ppu_package.vhd /home/raesangur/github/ppu/hit_handler.vhd /home/raesangur/github/ppu/pixelator.vhd /home/raesangur/github/ppu/hit_detector.vhd /home/raesangur/github/ppu/sprite.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir /home/raesangur/github/ppu/testbench_ppu/testbench_ppu.srcs/sources_1/new
close [ open /home/raesangur/github/ppu/testbench_ppu/testbench_ppu.srcs/sources_1/new/tb_ppu.vhd w ]
add_files /home/raesangur/github/ppu/testbench_ppu/testbench_ppu.srcs/sources_1/new/tb_ppu.vhd
update_compile_order -fileset sources_1
set_property top tb_ppu [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/ppu_package.vhd]
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/testbench_ppu/testbench_ppu.srcs/sources_1/new/tb_ppu.vhd]
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/ppu.vhd]
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/pixelator.vhd]
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/frame_printer.vhd]
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/tile_handler.vhd]
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/tile.vhd]
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/sprite_handler.vhd]
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/hit_handler.vhd]
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/hit_detector.vhd]
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/sprite.vhd]
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/color_converter.vhd]
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/sprite_package.vhd]
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/tile_package.vhd]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ppu_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/ppu_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.srcs/sources_1/new/tb_ppu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_ppu'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/color_converter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'color_converter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/frame_printer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'frame_printer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/hit_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hit_detector'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/sprite_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/hit_handler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hit_handler'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/pixelator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pixelator'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/sprite.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sprite'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/sprite_handler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sprite_handler'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/tile_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/tile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tile'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/tile_handler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tile_handler'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/ppu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ppu'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
xelab -wto 0f52afdc69ad4634ab812817db43238d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 0f52afdc69ad4634ab812817db43238d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ppu_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.tile_package
Compiling package xil_defaultlib.sprite_package
Compiling architecture behavioral of entity xil_defaultlib.pixelator [pixelator_default]
Compiling architecture behavioral of entity xil_defaultlib.frame_printer [frame_printer_default]
Compiling architecture behavioral of entity xil_defaultlib.tile [tile_default]
Compiling architecture behavioral of entity xil_defaultlib.tile_handler [tile_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.sprite [sprite_default]
Compiling architecture behavioral of entity xil_defaultlib.hit_detector [hit_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.hit_handler [hit_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.sprite_handler [sprite_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.color_converter [color_converter_default]
Compiling architecture behavioral of entity xil_defaultlib.ppu
Built simulation snapshot ppu_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim/xsim.dir/ppu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim/xsim.dir/ppu_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug  1 18:21:06 2022. For additional details about this file, please refer to the WebTalk help file at /usr/share/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug  1 18:21:06 2022...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9375.430 ; gain = 0.000 ; free physical = 9035 ; free virtual = 22456
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ppu_behav -key {Behavioral:sim_1:Functional:ppu} -tclbatch {ppu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ppu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ppu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 9498.195 ; gain = 122.766 ; free physical = 8951 ; free virtual = 22394
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property top tb_ppu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/raesangur/github/ppu/sprite_package.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.srcs/sources_1/new/tb_ppu.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/raesangur/github/ppu/ppu_package.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/raesangur/github/ppu/color_converter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/raesangur/github/ppu/sprite_package.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.srcs/sources_1/new/tb_ppu.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/raesangur/github/ppu/ppu_package.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/raesangur/github/ppu/color_converter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/raesangur/github/ppu/sprite_package.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.srcs/sources_1/new/tb_ppu.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/raesangur/github/ppu/ppu_package.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/raesangur/github/ppu/color_converter.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ppu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_ppu_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.srcs/sources_1/new/tb_ppu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_ppu'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
xelab -wto 0f52afdc69ad4634ab812817db43238d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_ppu_behav xil_defaultlib.tb_ppu -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 0f52afdc69ad4634ab812817db43238d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_ppu_behav xil_defaultlib.tb_ppu -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ppu_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.tile_package
Compiling package xil_defaultlib.sprite_package
Compiling architecture behavioral of entity xil_defaultlib.pixelator [pixelator_default]
Compiling architecture behavioral of entity xil_defaultlib.frame_printer [frame_printer_default]
Compiling architecture behavioral of entity xil_defaultlib.tile [tile_default]
Compiling architecture behavioral of entity xil_defaultlib.tile_handler [tile_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.sprite [sprite_default]
Compiling architecture behavioral of entity xil_defaultlib.hit_detector [hit_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.hit_handler [hit_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.sprite_handler [sprite_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.color_converter [color_converter_default]
Compiling architecture behavioral of entity xil_defaultlib.ppu [ppu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_ppu
Built simulation snapshot tb_ppu_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim/xsim.dir/tb_ppu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim/xsim.dir/tb_ppu_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug  1 18:24:41 2022. For additional details about this file, please refer to the WebTalk help file at /usr/share/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug  1 18:24:41 2022...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9498.195 ; gain = 0.000 ; free physical = 8979 ; free virtual = 22406
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ppu_behav -key {Behavioral:sim_1:Functional:tb_ppu} -tclbatch {tb_ppu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_ppu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ppu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 9538.219 ; gain = 40.023 ; free physical = 8972 ; free virtual = 22402
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
save_wave_config {/home/raesangur/github/ppu/testbench_ppu/tb_ppu_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/raesangur/github/ppu/testbench_ppu/tb_ppu_behav.wcfg
set_property xsim.view /home/raesangur/github/ppu/testbench_ppu/tb_ppu_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ppu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_ppu_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/ppu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ppu'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
xelab -wto 0f52afdc69ad4634ab812817db43238d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_ppu_behav xil_defaultlib.tb_ppu -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 0f52afdc69ad4634ab812817db43238d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_ppu_behav xil_defaultlib.tb_ppu -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ppu_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.tile_package
Compiling package xil_defaultlib.sprite_package
Compiling architecture behavioral of entity xil_defaultlib.pixelator [pixelator_default]
Compiling architecture behavioral of entity xil_defaultlib.frame_printer [frame_printer_default]
Compiling architecture behavioral of entity xil_defaultlib.tile [tile_default]
Compiling architecture behavioral of entity xil_defaultlib.tile_handler [tile_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.sprite [sprite_default]
Compiling architecture behavioral of entity xil_defaultlib.hit_detector [hit_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.hit_handler [hit_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.sprite_handler [sprite_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.color_converter [color_converter_default]
Compiling architecture behavioral of entity xil_defaultlib.ppu [ppu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_ppu
Built simulation snapshot tb_ppu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ppu_behav -key {Behavioral:sim_1:Functional:tb_ppu} -tclbatch {tb_ppu.tcl} -view {/home/raesangur/github/ppu/testbench_ppu/tb_ppu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/raesangur/github/ppu/testbench_ppu/tb_ppu_behav.wcfg
source tb_ppu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: 5: Wrong texture
Time: 52 ns  Iteration: 0  Process: /tb_ppu/tb_ppu  File: /home/raesangur/github/ppu/testbench_ppu/testbench_ppu.srcs/sources_1/new/tb_ppu.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ppu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9549.234 ; gain = 11.016 ; free physical = 8918 ; free virtual = 22363
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
Error: 5: Wrong texture
Time: 52 ns  Iteration: 0  Process: /tb_ppu/tb_ppu  File: /home/raesangur/github/ppu/testbench_ppu/testbench_ppu.srcs/sources_1/new/tb_ppu.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
Error: 5: Wrong texture
Time: 52 ns  Iteration: 0  Process: /tb_ppu/tb_ppu  File: /home/raesangur/github/ppu/testbench_ppu/testbench_ppu.srcs/sources_1/new/tb_ppu.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
Error: 5: Wrong texture
Time: 52 ns  Iteration: 0  Process: /tb_ppu/tb_ppu  File: /home/raesangur/github/ppu/testbench_ppu/testbench_ppu.srcs/sources_1/new/tb_ppu.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ppu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_ppu_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/tile_handler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tile_handler'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
xelab -wto 0f52afdc69ad4634ab812817db43238d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_ppu_behav xil_defaultlib.tb_ppu -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 0f52afdc69ad4634ab812817db43238d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_ppu_behav xil_defaultlib.tb_ppu -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ppu_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.tile_package
Compiling package xil_defaultlib.sprite_package
Compiling architecture behavioral of entity xil_defaultlib.pixelator [pixelator_default]
Compiling architecture behavioral of entity xil_defaultlib.frame_printer [frame_printer_default]
Compiling architecture behavioral of entity xil_defaultlib.tile [tile_default]
Compiling architecture behavioral of entity xil_defaultlib.tile_handler [tile_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.sprite [sprite_default]
Compiling architecture behavioral of entity xil_defaultlib.hit_detector [hit_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.hit_handler [hit_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.sprite_handler [sprite_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.color_converter [color_converter_default]
Compiling architecture behavioral of entity xil_defaultlib.ppu [ppu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_ppu
Built simulation snapshot tb_ppu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Error: 5: Wrong texture
Time: 52 ns  Iteration: 0  Process: /tb_ppu/tb_ppu  File: /home/raesangur/github/ppu/testbench_ppu/testbench_ppu.srcs/sources_1/new/tb_ppu.vhd
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9597.262 ; gain = 0.000 ; free physical = 8839 ; free virtual = 22274
save_wave_config {/home/raesangur/github/ppu/testbench_ppu/tb_ppu_behav.wcfg}
save_wave_config {/home/raesangur/github/ppu/testbench_ppu/tb_ppu_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ppu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_ppu_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/tile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
xelab -wto 0f52afdc69ad4634ab812817db43238d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_ppu_behav xil_defaultlib.tb_ppu -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 0f52afdc69ad4634ab812817db43238d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_ppu_behav xil_defaultlib.tb_ppu -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ppu_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.tile_package
Compiling package xil_defaultlib.sprite_package
Compiling architecture behavioral of entity xil_defaultlib.pixelator [pixelator_default]
Compiling architecture behavioral of entity xil_defaultlib.frame_printer [frame_printer_default]
Compiling architecture behavioral of entity xil_defaultlib.tile [tile_default]
Compiling architecture behavioral of entity xil_defaultlib.tile_handler [tile_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.sprite [sprite_default]
Compiling architecture behavioral of entity xil_defaultlib.hit_detector [hit_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.hit_handler [hit_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.sprite_handler [sprite_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.color_converter [color_converter_default]
Compiling architecture behavioral of entity xil_defaultlib.ppu [ppu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_ppu
Built simulation snapshot tb_ppu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Error: 5: Wrong texture
Time: 52 ns  Iteration: 0  Process: /tb_ppu/tb_ppu  File: /home/raesangur/github/ppu/testbench_ppu/testbench_ppu.srcs/sources_1/new/tb_ppu.vhd
ERROR: Index 512 out of bound 0 to 255
Time: 268 ns  Iteration: 4  Process: /tb_ppu/inst_ppu/inst_tile_handler/\tile_gen(0)\/tiles/line__55
  File: /home/raesangur/github/ppu/tile.vhd

HDL Line: /home/raesangur/github/ppu/tile.vhd:55
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9666.293 ; gain = 45.020 ; free physical = 8882 ; free virtual = 22261
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ppu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_ppu_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/ppu_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/tile_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/tile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
xelab -wto 0f52afdc69ad4634ab812817db43238d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_ppu_behav xil_defaultlib.tb_ppu -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 0f52afdc69ad4634ab812817db43238d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_ppu_behav xil_defaultlib.tb_ppu -log elaborate.log 
Using 8 slave threads.
ERROR: [VRFC 10-3006] '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/tb_ppu.vdb' needs to be re-saved since 'xil_defaultlib.ppu_package' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.tb_ppu' failed to restore
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.tb_ppu in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ppu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_ppu_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/tile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim'
xelab -wto 0f52afdc69ad4634ab812817db43238d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_ppu_behav xil_defaultlib.tb_ppu -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 0f52afdc69ad4634ab812817db43238d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_ppu_behav xil_defaultlib.tb_ppu -log elaborate.log 
Using 8 slave threads.
ERROR: [VRFC 10-3006] '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/tb_ppu.vdb' needs to be re-saved since 'xil_defaultlib.ppu_package' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.tb_ppu' failed to restore
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.tb_ppu in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/raesangur/github/ppu/testbench_ppu/testbench_ppu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug  1 20:36:37 2022...
