

================================================================
== Vivado HLS Report for 'ov7670_prova'
================================================================
* Date:           Mon Sep 21 11:35:32 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        filtro_prova
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    9|    3|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (grayscale_valid_load)
	3  / (!grayscale_valid_load)
3 --> 
	11  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 

* FSM state operations: 

 <State 1> : 1.00ns
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%base_address_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %base_address)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %inStream_V_V)" [filtro_prova/.settings/filtro_prova.cpp:49]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 2> : 2.84ns
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_V), !map !68"
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_grayscale_V), !map !72"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %enable_raw_stream), !map !78"
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_LUMA_V_V), !map !84"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_CHROMA_V_V), !map !88"
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %base_address), !map !92"
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @ov7670_prova_str) nounwind"
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%enable_raw_stream_re = call i1 @_ssdm_op_Read.ap_none.i1(i1 %enable_raw_stream)"
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %base_address, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [filtro_prova/.settings/filtro_prova.cpp:29]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %enable_raw_stream, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [filtro_prova/.settings/filtro_prova.cpp:30]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inStream_V_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [filtro_prova/.settings/filtro_prova.cpp:31]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_grayscale_V, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [filtro_prova/.settings/filtro_prova.cpp:32]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_LUMA_V_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [filtro_prova/.settings/filtro_prova.cpp:33]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_CHROMA_V_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [filtro_prova/.settings/filtro_prova.cpp:34]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 0, i32 1, [1 x i8]* @p_str1) nounwind" [filtro_prova/.settings/filtro_prova.cpp:37]
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @inner_index_V, i32 1, [1 x i8]* @p_str1) nounwind" [filtro_prova/.settings/filtro_prova.cpp:38]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @grayscale_valid, i32 1, [1 x i8]* @p_str1) nounwind" [filtro_prova/.settings/filtro_prova.cpp:42]
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %inStream_V_V)" [filtro_prova/.settings/filtro_prova.cpp:49]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%grayscale_valid_load = load i1* @grayscale_valid, align 1" [filtro_prova/.settings/filtro_prova.cpp:51]
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %grayscale_valid_load, label %._crit_edge93, label %1" [filtro_prova/.settings/filtro_prova.cpp:51]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %enable_raw_stream_re, label %2, label %._crit_edge95" [filtro_prova/.settings/filtro_prova.cpp:69]
ST_2 : Operation 35 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_CHROMA_V_V, i8 %tmp_V)" [filtro_prova/.settings/filtro_prova.cpp:70]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%inner_index_V_load = load i32* @inner_index_V, align 4" [filtro_prova/.settings/filtro_prova.cpp:53]
ST_2 : Operation 37 [1/1] (1.11ns)   --->   "%tmp_3 = icmp eq i32 %inner_index_V_load, 307200" [filtro_prova/.settings/filtro_prova.cpp:53]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.52ns)   --->   "%t_V = select i1 %tmp_3, i32 0, i32 %inner_index_V_load" [filtro_prova/.settings/filtro_prova.cpp:53]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %base_address_read to i32" [filtro_prova/.settings/filtro_prova.cpp:55]
ST_2 : Operation 40 [1/1] (1.20ns)   --->   "%offset = add i32 %t_V, %tmp" [filtro_prova/.settings/filtro_prova.cpp:55]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_7 = sext i32 %offset to i64" [filtro_prova/.settings/filtro_prova.cpp:59]
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%outStream_grayscale_s = getelementptr i8* %outStream_grayscale_V, i64 %tmp_7" [filtro_prova/.settings/filtro_prova.cpp:59]
ST_2 : Operation 43 [1/1] (1.20ns)   --->   "%tmp_8 = add i32 1, %t_V" [filtro_prova/.settings/filtro_prova.cpp:60]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "store i32 %tmp_8, i32* @inner_index_V, align 4" [filtro_prova/.settings/filtro_prova.cpp:60]

 <State 3> : 0.00ns
ST_3 : Operation 45 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_CHROMA_V_V, i8 %tmp_V)" [filtro_prova/.settings/filtro_prova.cpp:70]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %._crit_edge95" [filtro_prova/.settings/filtro_prova.cpp:70]
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %3"

 <State 4> : 8.75ns
ST_4 : Operation 48 [1/1] (8.75ns)   --->   "%outStream_grayscale_1 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %outStream_grayscale_s, i32 1)" [filtro_prova/.settings/filtro_prova.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 8.75ns
ST_5 : Operation 49 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %outStream_grayscale_s, i8 0, i1 true)" [filtro_prova/.settings/filtro_prova.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 8.75ns
ST_6 : Operation 50 [5/5] (8.75ns)   --->   "%outStream_grayscale_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %outStream_grayscale_s)" [filtro_prova/.settings/filtro_prova.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 8.75ns
ST_7 : Operation 51 [4/5] (8.75ns)   --->   "%outStream_grayscale_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %outStream_grayscale_s)" [filtro_prova/.settings/filtro_prova.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 8.75ns
ST_8 : Operation 52 [3/5] (8.75ns)   --->   "%outStream_grayscale_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %outStream_grayscale_s)" [filtro_prova/.settings/filtro_prova.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 8.75ns
ST_9 : Operation 53 [2/5] (8.75ns)   --->   "%outStream_grayscale_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %outStream_grayscale_s)" [filtro_prova/.settings/filtro_prova.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 8.75ns
ST_10 : Operation 54 [1/5] (8.75ns)   --->   "%outStream_grayscale_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %outStream_grayscale_s)" [filtro_prova/.settings/filtro_prova.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %enable_raw_stream_re, label %0, label %._crit_edge94" [filtro_prova/.settings/filtro_prova.cpp:64]
ST_10 : Operation 56 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_LUMA_V_V, i8 %tmp_V)" [filtro_prova/.settings/filtro_prova.cpp:65]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 11> : 0.33ns
ST_11 : Operation 57 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_LUMA_V_V, i8 %tmp_V)" [filtro_prova/.settings/filtro_prova.cpp:65]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "br label %._crit_edge94" [filtro_prova/.settings/filtro_prova.cpp:65]
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "br label %3" [filtro_prova/.settings/filtro_prova.cpp:66]
ST_11 : Operation 60 [1/1] (0.33ns)   --->   "%tmp_s = xor i1 %grayscale_valid_load, true" [filtro_prova/.settings/filtro_prova.cpp:73]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "store i1 %tmp_s, i1* @grayscale_valid, align 1" [filtro_prova/.settings/filtro_prova.cpp:73]
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "ret void" [filtro_prova/.settings/filtro_prova.cpp:75]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_grayscale_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ enable_raw_stream]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outStream_LUMA_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_CHROMA_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ base_address]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ grayscale_valid]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ inner_index_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
base_address_read     (read         ) [ 001000000000]
StgValue_14           (specbitsmap  ) [ 000000000000]
StgValue_15           (specbitsmap  ) [ 000000000000]
StgValue_16           (specbitsmap  ) [ 000000000000]
StgValue_17           (specbitsmap  ) [ 000000000000]
StgValue_18           (specbitsmap  ) [ 000000000000]
StgValue_19           (specbitsmap  ) [ 000000000000]
StgValue_20           (spectopmodule) [ 000000000000]
enable_raw_stream_re  (read         ) [ 001111111111]
StgValue_22           (specinterface) [ 000000000000]
StgValue_23           (specinterface) [ 000000000000]
StgValue_24           (specinterface) [ 000000000000]
StgValue_25           (specinterface) [ 000000000000]
StgValue_26           (specinterface) [ 000000000000]
StgValue_27           (specinterface) [ 000000000000]
StgValue_28           (specreset    ) [ 000000000000]
StgValue_29           (specreset    ) [ 000000000000]
StgValue_30           (specreset    ) [ 000000000000]
tmp_V                 (read         ) [ 000111111111]
grayscale_valid_load  (load         ) [ 001111111111]
StgValue_33           (br           ) [ 000000000000]
StgValue_34           (br           ) [ 000000000000]
inner_index_V_load    (load         ) [ 000000000000]
tmp_3                 (icmp         ) [ 000000000000]
t_V                   (select       ) [ 000000000000]
tmp                   (trunc        ) [ 000000000000]
offset                (add          ) [ 000000000000]
tmp_7                 (sext         ) [ 000000000000]
outStream_grayscale_s (getelementptr) [ 000011111110]
tmp_8                 (add          ) [ 000000000000]
StgValue_44           (store        ) [ 000000000000]
StgValue_45           (write        ) [ 000000000000]
StgValue_46           (br           ) [ 000000000000]
StgValue_47           (br           ) [ 000000000000]
outStream_grayscale_1 (writereq     ) [ 000000000000]
StgValue_49           (write        ) [ 000000000000]
outStream_grayscale_2 (writeresp    ) [ 000000000000]
StgValue_55           (br           ) [ 000000000000]
StgValue_57           (write        ) [ 000000000000]
StgValue_58           (br           ) [ 000000000000]
StgValue_59           (br           ) [ 000000000000]
tmp_s                 (xor          ) [ 000000000000]
StgValue_61           (store        ) [ 000000000000]
StgValue_62           (ret          ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outStream_grayscale_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_grayscale_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="enable_raw_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable_raw_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outStream_LUMA_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_LUMA_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outStream_CHROMA_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_CHROMA_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="base_address">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_address"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="grayscale_valid">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grayscale_valid"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inner_index_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_index_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ov7670_prova_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="base_address_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_address_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="enable_raw_stream_re_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enable_raw_stream_re/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="0" index="2" bw="8" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_35/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_writeresp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="1"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="outStream_grayscale_1/4 outStream_grayscale_2/6 "/>
</bind>
</comp>

<comp id="99" class="1004" name="StgValue_49_write_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="2"/>
<pin id="102" dir="0" index="2" bw="1" slack="0"/>
<pin id="103" dir="0" index="3" bw="1" slack="0"/>
<pin id="104" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_49/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_write_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="8" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="7"/>
<pin id="113" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_56/10 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grayscale_valid_load_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="grayscale_valid_load/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="inner_index_V_load_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inner_index_V_load/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_3_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="20" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="t_V_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="1"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="offset_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_7_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="outStream_grayscale_s_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outStream_grayscale_s/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_8_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="StgValue_44_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_44/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_s_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="8"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="174" class="1004" name="StgValue_61_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/11 "/>
</bind>
</comp>

<comp id="180" class="1005" name="base_address_read_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="1"/>
<pin id="182" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="base_address_read "/>
</bind>
</comp>

<comp id="185" class="1005" name="enable_raw_stream_re_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="enable_raw_stream_re "/>
</bind>
</comp>

<comp id="189" class="1005" name="tmp_V_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="1"/>
<pin id="191" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="195" class="1005" name="grayscale_valid_load_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="8"/>
<pin id="197" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="grayscale_valid_load "/>
</bind>
</comp>

<comp id="200" class="1005" name="outStream_grayscale_s_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="1"/>
<pin id="202" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outStream_grayscale_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="52" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="72" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="56" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="105"><net_src comp="58" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="60" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="107"><net_src comp="62" pin="0"/><net_sink comp="99" pin=3"/></net>

<net id="108"><net_src comp="64" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="114"><net_src comp="52" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="54" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="120" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="145"><net_src comp="130" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="138" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="141" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="147" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="40" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="130" pin="3"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="157" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="62" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="169" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="66" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="188"><net_src comp="78" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="72" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="198"><net_src comp="116" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="203"><net_src comp="151" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="99" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_grayscale_V | {4 5 6 7 8 9 10 }
	Port: outStream_LUMA_V_V | {11 }
	Port: outStream_CHROMA_V_V | {3 }
	Port: grayscale_valid | {11 }
	Port: inner_index_V | {2 }
 - Input state : 
	Port: ov7670_prova : inStream_V_V | {1 }
	Port: ov7670_prova : enable_raw_stream | {2 }
	Port: ov7670_prova : base_address | {1 }
	Port: ov7670_prova : grayscale_valid | {2 }
	Port: ov7670_prova : inner_index_V | {2 }
  - Chain level:
	State 1
	State 2
		StgValue_33 : 1
		tmp_3 : 1
		t_V : 2
		offset : 3
		tmp_7 : 4
		outStream_grayscale_s : 5
		tmp_8 : 3
		StgValue_44 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|    add   |          offset_fu_141          |    0    |    39   |
|          |           tmp_8_fu_157          |    0    |    39   |
|----------|---------------------------------|---------|---------|
|  select  |            t_V_fu_130           |    0    |    32   |
|----------|---------------------------------|---------|---------|
|   icmp   |           tmp_3_fu_124          |    0    |    20   |
|----------|---------------------------------|---------|---------|
|    xor   |           tmp_s_fu_169          |    0    |    2    |
|----------|---------------------------------|---------|---------|
|          |   base_address_read_read_fu_66  |    0    |    0    |
|   read   |          grp_read_fu_72         |    0    |    0    |
|          | enable_raw_stream_re_read_fu_78 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |         grp_write_fu_84         |    0    |    0    |
|   write  |     StgValue_49_write_fu_99     |    0    |    0    |
|          |         grp_write_fu_109        |    0    |    0    |
|----------|---------------------------------|---------|---------|
| writeresp|       grp_writeresp_fu_92       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |            tmp_fu_138           |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   sext   |           tmp_7_fu_147          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   132   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  base_address_read_reg_180  |   64   |
| enable_raw_stream_re_reg_185|    1   |
| grayscale_valid_load_reg_195|    1   |
|outStream_grayscale_s_reg_200|    8   |
|        tmp_V_reg_189        |    8   |
+-----------------------------+--------+
|            Total            |   82   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_84   |  p2  |   2  |   8  |   16   ||    9    |
| grp_writeresp_fu_92 |  p0  |   2  |   1  |    2   |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   18   ||   1.51  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   132  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   82   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   82   |   141  |
+-----------+--------+--------+--------+
