// Seed: 1481708873
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input uwire id_2,
    output supply0 id_3,
    input wand id_4
);
  integer id_6;
  wire id_7;
  module_0 modCall_1 (id_7);
endmodule
module module_2 (
    output logic id_0,
    input  uwire id_1,
    input  tri1  id_2,
    input  tri   id_3,
    input  wire  id_4
);
  assign id_0 = id_2;
  initial begin : LABEL_0
    #1 id_0 <= id_2.id_4;
  end
  logic id_6;
  assign id_0 = 1'b0;
  uwire id_7 = -1;
  always
    if (1'd0) id_6 <= -1;
    else id_0 <= id_6 | id_6;
  parameter id_8 = -1;
  logic id_9 = 1;
  and primCall (id_0, id_4, id_8, id_6, id_1, id_9, id_7, id_2);
  module_0 modCall_1 (id_8);
  wire id_10;
  ;
endmodule
