INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/delayLineBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/single_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/sim/median5x5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/divider_32_20_0_1/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/divider_32_20_0_1/sim/divider_32_20_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/thresh_0_2/src/thresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/thresh_0_2/sim/thresh_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thresh_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/sim/rgb2ycbcr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/bounding_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bounding_box
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/vis_centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/vis_kolo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_kolo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
