Valid leaf ID range: 16777215:33554430
Num of top nodes: 16777216
Data level num of ways: 32
Z: 16
S: 27
A: 20
cached_total: 524288
Total number of ORAM protected cache line blocks: 16777216
Cached number of levels: 18
Max number of levels: 25
Start lvl is: 19
data valid leaf right: 33554431
data num of levels: 25
data level num of ways: 32
data number of sets: 524288
Cached node ID: 524287 -- 524382
Address space: 0 - 4 GB
pos1 valid leaf right: 4194303
pos1 num of levels: 22
pos1 level num of ways: 4
pos1 number of sets: 524288
Cached node ID: 524287 -- 524298
Address space: 0 - 0.5 GB
pos2 valid leaf right: 524287
pos2 num of levels: 19
pos2 level num of ways: 1
pos2 number of sets: 262144
Cached node ID: 262143 -- 262148
Address space: 0 - 0.0625 GB
Clk@ 776441 Working on the # 10000 th memory instruction
Clk7 @ 1000000 Finished 12877 instructions 
Clk@ 1553497 Working on the # 20000 th memory instruction
Clk3 @ 2000000 Finished 25742 instructions 
Clk@ 2335661 Working on the # 30000 th memory instruction
Clk7 @ 3000000 Finished 38593 instructions 
Clk@ 3109965 Working on the # 40000 th memory instruction
Clk@ 3889931 Working on the # 50000 th memory instruction
Clk3 @ 4000000 Finished 51421 instructions 
Clk@ 4665547 Working on the # 60000 th memory instruction
Clk3 @ 5000000 Finished 64281 instructions 
Clk@ 5443320 Working on the # 70000 th memory instruction
Clk7 @ 6000000 Finished 77182 instructions 
Clk@ 6218069 Working on the # 80000 th memory instruction
Clk@ 6994189 Working on the # 90000 th memory instruction
Clk7 @ 7000000 Finished 90079 instructions 
Clk@ 7767852 Working on the # 100000 th memory instruction
Clk7 @ 8000000 Finished 102989 instructions 
Clk@ 8544635 Working on the # 110000 th memory instruction
Clk7 @ 9000000 Finished 115879 instructions 
Clk@ 9319827 Working on the # 120000 th memory instruction
Clk7 @ 10000000 Finished 128710 instructions 
Clk@ 10099159 Working on the # 130000 th memory instruction
Clk@ 10876281 Working on the # 140000 th memory instruction
Clk7 @ 11000000 Finished 141571 instructions 
Clk@ 11651981 Working on the # 150000 th memory instruction
Clk7 @ 12000000 Finished 154446 instructions 
Clk@ 12431657 Working on the # 160000 th memory instruction
Clk7 @ 13000000 Finished 167334 instructions 
Clk@ 13205525 Working on the # 170000 th memory instruction
Clk@ 13980910 Working on the # 180000 th memory instruction
Clk7 @ 14000000 Finished 180249 instructions 
Clk@ 14757504 Working on the # 190000 th memory instruction
Clk7 @ 15000000 Finished 193096 instructions 
Clk@ 15535811 Working on the # 200000 th memory instruction
Clk3 @ 16000000 Finished 206004 instructions 
Clk@ 16309217 Working on the # 210000 th memory instruction
Clk7 @ 17000000 Finished 218912 instructions 
Clk@ 17083490 Working on the # 220000 th memory instruction
Clk@ 17858336 Working on the # 230000 th memory instruction
Clk7 @ 18000000 Finished 231816 instructions 
Clk@ 18633160 Working on the # 240000 th memory instruction
Clk7 @ 19000000 Finished 244715 instructions 
Clk@ 19412418 Working on the # 250000 th memory instruction
Clk7 @ 20000000 Finished 257562 instructions 
Clk@ 20190156 Working on the # 260000 th memory instruction
Clk@ 20965578 Working on the # 270000 th memory instruction
Clk7 @ 21000000 Finished 270441 instructions 
Clk@ 21741937 Working on the # 280000 th memory instruction
Clk3 @ 22000000 Finished 283332 instructions 
Clk@ 22518129 Working on the # 290000 th memory instruction
Clk7 @ 23000000 Finished 296235 instructions 
Clk@ 23290312 Working on the # 300000 th memory instruction
Clk7 @ 24000000 Finished 309137 instructions 
Clk@ 24066199 Working on the # 310000 th memory instruction
Clk@ 24840809 Working on the # 320000 th memory instruction
Clk3 @ 25000000 Finished 322055 instructions 
Clk@ 25618847 Working on the # 330000 th memory instruction
Clk7 @ 26000000 Finished 334939 instructions 
Clk@ 26390969 Working on the # 340000 th memory instruction
Clk3 @ 27000000 Finished 347858 instructions 
Clk@ 27165248 Working on the # 350000 th memory instruction
Clk@ 27939647 Working on the # 360000 th memory instruction
Clk7 @ 28000000 Finished 360787 instructions 
Clk@ 28715300 Working on the # 370000 th memory instruction
Clk7 @ 29000000 Finished 373690 instructions 
Clk@ 29487240 Working on the # 380000 th memory instruction
Clk7 @ 30000000 Finished 386630 instructions 
Clk@ 30263687 Working on the # 390000 th memory instruction
Clk3 @ 31000000 Finished 399497 instructions 
Clk@ 31038924 Working on the # 400000 th memory instruction
Clk@ 31812791 Working on the # 410000 th memory instruction
Clk7 @ 32000000 Finished 412409 instructions 
Clk@ 32585267 Working on the # 420000 th memory instruction
Clk7 @ 33000000 Finished 425336 instructions 
Clk@ 33361709 Working on the # 430000 th memory instruction
Clk3 @ 34000000 Finished 438235 instructions 
Clk7 @ 34000000 Finished 438235 instructions 
Clk@ 34137297 Working on the # 440000 th memory instruction
Clk@ 34912298 Working on the # 450000 th memory instruction
Clk7 @ 35000000 Finished 451129 instructions 
Clk@ 35686759 Working on the # 460000 th memory instruction
Clk3 @ 36000000 Finished 464044 instructions 
Clk7 @ 36000000 Finished 464044 instructions 
Clk@ 36463368 Working on the # 470000 th memory instruction
Clk7 @ 37000000 Finished 476916 instructions 
Clk@ 37241250 Working on the # 480000 th memory instruction
Clk3 @ 38000000 Finished 489779 instructions 
Clk@ 38017112 Working on the # 490000 th memory instruction
Clk@ 38794940 Working on the # 500000 th memory instruction
Warm up done after line access count: 500000 out of 1000000 (50 %)
Clk7 @ 39000000 Finished 502637 instructions 
Clk@ 39571450 Working on the # 510000 th memory instruction
Clk7 @ 40000000 Finished 515503 instructions 
Clk@ 40347381 Working on the # 520000 th memory instruction
Clk7 @ 41000000 Finished 528385 instructions 
Clk@ 41125269 Working on the # 530000 th memory instruction
Clk@ 41904315 Working on the # 540000 th memory instruction
Clk7 @ 42000000 Finished 541237 instructions 
Clk@ 42677307 Working on the # 550000 th memory instruction
Clk3 @ 43000000 Finished 554186 instructions 
Clk7 @ 43000000 Finished 554186 instructions 
Clk@ 43451251 Working on the # 560000 th memory instruction
Clk7 @ 44000000 Finished 567042 instructions 
Clk@ 44229794 Working on the # 570000 th memory instruction
Clk7 @ 45000000 Finished 579932 instructions 
Clk@ 45005611 Working on the # 580000 th memory instruction
Clk@ 45780165 Working on the # 590000 th memory instruction
Clk7 @ 46000000 Finished 592836 instructions 
Clk@ 46556174 Working on the # 600000 th memory instruction
Clk7 @ 47000000 Finished 605724 instructions 
Clk@ 47333247 Working on the # 610000 th memory instruction
Clk7 @ 48000000 Finished 618578 instructions 
Clk@ 48109329 Working on the # 620000 th memory instruction
Clk@ 48887463 Working on the # 630000 th memory instruction
Clk7 @ 49000000 Finished 631434 instructions 
Clk@ 49667727 Working on the # 640000 th memory instruction
Clk7 @ 50000000 Finished 644301 instructions 
Clk@ 50440728 Working on the # 650000 th memory instruction
Clk3 @ 51000000 Finished 657240 instructions 
Clk@ 51214656 Working on the # 660000 th memory instruction
Clk@ 51992396 Working on the # 670000 th memory instruction
Clk7 @ 52000000 Finished 670102 instructions 
Clk@ 52768636 Working on the # 680000 th memory instruction
Clk7 @ 53000000 Finished 682980 instructions 
Clk@ 53543295 Working on the # 690000 th memory instruction
Clk7 @ 54000000 Finished 695863 instructions 
Clk@ 54321536 Working on the # 700000 th memory instruction
Clk7 @ 55000000 Finished 708698 instructions 
Clk@ 55101050 Working on the # 710000 th memory instruction
Clk@ 55878311 Working on the # 720000 th memory instruction
Clk3 @ 56000000 Finished 721552 instructions 
Clk@ 56656445 Working on the # 730000 th memory instruction
Clk7 @ 57000000 Finished 734446 instructions 
Clk@ 57431527 Working on the # 740000 th memory instruction
Clk@ 58204917 Working on the # 750000 th memory instruction
Clk@ 58979101 Working on the # 760000 th memory instruction
Clk3 @ 59000000 Finished 760261 instructions 
Clk@ 59755242 Working on the # 770000 th memory instruction
Clk3 @ 60000000 Finished 773145 instructions 
Clk@ 60532729 Working on the # 780000 th memory instruction
Clk7 @ 61000000 Finished 786006 instructions 
Clk@ 61309184 Working on the # 790000 th memory instruction
Clk7 @ 62000000 Finished 798878 instructions 
Clk@ 62086604 Working on the # 800000 th memory instruction
Clk@ 62860444 Working on the # 810000 th memory instruction
Clk7 @ 63000000 Finished 811791 instructions 
Clk@ 63638816 Working on the # 820000 th memory instruction
Clk7 @ 64000000 Finished 824657 instructions 
Clk@ 64414670 Working on the # 830000 th memory instruction
Clk7 @ 65000000 Finished 837541 instructions 
Clk@ 65189055 Working on the # 840000 th memory instruction
Clk@ 65964279 Working on the # 850000 th memory instruction
Clk7 @ 66000000 Finished 850456 instructions 
Clk@ 66743593 Working on the # 860000 th memory instruction
Clk3 @ 67000000 Finished 863288 instructions 
Clk@ 67524284 Working on the # 870000 th memory instruction
Clk7 @ 68000000 Finished 876130 instructions 
Clk@ 68301021 Working on the # 880000 th memory instruction
Clk7 @ 69000000 Finished 888991 instructions 
Clk@ 69079882 Working on the # 890000 th memory instruction
Clk@ 69857088 Working on the # 900000 th memory instruction
Clk7 @ 70000000 Finished 901842 instructions 
Clk@ 70633069 Working on the # 910000 th memory instruction
Clk7 @ 71000000 Finished 914744 instructions 
Clk@ 71408564 Working on the # 920000 th memory instruction
Clk3 @ 72000000 Finished 927619 instructions 
Clk@ 72183974 Working on the # 930000 th memory instruction
Clk@ 72958093 Working on the # 940000 th memory instruction
Clk7 @ 73000000 Finished 940535 instructions 
Clk@ 73737359 Working on the # 950000 th memory instruction
Clk7 @ 74000000 Finished 953390 instructions 
Clk@ 74512985 Working on the # 960000 th memory instruction
Clk7 @ 75000000 Finished 966309 instructions 
Clk@ 75285134 Working on the # 970000 th memory instruction
Clk7 @ 76000000 Finished 979223 instructions 
Clk@ 76060781 Working on the # 980000 th memory instruction
Clk@ 76836923 Working on the # 990000 th memory instruction
Clk3 @ 77000000 Finished 992108 instructions 
Clk@ 77611856 Working on the # 1000000 th memory instruction

===*** Data ***====
Stall reason distribution: 
mc_hazard: 0
normal: 0
rs_hazard: 0
rw_swtich: 0
Early reshuffle distribution: 
0: 0
1: 0
2: 0
3: 0
4: 0
5: 0
6: 0
7: 0
8: 0
9: 0
10: 0
11: 0
12: 0
13: 0
14: 0
15: 0
16: 0
17: 0
18: 0
19: 0
20: 0
21: 0
22: 0
23: 0
24: 0
=================
Max stash size is: 0
Trace too short. To report stash size average have a longer trace. 
useful_read_pull_ddr: 498576 (16.6195) %
dummy_read_pull_ddr: 2501361 (83.3805) %
useful_early_pull_ddr: 0 (0) %
useful_early_push_ddr: 0 (0) %
useful_write_pull_ddr: 0 (0) %
useful_write_push_ddr: 0 (0) %
dummy_early_pull_ddr: 0 (0) %
dummy_early_push_ddr: 0 (0) %
dummy_write_pull_ddr: 0 (0) %
dummy_write_push_ddr: 0 (0) %
=================
Stash violation number of times: 0
=================
Check NodeID traffic: 2989820
Update NodeID traffic: 0
=================
Read RS lines: 1000000 (100) %
Write RS lines: 0 (0) %
Early RS lines: 0 (0) %
Read DDR lines: 5999833 (100) %
Write DDR lines: 0 (0) %
Early DDR lines: 0 (0) %

====*** pos1 ***====
Stall reason distribution: 
mc_hazard: 0
normal: 0
rs_hazard: 0
rw_swtich: 0
Early reshuffle distribution: 
0: 0
1: 0
2: 0
3: 0
4: 0
5: 0
6: 0
7: 0
8: 0
9: 0
10: 0
11: 0
12: 0
13: 0
14: 0
15: 0
16: 0
17: 0
18: 0
19: 0
20: 0
21: 0
=================
Max stash size is: 0
Trace too short. To report stash size average have a longer trace. 
useful_read_pull_ddr: 985117 (32.8375) %
dummy_read_pull_ddr: 2014861 (67.1625) %
useful_early_pull_ddr: 0 (0) %
useful_early_push_ddr: 0 (0) %
useful_write_pull_ddr: 0 (0) %
useful_write_push_ddr: 0 (0) %
dummy_early_pull_ddr: 0 (0) %
dummy_early_push_ddr: 0 (0) %
dummy_write_pull_ddr: 0 (0) %
dummy_write_push_ddr: 0 (0) %
=================
Stash violation number of times: 0
=================
Check NodeID traffic: 2963940
Update NodeID traffic: 0
=================
Read RS lines: 1000000 (100) %
Write RS lines: 0 (0) %
Early RS lines: 0 (0) %
Read DDR lines: 2999975 (100) %
Write DDR lines: 0 (0) %
Early DDR lines: 0 (0) %

====*** pos2 ***====
Stall reason distribution: 
mc_hazard: 0
normal: 0
rs_hazard: 0
rw_swtich: 0
Early reshuffle distribution: 
0: 0
1: 0
2: 0
3: 0
4: 0
5: 0
6: 0
7: 0
8: 0
9: 0
10: 0
11: 0
12: 0
13: 0
14: 0
15: 0
16: 0
17: 0
18: 0
=================
Max stash size is: 0
Trace too short. To report stash size average have a longer trace. 
useful_read_pull_ddr: 889781 (88.9798) %
dummy_read_pull_ddr: 110200 (11.0202) %
useful_early_pull_ddr: 0 (0) %
useful_early_push_ddr: 0 (0) %
useful_write_pull_ddr: 0 (0) %
useful_write_push_ddr: 0 (0) %
dummy_early_pull_ddr: 0 (0) %
dummy_early_push_ddr: 0 (0) %
dummy_write_pull_ddr: 0 (0) %
dummy_write_push_ddr: 0 (0) %
=================
Stash violation number of times: 0
=================
Check NodeID traffic: 874855
Update NodeID traffic: 0
=================
Read RS lines: 1000000 (100) %
Write RS lines: 0 (0) %
Early RS lines: 0 (0) %
Read DDR lines: 999980 (100) %
Write DDR lines: 0 (0) %
Early DDR lines: 0 (0) %
=================
The final DRAM clk is: 77612375 ticks.
Idle waiting clk is 57794380, which is 74.4654 %
DRAM Frequency is: 1600MHz
The final time in ns is: 4.85077e+07 ns.
Time distribution: 
Data pull time is: 0
data: 0
pos1: 0
pos2: 0
Data distribution: 
Pos2 data: 999980
Pos1 data: 2999975
Data: 5999833
Node access DDR: 5979640
Pull DDR: 5999833
WB DDR: 0
Early DDR: 0
Achieved BW is: 26.1474 GB/s
Ideal BW is: 102.4 GB/s
Metadata cache conclusion: 
overall_hit: 20588 overall_total: 6000000
Cache Size 64 KB Overall Hit rate: 0.343133 %. 
Simulation done. Statistics written to my_output.txt
