--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml bandwidth_counter.twx bandwidth_counter.ncd -o
bandwidth_counter.twr bandwidth_counter.pcf -ucf fsm.ucf

Design file:              bandwidth_counter.ncd
Physical constraint file: bandwidth_counter.pcf
Device,package,speed:     xc6slx4,cpg196,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_ext_pin = PERIOD TIMEGRP "clk_ext_pin" 16.666 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_ext_pin = PERIOD TIMEGRP "clk_ext_pin" 16.666 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.666ns
  Low pulse: 8.333ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: my_dcm/dcm_sp_inst/CLKIN
  Logical resource: my_dcm/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.666ns
  High pulse: 8.333ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: my_dcm/dcm_sp_inst/CLKIN
  Logical resource: my_dcm/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.666ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: my_dcm/dcm_sp_inst/CLKIN
  Logical resource: my_dcm/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_my_dcm_clk0 = PERIOD TIMEGRP "my_dcm_clk0" TS_clk_ext_pin 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 895 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.701ns.
--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (SLICE_X5Y6.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Requirement:          16.666ns
  Data Path Delay:      5.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.767 - 0.755)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y32.AQ       Tcko                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<10>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    SLICE_X5Y6.B1        net (fanout=10)       4.775   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
    SLICE_X5Y6.CLK       Tas                   0.373   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[3]_RD_PNTR[4]_XOR_115_o_xo<0>1
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    -------------------------------------------------  ---------------------------
    Total                                      5.578ns (0.803ns logic, 4.775ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (SLICE_X5Y6.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Requirement:          16.666ns
  Data Path Delay:      5.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.767 - 0.755)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y32.AQ       Tcko                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<10>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    SLICE_X5Y6.B1        net (fanout=10)       4.775   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
    SLICE_X5Y6.CLK       Tas                   0.264   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[2]_RD_PNTR[3]_XOR_116_o_xo<0>1
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    -------------------------------------------------  ---------------------------
    Total                                      5.469ns (0.694ns logic, 4.775ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y14.ENB), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rd_state_FSM_FFd1 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      5.343ns (Levels of Logic = 2)
  Clock Path Skew:      0.019ns (0.730 - 0.711)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rd_state_FSM_FFd1 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   rd_state_FSM_FFd1
                                                       rd_state_FSM_FFd1
    SLICE_X3Y27.C3       net (fanout=3)        2.027   rd_state_FSM_FFd1
    SLICE_X3Y27.C        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       Mmux_fifo_rd_en11
    SLICE_X2Y27.A4       net (fanout=12)       0.342   fifo_rd_en
    SLICE_X2Y27.A        Tilo                  0.254   d_fifo_out<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y14.ENB     net (fanout=8)        1.686   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y14.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.343ns (1.288ns logic, 4.055ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rd_state_FSM_FFd2 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      5.251ns (Levels of Logic = 2)
  Clock Path Skew:      0.019ns (0.730 - 0.711)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rd_state_FSM_FFd2 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AMUX     Tshcko                0.576   rd_state_FSM_FFd1
                                                       rd_state_FSM_FFd2
    SLICE_X3Y27.C5       net (fanout=2)        1.884   rd_state_FSM_FFd2
    SLICE_X3Y27.C        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       Mmux_fifo_rd_en11
    SLICE_X2Y27.A4       net (fanout=12)       0.342   fifo_rd_en
    SLICE_X2Y27.A        Tilo                  0.254   d_fifo_out<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y14.ENB     net (fanout=8)        1.686   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y14.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.251ns (1.339ns logic, 3.912ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      4.039ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.730 - 0.753)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y26.DQ       Tcko                  0.525   fifo_empty
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X3Y27.C4       net (fanout=2)        0.723   fifo_empty
    SLICE_X3Y27.C        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       Mmux_fifo_rd_en11
    SLICE_X2Y27.A4       net (fanout=12)       0.342   fifo_rd_en
    SLICE_X2Y27.A        Tilo                  0.254   d_fifo_out<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y14.ENB     net (fanout=8)        1.686   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y14.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.039ns (1.288ns logic, 2.751ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_my_dcm_clk0 = PERIOD TIMEGRP "my_dcm_clk0" TS_clk_ext_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X6Y46.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.700ns (Levels of Logic = 1)
  Clock Path Skew:      0.336ns (1.148 - 0.812)
  Source Clock:         clk_30 rising at 0.000ns
  Destination Clock:    clk_60 rising at 0.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y46.AQ       Tcko                  0.198   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<7>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X6Y46.A2       net (fanout=1)        0.371   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>
    SLICE_X6Y46.CLK      Tah         (-Th)    -0.131   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>_rt
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.700ns (0.329ns logic, 0.371ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (SLICE_X6Y46.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.726ns (Levels of Logic = 1)
  Clock Path Skew:      0.336ns (1.148 - 0.812)
  Source Clock:         clk_30 rising at 0.000ns
  Destination Clock:    clk_60 rising at 0.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y46.AMUX     Tshcko                0.244   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<7>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X6Y46.B2       net (fanout=1)        0.351   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>
    SLICE_X6Y46.CLK      Tah         (-Th)    -0.131   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>_rt
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.726ns (0.375ns logic, 0.351ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4 (SLICE_X4Y46.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.787ns (Levels of Logic = 0)
  Clock Path Skew:      0.365ns (1.177 - 0.812)
  Source Clock:         clk_30 rising at 0.000ns
  Destination Clock:    clk_60 rising at 0.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y46.CMUX     Tshcko                0.244   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<7>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4
    SLICE_X4Y46.AX       net (fanout=1)        0.502   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<4>
    SLICE_X4Y46.CLK      Tckdi       (-Th)    -0.041   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.787ns (0.285ns logic, 0.502ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_my_dcm_clk0 = PERIOD TIMEGRP "my_dcm_clk0" TS_clk_ext_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.096ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y12.CLKB
  Clock network: clk_60
--------------------------------------------------------------------------------
Slack: 13.096ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y6.CLKB
  Clock network: clk_60
--------------------------------------------------------------------------------
Slack: 13.096ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y0.CLKB
  Clock network: clk_60
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_my_dcm_clkdv = PERIOD TIMEGRP "my_dcm_clkdv" 
TS_clk_ext_pin * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1365 paths analyzed, 637 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.316ns.
--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (SLICE_X4Y6.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (FF)
  Requirement:          16.666ns
  Data Path Delay:      3.115ns (Levels of Logic = 0)
  Clock Path Skew:      -0.698ns (1.766 - 2.464)
  Source Clock:         clk_60 rising at 16.666ns
  Destination Clock:    clk_30 rising at 33.332ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y6.BQ        Tcko                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X4Y6.DX        net (fanout=1)        2.600   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
    SLICE_X4Y6.CLK       Tdick                 0.085   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      3.115ns (0.515ns logic, 2.600ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (SLICE_X4Y6.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          16.666ns
  Data Path Delay:      2.513ns (Levels of Logic = 0)
  Clock Path Skew:      -0.698ns (1.766 - 2.464)
  Source Clock:         clk_60 rising at 16.666ns
  Destination Clock:    clk_30 rising at 33.332ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y6.BMUX      Tshcko                0.518   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    SLICE_X4Y6.CX        net (fanout=1)        1.910   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<2>
    SLICE_X4Y6.CLK       Tdick                 0.085   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.513ns (0.603ns logic, 1.910ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_12 (SLICE_X4Y12.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_12 (FF)
  Requirement:          16.666ns
  Data Path Delay:      2.438ns (Levels of Logic = 0)
  Clock Path Skew:      -0.697ns (1.778 - 2.475)
  Source Clock:         clk_60 rising at 16.666ns
  Destination Clock:    clk_30 rising at 33.332ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y12.CMUX     Tshcko                0.518   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<13>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12
    SLICE_X4Y12.AX       net (fanout=1)        1.835   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<12>
    SLICE_X4Y12.CLK      Tdick                 0.085   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<13>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      2.438ns (0.603ns logic, 1.835ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_my_dcm_clkdv = PERIOD TIMEGRP "my_dcm_clkdv" TS_clk_ext_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8 (SLICE_X7Y12.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.737ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (1.148 - 0.840)
  Source Clock:         clk_60 rising at 33.332ns
  Destination Clock:    clk_30 rising at 33.332ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y12.AQ       Tcko                  0.198   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<13>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8
    SLICE_X7Y12.AX       net (fanout=1)        0.480   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<8>
    SLICE_X7Y12.CLK      Tckdi       (-Th)    -0.059   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<11>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.737ns (0.257ns logic, 0.480ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7 (SLICE_X5Y5.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.789ns (Levels of Logic = 0)
  Clock Path Skew:      0.325ns (1.165 - 0.840)
  Source Clock:         clk_60 rising at 33.332ns
  Destination Clock:    clk_30 rising at 33.332ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y12.AMUX     Tshcko                0.244   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<13>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7
    SLICE_X5Y5.DX        net (fanout=1)        0.486   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<7>
    SLICE_X5Y5.CLK       Tckdi       (-Th)    -0.059   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<7>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.789ns (0.303ns logic, 0.486ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9 (SLICE_X7Y12.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.908ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (1.148 - 0.840)
  Source Clock:         clk_60 rising at 33.332ns
  Destination Clock:    clk_30 rising at 33.332ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y12.BMUX     Tshcko                0.244   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<13>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9
    SLICE_X7Y12.BX       net (fanout=1)        0.605   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<9>
    SLICE_X7Y12.CLK      Tckdi       (-Th)    -0.059   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<11>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.908ns (0.303ns logic, 0.605ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_my_dcm_clkdv = PERIOD TIMEGRP "my_dcm_clkdv" TS_clk_ext_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.762ns (period - min period limit)
  Period: 33.332ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clk_30
--------------------------------------------------------------------------------
Slack: 29.762ns (period - min period limit)
  Period: 33.332ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: clk_30
--------------------------------------------------------------------------------
Slack: 29.762ns (period - min period limit)
  Period: 33.332ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y0.CLKA
  Clock network: clk_30
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "TXE_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 60 paths analyzed, 60 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.828ns.
--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y14.ENB), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.172ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               TXE_L (PAD)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      9.126ns (Levels of Logic = 3)
  Clock Path Delay:     1.573ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: TXE_L to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 1.590   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp34.IINV
                                                       ProtoComp34.IMUX
    SLICE_X3Y27.C6       net (fanout=5)        4.745   txe_state_glue_set
    SLICE_X3Y27.C        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       Mmux_fifo_rd_en11
    SLICE_X2Y27.A4       net (fanout=12)       0.342   fifo_rd_en
    SLICE_X2Y27.A        Tilo                  0.254   d_fifo_out<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y14.ENB     net (fanout=8)        1.686   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y14.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.126ns (2.353ns logic, 6.773ns route)
                                                       (25.8% logic, 74.2% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.671   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y14.CLKB    net (fanout=50)       0.861   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.573ns (-3.410ns logic, 4.983ns route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y12.ENB), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.403ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               TXE_L (PAD)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      8.887ns (Levels of Logic = 3)
  Clock Path Delay:     1.565ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: TXE_L to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 1.590   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp34.IINV
                                                       ProtoComp34.IMUX
    SLICE_X3Y27.C6       net (fanout=5)        4.745   txe_state_glue_set
    SLICE_X3Y27.C        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       Mmux_fifo_rd_en11
    SLICE_X2Y27.A4       net (fanout=12)       0.342   fifo_rd_en
    SLICE_X2Y27.A        Tilo                  0.254   d_fifo_out<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y12.ENB     net (fanout=8)        1.447   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y12.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.887ns (2.353ns logic, 6.534ns route)
                                                       (26.5% logic, 73.5% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.671   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y12.CLKB    net (fanout=50)       0.853   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.565ns (-3.410ns logic, 4.975ns route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y0.ENB), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.458ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               TXE_L (PAD)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      8.841ns (Levels of Logic = 3)
  Clock Path Delay:     1.574ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: TXE_L to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 1.590   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp34.IINV
                                                       ProtoComp34.IMUX
    SLICE_X3Y27.C6       net (fanout=5)        4.745   txe_state_glue_set
    SLICE_X3Y27.C        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       Mmux_fifo_rd_en11
    SLICE_X2Y27.A4       net (fanout=12)       0.342   fifo_rd_en
    SLICE_X2Y27.A        Tilo                  0.254   d_fifo_out<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y0.ENB      net (fanout=8)        1.401   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y0.CLKB     Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.841ns (2.353ns logic, 6.488ns route)
                                                       (26.6% logic, 73.4% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.671   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y0.CLKB     net (fanout=50)       0.862   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.574ns (-3.410ns logic, 4.984ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "TXE_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point txe_state (SLICE_X9Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.460ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               TXE_L (PAD)
  Destination:          txe_state (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.316ns (Levels of Logic = 1)
  Clock Path Delay:     1.081ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: TXE_L to txe_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 0.773   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp34.IINV
                                                       ProtoComp34.IMUX
    SLICE_X9Y15.AX       net (fanout=5)        1.484   txe_state_glue_set
    SLICE_X9Y15.CLK      Tckdi       (-Th)    -0.059   txe_state
                                                       txe_state
    -------------------------------------------------  ---------------------------
    Total                                      2.316ns (0.832ns logic, 1.484ns route)
                                                       (35.9% logic, 64.1% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to txe_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y15.CLK      net (fanout=50)       0.767   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.081ns (-1.598ns logic, 2.679ns route)

--------------------------------------------------------------------------------

Paths for end point siwua (SLICE_X9Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.469ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               TXE_L (PAD)
  Destination:          siwua (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.324ns (Levels of Logic = 1)
  Clock Path Delay:     1.080ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: TXE_L to siwua
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 0.773   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp34.IINV
                                                       ProtoComp34.IMUX
    SLICE_X9Y16.AX       net (fanout=5)        1.492   txe_state_glue_set
    SLICE_X9Y16.CLK      Tckdi       (-Th)    -0.059   siwua
                                                       siwua
    -------------------------------------------------  ---------------------------
    Total                                      2.324ns (0.832ns logic, 1.492ns route)
                                                       (35.8% logic, 64.2% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to siwua
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y16.CLK      net (fanout=50)       0.766   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (-1.598ns logic, 2.678ns route)

--------------------------------------------------------------------------------

Paths for end point rd_state_FSM_FFd2 (SLICE_X8Y21.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.926ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               TXE_L (PAD)
  Destination:          rd_state_FSM_FFd2 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.770ns (Levels of Logic = 2)
  Clock Path Delay:     1.069ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: TXE_L to rd_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 0.773   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp34.IINV
                                                       ProtoComp34.IMUX
    SLICE_X8Y21.A3       net (fanout=5)        1.866   txe_state_glue_set
    SLICE_X8Y21.CLK      Tah         (-Th)    -0.131   rd_state_FSM_FFd1
                                                       rd_state_FSM_FFd2-In1
                                                       rd_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (0.904ns logic, 1.866ns route)
                                                       (32.6% logic, 67.4% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to rd_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y21.CLK      net (fanout=50)       0.755   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.069ns (-1.598ns logic, 2.667ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "RXF_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 27 paths analyzed, 27 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.462ns.
--------------------------------------------------------------------------------

Paths for end point counter_2 (SLICE_X4Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.538ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXF_L (PAD)
  Destination:          counter_2 (FF)
  Destination Clock:    clk_30 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      8.692ns (Levels of Logic = 2)
  Clock Path Delay:     1.555ns (Levels of Logic = 4)
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RXF_L to counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 1.557   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp33.IMUX
    SLICE_X8Y20.B2       net (fanout=3)        4.514   RXF_L_IBUF
    SLICE_X8Y20.B        Tilo                  0.254   RXF_L_GND_6_o_AND_3_o
                                                       RXF_L_GND_6_o_AND_3_o1
    SLICE_X4Y18.SR       net (fanout=7)        1.906   RXF_L_GND_6_o_AND_3_o
    SLICE_X4Y18.CLK      Tsrck                 0.461   counter<3>
                                                       counter_2
    -------------------------------------------------  ---------------------------
    Total                                      8.692ns (2.272ns logic, 6.420ns route)
                                                       (26.1% logic, 73.9% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKDV       Tdmcko_CLKDV         -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.671   my_dcm/clkdv
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X4Y18.CLK      net (fanout=55)       0.843   clk_30
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (-3.410ns logic, 4.965ns route)

--------------------------------------------------------------------------------

Paths for end point counter_1 (SLICE_X4Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.549ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXF_L (PAD)
  Destination:          counter_1 (FF)
  Destination Clock:    clk_30 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      8.681ns (Levels of Logic = 2)
  Clock Path Delay:     1.555ns (Levels of Logic = 4)
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RXF_L to counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 1.557   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp33.IMUX
    SLICE_X8Y20.B2       net (fanout=3)        4.514   RXF_L_IBUF
    SLICE_X8Y20.B        Tilo                  0.254   RXF_L_GND_6_o_AND_3_o
                                                       RXF_L_GND_6_o_AND_3_o1
    SLICE_X4Y18.SR       net (fanout=7)        1.906   RXF_L_GND_6_o_AND_3_o
    SLICE_X4Y18.CLK      Tsrck                 0.450   counter<3>
                                                       counter_1
    -------------------------------------------------  ---------------------------
    Total                                      8.681ns (2.261ns logic, 6.420ns route)
                                                       (26.0% logic, 74.0% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKDV       Tdmcko_CLKDV         -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.671   my_dcm/clkdv
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X4Y18.CLK      net (fanout=55)       0.843   clk_30
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (-3.410ns logic, 4.965ns route)

--------------------------------------------------------------------------------

Paths for end point counter_0 (SLICE_X4Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.571ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXF_L (PAD)
  Destination:          counter_0 (FF)
  Destination Clock:    clk_30 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      8.659ns (Levels of Logic = 2)
  Clock Path Delay:     1.555ns (Levels of Logic = 4)
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RXF_L to counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 1.557   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp33.IMUX
    SLICE_X8Y20.B2       net (fanout=3)        4.514   RXF_L_IBUF
    SLICE_X8Y20.B        Tilo                  0.254   RXF_L_GND_6_o_AND_3_o
                                                       RXF_L_GND_6_o_AND_3_o1
    SLICE_X4Y18.SR       net (fanout=7)        1.906   RXF_L_GND_6_o_AND_3_o
    SLICE_X4Y18.CLK      Tsrck                 0.428   counter<3>
                                                       counter_0
    -------------------------------------------------  ---------------------------
    Total                                      8.659ns (2.239ns logic, 6.420ns route)
                                                       (25.9% logic, 74.1% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKDV       Tdmcko_CLKDV         -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.671   my_dcm/clkdv
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X4Y18.CLK      net (fanout=55)       0.843   clk_30
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (-3.410ns logic, 4.965ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "RXF_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point wr_state_FSM_FFd2 (SLICE_X6Y25.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.228ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXF_L (PAD)
  Destination:          wr_state_FSM_FFd2 (FF)
  Destination Clock:    clk_30 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      3.123ns (Levels of Logic = 2)
  Clock Path Delay:     1.070ns (Levels of Logic = 4)
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXF_L to wr_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 0.763   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp33.IMUX
    SLICE_X6Y25.A3       net (fanout=3)        2.163   RXF_L_IBUF
    SLICE_X6Y25.CLK      Tah         (-Th)    -0.197   wr_state_FSM_FFd2
                                                       wr_state_FSM_FFd2-In1
                                                       wr_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.123ns (0.960ns logic, 2.163ns route)
                                                       (30.7% logic, 69.3% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to wr_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKDV       Tdmcko_CLKDV         -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.262   my_dcm/clkdv
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X6Y25.CLK      net (fanout=55)       0.756   clk_30
    -------------------------------------------------  ---------------------------
    Total                                      1.070ns (-1.598ns logic, 2.668ns route)

--------------------------------------------------------------------------------

Paths for end point rd_state_FSM_FFd2 (SLICE_X8Y21.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.354ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXF_L (PAD)
  Destination:          rd_state_FSM_FFd2 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      3.198ns (Levels of Logic = 2)
  Clock Path Delay:     1.069ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXF_L to rd_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 0.763   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp33.IMUX
    SLICE_X8Y21.A4       net (fanout=3)        2.304   RXF_L_IBUF
    SLICE_X8Y21.CLK      Tah         (-Th)    -0.131   rd_state_FSM_FFd1
                                                       rd_state_FSM_FFd2-In1
                                                       rd_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.198ns (0.894ns logic, 2.304ns route)
                                                       (28.0% logic, 72.0% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to rd_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y21.CLK      net (fanout=50)       0.755   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.069ns (-1.598ns logic, 2.667ns route)

--------------------------------------------------------------------------------

Paths for end point counter_8 (SLICE_X4Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.120ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXF_L (PAD)
  Destination:          counter_8 (FF)
  Destination Clock:    clk_30 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      4.039ns (Levels of Logic = 2)
  Clock Path Delay:     1.094ns (Levels of Logic = 4)
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXF_L to counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 0.763   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp33.IMUX
    SLICE_X8Y20.B2       net (fanout=3)        2.307   RXF_L_IBUF
    SLICE_X8Y20.B        Tilo                  0.156   RXF_L_GND_6_o_AND_3_o
                                                       RXF_L_GND_6_o_AND_3_o1
    SLICE_X4Y20.SR       net (fanout=7)        0.795   RXF_L_GND_6_o_AND_3_o
    SLICE_X4Y20.CLK      Tcksr       (-Th)    -0.018   counter<11>
                                                       counter_8
    -------------------------------------------------  ---------------------------
    Total                                      4.039ns (0.937ns logic, 3.102ns route)
                                                       (23.2% logic, 76.8% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKDV       Tdmcko_CLKDV         -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.262   my_dcm/clkdv
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X4Y20.CLK      net (fanout=55)       0.780   clk_30
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (-1.598ns logic, 2.692ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<7>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.181ns.
--------------------------------------------------------------------------------

Paths for end point Data<7> (H13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.485ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_7 (FF)
  Destination:          Data<7> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.774ns (Levels of Logic = 1)
  Clock Path Delay:     2.132ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X4Y28.CLK      net (fanout=50)       1.432   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.132ns (-4.078ns logic, 6.210ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_7 to Data<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y28.DQ       Tcko                  0.525   D_pipe_ff<7>
                                                       D_pipe_ff_7
    H13.O                net (fanout=1)        3.267   D_pipe_ff<7>
    H13.PAD              Tioop                 1.982   Data<7>
                                                       Data_7_OBUF
                                                       Data<7>
    -------------------------------------------------  ---------------------------
    Total                                      5.774ns (2.507ns logic, 3.267ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<7>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<7> (H13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.904ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_7 (FF)
  Destination:          Data<7> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.631ns (Levels of Logic = 1)
  Clock Path Delay:     0.548ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X4Y28.CLK      net (fanout=50)       0.489   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.548ns (-1.711ns logic, 2.259ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_7 to Data<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y28.DQ       Tcko                  0.234   D_pipe_ff<7>
                                                       D_pipe_ff_7
    H13.O                net (fanout=1)        1.698   D_pipe_ff<7>
    H13.PAD              Tioop                 0.699   Data<7>
                                                       Data_7_OBUF
                                                       Data<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.631ns (0.933ns logic, 1.698ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<6>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.255ns.
--------------------------------------------------------------------------------

Paths for end point Data<6> (F14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.411ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_6 (FF)
  Destination:          Data<6> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.851ns (Levels of Logic = 1)
  Clock Path Delay:     2.129ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X4Y26.CLK      net (fanout=50)       1.429   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.129ns (-4.078ns logic, 6.207ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_6 to Data<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y26.CQ       Tcko                  0.525   D_pipe_ff<6>
                                                       D_pipe_ff_6
    F14.O                net (fanout=1)        3.344   D_pipe_ff<6>
    F14.PAD              Tioop                 1.982   Data<6>
                                                       Data_6_OBUF
                                                       Data<6>
    -------------------------------------------------  ---------------------------
    Total                                      5.851ns (2.507ns logic, 3.344ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<6>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<6> (F14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.935ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_6 (FF)
  Destination:          Data<6> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.665ns (Levels of Logic = 1)
  Clock Path Delay:     0.545ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X4Y26.CLK      net (fanout=50)       0.486   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.545ns (-1.711ns logic, 2.256ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_6 to Data<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y26.CQ       Tcko                  0.234   D_pipe_ff<6>
                                                       D_pipe_ff_6
    F14.O                net (fanout=1)        1.732   D_pipe_ff<6>
    F14.PAD              Tioop                 0.699   Data<6>
                                                       Data_6_OBUF
                                                       Data<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.665ns (0.933ns logic, 1.732ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<5>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.439ns.
--------------------------------------------------------------------------------

Paths for end point Data<5> (F13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.227ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_5 (FF)
  Destination:          Data<5> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.035ns (Levels of Logic = 1)
  Clock Path Delay:     2.129ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X4Y26.CLK      net (fanout=50)       1.429   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.129ns (-4.078ns logic, 6.207ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_5 to Data<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y26.BQ       Tcko                  0.525   D_pipe_ff<6>
                                                       D_pipe_ff_5
    F13.O                net (fanout=1)        3.528   D_pipe_ff<5>
    F13.PAD              Tioop                 1.982   Data<5>
                                                       Data_5_OBUF
                                                       Data<5>
    -------------------------------------------------  ---------------------------
    Total                                      6.035ns (2.507ns logic, 3.528ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<5>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<5> (F13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.043ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_5 (FF)
  Destination:          Data<5> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.773ns (Levels of Logic = 1)
  Clock Path Delay:     0.545ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X4Y26.CLK      net (fanout=50)       0.486   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.545ns (-1.711ns logic, 2.256ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_5 to Data<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y26.BQ       Tcko                  0.234   D_pipe_ff<6>
                                                       D_pipe_ff_5
    F13.O                net (fanout=1)        1.840   D_pipe_ff<5>
    F13.PAD              Tioop                 0.699   Data<5>
                                                       Data_5_OBUF
                                                       Data<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.773ns (0.933ns logic, 1.840ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<4>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.335ns.
--------------------------------------------------------------------------------

Paths for end point Data<4> (G14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.331ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_4 (FF)
  Destination:          Data<4> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.931ns (Levels of Logic = 1)
  Clock Path Delay:     2.129ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X4Y26.CLK      net (fanout=50)       1.429   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.129ns (-4.078ns logic, 6.207ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_4 to Data<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y26.AQ       Tcko                  0.525   D_pipe_ff<6>
                                                       D_pipe_ff_4
    G14.O                net (fanout=1)        3.424   D_pipe_ff<4>
    G14.PAD              Tioop                 1.982   Data<4>
                                                       Data_4_OBUF
                                                       Data<4>
    -------------------------------------------------  ---------------------------
    Total                                      5.931ns (2.507ns logic, 3.424ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<4>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<4> (G14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.971ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_4 (FF)
  Destination:          Data<4> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.701ns (Levels of Logic = 1)
  Clock Path Delay:     0.545ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X4Y26.CLK      net (fanout=50)       0.486   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.545ns (-1.711ns logic, 2.256ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_4 to Data<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y26.AQ       Tcko                  0.234   D_pipe_ff<6>
                                                       D_pipe_ff_4
    G14.O                net (fanout=1)        1.768   D_pipe_ff<4>
    G14.PAD              Tioop                 0.699   Data<4>
                                                       Data_4_OBUF
                                                       Data<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.701ns (0.933ns logic, 1.768ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<3>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.257ns.
--------------------------------------------------------------------------------

Paths for end point Data<3> (G13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.409ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_3 (FF)
  Destination:          Data<3> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.851ns (Levels of Logic = 1)
  Clock Path Delay:     2.131ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X4Y27.CLK      net (fanout=50)       1.431   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.131ns (-4.078ns logic, 6.209ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_3 to Data<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y27.DQ       Tcko                  0.525   D_pipe_ff<3>
                                                       D_pipe_ff_3
    G13.O                net (fanout=1)        3.344   D_pipe_ff<3>
    G13.PAD              Tioop                 1.982   Data<3>
                                                       Data_3_OBUF
                                                       Data<3>
    -------------------------------------------------  ---------------------------
    Total                                      5.851ns (2.507ns logic, 3.344ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<3>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<3> (G13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.947ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_3 (FF)
  Destination:          Data<3> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.675ns (Levels of Logic = 1)
  Clock Path Delay:     0.547ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X4Y27.CLK      net (fanout=50)       0.488   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (-1.711ns logic, 2.258ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_3 to Data<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y27.DQ       Tcko                  0.234   D_pipe_ff<3>
                                                       D_pipe_ff_3
    G13.O                net (fanout=1)        1.742   D_pipe_ff<3>
    G13.PAD              Tioop                 0.699   Data<3>
                                                       Data_3_OBUF
                                                       Data<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.675ns (0.933ns logic, 1.742ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<2>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.501ns.
--------------------------------------------------------------------------------

Paths for end point Data<2> (E14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.165ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_2 (FF)
  Destination:          Data<2> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.133ns (Levels of Logic = 1)
  Clock Path Delay:     2.093ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X6Y36.CLK      net (fanout=50)       1.393   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.093ns (-4.078ns logic, 6.171ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_2 to Data<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.CQ       Tcko                  0.525   D_pipe_ff<2>
                                                       D_pipe_ff_2
    E14.O                net (fanout=1)        3.626   D_pipe_ff<2>
    E14.PAD              Tioop                 1.982   Data<2>
                                                       Data_2_OBUF
                                                       Data<2>
    -------------------------------------------------  ---------------------------
    Total                                      6.133ns (2.507ns logic, 3.626ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<2>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<2> (E14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.965ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_2 (FF)
  Destination:          Data<2> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.731ns (Levels of Logic = 1)
  Clock Path Delay:     0.509ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X6Y36.CLK      net (fanout=50)       0.450   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (-1.711ns logic, 2.220ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_2 to Data<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.CQ       Tcko                  0.234   D_pipe_ff<2>
                                                       D_pipe_ff_2
    E14.O                net (fanout=1)        1.798   D_pipe_ff<2>
    E14.PAD              Tioop                 0.699   Data<2>
                                                       Data_2_OBUF
                                                       Data<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.731ns (0.933ns logic, 1.798ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<1>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.546ns.
--------------------------------------------------------------------------------

Paths for end point Data<1> (E13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.120ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_1 (FF)
  Destination:          Data<1> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.176ns (Levels of Logic = 1)
  Clock Path Delay:     2.095ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X6Y35.CLK      net (fanout=50)       1.395   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.095ns (-4.078ns logic, 6.173ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_1 to Data<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.BQ       Tcko                  0.525   D_pipe_ff<1>
                                                       D_pipe_ff_1
    E13.O                net (fanout=1)        3.669   D_pipe_ff<1>
    E13.PAD              Tioop                 1.982   Data<1>
                                                       Data_1_OBUF
                                                       Data<1>
    -------------------------------------------------  ---------------------------
    Total                                      6.176ns (2.507ns logic, 3.669ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<1>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<1> (E13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.999ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_1 (FF)
  Destination:          Data<1> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Clock Path Delay:     0.511ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X6Y35.CLK      net (fanout=50)       0.452   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (-1.711ns logic, 2.222ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_1 to Data<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.BQ       Tcko                  0.234   D_pipe_ff<1>
                                                       D_pipe_ff_1
    E13.O                net (fanout=1)        1.830   D_pipe_ff<1>
    E13.PAD              Tioop                 0.699   Data<1>
                                                       Data_1_OBUF
                                                       Data<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (0.933ns logic, 1.830ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<0>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.581ns.
--------------------------------------------------------------------------------

Paths for end point Data<0> (D14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.085ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_0 (FF)
  Destination:          Data<0> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.213ns (Levels of Logic = 1)
  Clock Path Delay:     2.093ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X6Y36.CLK      net (fanout=50)       1.393   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.093ns (-4.078ns logic, 6.171ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_0 to Data<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.AQ       Tcko                  0.525   D_pipe_ff<2>
                                                       D_pipe_ff_0
    D14.O                net (fanout=1)        3.706   D_pipe_ff<0>
    D14.PAD              Tioop                 1.982   Data<0>
                                                       Data_0_OBUF
                                                       Data<0>
    -------------------------------------------------  ---------------------------
    Total                                      6.213ns (2.507ns logic, 3.706ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<0>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<0> (D14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.001ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_0 (FF)
  Destination:          Data<0> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.767ns (Levels of Logic = 1)
  Clock Path Delay:     0.509ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X6Y36.CLK      net (fanout=50)       0.450   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (-1.711ns logic, 2.220ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_0 to Data<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.AQ       Tcko                  0.234   D_pipe_ff<2>
                                                       D_pipe_ff_0
    D14.O                net (fanout=1)        1.834   D_pipe_ff<0>
    D14.PAD              Tioop                 0.699   Data<0>
                                                       Data_0_OBUF
                                                       Data<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.767ns (0.933ns logic, 1.834ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "WR_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.087ns.
--------------------------------------------------------------------------------

Paths for end point WR_L (K13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.579ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               rd_state_FSM_FFd1 (FF)
  Destination:          WR_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.715ns (Levels of Logic = 2)
  Clock Path Delay:     2.097ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to rd_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y21.CLK      net (fanout=50)       1.397   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.097ns (-4.078ns logic, 6.175ns route)

  Maximum Data Path at Slow Process Corner: rd_state_FSM_FFd1 to WR_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   rd_state_FSM_FFd1
                                                       rd_state_FSM_FFd1
    SLICE_X8Y20.B4       net (fanout=3)        0.514   rd_state_FSM_FFd1
    SLICE_X8Y20.BMUX     Tilo                  0.326   RXF_L_GND_6_o_AND_3_o
                                                       Mmux_WR_L11
    K13.O                net (fanout=1)        2.368   WR_L_OBUF
    K13.PAD              Tioop                 1.982   WR_L
                                                       WR_L_OBUF
                                                       WR_L
    -------------------------------------------------  ---------------------------
    Total                                      5.715ns (2.833ns logic, 2.882ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "WR_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point WR_L (K13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.661ns (clock arrival + clock path + data path - uncertainty)
  Source:               rd_state_FSM_FFd1 (FF)
  Destination:          WR_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.423ns (Levels of Logic = 2)
  Clock Path Delay:     0.513ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to rd_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y21.CLK      net (fanout=50)       0.454   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (-1.711ns logic, 2.224ns route)

  Minimum Data Path at Fast Process Corner: rd_state_FSM_FFd1 to WR_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.234   rd_state_FSM_FFd1
                                                       rd_state_FSM_FFd1
    SLICE_X8Y20.B4       net (fanout=3)        0.228   rd_state_FSM_FFd1
    SLICE_X8Y20.BMUX     Tilo                  0.191   RXF_L_GND_6_o_AND_3_o
                                                       Mmux_WR_L11
    K13.O                net (fanout=1)        1.071   WR_L_OBUF
    K13.PAD              Tioop                 0.699   WR_L
                                                       WR_L_OBUF
                                                       WR_L
    -------------------------------------------------  ---------------------------
    Total                                      2.423ns (1.124ns logic, 1.299ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "SIWU_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.412ns.
--------------------------------------------------------------------------------

Paths for end point SIWU_L (J14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.254ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               siwua (FF)
  Destination:          SIWU_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.029ns (Levels of Logic = 1)
  Clock Path Delay:     2.108ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to siwua
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y16.CLK      net (fanout=50)       1.408   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (-4.078ns logic, 6.186ns route)

  Maximum Data Path at Slow Process Corner: siwua to SIWU_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.AQ       Tcko                  0.430   siwua
                                                       siwua
    J14.O                net (fanout=1)        2.617   siwua
    J14.PAD              Tioop                 1.982   SIWU_L
                                                       SIWU_L_OBUF
                                                       SIWU_L
    -------------------------------------------------  ---------------------------
    Total                                      5.029ns (2.412ns logic, 2.617ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "SIWU_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point SIWU_L (J14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.336ns (clock arrival + clock path + data path - uncertainty)
  Source:               siwua (FF)
  Destination:          SIWU_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.087ns (Levels of Logic = 1)
  Clock Path Delay:     0.524ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to siwua
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp33.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y16.CLK      net (fanout=50)       0.465   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (-1.711ns logic, 2.235ns route)

  Minimum Data Path at Fast Process Corner: siwua to SIWU_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.AQ       Tcko                  0.198   siwua
                                                       siwua
    J14.O                net (fanout=1)        1.190   siwua
    J14.PAD              Tioop                 0.699   SIWU_L
                                                       SIWU_L_OBUF
                                                       SIWU_L
    -------------------------------------------------  ---------------------------
    Total                                      2.087ns (0.897ns logic, 1.190ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_ext_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_ext_pin                 |     16.666ns|      8.000ns|      5.701ns|            0|            0|            0|         2260|
| TS_my_dcm_clk0                |     16.666ns|      5.701ns|          N/A|            0|            0|          895|            0|
| TS_my_dcm_clkdv               |     33.332ns|      8.316ns|          N/A|            0|            0|         1365|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_ext
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXF_L       |    7.462(R)|      SLOW  |   -1.728(R)|      FAST  |clk_30            |   0.000|
            |    4.984(R)|      SLOW  |   -1.854(R)|      FAST  |clk_60            |   0.000|
TXE_L       |    7.828(R)|      SLOW  |   -0.960(R)|      FAST  |clk_60            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_ext to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Data<0>     |         8.581(R)|      SLOW  |         3.001(R)|      FAST  |clk_60            |   0.000|
Data<1>     |         8.546(R)|      SLOW  |         2.999(R)|      FAST  |clk_60            |   0.000|
Data<2>     |         8.501(R)|      SLOW  |         2.965(R)|      FAST  |clk_60            |   0.000|
Data<3>     |         8.257(R)|      SLOW  |         2.947(R)|      FAST  |clk_60            |   0.000|
Data<4>     |         8.335(R)|      SLOW  |         2.971(R)|      FAST  |clk_60            |   0.000|
Data<5>     |         8.439(R)|      SLOW  |         3.043(R)|      FAST  |clk_60            |   0.000|
Data<6>     |         8.255(R)|      SLOW  |         2.935(R)|      FAST  |clk_60            |   0.000|
Data<7>     |         8.181(R)|      SLOW  |         2.904(R)|      FAST  |clk_60            |   0.000|
SIWU_L      |         7.412(R)|      SLOW  |         2.336(R)|      FAST  |clk_60            |   0.000|
WR_L        |         8.087(R)|      SLOW  |         2.661(R)|      FAST  |clk_60            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_ext
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_ext        |    6.447|         |         |         |
---------------+---------+---------+---------+---------+

COMP "TXE_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 6.868; Ideal Clock Offset To Actual Clock 0.144; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
TXE_L             |    7.828(R)|      SLOW  |   -0.960(R)|      FAST  |    1.172|    1.460|       -0.144|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.828|         -  |      -0.960|         -  |    1.172|    1.460|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "RXF_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 5.734; Ideal Clock Offset To Actual Clock 0.345; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXF_L             |    7.462(R)|      SLOW  |   -1.728(R)|      FAST  |    1.538|    2.228|       -0.345|
                  |    4.984(R)|      SLOW  |   -1.854(R)|      FAST  |    4.016|    2.354|        0.831|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.462|         -  |      -1.728|         -  |    1.538|    2.228|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "Data<7>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<7>                                        |        8.181|      SLOW  |        2.904|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<6>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<6>                                        |        8.255|      SLOW  |        2.935|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<5>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<5>                                        |        8.439|      SLOW  |        3.043|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<4>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<4>                                        |        8.335|      SLOW  |        2.971|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<3>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<3>                                        |        8.257|      SLOW  |        2.947|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<2>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<2>                                        |        8.501|      SLOW  |        2.965|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<1>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<1>                                        |        8.546|      SLOW  |        2.999|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<0>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<0>                                        |        8.581|      SLOW  |        3.001|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "WR_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
WR_L                                           |        8.087|      SLOW  |        2.661|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "SIWU_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SIWU_L                                         |        7.412|      SLOW  |        2.336|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2357 paths, 0 nets, and 1130 connections

Design statistics:
   Minimum period:   8.316ns{1}   (Maximum frequency: 120.250MHz)
   Minimum input required time before clock:   7.828ns
   Minimum output required time after clock:   8.581ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 13 18:15:21 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



