$date
	Mon Oct 13 15:20:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench_PC_IMEM $end
$var wire 32 ! instruction [31:0] $end
$var wire 32 " current_pc [31:0] $end
$var reg 1 # clk $end
$var reg 32 $ next_pc [31:0] $end
$var reg 1 % reset $end
$var integer 32 & i [31:0] $end
$scope module imem_inst $end
$var wire 32 ' instruction [31:0] $end
$var wire 32 ( addr [31:0] $end
$upscope $end
$scope module pc_inst $end
$var wire 1 # clk $end
$var wire 32 ) next_pc [31:0] $end
$var wire 1 % reset $end
$var reg 32 * current_pc [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 *
b0 )
b0 (
b1000100001100000100000 '
bx &
1%
b0 $
0#
b0 "
b1000100001100000100000 !
$end
#5
1#
#10
0#
#12
b0 &
0%
#15
b100001000010010000000000001010 !
b100001000010010000000000001010 '
b1 "
b1 (
b1 *
b1 &
b1 $
b1 )
1#
#20
0#
#25
b10000001000100000000000000100 !
b10000001000100000000000000100 '
b10 "
b10 (
b10 *
b10 &
b10 $
b10 )
1#
#30
0#
#35
b10001100001000100000000000000000 !
b10001100001000100000000000000000 '
b11 "
b11 (
b11 *
b11 &
b11 $
b11 )
1#
#40
0#
#45
b10101100001000100000000000000000 !
b10101100001000100000000000000000 '
b100 "
b100 (
b100 *
b100 &
b100 $
b100 )
1#
#50
0#
#55
b10000110010000000100010 !
b10000110010000000100010 '
b101 "
b101 (
b101 *
b101 &
b101 $
b101 )
1#
#60
0#
#65
b11001000010100000100100 !
b11001000010100000100100 '
b110 "
b110 (
b110 *
b110 &
b110 $
b110 )
1#
#70
0#
#75
b100001010011000000100101 !
b100001010011000000100101 '
b111 "
b111 (
b111 *
b111 &
b111 $
b111 )
1#
#80
0#
#85
b101001100011100000101010 !
b101001100011100000101010 '
b1000 "
b1000 (
b1000 *
b1000 &
b1000 $
b1000 )
1#
#90
0#
#95
b1000000000000000000000001100 !
b1000000000000000000000001100 '
b1001 "
b1001 (
b1001 *
b1001 &
b1001 $
b1001 )
1#
#100
0#
#105
bx !
bx '
b1010 "
b1010 (
b1010 *
b1010 &
b1010 $
b1010 )
1#
