Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Xilinx/PRJ/designs/simple_fifo/tb_fifo_isim_beh.exe" -prj "C:/Xilinx/PRJ/designs/simple_fifo/tb_fifo_beh.prj" "work.tb_fifo" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 44
Turning on mult-threading, number of parallel sub-compilation jobs: 88 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/PRJ/designs/simple_fifo/fifo_design.v" into library work
Analyzing Verilog file "C:/Xilinx/PRJ/designs/simple_fifo/tb_fifo.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module fifo_design(DATA_WIDTH=8,ADDR_WI...
Compiling module tb_fifo
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Xilinx/PRJ/designs/simple_fifo/tb_fifo_isim_beh.exe
Fuse Memory Usage: 36144 KB
Fuse CPU Usage: 545 ms
