
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial
     top_impl1.ngd -o top_impl1_map.ncd -pr top_impl1.prf -mp top_impl1.mrp -lpf
     D:/new porject/top-xu/impl1/top_impl1.lpf -lpf D:/new
     porject/top-xu/top.lpf -c 0 -gui -msgset D:/new porject/top-xu/promote.xml
     
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.11.0.396.4
Mapped on:  02/25/21  14:42:35

Design Summary
--------------

   Number of registers:    628 out of  4635 (14%)
      PFU registers:          628 out of  4320 (15%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:      1074 out of  2160 (50%)
      SLICEs as Logic/ROM:   1074 out of  2160 (50%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:        262 out of  2160 (12%)
   Number of LUT4s:        2140 out of  4320 (50%)
      Number used as logic LUTs:        1616
      Number used as distributed RAM:     0
      Number used as ripple logic:      524
      Number used as shift registers:     0
   Number of PIO sites used: 17 + 4(JTAG) out of 105 (20%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  4
     Net sys_clk_c: 351 loads, 351 rising, 0 falling (Driver: PIO sys_clk )
     Net clk_1s: 20 loads, 20 rising, 0 falling (Driver: devide_1s/clk_p_29 )
     Net u_DS18B20Z/clk_1mhz: 2 loads, 2 rising, 0 falling (Driver:

                                    Page 1




Design:  top                                           Date:  02/25/21  14:42:35

Design Summary (cont)
---------------------
     u_DS18B20Z/clk_1mhz_112 )
     Net oled1/clk_in_1Hz: 1 loads, 1 rising, 0 falling (Driver:
     oled1/divide_1Hz/clk_p_29 )
   Number of Clock Enables:  87
     Net sys_clk_c_enable_133: 8 loads, 8 LSLICEs
     Net clk_1s: 4 loads, 4 LSLICEs
     Net clk_1s_enable_16: 5 loads, 5 LSLICEs
     Net clk_1s_enable_9: 5 loads, 5 LSLICEs
     Net sys_clk_c_enable_7: 1 loads, 1 LSLICEs
     Net sys_clk_c_enable_295: 4 loads, 4 LSLICEs
     Net sys_clk_c_enable_163: 4 loads, 4 LSLICEs
     Net sys_clk_c_enable_308: 3 loads, 3 LSLICEs
     Net sys_clk_c_enable_306: 5 loads, 5 LSLICEs
     Net warning_time_7__N_176: 2 loads, 2 LSLICEs
     Net sys_clk_c_enable_155: 4 loads, 4 LSLICEs
     Net sys_clk_c_enable_147: 4 loads, 4 LSLICEs
     Net sys_clk_c_enable_115: 4 loads, 4 LSLICEs
     Net sys_clk_c_enable_103: 4 loads, 4 LSLICEs
     Net sys_clk_c_enable_237: 9 loads, 9 LSLICEs
     Net u_uart_send/sys_clk_c_enable_211: 8 loads, 8 LSLICEs
     Net u_uart_send/sys_clk_c_enable_350: 4 loads, 4 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_336: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_347: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_16: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_335: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_18: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_20: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_27: 4 loads, 4 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_30: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_265: 3 loads, 3 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_182: 10 loads, 10 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_48: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_49: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_50: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_52: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_53: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_332: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_253: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_58: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/one_wire_N_679: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_67: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_267: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_294: 3 loads, 3 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_122: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_124: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_131: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_194: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_195: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_250: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_334: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_279: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_281: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_345: 1 loads, 1 LSLICEs
     Net sys_clk_c_enable_333: 1 loads, 1 LSLICEs
     Net key_2/sys_clk_c_enable_6: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_5: 1 loads, 1 LSLICEs

                                    Page 2




Design:  top                                           Date:  02/25/21  14:42:35

Design Summary (cont)
---------------------
     Net m_music_play/sys_clk_c_enable_193: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_278: 5 loads, 5 LSLICEs
     Net m_music_play/sys_clk_c_enable_33: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_64: 5 loads, 5 LSLICEs
     Net m_music_play/sys_clk_c_enable_125: 9 loads, 9 LSLICEs
     Net m_music_play/sys_clk_c_enable_84: 2 loads, 2 LSLICEs
     Net m_music_play/sys_clk_c_enable_109: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_187: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_188: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_189: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_190: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_191: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_192: 1 loads, 1 LSLICEs
     Net u_uart_recv/sys_clk_c_enable_226: 8 loads, 8 LSLICEs
     Net oled1/sys_clk_c_enable_349: 9 loads, 9 LSLICEs
     Net oled1/sys_clk_c_enable_264: 3 loads, 3 LSLICEs
     Net oled1/sys_clk_c_enable_13: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_14: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_288: 3 loads, 3 LSLICEs
     Net oled1/sys_clk_c_enable_196: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_263: 3 loads, 3 LSLICEs
     Net oled1/sys_clk_c_enable_313: 6 loads, 6 LSLICEs
     Net oled1/sys_clk_c_enable_343: 6 loads, 6 LSLICEs
     Net oled1/sys_clk_c_enable_242: 3 loads, 3 LSLICEs
     Net oled1/sys_clk_c_enable_243: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_280: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_342: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_283: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_284: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_348: 3 loads, 3 LSLICEs
     Net oled1/sys_clk_c_enable_329: 9 loads, 9 LSLICEs
     Net oled1/sys_clk_c_enable_301: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_341: 3 loads, 3 LSLICEs
     Net key_3/sys_clk_c_enable_8: 1 loads, 1 LSLICEs
     Net key_1/sys_clk_c_enable_41: 1 loads, 1 LSLICEs
   Number of LSRs:  41
     Net clk_1s: 1 loads, 1 LSLICEs
     Net n9751: 4 loads, 4 LSLICEs
     Net n25994: 2 loads, 2 LSLICEs
     Net n21947: 4 loads, 4 LSLICEs
     Net warning_time_7__N_176: 5 loads, 5 LSLICEs
     Net sys_rst_n_c: 1 loads, 1 LSLICEs
     Net n9755: 4 loads, 4 LSLICEs
     Net rx_flag: 12 loads, 12 LSLICEs
     Net u_uart_send/uart_tx_busy: 9 loads, 9 LSLICEs
     Net u_uart_send/n21891: 9 loads, 9 LSLICEs
     Net u_uart_send/n29788: 4 loads, 4 LSLICEs
     Net n26000: 4 loads, 4 LSLICEs
     Net u_DS18B20Z/n38203: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/n26298: 3 loads, 3 LSLICEs
     Net n33269: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/n21910: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/n21923: 2 loads, 2 LSLICEs
     Net m_beep/n3717: 10 loads, 10 LSLICEs
     Net devide_1s/n21890: 17 loads, 17 LSLICEs
     Net key_2/key_edge: 10 loads, 10 LSLICEs

                                    Page 3




Design:  top                                           Date:  02/25/21  14:42:35

Design Summary (cont)
---------------------
     Net m_music_play/n29937: 5 loads, 5 LSLICEs
     Net m_music_play/sys_clk_c_enable_125: 9 loads, 9 LSLICEs
     Net m_music_play/n21992: 9 loads, 9 LSLICEs
     Net n21961: 2 loads, 2 LSLICEs
     Net u_uart_recv/uart_data_7__N_1496: 4 loads, 4 LSLICEs
     Net u_uart_recv/n21892: 9 loads, 9 LSLICEs
     Net oled1/n21897: 9 loads, 9 LSLICEs
     Net oled1/n23517: 2 loads, 2 LSLICEs
     Net oled1/n23511: 1 loads, 1 LSLICEs
     Net oled1/n21973: 3 loads, 3 LSLICEs
     Net oled1/n23502: 2 loads, 2 LSLICEs
     Net oled1/n21915: 3 loads, 3 LSLICEs
     Net oled1/n21955: 1 loads, 1 LSLICEs
     Net oled1/n21954: 1 loads, 1 LSLICEs
     Net oled1/n21926: 9 loads, 9 LSLICEs
     Net oled1/n21850: 2 loads, 2 LSLICEs
     Net oled1/n21912: 3 loads, 3 LSLICEs
     Net oled1/n33273: 2 loads, 2 LSLICEs
     Net oled1/divide_1Hz/n21896: 17 loads, 17 LSLICEs
     Net key_3/key_edge: 10 loads, 10 LSLICEs
     Net key_1/key_edge: 10 loads, 10 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n2510: 275 loads
     Net n38107: 273 loads
     Net n2508: 272 loads
     Net n38129: 271 loads
     Net n2507: 143 loads
     Net oled1/state_2: 83 loads
     Net n2509: 75 loads
     Net state_back_2_N_522_2: 66 loads
     Net oled1/state_0: 63 loads
     Net u_DS18B20Z/state_0: 58 loads




   Number of warnings:  2
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Converting L6MUX21 oled1/i29533/GATE to normal MUX21.
WARNING - map: Converted 1 L6MUX21's to normal MUX21.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| sw2                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 4




Design:  top                                           Date:  02/25/21  14:42:35

IO (PIO) Attributes (cont)
--------------------------
| sw1                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sys_rst_n           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sys_clk             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| oled_mosi           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| oled_sck            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| oled_dc             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| oled_cs             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| oled_res            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| uart_txd            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| beep                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| one_wire            | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| uart_rxd            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| key3                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| key2                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| key1                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i31147 undriven or does not drive anything - clipped.
Signal oled1/n38243 was merged into signal sys_rst_n_c
Signal u_uart_recv/n21884 was merged into signal u_uart_recv/uart_data_7__N_1496
     
Signal u_uart_recv/n9763 was merged into signal rx_flag
Signal n21900 was merged into signal clk_1s
Signal n11544 was merged into signal u_DS18B20Z/one_wire_N_672
Signal u_uart_send/n21845 was merged into signal u_uart_send/uart_tx_busy
Signal n9749 was merged into signal warning_time_7__N_176
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal key_1/cnt_3041_add_4_1/S0 undriven or does not drive anything - clipped.
Signal key_1/cnt_3041_add_4_1/CI undriven or does not drive anything - clipped.
Signal key_1/cnt_3041_add_4_19/S1 undriven or does not drive anything - clipped.
     
Signal key_1/cnt_3041_add_4_19/CO undriven or does not drive anything - clipped.
     
Signal key_3/cnt_3043_add_4_1/S0 undriven or does not drive anything - clipped.
Signal key_3/cnt_3043_add_4_1/CI undriven or does not drive anything - clipped.
Signal key_3/cnt_3043_add_4_19/S1 undriven or does not drive anything - clipped.

                                    Page 5




Design:  top                                           Date:  02/25/21  14:42:35

Removed logic (cont)
--------------------
     
Signal key_3/cnt_3043_add_4_19/CO undriven or does not drive anything - clipped.
     
Signal oled1/divide_1Hz/cnt_p_3054_add_4_1/S0 undriven or does not drive
     anything - clipped.
Signal oled1/divide_1Hz/cnt_p_3054_add_4_1/CI undriven or does not drive
     anything - clipped.
Signal oled1/divide_1Hz/cnt_p_3054_add_4_33/S1 undriven or does not drive
     anything - clipped.
Signal oled1/divide_1Hz/cnt_p_3054_add_4_33/CO undriven or does not drive
     anything - clipped.
Signal oled1/divide_1Hz/add_26050_2/S1 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_26050_2/S0 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_26050_2/CI undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_26050_4/S1 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_26050_4/S0 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_26050_6/S1 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_26050_6/S0 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_26050_8/S1 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_26050_8/S0 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_26050_10/S1 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_26050_10/S0 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_26050_12/S1 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_26050_12/S0 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_26050_14/S1 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_26050_14/S0 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_26050_16/S1 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_26050_16/S0 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_26050_18/S1 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_26050_18/S0 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_26050_20/S1 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_26050_20/S0 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_26050_22/S1 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_26050_22/S0 undriven or does not drive anything -

                                    Page 6




Design:  top                                           Date:  02/25/21  14:42:35

Removed logic (cont)
--------------------
     clipped.
Signal oled1/divide_1Hz/add_26050_24/S1 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_26050_24/S0 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_26050_cout/S1 undriven or does not drive anything -
     clipped.
Signal oled1/divide_1Hz/add_26050_cout/CO undriven or does not drive anything -
     clipped.
Signal oled1/add_43_1/S0 undriven or does not drive anything - clipped.
Signal oled1/add_43_1/CI undriven or does not drive anything - clipped.
Signal oled1/add_43_17/S1 undriven or does not drive anything - clipped.
Signal oled1/add_43_17/CO undriven or does not drive anything - clipped.
Signal oled1/add_117_1/S0 undriven or does not drive anything - clipped.
Signal oled1/add_117_1/CI undriven or does not drive anything - clipped.
Signal oled1/add_117_17/S1 undriven or does not drive anything - clipped.
Signal oled1/add_117_17/CO undriven or does not drive anything - clipped.
Signal oled1/sub_2409_add_2_1/S1 undriven or does not drive anything - clipped.
Signal oled1/sub_2409_add_2_1/S0 undriven or does not drive anything - clipped.
Signal oled1/sub_2409_add_2_1/CI undriven or does not drive anything - clipped.
Signal oled1/sub_2409_add_2_3/S1 undriven or does not drive anything - clipped.
Signal oled1/sub_2409_add_2_3/S0 undriven or does not drive anything - clipped.
Signal oled1/sub_2409_add_2_5/S1 undriven or does not drive anything - clipped.
Signal oled1/sub_2409_add_2_5/S0 undriven or does not drive anything - clipped.
Signal oled1/sub_2409_add_2_7/S1 undriven or does not drive anything - clipped.
Signal oled1/sub_2409_add_2_7/S0 undriven or does not drive anything - clipped.
Signal oled1/sub_2409_add_2_9/S1 undriven or does not drive anything - clipped.
Signal oled1/sub_2409_add_2_9/S0 undriven or does not drive anything - clipped.
Signal oled1/sub_2409_add_2_11/S1 undriven or does not drive anything - clipped.
     
Signal oled1/sub_2409_add_2_11/S0 undriven or does not drive anything - clipped.
     
Signal oled1/sub_2409_add_2_13/S1 undriven or does not drive anything - clipped.
     
Signal oled1/sub_2409_add_2_13/S0 undriven or does not drive anything - clipped.
     
Signal oled1/sub_2409_add_2_15/S1 undriven or does not drive anything - clipped.
     
Signal oled1/sub_2409_add_2_15/S0 undriven or does not drive anything - clipped.
     
Signal oled1/sub_2409_add_2_17/S0 undriven or does not drive anything - clipped.
     
Signal oled1/sub_2409_add_2_17/CO undriven or does not drive anything - clipped.
     
Signal oled1/num_3053_add_4_1/S0 undriven or does not drive anything - clipped.
Signal oled1/num_3053_add_4_1/CI undriven or does not drive anything - clipped.
Signal oled1/num_3053_add_4_9/S1 undriven or does not drive anything - clipped.
Signal oled1/num_3053_add_4_9/CO undriven or does not drive anything - clipped.
Signal u_uart_recv/clk_cnt_3048_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal u_uart_recv/clk_cnt_3048_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal u_uart_recv/clk_cnt_3048_add_4_17/S1 undriven or does not drive anything
     - clipped.
Signal u_uart_recv/clk_cnt_3048_add_4_17/CO undriven or does not drive anything
     - clipped.

                                    Page 7




Design:  top                                           Date:  02/25/21  14:42:35

Removed logic (cont)
--------------------
Signal m_music_play/add_114_1/S0 undriven or does not drive anything - clipped.
Signal m_music_play/add_114_1/CI undriven or does not drive anything - clipped.
Signal m_music_play/add_114_9/S1 undriven or does not drive anything - clipped.
Signal m_music_play/add_114_9/CO undriven or does not drive anything - clipped.
Signal m_music_play/music_cnt_3050_add_4_1/S0 undriven or does not drive
     anything - clipped.
Signal m_music_play/music_cnt_3050_add_4_1/CI undriven or does not drive
     anything - clipped.
Signal m_music_play/music_cnt_3050_add_4_9/CO undriven or does not drive
     anything - clipped.
Signal m_music_play/cnt_delay_3051_add_4_1/S0 undriven or does not drive
     anything - clipped.
Signal m_music_play/cnt_delay_3051_add_4_1/CI undriven or does not drive
     anything - clipped.
Signal m_music_play/cnt_delay_3051_add_4_17/S1 undriven or does not drive
     anything - clipped.
Signal m_music_play/cnt_delay_3051_add_4_17/CO undriven or does not drive
     anything - clipped.
Signal m_music_play/clk_cnt_3052_add_4_1/S0 undriven or does not drive anything
     - clipped.
Signal m_music_play/clk_cnt_3052_add_4_1/CI undriven or does not drive anything
     - clipped.
Signal m_music_play/clk_cnt_3052_add_4_17/S1 undriven or does not drive anything
     - clipped.
Signal m_music_play/clk_cnt_3052_add_4_17/CO undriven or does not drive anything
     - clipped.
Signal m_music_play/sub_2410_add_2_2/S1 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2410_add_2_2/S0 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2410_add_2_2/CI undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2410_add_2_4/S1 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2410_add_2_4/S0 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2410_add_2_6/S1 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2410_add_2_6/S0 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2410_add_2_8/S1 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2410_add_2_8/S0 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2410_add_2_10/S1 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2410_add_2_10/S0 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2410_add_2_12/S1 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2410_add_2_12/S0 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2410_add_2_14/S0 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_2410_add_2_14/CO undriven or does not drive anything -
     clipped.

                                    Page 8




Design:  top                                           Date:  02/25/21  14:42:35

Removed logic (cont)
--------------------
Signal key_2/cnt_3042_add_4_19/S1 undriven or does not drive anything - clipped.
     
Signal key_2/cnt_3042_add_4_19/CO undriven or does not drive anything - clipped.
     
Signal key_2/cnt_3042_add_4_1/S0 undriven or does not drive anything - clipped.
Signal key_2/cnt_3042_add_4_1/CI undriven or does not drive anything - clipped.
Signal devide_1s/cnt_p_3040_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal devide_1s/cnt_p_3040_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal devide_1s/add_26049_2/S1 undriven or does not drive anything - clipped.
Signal devide_1s/add_26049_2/S0 undriven or does not drive anything - clipped.
Signal devide_1s/add_26049_2/CI undriven or does not drive anything - clipped.
Signal devide_1s/add_26049_4/S1 undriven or does not drive anything - clipped.
Signal devide_1s/add_26049_4/S0 undriven or does not drive anything - clipped.
Signal devide_1s/add_26049_6/S1 undriven or does not drive anything - clipped.
Signal devide_1s/add_26049_6/S0 undriven or does not drive anything - clipped.
Signal devide_1s/add_26049_8/S1 undriven or does not drive anything - clipped.
Signal devide_1s/add_26049_8/S0 undriven or does not drive anything - clipped.
Signal devide_1s/add_26049_10/S1 undriven or does not drive anything - clipped.
Signal devide_1s/add_26049_10/S0 undriven or does not drive anything - clipped.
Signal devide_1s/add_26049_12/S1 undriven or does not drive anything - clipped.
Signal devide_1s/add_26049_12/S0 undriven or does not drive anything - clipped.
Signal devide_1s/add_26049_14/S1 undriven or does not drive anything - clipped.
Signal devide_1s/add_26049_14/S0 undriven or does not drive anything - clipped.
Signal devide_1s/add_26049_16/S1 undriven or does not drive anything - clipped.
Signal devide_1s/add_26049_16/S0 undriven or does not drive anything - clipped.
Signal devide_1s/add_26049_18/S1 undriven or does not drive anything - clipped.
Signal devide_1s/add_26049_18/S0 undriven or does not drive anything - clipped.
Signal devide_1s/add_26049_20/S1 undriven or does not drive anything - clipped.
Signal devide_1s/add_26049_20/S0 undriven or does not drive anything - clipped.
Signal devide_1s/add_26049_22/S1 undriven or does not drive anything - clipped.
Signal devide_1s/add_26049_22/S0 undriven or does not drive anything - clipped.
Signal devide_1s/add_26049_24/S1 undriven or does not drive anything - clipped.
Signal devide_1s/add_26049_24/S0 undriven or does not drive anything - clipped.
Signal devide_1s/add_26049_cout/S1 undriven or does not drive anything -
     clipped.
Signal devide_1s/add_26049_cout/CO undriven or does not drive anything -
     clipped.
Signal devide_1s/cnt_p_3040_add_4_33/S1 undriven or does not drive anything -
     clipped.
Signal devide_1s/cnt_p_3040_add_4_33/CO undriven or does not drive anything -
     clipped.
Signal m_beep/time_cnt_3049_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal m_beep/time_cnt_3049_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal m_beep/time_cnt_3049_add_4_19/S1 undriven or does not drive anything -
     clipped.
Signal m_beep/time_cnt_3049_add_4_19/CO undriven or does not drive anything -
     clipped.
Signal m_beep/add_1933_1/S0 undriven or does not drive anything - clipped.
Signal m_beep/add_1933_1/CI undriven or does not drive anything - clipped.
Signal m_beep/add_1933_19/CO undriven or does not drive anything - clipped.
Signal u_DS18B20Z/add_48_21/S1 undriven or does not drive anything - clipped.
Signal u_DS18B20Z/add_48_21/CO undriven or does not drive anything - clipped.

                                    Page 9




Design:  top                                           Date:  02/25/21  14:42:35

Removed logic (cont)
--------------------
Signal u_DS18B20Z/sub_2408_add_2_1/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2408_add_2_1/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2408_add_2_1/CI undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2408_add_2_3/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2408_add_2_3/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2408_add_2_5/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2408_add_2_5/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2408_add_2_7/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2408_add_2_7/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2408_add_2_9/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2408_add_2_9/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2408_add_2_11/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2408_add_2_11/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2408_add_2_13/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2408_add_2_13/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2408_add_2_15/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2408_add_2_15/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2408_add_2_17/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2408_add_2_17/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2408_add_2_19/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2408_add_2_19/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2408_add_2_21/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_2408_add_2_21/CO undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/add_48_1/S0 undriven or does not drive anything - clipped.
Signal u_DS18B20Z/add_48_1/CI undriven or does not drive anything - clipped.
Signal u_uart_send/clk_cnt_3046_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal u_uart_send/clk_cnt_3046_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal u_uart_send/clk_cnt_3046_add_4_17/S1 undriven or does not drive anything
     - clipped.
Signal u_uart_send/clk_cnt_3046_add_4_17/CO undriven or does not drive anything
     - clipped.

                                   Page 10




Design:  top                                           Date:  02/25/21  14:42:35

Removed logic (cont)
--------------------
Signal add_1895_1/S1 undriven or does not drive anything - clipped.
Signal add_1895_1/S0 undriven or does not drive anything - clipped.
Signal add_1895_1/CI undriven or does not drive anything - clipped.
Signal add_1895_9/CO undriven or does not drive anything - clipped.
Signal equal_3037_0/S1 undriven or does not drive anything - clipped.
Signal equal_3037_0/S0 undriven or does not drive anything - clipped.
Signal equal_3037_0/CI undriven or does not drive anything - clipped.
Signal equal_3037_11/S1 undriven or does not drive anything - clipped.
Signal equal_3037_11/S0 undriven or does not drive anything - clipped.
Signal add_1904_1/S1 undriven or does not drive anything - clipped.
Signal add_1904_1/S0 undriven or does not drive anything - clipped.
Signal add_1904_1/CI undriven or does not drive anything - clipped.
Signal add_1904_9/CO undriven or does not drive anything - clipped.
Signal add_124_9/S1 undriven or does not drive anything - clipped.
Signal add_124_9/CO undriven or does not drive anything - clipped.
Signal add_137_1/S0 undriven or does not drive anything - clipped.
Signal add_137_1/CI undriven or does not drive anything - clipped.
Signal add_137_9/S1 undriven or does not drive anything - clipped.
Signal add_137_9/CO undriven or does not drive anything - clipped.
Signal equal_3037_13/S1 undriven or does not drive anything - clipped.
Signal equal_3037_13/S0 undriven or does not drive anything - clipped.
Signal add_138_1/S0 undriven or does not drive anything - clipped.
Signal add_138_1/CI undriven or does not drive anything - clipped.
Signal equal_3037_15/S1 undriven or does not drive anything - clipped.
Signal equal_3037_15/S0 undriven or does not drive anything - clipped.
Signal equal_3037_16/S0 undriven or does not drive anything - clipped.
Signal equal_3037_16/CO undriven or does not drive anything - clipped.
Signal add_138_9/S1 undriven or does not drive anything - clipped.
Signal add_138_9/CO undriven or does not drive anything - clipped.
Signal add_1931_1/S1 undriven or does not drive anything - clipped.
Signal add_1931_1/S0 undriven or does not drive anything - clipped.
Signal add_1931_1/CI undriven or does not drive anything - clipped.
Signal add_1931_9/CO undriven or does not drive anything - clipped.
Signal add_1913_1/S1 undriven or does not drive anything - clipped.
Signal add_1913_1/S0 undriven or does not drive anything - clipped.
Signal add_1913_1/CI undriven or does not drive anything - clipped.
Signal add_1913_9/CO undriven or does not drive anything - clipped.
Signal add_1922_9/CO undriven or does not drive anything - clipped.
Signal add_1922_1/S1 undriven or does not drive anything - clipped.
Signal add_1922_1/S0 undriven or does not drive anything - clipped.
Signal add_1922_1/CI undriven or does not drive anything - clipped.
Signal add_124_1/S0 undriven or does not drive anything - clipped.
Signal add_124_1/CI undriven or does not drive anything - clipped.
Block oled1/divide_1Hz/rst_n_in_I_0_1_lut_rep_656 was optimized away.
Block u_uart_recv/i15236_1_lut was optimized away.
Block u_uart_recv/i3278_1_lut was optimized away.
Block devide_1s/i15252_1_lut was optimized away.
Block u_DS18B20Z/i5033_1_lut was optimized away.
Block u_uart_send/i15197_1_lut was optimized away.
Block i3254_1_lut was optimized away.
Block i1 was optimized away.

     




                                   Page 11




Design:  top                                           Date:  02/25/21  14:42:35

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'sys_rst_n_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'sys_rst_n_c' via the GSR component.

     Type and number of components of the type: 
   Register = 89 

     Type and instance name of component: 
   Register : uart_send_data_i0_i0
   Register : uart_send_data_i0_i7
   Register : uart_send_data_i0_i1
   Register : uart_send_data_i0_i2
   Register : uart_send_data_i0_i3
   Register : uart_send_data_i0_i4
   Register : uart_send_data_i0_i5
   Register : uart_send_data_i0_i6
   Register : u_DS18B20Z/data_wr_i0_i7
   Register : u_DS18B20Z/data_wr_i0_i6
   Register : u_DS18B20Z/data_wr_i0_i1
   Register : u_DS18B20Z/data_out_i0_i10
   Register : u_DS18B20Z/data_out_i0_i9
   Register : u_DS18B20Z/data_out_i0_i8
   Register : u_DS18B20Z/data_out_i0_i7
   Register : u_DS18B20Z/data_out_i0_i6
   Register : u_DS18B20Z/data_out_i0_i5
   Register : u_DS18B20Z/data_out_i0_i4
   Register : u_DS18B20Z/data_wr_buffer_i0_i7
   Register : u_DS18B20Z/data_wr_buffer_i0_i6
   Register : u_DS18B20Z/data_wr_buffer_i0_i4
   Register : u_DS18B20Z/temperature_buffer_i0_i1
   Register : u_DS18B20Z/temperature_buffer_i0_i2
   Register : u_DS18B20Z/temperature_buffer_i0_i4
   Register : u_DS18B20Z/temperature_buffer_i0_i5
   Register : u_DS18B20Z/temperature_buffer_i0_i6
   Register : u_DS18B20Z/temperature_buffer_i0_i7
   Register : u_DS18B20Z/num_delay_i0_i2
   Register : u_DS18B20Z/num_delay_i0_i5
   Register : u_DS18B20Z/num_delay_i0_i7
   Register : u_DS18B20Z/num_delay_i0_i19
   Register : u_DS18B20Z/temperature_buffer_i0_i0
   Register : u_DS18B20Z/num_delay_i0_i0
   Register : u_DS18B20Z/num_delay_i0_i8

                                   Page 12




Design:  top                                           Date:  02/25/21  14:42:35

GSR Usage (cont)
----------------
   Register : u_DS18B20Z/num_delay_i0_i6
   Register : u_DS18B20Z/num_delay_i0_i4
   Register : u_DS18B20Z/num_delay_i0_i3
   Register : u_DS18B20Z/num_delay_i0_i1
   Register : m_music_play/music_tone_i0_i0
   Register : m_music_play/state_back_i0_i0
   Register : m_music_play/music_cnt_3050__i1
   Register : m_music_play/music_cnt_3050__i2
   Register : m_music_play/clk_cnt_3052__i0
   Register : m_music_play/cnt_delay_3051__i0
   Register : m_music_play/music_cnt_3050__i0
   Register : m_music_play/music_cnt_3050__i3
   Register : m_music_play/music_cnt_3050__i4
   Register : m_music_play/music_cnt_3050__i5
   Register : m_music_play/music_cnt_3050__i6
   Register : m_music_play/music_cnt_3050__i7
   Register : m_music_play/music_cnt_3050__i8
   Register : m_music_play/cnt_delay_3051__i1
   Register : m_music_play/cnt_delay_3051__i2
   Register : m_music_play/cnt_delay_3051__i3
   Register : m_music_play/cnt_delay_3051__i4
   Register : m_music_play/cnt_delay_3051__i5
   Register : m_music_play/cnt_delay_3051__i6
   Register : m_music_play/cnt_delay_3051__i7
   Register : m_music_play/cnt_delay_3051__i8
   Register : m_music_play/cnt_delay_3051__i9
   Register : m_music_play/cnt_delay_3051__i10
   Register : m_music_play/cnt_delay_3051__i11
   Register : m_music_play/cnt_delay_3051__i12
   Register : m_music_play/cnt_delay_3051__i13
   Register : m_music_play/cnt_delay_3051__i14
   Register : m_music_play/cnt_delay_3051__i15
   Register : m_music_play/clk_cnt_3052__i1
   Register : m_music_play/clk_cnt_3052__i2
   Register : m_music_play/clk_cnt_3052__i3
   Register : m_music_play/clk_cnt_3052__i4
   Register : m_music_play/clk_cnt_3052__i5
   Register : m_music_play/music_tone_i0_i4
   Register : m_music_play/music_tone_i0_i3
   Register : m_music_play/music_tone_i0_i2
   Register : m_music_play/music_tone_i0_i1
   Register : m_music_play/clk_cnt_3052__i6
   Register : m_music_play/clk_cnt_3052__i7
   Register : m_music_play/clk_cnt_3052__i8
   Register : m_music_play/clk_cnt_3052__i9
   Register : m_music_play/clk_cnt_3052__i10
   Register : m_music_play/clk_cnt_3052__i11
   Register : m_music_play/clk_cnt_3052__i12
   Register : m_music_play/clk_cnt_3052__i13
   Register : m_music_play/clk_cnt_3052__i14
   Register : m_music_play/clk_cnt_3052__i15
   Register : m_music_play/music_tone_i0_i5
   Register : m_music_play/music_tone_i0_i6
   Register : m_music_play/music_tone_i0_i7
   Register : oled1/flash_bit_307


                                   Page 13




Design:  top                                           Date:  02/25/21  14:42:35

GSR Usage (cont)
----------------
     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'sys_rst_n_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 339 

     Type and instance name of component: 
   Register : warning_time__i0
   Register : uart_en_207
   Register : hour_warning__i0
   Register : key_mode_3039__i0
   Register : min_warning__i1
   Register : min_warning__i3
   Register : min_warning__i4
   Register : min_warning__i5
   Register : min_warning__i6
   Register : min_warning__i7
   Register : warning_time__i1
   Register : warning_time__i2
   Register : warning_time__i3
   Register : warning_time__i4
   Register : warning_time__i5
   Register : warning_time__i6
   Register : warning_time__i7
   Register : hour_warning__i7
   Register : hour_warning__i6
   Register : hour_warning__i5
   Register : hour_warning__i4
   Register : hour_warning__i3
   Register : hour_warning__i2
   Register : hour_warning__i1
   Register : key_mode_3039__i1
   Register : key_mode_3039__i2
   Register : u_uart_send/clk_cnt_3046__i0
   Register : u_uart_send/tx_cnt_FSM_i0
   Register : u_uart_send/clk_cnt_3046__i15
   Register : u_uart_send/clk_cnt_3046__i14
   Register : u_uart_send/clk_cnt_3046__i13
   Register : u_uart_send/clk_cnt_3046__i12
   Register : u_uart_send/clk_cnt_3046__i11
   Register : u_uart_send/clk_cnt_3046__i10
   Register : u_uart_send/clk_cnt_3046__i9
   Register : u_uart_send/clk_cnt_3046__i8
   Register : u_uart_send/clk_cnt_3046__i7
   Register : u_uart_send/clk_cnt_3046__i6
   Register : u_uart_send/clk_cnt_3046__i5
   Register : u_uart_send/clk_cnt_3046__i4
   Register : u_uart_send/clk_cnt_3046__i3
   Register : u_uart_send/clk_cnt_3046__i2
   Register : u_uart_send/clk_cnt_3046__i1
   Register : u_uart_send/tx_cnt_FSM_i1

                                   Page 14




Design:  top                                           Date:  02/25/21  14:42:35

GSR Usage (cont)
----------------
   Register : u_uart_send/tx_cnt_FSM_i2
   Register : u_uart_send/tx_cnt_FSM_i3
   Register : u_uart_send/tx_cnt_FSM_i4
   Register : u_uart_send/tx_cnt_FSM_i5
   Register : u_uart_send/tx_cnt_FSM_i6
   Register : u_uart_send/tx_cnt_FSM_i7
   Register : u_uart_send/tx_cnt_FSM_i8
   Register : u_uart_send/tx_cnt_FSM_i9
   Register : u_uart_send/tx_cnt_FSM_i10
   Register : u_uart_send/tx_cnt_FSM_i11
   Register : u_uart_send/tx_cnt_FSM_i12
   Register : u_uart_send/tx_cnt_FSM_i13
   Register : u_uart_send/tx_cnt_FSM_i14
   Register : u_uart_send/tx_cnt_FSM_i15
   Register : u_uart_send/tx_data_i1
   Register : u_uart_send/tx_data_i2
   Register : u_uart_send/tx_data_i3
   Register : u_uart_send/tx_data_i4
   Register : u_uart_send/tx_data_i5
   Register : u_uart_send/tx_data_i6
   Register : u_uart_send/tx_data_i7
   Register : u_uart_send/uart_txd_47
   Register : u_uart_send/tx_data_i0
   Register : hour_i7
   Register : hour_i6
   Register : u_DS18B20Z/cnt_1mhz_3044__i0
   Register : u_DS18B20Z/cnt_read_i0_i0
   Register : u_DS18B20Z/cnt_1mhz_3044__i2
   Register : u_DS18B20Z/cnt_1mhz_3044__i1
   Register : u_DS18B20Z/cnt_read_i0_i1
   Register : u_DS18B20Z/cnt_read_i0_i2
   Register : u_DS18B20Z/cnt_read_i0_i3
   Register : u_DS18B20Z/cnt_read_i0_i4
   Register : u_DS18B20Z/cnt_read_i0_i5
   Register : u_DS18B20Z/cnt_init_i0_i0
   Register : u_DS18B20Z/cnt_main_i0_i0
   Register : u_DS18B20Z/cnt_main_i0_i1
   Register : u_DS18B20Z/cnt_main_i0_i2
   Register : u_DS18B20Z/cnt_main_i0_i3
   Register : u_DS18B20Z/cnt_init_i0_i2
   Register : u_DS18B20Z/cnt_init_i0_i1
   Register : m_beep/time_cnt_3049__i0
   Register : m_beep/time_cnt_3049__i17
   Register : m_beep/time_cnt_3049__i16
   Register : m_beep/time_cnt_3049__i15
   Register : m_beep/time_cnt_3049__i14
   Register : m_beep/time_cnt_3049__i13
   Register : m_beep/time_cnt_3049__i12
   Register : m_beep/time_cnt_3049__i11
   Register : m_beep/time_cnt_3049__i10
   Register : m_beep/time_cnt_3049__i9
   Register : m_beep/time_cnt_3049__i8
   Register : m_beep/time_cnt_3049__i7
   Register : m_beep/time_cnt_3049__i6
   Register : m_beep/time_cnt_3049__i5
   Register : m_beep/time_cnt_3049__i4

                                   Page 15




Design:  top                                           Date:  02/25/21  14:42:35

GSR Usage (cont)
----------------
   Register : m_beep/time_cnt_3049__i3
   Register : m_beep/time_cnt_3049__i2
   Register : m_beep/time_cnt_3049__i1
   Register : hour_i5
   Register : devide_1s/cnt_p_3040__i0
   Register : devide_1s/cnt_p_3040__i31
   Register : devide_1s/cnt_p_3040__i30
   Register : devide_1s/cnt_p_3040__i29
   Register : devide_1s/cnt_p_3040__i28
   Register : devide_1s/cnt_p_3040__i27
   Register : devide_1s/cnt_p_3040__i26
   Register : devide_1s/cnt_p_3040__i25
   Register : devide_1s/cnt_p_3040__i24
   Register : devide_1s/cnt_p_3040__i23
   Register : devide_1s/cnt_p_3040__i22
   Register : devide_1s/cnt_p_3040__i21
   Register : devide_1s/cnt_p_3040__i20
   Register : devide_1s/cnt_p_3040__i19
   Register : devide_1s/cnt_p_3040__i18
   Register : devide_1s/cnt_p_3040__i17
   Register : devide_1s/cnt_p_3040__i16
   Register : devide_1s/cnt_p_3040__i15
   Register : devide_1s/cnt_p_3040__i14
   Register : devide_1s/cnt_p_3040__i13
   Register : devide_1s/cnt_p_3040__i12
   Register : devide_1s/cnt_p_3040__i11
   Register : devide_1s/cnt_p_3040__i10
   Register : devide_1s/cnt_p_3040__i9
   Register : devide_1s/cnt_p_3040__i8
   Register : devide_1s/cnt_p_3040__i7
   Register : devide_1s/cnt_p_3040__i6
   Register : devide_1s/cnt_p_3040__i5
   Register : devide_1s/cnt_p_3040__i4
   Register : devide_1s/cnt_p_3040__i3
   Register : devide_1s/cnt_p_3040__i2
   Register : devide_1s/cnt_p_3040__i1
   Register : key_2/cnt_3042__i0
   Register : key_2/cnt_3042__i17
   Register : key_2/cnt_3042__i16
   Register : key_2/cnt_3042__i15
   Register : key_2/cnt_3042__i14
   Register : key_2/cnt_3042__i13
   Register : key_2/cnt_3042__i12
   Register : key_2/cnt_3042__i11
   Register : key_2/cnt_3042__i10
   Register : key_2/cnt_3042__i9
   Register : key_2/cnt_3042__i8
   Register : key_2/cnt_3042__i7
   Register : key_2/cnt_3042__i6
   Register : key_2/cnt_3042__i5
   Register : key_2/cnt_3042__i4
   Register : key_2/cnt_3042__i3
   Register : key_2/cnt_3042__i2
   Register : key_2/cnt_3042__i1
   Register : hour_i4
   Register : hour_i3

                                   Page 16




Design:  top                                           Date:  02/25/21  14:42:35

GSR Usage (cont)
----------------
   Register : u_uart_recv/rxdata__i0
   Register : u_uart_recv/clk_cnt_3048__i0
   Register : u_uart_recv/uart_data__i0
   Register : u_uart_recv/rx_cnt_FSM_i0
   Register : u_uart_recv/rxdata__i1
   Register : u_uart_recv/rxdata__i2
   Register : u_uart_recv/rxdata__i3
   Register : u_uart_recv/rxdata__i4
   Register : u_uart_recv/rxdata__i5
   Register : u_uart_recv/rxdata__i6
   Register : u_uart_recv/rxdata__i7
   Register : u_uart_recv/uart_data__i7
   Register : u_uart_recv/uart_data__i6
   Register : u_uart_recv/uart_data__i5
   Register : u_uart_recv/uart_data__i4
   Register : u_uart_recv/uart_data__i3
   Register : u_uart_recv/uart_data__i2
   Register : u_uart_recv/uart_data__i1
   Register : u_uart_recv/clk_cnt_3048__i15
   Register : u_uart_recv/clk_cnt_3048__i14
   Register : u_uart_recv/clk_cnt_3048__i13
   Register : u_uart_recv/clk_cnt_3048__i12
   Register : u_uart_recv/clk_cnt_3048__i11
   Register : u_uart_recv/clk_cnt_3048__i10
   Register : u_uart_recv/clk_cnt_3048__i9
   Register : u_uart_recv/clk_cnt_3048__i8
   Register : u_uart_recv/clk_cnt_3048__i7
   Register : u_uart_recv/clk_cnt_3048__i6
   Register : u_uart_recv/clk_cnt_3048__i5
   Register : u_uart_recv/clk_cnt_3048__i4
   Register : u_uart_recv/clk_cnt_3048__i3
   Register : u_uart_recv/clk_cnt_3048__i2
   Register : u_uart_recv/clk_cnt_3048__i1
   Register : u_uart_recv/rx_cnt_FSM_i1
   Register : u_uart_recv/rx_cnt_FSM_i2
   Register : u_uart_recv/rx_cnt_FSM_i3
   Register : u_uart_recv/rx_cnt_FSM_i4
   Register : u_uart_recv/rx_cnt_FSM_i5
   Register : u_uart_recv/rx_cnt_FSM_i6
   Register : u_uart_recv/rx_cnt_FSM_i7
   Register : u_uart_recv/rx_cnt_FSM_i8
   Register : u_uart_recv/rx_cnt_FSM_i9
   Register : u_uart_recv/rx_cnt_FSM_i10
   Register : u_uart_recv/rx_cnt_FSM_i11
   Register : u_uart_recv/rx_cnt_FSM_i12
   Register : u_uart_recv/rx_cnt_FSM_i13
   Register : u_uart_recv/rx_cnt_FSM_i14
   Register : u_uart_recv/rx_cnt_FSM_i15
   Register : oled1/cnt_i0_i9
   Register : oled1/cnt_i0_i8
   Register : oled1/cnt_i0_i7
   Register : oled1/cnt_i0_i6
   Register : oled1/cnt_i0_i0
   Register : oled1/cnt_main_i0_i1
   Register : oled1/cnt_main_i0_i2
   Register : oled1/cnt_main_i0_i3

                                   Page 17




Design:  top                                           Date:  02/25/21  14:42:35

GSR Usage (cont)
----------------
   Register : oled1/num_3053__i1
   Register : oled1/num_3053__i3
   Register : oled1/num_3053__i4
   Register : oled1/num_3053__i5
   Register : oled1/num_3053__i6
   Register : oled1/cnt_i0_i1
   Register : oled1/cnt_i0_i2
   Register : oled1/cnt_main_i0_i4
   Register : oled1/cnt_i0_i3
   Register : oled1/cnt_init_i0_i1
   Register : oled1/cnt_i0_i11
   Register : oled1/cnt_init_i0_i2
   Register : oled1/cnt_init_i0_i3
   Register : oled1/cnt_i0_i4
   Register : oled1/cnt_main_i0_i0
   Register : oled1/cnt_init_i0_i4
   Register : oled1/state_i0_i2
   Register : oled1/cnt_scan_i0_i1
   Register : oled1/state_i0_i3
   Register : oled1/state_i0_i4
   Register : oled1/state_i0_i5
   Register : oled1/cnt_i0_i15
   Register : oled1/cnt_i0_i14
   Register : oled1/cnt_i0_i13
   Register : oled1/cnt_i0_i12
   Register : oled1/cnt_delay_i0_i0
   Register : oled1/char_i0_i0
   Register : oled1/x_ph_i0_i0
   Register : oled1/cnt_scan_i0_i2
   Register : oled1/cnt_scan_i0_i3
   Register : oled1/char_i0_i1
   Register : oled1/char_i0_i2
   Register : oled1/char_i0_i3
   Register : oled1/cnt_delay_i0_i1
   Register : oled1/cnt_delay_i0_i2
   Register : oled1/cnt_delay_i0_i3
   Register : oled1/cnt_delay_i0_i4
   Register : oled1/cnt_delay_i0_i5
   Register : oled1/cnt_delay_i0_i6
   Register : oled1/cnt_delay_i0_i7
   Register : oled1/cnt_delay_i0_i8
   Register : oled1/cnt_delay_i0_i9
   Register : oled1/cnt_delay_i0_i10
   Register : oled1/cnt_delay_i0_i11
   Register : oled1/cnt_delay_i0_i12
   Register : oled1/cnt_delay_i0_i13
   Register : oled1/cnt_delay_i0_i14
   Register : oled1/cnt_delay_i0_i15
   Register : oled1/cnt_write_i0_i1
   Register : oled1/cnt_write_i0_i2
   Register : oled1/cnt_write_i0_i0
   Register : oled1/cnt_write_i0_i3
   Register : oled1/cnt_write_i0_i4
   Register : oled1/x_ph_i0_i1
   Register : oled1/cnt_i0_i5
   Register : oled1/cnt_scan_i0_i0

                                   Page 18




Design:  top                                           Date:  02/25/21  14:42:35

GSR Usage (cont)
----------------
   Register : oled1/cnt_i0_i10
   Register : oled1/divide_1Hz/cnt_p_3054__i0
   Register : oled1/divide_1Hz/cnt_p_3054__i31
   Register : oled1/divide_1Hz/cnt_p_3054__i30
   Register : oled1/divide_1Hz/cnt_p_3054__i29
   Register : oled1/divide_1Hz/cnt_p_3054__i28
   Register : oled1/divide_1Hz/cnt_p_3054__i27
   Register : oled1/divide_1Hz/cnt_p_3054__i26
   Register : oled1/divide_1Hz/cnt_p_3054__i25
   Register : oled1/divide_1Hz/cnt_p_3054__i24
   Register : oled1/divide_1Hz/cnt_p_3054__i23
   Register : oled1/divide_1Hz/cnt_p_3054__i22
   Register : oled1/divide_1Hz/cnt_p_3054__i21
   Register : oled1/divide_1Hz/cnt_p_3054__i20
   Register : oled1/divide_1Hz/cnt_p_3054__i19
   Register : oled1/divide_1Hz/cnt_p_3054__i18
   Register : oled1/divide_1Hz/cnt_p_3054__i17
   Register : oled1/divide_1Hz/cnt_p_3054__i16
   Register : oled1/divide_1Hz/cnt_p_3054__i15
   Register : oled1/divide_1Hz/cnt_p_3054__i14
   Register : oled1/divide_1Hz/cnt_p_3054__i13
   Register : oled1/divide_1Hz/cnt_p_3054__i12
   Register : oled1/divide_1Hz/cnt_p_3054__i11
   Register : oled1/divide_1Hz/cnt_p_3054__i10
   Register : oled1/divide_1Hz/cnt_p_3054__i9
   Register : oled1/divide_1Hz/cnt_p_3054__i8
   Register : oled1/divide_1Hz/cnt_p_3054__i7
   Register : oled1/divide_1Hz/cnt_p_3054__i6
   Register : oled1/divide_1Hz/cnt_p_3054__i5
   Register : oled1/divide_1Hz/cnt_p_3054__i4
   Register : oled1/divide_1Hz/cnt_p_3054__i3
   Register : oled1/divide_1Hz/cnt_p_3054__i2
   Register : oled1/divide_1Hz/cnt_p_3054__i1
   Register : key_3/cnt_3043__i0
   Register : key_3/cnt_3043__i17
   Register : key_3/cnt_3043__i16
   Register : key_3/cnt_3043__i15
   Register : key_3/cnt_3043__i14
   Register : key_3/cnt_3043__i13
   Register : key_3/cnt_3043__i12
   Register : key_3/cnt_3043__i11
   Register : key_3/cnt_3043__i10
   Register : key_3/cnt_3043__i9
   Register : key_3/cnt_3043__i8
   Register : key_3/cnt_3043__i7
   Register : key_3/cnt_3043__i6
   Register : key_3/cnt_3043__i5
   Register : key_3/cnt_3043__i4
   Register : key_3/cnt_3043__i3
   Register : key_3/cnt_3043__i2
   Register : key_3/cnt_3043__i1
   Register : key_1/cnt_3041__i0
   Register : key_1/cnt_3041__i17
   Register : key_1/cnt_3041__i16
   Register : key_1/cnt_3041__i15
   Register : key_1/cnt_3041__i14

                                   Page 19




Design:  top                                           Date:  02/25/21  14:42:35

GSR Usage (cont)
----------------
   Register : key_1/cnt_3041__i13
   Register : key_1/cnt_3041__i12
   Register : key_1/cnt_3041__i11
   Register : key_1/cnt_3041__i10
   Register : key_1/cnt_3041__i9
   Register : key_1/cnt_3041__i8
   Register : key_1/cnt_3041__i7
   Register : key_1/cnt_3041__i6
   Register : key_1/cnt_3041__i5
   Register : key_1/cnt_3041__i4
   Register : key_1/cnt_3041__i3
   Register : key_1/cnt_3041__i2
   Register : key_1/cnt_3041__i1
   Register : hour_i2
   Register : hour_i1

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 63 MB
        


































                                   Page 20


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights
     reserved.
