
BMSV2-WM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000035dc  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08003764  08003764  00013764  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800379c  0800379c  0001379c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080037a0  080037a0  000137a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000008  20000000  080037a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020008  2**0
                  CONTENTS
  7 .bss          00004014  20000008  20000008  00020008  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  2000401c  2000401c  00020008  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 10 .debug_line   0000a12c  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0001c758  00000000  00000000  0002a164  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00004bed  00000000  00000000  000468bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000012f8  00000000  00000000  0004b4b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001608  00000000  00000000  0004c7a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    0000cd3d  00000000  00000000  0004ddb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00006523  00000000  00000000  0005aaed  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007e  00000000  00000000  00061010  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000357c  00000000  00000000  00061090  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000008 	.word	0x20000008
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800374c 	.word	0x0800374c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000000c 	.word	0x2000000c
 80001c4:	0800374c 	.word	0x0800374c

080001c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80001c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000200 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80001cc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80001ce:	e003      	b.n	80001d8 <LoopCopyDataInit>

080001d0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80001d0:	4b0c      	ldr	r3, [pc, #48]	; (8000204 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80001d2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80001d4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80001d6:	3104      	adds	r1, #4

080001d8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80001d8:	480b      	ldr	r0, [pc, #44]	; (8000208 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80001da:	4b0c      	ldr	r3, [pc, #48]	; (800020c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80001dc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80001de:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80001e0:	d3f6      	bcc.n	80001d0 <CopyDataInit>
  ldr  r2, =_sbss
 80001e2:	4a0b      	ldr	r2, [pc, #44]	; (8000210 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80001e4:	e002      	b.n	80001ec <LoopFillZerobss>

080001e6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80001e6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80001e8:	f842 3b04 	str.w	r3, [r2], #4

080001ec <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80001ec:	4b09      	ldr	r3, [pc, #36]	; (8000214 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80001ee:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80001f0:	d3f9      	bcc.n	80001e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80001f2:	f000 f813 	bl	800021c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80001f6:	f003 fa7b 	bl	80036f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80001fa:	f003 f80d 	bl	8003218 <main>
  bx  lr    
 80001fe:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000200:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8000204:	080037a4 	.word	0x080037a4
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000208:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800020c:	20000008 	.word	0x20000008
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8000210:	20000008 	.word	0x20000008
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000214:	2000401c 	.word	0x2000401c

08000218 <BusFault_Handler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000218:	e7fe      	b.n	8000218 <BusFault_Handler>
	...

0800021c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800021c:	490f      	ldr	r1, [pc, #60]	; (800025c <SystemInit+0x40>)
 800021e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8000222:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000226:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800022a:	4b0d      	ldr	r3, [pc, #52]	; (8000260 <SystemInit+0x44>)
 800022c:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800022e:	2000      	movs	r0, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000230:	f042 0201 	orr.w	r2, r2, #1
 8000234:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000236:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000238:	681a      	ldr	r2, [r3, #0]
 800023a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800023e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000242:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000244:	4a07      	ldr	r2, [pc, #28]	; (8000264 <SystemInit+0x48>)
 8000246:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000248:	681a      	ldr	r2, [r3, #0]
 800024a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800024e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000250:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000252:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000256:	608b      	str	r3, [r1, #8]
 8000258:	4770      	bx	lr
 800025a:	bf00      	nop
 800025c:	e000ed00 	.word	0xe000ed00
 8000260:	40023800 	.word	0x40023800
 8000264:	24003010 	.word	0x24003010

08000268 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000268:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800026a:	4b0b      	ldr	r3, [pc, #44]	; (8000298 <HAL_Init+0x30>)
 800026c:	681a      	ldr	r2, [r3, #0]
 800026e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000272:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8000274:	681a      	ldr	r2, [r3, #0]
 8000276:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800027a:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800027c:	681a      	ldr	r2, [r3, #0]
 800027e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000282:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000284:	2003      	movs	r0, #3
 8000286:	f000 fc39 	bl	8000afc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800028a:	2000      	movs	r0, #0
 800028c:	f003 f890 	bl	80033b0 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000290:	f003 f85e 	bl	8003350 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 8000294:	2000      	movs	r0, #0
 8000296:	bd08      	pop	{r3, pc}
 8000298:	40023c00 	.word	0x40023c00

0800029c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800029c:	4a02      	ldr	r2, [pc, #8]	; (80002a8 <HAL_IncTick+0xc>)
 800029e:	6813      	ldr	r3, [r2, #0]
 80002a0:	3301      	adds	r3, #1
 80002a2:	6013      	str	r3, [r2, #0]
 80002a4:	4770      	bx	lr
 80002a6:	bf00      	nop
 80002a8:	20003d84 	.word	0x20003d84

080002ac <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80002ac:	4b01      	ldr	r3, [pc, #4]	; (80002b4 <HAL_GetTick+0x8>)
 80002ae:	6818      	ldr	r0, [r3, #0]
}
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	20003d84 	.word	0x20003d84

080002b8 <HAL_ADC_Init>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80002b8:	b510      	push	{r4, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 80002ba:	4604      	mov	r4, r0
 80002bc:	2800      	cmp	r0, #0
 80002be:	f000 809e 	beq.w	80003fe <HAL_ADC_Init+0x146>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80002c2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80002c4:	b923      	cbnz	r3, 80002d0 <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80002c6:	6443      	str	r3, [r0, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80002c8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80002cc:	f002 fd44 	bl	8002d58 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80002d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80002d2:	06db      	lsls	r3, r3, #27
 80002d4:	f100 808e 	bmi.w	80003f4 <HAL_ADC_Init+0x13c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80002d8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80002da:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80002de:	f023 0302 	bic.w	r3, r3, #2
 80002e2:	f043 0302 	orr.w	r3, r3, #2
 80002e6:	6423      	str	r3, [r4, #64]	; 0x40
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80002e8:	4b46      	ldr	r3, [pc, #280]	; (8000404 <HAL_ADC_Init+0x14c>)
 80002ea:	685a      	ldr	r2, [r3, #4]
 80002ec:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80002f0:	605a      	str	r2, [r3, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80002f2:	6859      	ldr	r1, [r3, #4]
 80002f4:	6862      	ldr	r2, [r4, #4]
 80002f6:	430a      	orrs	r2, r1
 80002f8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80002fa:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80002fc:	6921      	ldr	r1, [r4, #16]
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
  ADC->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80002fe:	685a      	ldr	r2, [r3, #4]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000300:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
  ADC->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000302:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000306:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000308:	685a      	ldr	r2, [r3, #4]
 800030a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800030e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000310:	685a      	ldr	r2, [r3, #4]
 8000312:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000316:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000318:	6859      	ldr	r1, [r3, #4]
 800031a:	68a2      	ldr	r2, [r4, #8]
 800031c:	430a      	orrs	r2, r1
 800031e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000320:	689a      	ldr	r2, [r3, #8]
 8000322:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000326:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000328:	6899      	ldr	r1, [r3, #8]
 800032a:	68e2      	ldr	r2, [r4, #12]
 800032c:	430a      	orrs	r2, r1
 800032e:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000330:	4a35      	ldr	r2, [pc, #212]	; (8000408 <HAL_ADC_Init+0x150>)
 8000332:	4290      	cmp	r0, r2
 8000334:	d00e      	beq.n	8000354 <HAL_ADC_Init+0x9c>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000336:	6899      	ldr	r1, [r3, #8]
 8000338:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 800033c:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800033e:	689a      	ldr	r2, [r3, #8]
 8000340:	4302      	orrs	r2, r0
 8000342:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000344:	689a      	ldr	r2, [r3, #8]
 8000346:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800034a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800034c:	6899      	ldr	r1, [r3, #8]
 800034e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000350:	430a      	orrs	r2, r1
 8000352:	e006      	b.n	8000362 <HAL_ADC_Init+0xaa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000354:	689a      	ldr	r2, [r3, #8]
 8000356:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800035a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800035c:	689a      	ldr	r2, [r3, #8]
 800035e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000362:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000364:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8000366:	69a1      	ldr	r1, [r4, #24]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000368:	f022 0202 	bic.w	r2, r2, #2
 800036c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 800036e:	689a      	ldr	r2, [r3, #8]
 8000370:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8000374:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000376:	6a22      	ldr	r2, [r4, #32]
 8000378:	b19a      	cbz	r2, 80003a2 <HAL_ADC_Init+0xea>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800037a:	685a      	ldr	r2, [r3, #4]
 800037c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000380:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000382:	685a      	ldr	r2, [r3, #4]
 8000384:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8000388:	605a      	str	r2, [r3, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800038a:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 800038e:	fa92 f2a2 	rbit	r2, r2
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000392:	fab2 f182 	clz	r1, r2
 8000396:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000398:	6858      	ldr	r0, [r3, #4]
 800039a:	3a01      	subs	r2, #1
 800039c:	408a      	lsls	r2, r1
 800039e:	4302      	orrs	r2, r0
 80003a0:	e002      	b.n	80003a8 <HAL_ADC_Init+0xf0>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80003a2:	685a      	ldr	r2, [r3, #4]
 80003a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80003a8:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80003aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80003ac:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80003b0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80003b2:	69e2      	ldr	r2, [r4, #28]
 80003b4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80003b6:	3a01      	subs	r2, #1
 80003b8:	ea41 5202 	orr.w	r2, r1, r2, lsl #20
 80003bc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80003be:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 80003c0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80003c2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80003c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 80003c8:	689a      	ldr	r2, [r3, #8]
 80003ca:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 80003ce:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80003d0:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80003d2:	6961      	ldr	r1, [r4, #20]
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80003d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80003d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80003da:	689a      	ldr	r2, [r3, #8]
    
    /* Set ADC parameters */
    ADC_Init(hadc);
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80003dc:	2000      	movs	r0, #0
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80003de:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 80003e2:	609a      	str	r2, [r3, #8]
    
    /* Set ADC parameters */
    ADC_Init(hadc);
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80003e4:	6460      	str	r0, [r4, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80003e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80003e8:	f023 0303 	bic.w	r3, r3, #3
 80003ec:	f043 0301 	orr.w	r3, r3, #1
 80003f0:	6423      	str	r3, [r4, #64]	; 0x40
 80003f2:	e000      	b.n	80003f6 <HAL_ADC_Init+0x13e>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80003f4:	2001      	movs	r0, #1
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80003f6:	2300      	movs	r3, #0
 80003f8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80003fc:	bd10      	pop	{r4, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
  {
    return HAL_ERROR;
 80003fe:	2001      	movs	r0, #1
  /* Release Lock */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8000400:	bd10      	pop	{r4, pc}
 8000402:	bf00      	nop
 8000404:	40012300 	.word	0x40012300
 8000408:	0f000001 	.word	0x0f000001

0800040c <HAL_ADC_Start>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800040c:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 800040e:	2300      	movs	r3, #0
 8000410:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000412:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8000416:	2b01      	cmp	r3, #1
 8000418:	d04d      	beq.n	80004b6 <HAL_ADC_Start+0xaa>
 800041a:	2301      	movs	r3, #1
 800041c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000420:	6803      	ldr	r3, [r0, #0]
 8000422:	689a      	ldr	r2, [r3, #8]
 8000424:	07d1      	lsls	r1, r2, #31
 8000426:	d503      	bpl.n	8000430 <HAL_ADC_Start+0x24>
      counter--;
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000428:	689a      	ldr	r2, [r3, #8]
 800042a:	07d2      	lsls	r2, r2, #31
 800042c:	d412      	bmi.n	8000454 <HAL_ADC_Start+0x48>
 800042e:	e037      	b.n	80004a0 <HAL_ADC_Start+0x94>
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000430:	689a      	ldr	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000432:	4922      	ldr	r1, [pc, #136]	; (80004bc <HAL_ADC_Start+0xb0>)
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000434:	f042 0201 	orr.w	r2, r2, #1
 8000438:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800043a:	4a21      	ldr	r2, [pc, #132]	; (80004c0 <HAL_ADC_Start+0xb4>)
 800043c:	6812      	ldr	r2, [r2, #0]
 800043e:	fbb2 f2f1 	udiv	r2, r2, r1
 8000442:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    while(counter != 0U)
    {
      counter--;
 8000446:	9201      	str	r2, [sp, #4]
    __HAL_ADC_ENABLE(hadc);
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
    while(counter != 0U)
 8000448:	9a01      	ldr	r2, [sp, #4]
 800044a:	2a00      	cmp	r2, #0
 800044c:	d0ec      	beq.n	8000428 <HAL_ADC_Start+0x1c>
    {
      counter--;
 800044e:	9a01      	ldr	r2, [sp, #4]
 8000450:	3a01      	subs	r2, #1
 8000452:	e7f8      	b.n	8000446 <HAL_ADC_Start+0x3a>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8000454:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8000456:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800045a:	f022 0201 	bic.w	r2, r2, #1
 800045e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000462:	6402      	str	r2, [r0, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000464:	685a      	ldr	r2, [r3, #4]
 8000466:	0551      	lsls	r1, r2, #21
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000468:	bf41      	itttt	mi
 800046a:	6c02      	ldrmi	r2, [r0, #64]	; 0x40
 800046c:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8000470:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8000474:	6402      	strmi	r2, [r0, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000476:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8000478:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800047c:	bf1c      	itt	ne
 800047e:	6c42      	ldrne	r2, [r0, #68]	; 0x44
 8000480:	f022 0206 	bicne.w	r2, r2, #6
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000484:	6442      	str	r2, [r0, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000486:	2200      	movs	r2, #0
 8000488:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800048c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8000490:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8000492:	4a0c      	ldr	r2, [pc, #48]	; (80004c4 <HAL_ADC_Start+0xb8>)
 8000494:	6852      	ldr	r2, [r2, #4]
 8000496:	06d2      	lsls	r2, r2, #27
 8000498:	d004      	beq.n	80004a4 <HAL_ADC_Start+0x98>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800049a:	4a0b      	ldr	r2, [pc, #44]	; (80004c8 <HAL_ADC_Start+0xbc>)
 800049c:	4293      	cmp	r3, r2
 800049e:	d001      	beq.n	80004a4 <HAL_ADC_Start+0x98>
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80004a0:	2000      	movs	r0, #0
 80004a2:	e009      	b.n	80004b8 <HAL_ADC_Start+0xac>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80004a4:	6898      	ldr	r0, [r3, #8]
 80004a6:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 80004aa:	d1f9      	bne.n	80004a0 <HAL_ADC_Start+0x94>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80004ac:	689a      	ldr	r2, [r3, #8]
 80004ae:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80004b2:	609a      	str	r2, [r3, #8]
 80004b4:	e000      	b.n	80004b8 <HAL_ADC_Start+0xac>
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80004b6:	2002      	movs	r0, #2
    }
  }
  
  /* Return function status */
  return HAL_OK;
}
 80004b8:	b002      	add	sp, #8
 80004ba:	4770      	bx	lr
 80004bc:	000f4240 	.word	0x000f4240
 80004c0:	20000000 	.word	0x20000000
 80004c4:	40012300 	.word	0x40012300
 80004c8:	40012000 	.word	0x40012000

080004cc <HAL_ADC_GetValue>:
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80004cc:	6803      	ldr	r3, [r0, #0]
 80004ce:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 80004d0:	4770      	bx	lr

080004d2 <HAL_ADC_LevelOutOfWindowCallback>:
 80004d2:	4770      	bx	lr

080004d4 <HAL_ADC_ErrorCallback>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80004d4:	4770      	bx	lr

080004d6 <HAL_ADC_IRQHandler>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80004d6:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80004d8:	6803      	ldr	r3, [r0, #0]
 80004da:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80004dc:	685a      	ldr	r2, [r3, #4]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80004de:	078d      	lsls	r5, r1, #30
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80004e0:	4604      	mov	r4, r0
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80004e2:	d52b      	bpl.n	800053c <HAL_ADC_IRQHandler+0x66>
 80004e4:	0690      	lsls	r0, r2, #26
 80004e6:	d529      	bpl.n	800053c <HAL_ADC_IRQHandler+0x66>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80004e8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80004ea:	06d1      	lsls	r1, r2, #27
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80004ec:	bf5e      	ittt	pl
 80004ee:	6c22      	ldrpl	r2, [r4, #64]	; 0x40
 80004f0:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 80004f4:	6422      	strpl	r2, [r4, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80004f6:	689a      	ldr	r2, [r3, #8]
 80004f8:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 80004fc:	d117      	bne.n	800052e <HAL_ADC_IRQHandler+0x58>
 80004fe:	69a2      	ldr	r2, [r4, #24]
 8000500:	b9aa      	cbnz	r2, 800052e <HAL_ADC_IRQHandler+0x58>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8000502:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8000504:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 8000508:	d002      	beq.n	8000510 <HAL_ADC_IRQHandler+0x3a>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800050a:	689a      	ldr	r2, [r3, #8]
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800050c:	0552      	lsls	r2, r2, #21
 800050e:	d40e      	bmi.n	800052e <HAL_ADC_IRQHandler+0x58>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000510:	685a      	ldr	r2, [r3, #4]
 8000512:	f022 0220 	bic.w	r2, r2, #32
 8000516:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8000518:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800051a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800051e:	6423      	str	r3, [r4, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000520:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000522:	04db      	lsls	r3, r3, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000524:	bf5e      	ittt	pl
 8000526:	6c23      	ldrpl	r3, [r4, #64]	; 0x40
 8000528:	f043 0301 	orrpl.w	r3, r3, #1
 800052c:	6423      	strpl	r3, [r4, #64]	; 0x40
      }
    }
    
    /* Conversion complete callback */ 
    HAL_ADC_ConvCpltCallback(hadc);
 800052e:	4620      	mov	r0, r4
 8000530:	f002 fb66 	bl	8002c00 <HAL_ADC_ConvCpltCallback>
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000534:	6823      	ldr	r3, [r4, #0]
 8000536:	f06f 0212 	mvn.w	r2, #18
 800053a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800053c:	6823      	ldr	r3, [r4, #0]
 800053e:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8000540:	685a      	ldr	r2, [r3, #4]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8000542:	074d      	lsls	r5, r1, #29
 8000544:	d532      	bpl.n	80005ac <HAL_ADC_IRQHandler+0xd6>
 8000546:	0610      	lsls	r0, r2, #24
 8000548:	d530      	bpl.n	80005ac <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800054a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800054c:	06d1      	lsls	r1, r2, #27
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800054e:	bf5e      	ittt	pl
 8000550:	6c22      	ldrpl	r2, [r4, #64]	; 0x40
 8000552:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 8000556:	6422      	strpl	r2, [r4, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8000558:	689a      	ldr	r2, [r3, #8]
 800055a:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 800055e:	d11e      	bne.n	800059e <HAL_ADC_IRQHandler+0xc8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8000560:	6b9a      	ldr	r2, [r3, #56]	; 0x38

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8000562:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8000566:	d002      	beq.n	800056e <HAL_ADC_IRQHandler+0x98>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8000568:	689a      	ldr	r2, [r3, #8]
    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800056a:	0552      	lsls	r2, r2, #21
 800056c:	d417      	bmi.n	800059e <HAL_ADC_IRQHandler+0xc8>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800056e:	685a      	ldr	r2, [r3, #4]
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8000570:	0555      	lsls	r5, r2, #21
 8000572:	d414      	bmi.n	800059e <HAL_ADC_IRQHandler+0xc8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8000574:	689a      	ldr	r2, [r3, #8]
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8000576:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 800057a:	d110      	bne.n	800059e <HAL_ADC_IRQHandler+0xc8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800057c:	69a2      	ldr	r2, [r4, #24]
 800057e:	b972      	cbnz	r2, 800059e <HAL_ADC_IRQHandler+0xc8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000580:	685a      	ldr	r2, [r3, #4]
 8000582:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000586:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8000588:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800058a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800058e:	6423      	str	r3, [r4, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000590:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000592:	05d8      	lsls	r0, r3, #23
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000594:	bf5e      	ittt	pl
 8000596:	6c23      	ldrpl	r3, [r4, #64]	; 0x40
 8000598:	f043 0301 	orrpl.w	r3, r3, #1
 800059c:	6423      	strpl	r3, [r4, #64]	; 0x40
      }
    }

    /* Conversion complete callback */ 
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800059e:	4620      	mov	r0, r4
 80005a0:	f000 f8c4 	bl	800072c <HAL_ADCEx_InjectedConvCpltCallback>
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80005a4:	6823      	ldr	r3, [r4, #0]
 80005a6:	f06f 020c 	mvn.w	r2, #12
 80005aa:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80005ac:	6823      	ldr	r3, [r4, #0]
 80005ae:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80005b0:	685a      	ldr	r2, [r3, #4]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80005b2:	07c9      	lsls	r1, r1, #31
 80005b4:	d50f      	bpl.n	80005d6 <HAL_ADC_IRQHandler+0x100>
 80005b6:	0655      	lsls	r5, r2, #25
 80005b8:	d50d      	bpl.n	80005d6 <HAL_ADC_IRQHandler+0x100>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	07d8      	lsls	r0, r3, #31
 80005be:	d50a      	bpl.n	80005d6 <HAL_ADC_IRQHandler+0x100>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80005c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80005c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80005c6:	6423      	str	r3, [r4, #64]	; 0x40
      
      /* Level out of window callback */ 
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80005c8:	4620      	mov	r0, r4
 80005ca:	f7ff ff82 	bl	80004d2 <HAL_ADC_LevelOutOfWindowCallback>
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80005ce:	6823      	ldr	r3, [r4, #0]
 80005d0:	f06f 0201 	mvn.w	r2, #1
 80005d4:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80005d6:	6823      	ldr	r3, [r4, #0]
 80005d8:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80005da:	685a      	ldr	r2, [r3, #4]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80005dc:	0689      	lsls	r1, r1, #26
 80005de:	d50d      	bpl.n	80005fc <HAL_ADC_IRQHandler+0x126>
 80005e0:	0152      	lsls	r2, r2, #5
 80005e2:	d50b      	bpl.n	80005fc <HAL_ADC_IRQHandler+0x126>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80005e4:	6c62      	ldr	r2, [r4, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80005e6:	f06f 0520 	mvn.w	r5, #32
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80005ea:	f042 0202 	orr.w	r2, r2, #2
 80005ee:	6462      	str	r2, [r4, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
    
    /* Error callback */ 
    HAL_ADC_ErrorCallback(hadc);
 80005f0:	4620      	mov	r0, r4
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80005f2:	601d      	str	r5, [r3, #0]
    
    /* Error callback */ 
    HAL_ADC_ErrorCallback(hadc);
 80005f4:	f7ff ff6e 	bl	80004d4 <HAL_ADC_ErrorCallback>
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80005f8:	6823      	ldr	r3, [r4, #0]
 80005fa:	601d      	str	r5, [r3, #0]
 80005fc:	bd38      	pop	{r3, r4, r5, pc}
	...

08000600 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig: ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000600:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 8000602:	2300      	movs	r3, #0
 8000604:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000606:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800060a:	2b01      	cmp	r3, #1
 800060c:	d069      	beq.n	80006e2 <HAL_ADC_ConfigChannel+0xe2>
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800060e:	680d      	ldr	r5, [r1, #0]
 8000610:	6804      	ldr	r4, [r0, #0]
 8000612:	688f      	ldr	r7, [r1, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000614:	2301      	movs	r3, #1
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8000616:	2d09      	cmp	r5, #9
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000618:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 800061c:	b2ae      	uxth	r6, r5
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800061e:	d910      	bls.n	8000642 <HAL_ADC_ConfigChannel+0x42>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8000620:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 8000624:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 8000628:	f1a2 031e 	sub.w	r3, r2, #30
 800062c:	2207      	movs	r2, #7
 800062e:	409a      	lsls	r2, r3
 8000630:	ea2e 0202 	bic.w	r2, lr, r2
 8000634:	60e2      	str	r2, [r4, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8000636:	68e2      	ldr	r2, [r4, #12]
 8000638:	fa07 f303 	lsl.w	r3, r7, r3
 800063c:	4313      	orrs	r3, r2
 800063e:	60e3      	str	r3, [r4, #12]
 8000640:	e00e      	b.n	8000660 <HAL_ADC_ConfigChannel+0x60>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8000642:	6922      	ldr	r2, [r4, #16]
 8000644:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8000648:	f04f 0e07 	mov.w	lr, #7
 800064c:	fa0e fe03 	lsl.w	lr, lr, r3
 8000650:	ea22 020e 	bic.w	r2, r2, lr
 8000654:	6122      	str	r2, [r4, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8000656:	6922      	ldr	r2, [r4, #16]
 8000658:	fa07 f303 	lsl.w	r3, r7, r3
 800065c:	4313      	orrs	r3, r2
 800065e:	6123      	str	r3, [r4, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000660:	684b      	ldr	r3, [r1, #4]
 8000662:	2b06      	cmp	r3, #6
 8000664:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8000668:	d80d      	bhi.n	8000686 <HAL_ADC_ConfigChannel+0x86>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800066a:	4413      	add	r3, r2
 800066c:	6b67      	ldr	r7, [r4, #52]	; 0x34
 800066e:	1f59      	subs	r1, r3, #5
 8000670:	231f      	movs	r3, #31
 8000672:	408b      	lsls	r3, r1
 8000674:	ea27 0303 	bic.w	r3, r7, r3
 8000678:	6363      	str	r3, [r4, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800067a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800067c:	fa06 f101 	lsl.w	r1, r6, r1
 8000680:	4311      	orrs	r1, r2
 8000682:	6361      	str	r1, [r4, #52]	; 0x34
 8000684:	e01d      	b.n	80006c2 <HAL_ADC_ConfigChannel+0xc2>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000686:	2b0c      	cmp	r3, #12
 8000688:	d80e      	bhi.n	80006a8 <HAL_ADC_ConfigChannel+0xa8>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800068a:	4413      	add	r3, r2
 800068c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800068e:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 8000692:	231f      	movs	r3, #31
 8000694:	4093      	lsls	r3, r2
 8000696:	ea21 0303 	bic.w	r3, r1, r3
 800069a:	6323      	str	r3, [r4, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800069c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800069e:	fa06 f202 	lsl.w	r2, r6, r2
 80006a2:	431a      	orrs	r2, r3
 80006a4:	6322      	str	r2, [r4, #48]	; 0x30
 80006a6:	e00c      	b.n	80006c2 <HAL_ADC_ConfigChannel+0xc2>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80006a8:	4413      	add	r3, r2
 80006aa:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80006ac:	3b41      	subs	r3, #65	; 0x41
 80006ae:	221f      	movs	r2, #31
 80006b0:	409a      	lsls	r2, r3
 80006b2:	ea27 0202 	bic.w	r2, r7, r2
 80006b6:	62e2      	str	r2, [r4, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80006b8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80006ba:	fa06 f203 	lsl.w	r2, r6, r3
 80006be:	430a      	orrs	r2, r1
 80006c0:	62e2      	str	r2, [r4, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80006c2:	4b16      	ldr	r3, [pc, #88]	; (800071c <HAL_ADC_ConfigChannel+0x11c>)
 80006c4:	429c      	cmp	r4, r3
 80006c6:	d004      	beq.n	80006d2 <HAL_ADC_ConfigChannel+0xd2>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80006c8:	2300      	movs	r3, #0
 80006ca:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80006ce:	4618      	mov	r0, r3
 80006d0:	e022      	b.n	8000718 <HAL_ADC_ConfigChannel+0x118>
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80006d2:	2d12      	cmp	r5, #18
 80006d4:	d107      	bne.n	80006e6 <HAL_ADC_ConfigChannel+0xe6>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80006d6:	4a12      	ldr	r2, [pc, #72]	; (8000720 <HAL_ADC_ConfigChannel+0x120>)
 80006d8:	6853      	ldr	r3, [r2, #4]
 80006da:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80006de:	6053      	str	r3, [r2, #4]
 80006e0:	e001      	b.n	80006e6 <HAL_ADC_ConfigChannel+0xe6>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80006e2:	2002      	movs	r0, #2
 80006e4:	e018      	b.n	8000718 <HAL_ADC_ConfigChannel+0x118>
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80006e6:	f1a5 0310 	sub.w	r3, r5, #16
 80006ea:	2b01      	cmp	r3, #1
 80006ec:	d8ec      	bhi.n	80006c8 <HAL_ADC_ConfigChannel+0xc8>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80006ee:	4a0c      	ldr	r2, [pc, #48]	; (8000720 <HAL_ADC_ConfigChannel+0x120>)
 80006f0:	6853      	ldr	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80006f2:	2d10      	cmp	r5, #16
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80006f4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80006f8:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80006fa:	d1e5      	bne.n	80006c8 <HAL_ADC_ConfigChannel+0xc8>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80006fc:	4b09      	ldr	r3, [pc, #36]	; (8000724 <HAL_ADC_ConfigChannel+0x124>)
 80006fe:	4a0a      	ldr	r2, [pc, #40]	; (8000728 <HAL_ADC_ConfigChannel+0x128>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	fbb3 f2f2 	udiv	r2, r3, r2
 8000706:	230a      	movs	r3, #10
 8000708:	4353      	muls	r3, r2
      while(counter != 0U)
      {
        counter--;
 800070a:	9301      	str	r3, [sp, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
      while(counter != 0U)
 800070c:	9b01      	ldr	r3, [sp, #4]
 800070e:	2b00      	cmp	r3, #0
 8000710:	d0da      	beq.n	80006c8 <HAL_ADC_ConfigChannel+0xc8>
      {
        counter--;
 8000712:	9b01      	ldr	r3, [sp, #4]
 8000714:	3b01      	subs	r3, #1
 8000716:	e7f8      	b.n	800070a <HAL_ADC_ConfigChannel+0x10a>
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return HAL_OK;
}
 8000718:	b003      	add	sp, #12
 800071a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800071c:	40012000 	.word	0x40012000
 8000720:	40012300 	.word	0x40012300
 8000724:	20000000 	.word	0x20000000
 8000728:	000f4240 	.word	0x000f4240

0800072c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800072c:	4770      	bx	lr

0800072e <HAL_CAN_Init>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef* hcan)
{
 800072e:	b570      	push	{r4, r5, r6, lr}
  uint32_t InitStatus = 3U;
  uint32_t tickstart = 0U;
  
  /* Check CAN handle */
  if(hcan == NULL)
 8000730:	4604      	mov	r4, r0
 8000732:	2800      	cmp	r0, #0
 8000734:	f000 808f 	beq.w	8000856 <HAL_CAN_Init+0x128>
  assert_param(IS_CAN_BS1(hcan->Init.BS1));
  assert_param(IS_CAN_BS2(hcan->Init.BS2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));
  

  if(hcan->State == HAL_CAN_STATE_RESET)
 8000738:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800073c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000740:	b91b      	cbnz	r3, 800074a <HAL_CAN_Init+0x1c>
  {    
    /* Allocate lock resource and initialize it */
    hcan->Lock = HAL_UNLOCKED;
 8000742:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
    /* Init the low level hardware */
    HAL_CAN_MspInit(hcan);
 8000746:	f002 fb75 	bl	8002e34 <HAL_CAN_MspInit>
  }
  
  /* Initialize the CAN state*/
  hcan->State = HAL_CAN_STATE_BUSY;
 800074a:	2302      	movs	r3, #2
 800074c:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  
  /* Exit from sleep mode */
  hcan->Instance->MCR &= (~(uint32_t)CAN_MCR_SLEEP);
 8000750:	6823      	ldr	r3, [r4, #0]
 8000752:	681a      	ldr	r2, [r3, #0]
 8000754:	f022 0202 	bic.w	r2, r2, #2
 8000758:	601a      	str	r2, [r3, #0]

  /* Request initialisation */
  hcan->Instance->MCR |= CAN_MCR_INRQ ;
 800075a:	681a      	ldr	r2, [r3, #0]
 800075c:	f042 0201 	orr.w	r2, r2, #1
 8000760:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8000762:	f7ff fda3 	bl	80002ac <HAL_GetTick>
 8000766:	4606      	mov	r6, r0

  /* Wait the acknowledge */
  while((hcan->Instance->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
 8000768:	6823      	ldr	r3, [r4, #0]
 800076a:	685a      	ldr	r2, [r3, #4]
 800076c:	f012 0501 	ands.w	r5, r2, #1
 8000770:	d10a      	bne.n	8000788 <HAL_CAN_Init+0x5a>
  {
    if((HAL_GetTick() - tickstart ) > CAN_TIMEOUT_VALUE)
 8000772:	f7ff fd9b 	bl	80002ac <HAL_GetTick>
 8000776:	1b80      	subs	r0, r0, r6
 8000778:	280a      	cmp	r0, #10
 800077a:	d9f5      	bls.n	8000768 <HAL_CAN_Init+0x3a>
    {
      hcan->State= HAL_CAN_STATE_TIMEOUT;
 800077c:	2003      	movs	r0, #3
 800077e:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
      /* Process unlocked */
      __HAL_UNLOCK(hcan);
 8000782:	f884 5039 	strb.w	r5, [r4, #57]	; 0x39
      return HAL_TIMEOUT;
 8000786:	bd70      	pop	{r4, r5, r6, pc}
    }
  }

  /* Check acknowledge */
  if ((hcan->Instance->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
 8000788:	685a      	ldr	r2, [r3, #4]
 800078a:	07d1      	lsls	r1, r2, #31
 800078c:	d560      	bpl.n	8000850 <HAL_CAN_Init+0x122>
    InitStatus = CAN_INITSTATUS_FAILED;
  }
  else 
  {
    /* Set the time triggered communication mode */
    if (hcan->Init.TTCM == ENABLE)
 800078e:	69a2      	ldr	r2, [r4, #24]
 8000790:	2a01      	cmp	r2, #1
    {
      hcan->Instance->MCR |= CAN_MCR_TTCM;
 8000792:	681a      	ldr	r2, [r3, #0]
 8000794:	bf0c      	ite	eq
 8000796:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
    }
    else
    {
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_TTCM;
 800079a:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 800079e:	601a      	str	r2, [r3, #0]
    }

    /* Set the automatic bus-off management */
    if (hcan->Init.ABOM == ENABLE)
 80007a0:	69e2      	ldr	r2, [r4, #28]
 80007a2:	2a01      	cmp	r2, #1
    {
      hcan->Instance->MCR |= CAN_MCR_ABOM;
 80007a4:	681a      	ldr	r2, [r3, #0]
 80007a6:	bf0c      	ite	eq
 80007a8:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
    }
    else
    {
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_ABOM;
 80007ac:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 80007b0:	601a      	str	r2, [r3, #0]
    }

    /* Set the automatic wake-up mode */
    if (hcan->Init.AWUM == ENABLE)
 80007b2:	6a22      	ldr	r2, [r4, #32]
 80007b4:	2a01      	cmp	r2, #1
    {
      hcan->Instance->MCR |= CAN_MCR_AWUM;
 80007b6:	681a      	ldr	r2, [r3, #0]
 80007b8:	bf0c      	ite	eq
 80007ba:	f042 0220 	orreq.w	r2, r2, #32
    }
    else
    {
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_AWUM;
 80007be:	f022 0220 	bicne.w	r2, r2, #32
 80007c2:	601a      	str	r2, [r3, #0]
    }

    /* Set the no automatic retransmission */
    if (hcan->Init.NART == ENABLE)
 80007c4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80007c6:	2a01      	cmp	r2, #1
    {
      hcan->Instance->MCR |= CAN_MCR_NART;
 80007c8:	681a      	ldr	r2, [r3, #0]
 80007ca:	bf0c      	ite	eq
 80007cc:	f042 0210 	orreq.w	r2, r2, #16
    }
    else
    {
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_NART;
 80007d0:	f022 0210 	bicne.w	r2, r2, #16
 80007d4:	601a      	str	r2, [r3, #0]
    }

    /* Set the receive FIFO locked mode */
    if (hcan->Init.RFLM == ENABLE)
 80007d6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80007d8:	2a01      	cmp	r2, #1
    {
      hcan->Instance->MCR |= CAN_MCR_RFLM;
 80007da:	681a      	ldr	r2, [r3, #0]
 80007dc:	bf0c      	ite	eq
 80007de:	f042 0208 	orreq.w	r2, r2, #8
    }
    else
    {
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_RFLM;
 80007e2:	f022 0208 	bicne.w	r2, r2, #8
 80007e6:	601a      	str	r2, [r3, #0]
    }

    /* Set the transmit FIFO priority */
    if (hcan->Init.TXFP == ENABLE)
 80007e8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80007ea:	2a01      	cmp	r2, #1
    {
      hcan->Instance->MCR |= CAN_MCR_TXFP;
 80007ec:	681a      	ldr	r2, [r3, #0]
 80007ee:	bf0c      	ite	eq
 80007f0:	f042 0204 	orreq.w	r2, r2, #4
    }
    else
    {
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_TXFP;
 80007f4:	f022 0204 	bicne.w	r2, r2, #4
 80007f8:	601a      	str	r2, [r3, #0]

    /* Set the bit timing register */
    hcan->Instance->BTR = (uint32_t)((uint32_t)hcan->Init.Mode) | \
                ((uint32_t)hcan->Init.SJW) | \
                ((uint32_t)hcan->Init.BS1) | \
                ((uint32_t)hcan->Init.BS2) | \
 80007fa:	68e2      	ldr	r2, [r4, #12]
 80007fc:	68a1      	ldr	r1, [r4, #8]
 80007fe:	4311      	orrs	r1, r2
 8000800:	6922      	ldr	r2, [r4, #16]
 8000802:	4311      	orrs	r1, r2
 8000804:	6962      	ldr	r2, [r4, #20]
 8000806:	4311      	orrs	r1, r2
 8000808:	6862      	ldr	r2, [r4, #4]
 800080a:	3a01      	subs	r2, #1
 800080c:	430a      	orrs	r2, r1
    {
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_TXFP;
    }

    /* Set the bit timing register */
    hcan->Instance->BTR = (uint32_t)((uint32_t)hcan->Init.Mode) | \
 800080e:	61da      	str	r2, [r3, #28]
                ((uint32_t)hcan->Init.BS1) | \
                ((uint32_t)hcan->Init.BS2) | \
               ((uint32_t)hcan->Init.Prescaler - 1U);

    /* Request leave initialisation */
    hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_INRQ;
 8000810:	681a      	ldr	r2, [r3, #0]
 8000812:	f022 0201 	bic.w	r2, r2, #1
 8000816:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000818:	f7ff fd48 	bl	80002ac <HAL_GetTick>
 800081c:	4605      	mov	r5, r0

   /* Wait the acknowledge */
   while((hcan->Instance->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 800081e:	6823      	ldr	r3, [r4, #0]
 8000820:	685a      	ldr	r2, [r3, #4]
 8000822:	07d2      	lsls	r2, r2, #31
 8000824:	d50b      	bpl.n	800083e <HAL_CAN_Init+0x110>
   {
    if((HAL_GetTick() - tickstart ) > CAN_TIMEOUT_VALUE)
 8000826:	f7ff fd41 	bl	80002ac <HAL_GetTick>
 800082a:	1b40      	subs	r0, r0, r5
 800082c:	280a      	cmp	r0, #10
 800082e:	d9f6      	bls.n	800081e <HAL_CAN_Init+0xf0>
     {
       hcan->State= HAL_CAN_STATE_TIMEOUT;
 8000830:	2003      	movs	r0, #3
       /* Process unlocked */
       __HAL_UNLOCK(hcan);
 8000832:	2300      	movs	r3, #0
   /* Wait the acknowledge */
   while((hcan->Instance->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
   {
    if((HAL_GetTick() - tickstart ) > CAN_TIMEOUT_VALUE)
     {
       hcan->State= HAL_CAN_STATE_TIMEOUT;
 8000834:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
       /* Process unlocked */
       __HAL_UNLOCK(hcan);
 8000838:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
       return HAL_TIMEOUT;
 800083c:	bd70      	pop	{r4, r5, r6, pc}
     }
   }

    /* Check acknowledged */
    if ((hcan->Instance->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 800083e:	6858      	ldr	r0, [r3, #4]
 8000840:	f010 0001 	ands.w	r0, r0, #1
 8000844:	d104      	bne.n	8000850 <HAL_CAN_Init+0x122>
  {
    /* Set CAN error code to none */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
    
    /* Initialize the CAN state */
    hcan->State = HAL_CAN_STATE_READY;
 8000846:	2301      	movs	r3, #1
  }
 
  if(InitStatus == CAN_INITSTATUS_SUCCESS)
  {
    /* Set CAN error code to none */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000848:	63e0      	str	r0, [r4, #60]	; 0x3c
    
    /* Initialize the CAN state */
    hcan->State = HAL_CAN_STATE_READY;
 800084a:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  
    /* Return function status */
    return HAL_OK;
 800084e:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    /* Initialize the CAN state */
    hcan->State = HAL_CAN_STATE_ERROR;
 8000850:	2304      	movs	r3, #4
 8000852:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    
    /* Return function status */
    return HAL_ERROR;
 8000856:	2001      	movs	r0, #1
  }
}
 8000858:	bd70      	pop	{r4, r5, r6, pc}

0800085a <HAL_CAN_TxCpltCallback>:
 800085a:	4770      	bx	lr

0800085c <HAL_CAN_RxCpltCallback>:
 800085c:	4770      	bx	lr

0800085e <CAN_Receive_IT>:
  * @param  FIFONumber: Specify the FIFO number    
  * @retval HAL status
  * @retval None
  */
static HAL_StatusTypeDef CAN_Receive_IT(CAN_HandleTypeDef* hcan, uint8_t FIFONumber)
{
 800085e:	b538      	push	{r3, r4, r5, lr}
  /* Get the Id */
  hcan->pRxMsg->IDE = (uint8_t)0x04U & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 8000860:	6804      	ldr	r4, [r0, #0]
 8000862:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8000864:	eb04 1301 	add.w	r3, r4, r1, lsl #4
 8000868:	f8d3 51b0 	ldr.w	r5, [r3, #432]	; 0x1b0
 800086c:	f005 0504 	and.w	r5, r5, #4
 8000870:	6095      	str	r5, [r2, #8]
  if (hcan->pRxMsg->IDE == CAN_ID_STD)
 8000872:	b925      	cbnz	r5, 800087e <CAN_Receive_IT+0x20>
  {
    hcan->pRxMsg->StdId = (uint32_t)0x000007FFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 21U);
 8000874:	f8d3 51b0 	ldr.w	r5, [r3, #432]	; 0x1b0
 8000878:	0d6d      	lsrs	r5, r5, #21
 800087a:	6015      	str	r5, [r2, #0]
 800087c:	e003      	b.n	8000886 <CAN_Receive_IT+0x28>
  }
  else
  {
    hcan->pRxMsg->ExtId = (uint32_t)0x1FFFFFFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 3U);
 800087e:	f8d3 51b0 	ldr.w	r5, [r3, #432]	; 0x1b0
 8000882:	08ed      	lsrs	r5, r5, #3
 8000884:	6055      	str	r5, [r2, #4]
  }
  
  hcan->pRxMsg->RTR = (uint8_t)0x02U & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 8000886:	f8d3 51b0 	ldr.w	r5, [r3, #432]	; 0x1b0
 800088a:	f005 0502 	and.w	r5, r5, #2
 800088e:	60d5      	str	r5, [r2, #12]
  /* Get the DLC */
  hcan->pRxMsg->DLC = (uint8_t)0x0FU & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR;
 8000890:	f8d3 51b4 	ldr.w	r5, [r3, #436]	; 0x1b4
  /* Get the FIFONumber */
  hcan->pRxMsg->FIFONumber = FIFONumber;
 8000894:	6211      	str	r1, [r2, #32]
    hcan->pRxMsg->ExtId = (uint32_t)0x1FFFFFFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 3U);
  }
  
  hcan->pRxMsg->RTR = (uint8_t)0x02U & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
  /* Get the DLC */
  hcan->pRxMsg->DLC = (uint8_t)0x0FU & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR;
 8000896:	f005 050f 	and.w	r5, r5, #15
 800089a:	6115      	str	r5, [r2, #16]
  /* Get the FIFONumber */
  hcan->pRxMsg->FIFONumber = FIFONumber;
  /* Get the FMI */
  hcan->pRxMsg->FMI = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDTR >> 8U);
 800089c:	f8d3 31b4 	ldr.w	r3, [r3, #436]	; 0x1b4
 80008a0:	f3c3 2307 	ubfx	r3, r3, #8, #8
 80008a4:	61d3      	str	r3, [r2, #28]
  /* Get the data field */
  hcan->pRxMsg->Data[0U] = (uint8_t)0xFFU & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR;
 80008a6:	010b      	lsls	r3, r1, #4
 80008a8:	441c      	add	r4, r3
 80008aa:	f8d4 41b8 	ldr.w	r4, [r4, #440]	; 0x1b8
 80008ae:	7514      	strb	r4, [r2, #20]
  hcan->pRxMsg->Data[1U] = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 8U);
 80008b0:	6802      	ldr	r2, [r0, #0]
 80008b2:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80008b4:	441a      	add	r2, r3
 80008b6:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80008ba:	0a12      	lsrs	r2, r2, #8
 80008bc:	7562      	strb	r2, [r4, #21]
  hcan->pRxMsg->Data[2U] = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 16U);
 80008be:	6802      	ldr	r2, [r0, #0]
 80008c0:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80008c2:	441a      	add	r2, r3
 80008c4:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80008c8:	0c12      	lsrs	r2, r2, #16
 80008ca:	75a2      	strb	r2, [r4, #22]
  hcan->pRxMsg->Data[3U] = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 24U);
 80008cc:	6802      	ldr	r2, [r0, #0]
 80008ce:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80008d0:	441a      	add	r2, r3
 80008d2:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80008d6:	0e12      	lsrs	r2, r2, #24
 80008d8:	75e2      	strb	r2, [r4, #23]
  hcan->pRxMsg->Data[4U] = (uint8_t)0xFFU & hcan->Instance->sFIFOMailBox[FIFONumber].RDHR;
 80008da:	6802      	ldr	r2, [r0, #0]
 80008dc:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80008de:	441a      	add	r2, r3
 80008e0:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80008e4:	7622      	strb	r2, [r4, #24]
  hcan->pRxMsg->Data[5U] = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 8U);
 80008e6:	6802      	ldr	r2, [r0, #0]
 80008e8:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80008ea:	441a      	add	r2, r3
 80008ec:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80008f0:	0a12      	lsrs	r2, r2, #8
 80008f2:	7662      	strb	r2, [r4, #25]
  hcan->pRxMsg->Data[6U] = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 16U);
 80008f4:	6802      	ldr	r2, [r0, #0]
 80008f6:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80008f8:	441a      	add	r2, r3
 80008fa:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80008fe:	0c12      	lsrs	r2, r2, #16
 8000900:	76a2      	strb	r2, [r4, #26]
  hcan->pRxMsg->Data[7U] = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 24U);
 8000902:	6804      	ldr	r4, [r0, #0]
 8000904:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8000906:	4423      	add	r3, r4
 8000908:	f8d3 31bc 	ldr.w	r3, [r3, #444]	; 0x1bc
 800090c:	0e1b      	lsrs	r3, r3, #24
 800090e:	76d3      	strb	r3, [r2, #27]
 8000910:	6803      	ldr	r3, [r0, #0]
 8000912:	2220      	movs	r2, #32
  /* Release the FIFO */
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8000914:	b921      	cbnz	r1, 8000920 <CAN_Receive_IT+0xc2>
  {
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO0);
 8000916:	60da      	str	r2, [r3, #12]
    
    /* Disable FIFO 0 message pending Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FMP0);
 8000918:	695a      	ldr	r2, [r3, #20]
 800091a:	f022 0202 	bic.w	r2, r2, #2
 800091e:	e003      	b.n	8000928 <CAN_Receive_IT+0xca>
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO1);
 8000920:	611a      	str	r2, [r3, #16]
    
    /* Disable FIFO 1 message pending Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FMP1);
 8000922:	695a      	ldr	r2, [r3, #20]
 8000924:	f022 0210 	bic.w	r2, r2, #16
 8000928:	615a      	str	r2, [r3, #20]
  }
  
  if(hcan->State == HAL_CAN_STATE_BUSY_RX)
 800092a:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 800092e:	2a22      	cmp	r2, #34	; 0x22
 8000930:	d113      	bne.n	800095a <CAN_Receive_IT+0xfc>
  {   
    /* Disable Error warning Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG);
 8000932:	695a      	ldr	r2, [r3, #20]
 8000934:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000938:	615a      	str	r2, [r3, #20]
    
    /* Disable Error passive Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EPV);
 800093a:	695a      	ldr	r2, [r3, #20]
 800093c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000940:	615a      	str	r2, [r3, #20]
    
    /* Disable Bus-off Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_BOF);
 8000942:	695a      	ldr	r2, [r3, #20]
 8000944:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000948:	615a      	str	r2, [r3, #20]
    
    /* Disable Last error code Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_LEC);
 800094a:	695a      	ldr	r2, [r3, #20]
 800094c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000950:	615a      	str	r2, [r3, #20]
    
    /* Disable Error Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_ERR);
 8000952:	695a      	ldr	r2, [r3, #20]
 8000954:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000958:	615a      	str	r2, [r3, #20]
  }
  
  if(hcan->State == HAL_CAN_STATE_BUSY_TX_RX) 
 800095a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800095e:	2b32      	cmp	r3, #50	; 0x32
  {
    /* Disable CAN state */
    hcan->State = HAL_CAN_STATE_BUSY_TX;
 8000960:	bf0c      	ite	eq
 8000962:	2312      	moveq	r3, #18
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_READY;
 8000964:	2301      	movne	r3, #1
 8000966:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  }

  /* Receive complete callback */ 
  HAL_CAN_RxCpltCallback(hcan);
 800096a:	f7ff ff77 	bl	800085c <HAL_CAN_RxCpltCallback>

  /* Return function status */
  return HAL_OK;
}
 800096e:	2000      	movs	r0, #0
 8000970:	bd38      	pop	{r3, r4, r5, pc}

08000972 <HAL_CAN_ErrorCallback>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8000972:	4770      	bx	lr

08000974 <HAL_CAN_IRQHandler>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef* hcan)
{
 8000974:	b538      	push	{r3, r4, r5, lr}
  uint32_t tmp1 = 0U, tmp2 = 0U, tmp3 = 0U;
  
  /* Check End of transmission flag */
  if(__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_TME))
 8000976:	6803      	ldr	r3, [r0, #0]
 8000978:	695a      	ldr	r2, [r3, #20]
 800097a:	07d5      	lsls	r5, r2, #31
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef* hcan)
{
 800097c:	4604      	mov	r4, r0
  uint32_t tmp1 = 0U, tmp2 = 0U, tmp3 = 0U;
  
  /* Check End of transmission flag */
  if(__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_TME))
 800097e:	d538      	bpl.n	80009f2 <HAL_CAN_IRQHandler+0x7e>
  {
    tmp1 = __HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_0);
 8000980:	689d      	ldr	r5, [r3, #8]
    tmp2 = __HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_1);
 8000982:	4a5b      	ldr	r2, [pc, #364]	; (8000af0 <HAL_CAN_IRQHandler+0x17c>)
 8000984:	6899      	ldr	r1, [r3, #8]
    tmp3 = __HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_2);
 8000986:	6898      	ldr	r0, [r3, #8]
  
  /* Check End of transmission flag */
  if(__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_TME))
  {
    tmp1 = __HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_0);
    tmp2 = __HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_1);
 8000988:	400a      	ands	r2, r1
    tmp3 = __HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_2);
    if(tmp1 || tmp2 || tmp3)  
 800098a:	495a      	ldr	r1, [pc, #360]	; (8000af4 <HAL_CAN_IRQHandler+0x180>)
 800098c:	4029      	ands	r1, r5
 800098e:	4d59      	ldr	r5, [pc, #356]	; (8000af4 <HAL_CAN_IRQHandler+0x180>)
 8000990:	42a9      	cmp	r1, r5
 8000992:	d007      	beq.n	80009a4 <HAL_CAN_IRQHandler+0x30>
 8000994:	4956      	ldr	r1, [pc, #344]	; (8000af0 <HAL_CAN_IRQHandler+0x17c>)
 8000996:	428a      	cmp	r2, r1
 8000998:	d004      	beq.n	80009a4 <HAL_CAN_IRQHandler+0x30>
 800099a:	4a57      	ldr	r2, [pc, #348]	; (8000af8 <HAL_CAN_IRQHandler+0x184>)
 800099c:	4956      	ldr	r1, [pc, #344]	; (8000af8 <HAL_CAN_IRQHandler+0x184>)
 800099e:	4002      	ands	r2, r0
 80009a0:	428a      	cmp	r2, r1
 80009a2:	d126      	bne.n	80009f2 <HAL_CAN_IRQHandler+0x7e>
  * @retval HAL status
  */
static HAL_StatusTypeDef CAN_Transmit_IT(CAN_HandleTypeDef* hcan)
{
  /* Disable Transmit mailbox empty Interrupt */
  __HAL_CAN_DISABLE_IT(hcan, CAN_IT_TME);
 80009a4:	695a      	ldr	r2, [r3, #20]
 80009a6:	f022 0201 	bic.w	r2, r2, #1
 80009aa:	615a      	str	r2, [r3, #20]
  
  if(hcan->State == HAL_CAN_STATE_BUSY_TX)
 80009ac:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 80009b0:	2a12      	cmp	r2, #18
 80009b2:	d113      	bne.n	80009dc <HAL_CAN_IRQHandler+0x68>
  {   
    /* Disable Error warning Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG);
 80009b4:	695a      	ldr	r2, [r3, #20]
 80009b6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80009ba:	615a      	str	r2, [r3, #20]
    
    /* Disable Error passive Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EPV);
 80009bc:	695a      	ldr	r2, [r3, #20]
 80009be:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80009c2:	615a      	str	r2, [r3, #20]
    
    /* Disable Bus-off Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_BOF);
 80009c4:	695a      	ldr	r2, [r3, #20]
 80009c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80009ca:	615a      	str	r2, [r3, #20]
    
    /* Disable Last error code Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_LEC);
 80009cc:	695a      	ldr	r2, [r3, #20]
 80009ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80009d2:	615a      	str	r2, [r3, #20]
    
    /* Disable Error Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_ERR);
 80009d4:	695a      	ldr	r2, [r3, #20]
 80009d6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80009da:	615a      	str	r2, [r3, #20]
  }
  
  if(hcan->State == HAL_CAN_STATE_BUSY_TX_RX) 
 80009dc:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 80009e0:	2b32      	cmp	r3, #50	; 0x32
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_BUSY_RX;
 80009e2:	bf0c      	ite	eq
 80009e4:	2322      	moveq	r3, #34	; 0x22
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_READY;
 80009e6:	2301      	movne	r3, #1
 80009e8:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  }
  
  /* Transmission complete callback */ 
  HAL_CAN_TxCpltCallback(hcan);
 80009ec:	4620      	mov	r0, r4
 80009ee:	f7ff ff34 	bl	800085a <HAL_CAN_TxCpltCallback>
      /* Call transmit function */
      CAN_Transmit_IT(hcan);
    }
  }
  
  tmp1 = __HAL_CAN_MSG_PENDING(hcan, CAN_FIFO0);
 80009f2:	6823      	ldr	r3, [r4, #0]
 80009f4:	68da      	ldr	r2, [r3, #12]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP0);
 80009f6:	695b      	ldr	r3, [r3, #20]
  /* Check End of reception flag for FIFO0 */
  if((tmp1 != 0U) && tmp2)
 80009f8:	0790      	lsls	r0, r2, #30
 80009fa:	d005      	beq.n	8000a08 <HAL_CAN_IRQHandler+0x94>
 80009fc:	0799      	lsls	r1, r3, #30
 80009fe:	d503      	bpl.n	8000a08 <HAL_CAN_IRQHandler+0x94>
  {
    /* Call receive function */
    CAN_Receive_IT(hcan, CAN_FIFO0);
 8000a00:	2100      	movs	r1, #0
 8000a02:	4620      	mov	r0, r4
 8000a04:	f7ff ff2b 	bl	800085e <CAN_Receive_IT>
  }
  
  tmp1 = __HAL_CAN_MSG_PENDING(hcan, CAN_FIFO1);
 8000a08:	6823      	ldr	r3, [r4, #0]
 8000a0a:	691a      	ldr	r2, [r3, #16]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP1);
 8000a0c:	695b      	ldr	r3, [r3, #20]
  /* Check End of reception flag for FIFO1 */
  if((tmp1 != 0U) && tmp2)
 8000a0e:	0792      	lsls	r2, r2, #30
 8000a10:	d005      	beq.n	8000a1e <HAL_CAN_IRQHandler+0xaa>
 8000a12:	06dd      	lsls	r5, r3, #27
 8000a14:	d503      	bpl.n	8000a1e <HAL_CAN_IRQHandler+0xaa>
  {
    /* Call receive function */
    CAN_Receive_IT(hcan, CAN_FIFO1);
 8000a16:	2101      	movs	r1, #1
 8000a18:	4620      	mov	r0, r4
 8000a1a:	f7ff ff20 	bl	800085e <CAN_Receive_IT>
  }
  
  tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EWG);
 8000a1e:	6823      	ldr	r3, [r4, #0]
 8000a20:	6998      	ldr	r0, [r3, #24]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EWG);
 8000a22:	6959      	ldr	r1, [r3, #20]
  tmp3 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR);
 8000a24:	695a      	ldr	r2, [r3, #20]
  /* Check Error Warning Flag */
  if(tmp1 && tmp2 && tmp3)
 8000a26:	07c0      	lsls	r0, r0, #31
 8000a28:	d507      	bpl.n	8000a3a <HAL_CAN_IRQHandler+0xc6>
 8000a2a:	05c9      	lsls	r1, r1, #23
 8000a2c:	d505      	bpl.n	8000a3a <HAL_CAN_IRQHandler+0xc6>
 8000a2e:	0415      	lsls	r5, r2, #16
  {
    /* Set CAN error code to EWG error */
    hcan->ErrorCode |= HAL_CAN_ERROR_EWG;
 8000a30:	bf42      	ittt	mi
 8000a32:	6be2      	ldrmi	r2, [r4, #60]	; 0x3c
 8000a34:	f042 0201 	orrmi.w	r2, r2, #1
 8000a38:	63e2      	strmi	r2, [r4, #60]	; 0x3c
  }
  
  tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EPV);
 8000a3a:	6998      	ldr	r0, [r3, #24]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EPV);
 8000a3c:	6959      	ldr	r1, [r3, #20]
  tmp3 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR); 
 8000a3e:	695a      	ldr	r2, [r3, #20]
  /* Check Error Passive Flag */
  if(tmp1 && tmp2 && tmp3)
 8000a40:	0780      	lsls	r0, r0, #30
 8000a42:	d507      	bpl.n	8000a54 <HAL_CAN_IRQHandler+0xe0>
 8000a44:	0589      	lsls	r1, r1, #22
 8000a46:	d505      	bpl.n	8000a54 <HAL_CAN_IRQHandler+0xe0>
 8000a48:	0415      	lsls	r5, r2, #16
  {
    /* Set CAN error code to EPV error */
    hcan->ErrorCode |= HAL_CAN_ERROR_EPV;
 8000a4a:	bf42      	ittt	mi
 8000a4c:	6be2      	ldrmi	r2, [r4, #60]	; 0x3c
 8000a4e:	f042 0202 	orrmi.w	r2, r2, #2
 8000a52:	63e2      	strmi	r2, [r4, #60]	; 0x3c
  }
  
  tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_BOF);
 8000a54:	6998      	ldr	r0, [r3, #24]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_BOF);
 8000a56:	6959      	ldr	r1, [r3, #20]
  tmp3 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR);  
 8000a58:	695a      	ldr	r2, [r3, #20]
  /* Check Bus-Off Flag */
  if(tmp1 && tmp2 && tmp3)
 8000a5a:	0740      	lsls	r0, r0, #29
 8000a5c:	d507      	bpl.n	8000a6e <HAL_CAN_IRQHandler+0xfa>
 8000a5e:	054d      	lsls	r5, r1, #21
 8000a60:	d505      	bpl.n	8000a6e <HAL_CAN_IRQHandler+0xfa>
 8000a62:	0410      	lsls	r0, r2, #16
  {
    /* Set CAN error code to BOF error */
    hcan->ErrorCode |= HAL_CAN_ERROR_BOF;
 8000a64:	bf42      	ittt	mi
 8000a66:	6be2      	ldrmi	r2, [r4, #60]	; 0x3c
 8000a68:	f042 0204 	orrmi.w	r2, r2, #4
 8000a6c:	63e2      	strmi	r2, [r4, #60]	; 0x3c
  }
  
  tmp1 = HAL_IS_BIT_CLR(hcan->Instance->ESR, CAN_ESR_LEC);
 8000a6e:	6998      	ldr	r0, [r3, #24]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_LEC);
 8000a70:	6959      	ldr	r1, [r3, #20]
  tmp3 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR);
 8000a72:	695a      	ldr	r2, [r3, #20]
  /* Check Last error code Flag */
  if((!tmp1) && tmp2 && tmp3)
 8000a74:	f010 0f70 	tst.w	r0, #112	; 0x70
 8000a78:	d02f      	beq.n	8000ada <HAL_CAN_IRQHandler+0x166>
 8000a7a:	0509      	lsls	r1, r1, #20
 8000a7c:	d52d      	bpl.n	8000ada <HAL_CAN_IRQHandler+0x166>
 8000a7e:	0412      	lsls	r2, r2, #16
 8000a80:	d52b      	bpl.n	8000ada <HAL_CAN_IRQHandler+0x166>
  {
    tmp1 = (hcan->Instance->ESR) & CAN_ESR_LEC;
 8000a82:	699a      	ldr	r2, [r3, #24]
    switch(tmp1)
 8000a84:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8000a88:	2a30      	cmp	r2, #48	; 0x30
 8000a8a:	d016      	beq.n	8000aba <HAL_CAN_IRQHandler+0x146>
 8000a8c:	d807      	bhi.n	8000a9e <HAL_CAN_IRQHandler+0x12a>
 8000a8e:	2a10      	cmp	r2, #16
 8000a90:	d00f      	beq.n	8000ab2 <HAL_CAN_IRQHandler+0x13e>
 8000a92:	2a20      	cmp	r2, #32
 8000a94:	d11d      	bne.n	8000ad2 <HAL_CAN_IRQHandler+0x15e>
          /* Set CAN error code to STF error */
          hcan->ErrorCode |= HAL_CAN_ERROR_STF;
          break;
      case(CAN_ESR_LEC_1):
          /* Set CAN error code to FOR error */
          hcan->ErrorCode |= HAL_CAN_ERROR_FOR;
 8000a96:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8000a98:	f042 0210 	orr.w	r2, r2, #16
 8000a9c:	e018      	b.n	8000ad0 <HAL_CAN_IRQHandler+0x15c>
  tmp3 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR);
  /* Check Last error code Flag */
  if((!tmp1) && tmp2 && tmp3)
  {
    tmp1 = (hcan->Instance->ESR) & CAN_ESR_LEC;
    switch(tmp1)
 8000a9e:	2a50      	cmp	r2, #80	; 0x50
 8000aa0:	d00f      	beq.n	8000ac2 <HAL_CAN_IRQHandler+0x14e>
 8000aa2:	2a60      	cmp	r2, #96	; 0x60
 8000aa4:	d011      	beq.n	8000aca <HAL_CAN_IRQHandler+0x156>
 8000aa6:	2a40      	cmp	r2, #64	; 0x40
 8000aa8:	d113      	bne.n	8000ad2 <HAL_CAN_IRQHandler+0x15e>
          /* Set CAN error code to ACK error */
          hcan->ErrorCode |= HAL_CAN_ERROR_ACK;
          break;
      case(CAN_ESR_LEC_2):
          /* Set CAN error code to BR error */
          hcan->ErrorCode |= HAL_CAN_ERROR_BR;
 8000aaa:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8000aac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000ab0:	e00e      	b.n	8000ad0 <HAL_CAN_IRQHandler+0x15c>
    tmp1 = (hcan->Instance->ESR) & CAN_ESR_LEC;
    switch(tmp1)
    {
      case(CAN_ESR_LEC_0):
          /* Set CAN error code to STF error */
          hcan->ErrorCode |= HAL_CAN_ERROR_STF;
 8000ab2:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8000ab4:	f042 0208 	orr.w	r2, r2, #8
 8000ab8:	e00a      	b.n	8000ad0 <HAL_CAN_IRQHandler+0x15c>
          /* Set CAN error code to FOR error */
          hcan->ErrorCode |= HAL_CAN_ERROR_FOR;
          break;
      case(CAN_ESR_LEC_1 | CAN_ESR_LEC_0):
          /* Set CAN error code to ACK error */
          hcan->ErrorCode |= HAL_CAN_ERROR_ACK;
 8000aba:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8000abc:	f042 0220 	orr.w	r2, r2, #32
 8000ac0:	e006      	b.n	8000ad0 <HAL_CAN_IRQHandler+0x15c>
          /* Set CAN error code to BR error */
          hcan->ErrorCode |= HAL_CAN_ERROR_BR;
          break;
      case(CAN_ESR_LEC_2 | CAN_ESR_LEC_0):
          /* Set CAN error code to BD error */
          hcan->ErrorCode |= HAL_CAN_ERROR_BD;
 8000ac2:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8000ac4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000ac8:	e002      	b.n	8000ad0 <HAL_CAN_IRQHandler+0x15c>
          break;
      case(CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
          /* Set CAN error code to CRC error */
          hcan->ErrorCode |= HAL_CAN_ERROR_CRC;
 8000aca:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8000acc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000ad0:	63e2      	str	r2, [r4, #60]	; 0x3c
      default:
          break;
    }

    /* Clear Last error code Flag */ 
    hcan->Instance->ESR &= ~(CAN_ESR_LEC);
 8000ad2:	699a      	ldr	r2, [r3, #24]
 8000ad4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8000ad8:	619a      	str	r2, [r3, #24]
  }
  
  /* Call the Error call Back in case of Errors */
  if(hcan->ErrorCode != HAL_CAN_ERROR_NONE)
 8000ada:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8000adc:	b13a      	cbz	r2, 8000aee <HAL_CAN_IRQHandler+0x17a>
  {
    /* Clear ERRI Flag */ 
    hcan->Instance->MSR = CAN_MSR_ERRI; 
 8000ade:	2204      	movs	r2, #4
 8000ae0:	605a      	str	r2, [r3, #4]
    /* Set the CAN state ready to be able to start again the process */
    hcan->State = HAL_CAN_STATE_READY;
 8000ae2:	2301      	movs	r3, #1
 8000ae4:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    /* Call Error callback function */
    HAL_CAN_ErrorCallback(hcan);
 8000ae8:	4620      	mov	r0, r4
 8000aea:	f7ff ff42 	bl	8000972 <HAL_CAN_ErrorCallback>
 8000aee:	bd38      	pop	{r3, r4, r5, pc}
 8000af0:	08000300 	.word	0x08000300
 8000af4:	04000003 	.word	0x04000003
 8000af8:	10030000 	.word	0x10030000

08000afc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000afc:	4a07      	ldr	r2, [pc, #28]	; (8000b1c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000afe:	68d3      	ldr	r3, [r2, #12]
 8000b00:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000b04:	041b      	lsls	r3, r3, #16
 8000b06:	0c1b      	lsrs	r3, r3, #16
 8000b08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8000b0c:	0200      	lsls	r0, r0, #8
 8000b0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b12:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8000b16:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8000b18:	60d3      	str	r3, [r2, #12]
 8000b1a:	4770      	bx	lr
 8000b1c:	e000ed00 	.word	0xe000ed00

08000b20 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b20:	4b17      	ldr	r3, [pc, #92]	; (8000b80 <HAL_NVIC_SetPriority+0x60>)
 8000b22:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b24:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b28:	b530      	push	{r4, r5, lr}
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b2a:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b2e:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b30:	2c04      	cmp	r4, #4
 8000b32:	bf28      	it	cs
 8000b34:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b36:	2d06      	cmp	r5, #6

  return (
 8000b38:	f04f 0501 	mov.w	r5, #1
 8000b3c:	fa05 f404 	lsl.w	r4, r5, r4
 8000b40:	f104 34ff 	add.w	r4, r4, #4294967295
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b44:	bf8c      	ite	hi
 8000b46:	3b03      	subhi	r3, #3
 8000b48:	2300      	movls	r3, #0

  return (
 8000b4a:	400c      	ands	r4, r1
 8000b4c:	409c      	lsls	r4, r3
 8000b4e:	fa05 f303 	lsl.w	r3, r5, r3
 8000b52:	3b01      	subs	r3, #1
 8000b54:	401a      	ands	r2, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8000b56:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8000b58:	ea42 0204 	orr.w	r2, r2, r4
 8000b5c:	ea4f 1202 	mov.w	r2, r2, lsl #4
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b60:	bfaf      	iteee	ge
 8000b62:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b66:	f000 000f 	andlt.w	r0, r0, #15
 8000b6a:	4b06      	ldrlt	r3, [pc, #24]	; (8000b84 <HAL_NVIC_SetPriority+0x64>)
 8000b6c:	b2d2      	uxtblt	r2, r2
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b6e:	bfa5      	ittet	ge
 8000b70:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000b74:	b2d2      	uxtbge	r2, r2
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b76:	541a      	strblt	r2, [r3, r0]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b78:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000b7c:	bd30      	pop	{r4, r5, pc}
 8000b7e:	bf00      	nop
 8000b80:	e000ed00 	.word	0xe000ed00
 8000b84:	e000ed14 	.word	0xe000ed14

08000b88 <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000b88:	0942      	lsrs	r2, r0, #5
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	f000 001f 	and.w	r0, r0, #31
 8000b90:	fa03 f000 	lsl.w	r0, r3, r0
 8000b94:	4b01      	ldr	r3, [pc, #4]	; (8000b9c <HAL_NVIC_EnableIRQ+0x14>)
 8000b96:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000b9a:	4770      	bx	lr
 8000b9c:	e000e100 	.word	0xe000e100

08000ba0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ba0:	3801      	subs	r0, #1
 8000ba2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000ba6:	d20a      	bcs.n	8000bbe <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ba8:	4b06      	ldr	r3, [pc, #24]	; (8000bc4 <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000baa:	4a07      	ldr	r2, [pc, #28]	; (8000bc8 <HAL_SYSTICK_Config+0x28>)
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bac:	6058      	str	r0, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bae:	21f0      	movs	r1, #240	; 0xf0
 8000bb0:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bb4:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bb6:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bb8:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bba:	601a      	str	r2, [r3, #0]
 8000bbc:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bbe:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop
 8000bc4:	e000e010 	.word	0xe000e010
 8000bc8:	e000ed00 	.word	0xe000ed00

08000bcc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000bcc:	4b04      	ldr	r3, [pc, #16]	; (8000be0 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000bce:	681a      	ldr	r2, [r3, #0]
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000bd0:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000bd2:	bf0c      	ite	eq
 8000bd4:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000bd8:	f022 0204 	bicne.w	r2, r2, #4
 8000bdc:	601a      	str	r2, [r3, #0]
 8000bde:	4770      	bx	lr
 8000be0:	e000e010 	.word	0xe000e010

08000be4 <HAL_DAC_Init>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8000be4:	b510      	push	{r4, lr}
  /* Check DAC handle */
  if(hdac == NULL)
 8000be6:	4604      	mov	r4, r0
 8000be8:	b168      	cbz	r0, 8000c06 <HAL_DAC_Init+0x22>
     return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8000bea:	7903      	ldrb	r3, [r0, #4]
 8000bec:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000bf0:	b913      	cbnz	r3, 8000bf8 <HAL_DAC_Init+0x14>
  {  
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8000bf2:	7142      	strb	r2, [r0, #5]
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8000bf4:	f002 f968 	bl	8002ec8 <HAL_DAC_MspInit>
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8000bf8:	2302      	movs	r3, #2
 8000bfa:	7123      	strb	r3, [r4, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8000bfc:	2000      	movs	r0, #0
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8000bfe:	2301      	movs	r3, #1
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8000c00:	6120      	str	r0, [r4, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8000c02:	7123      	strb	r3, [r4, #4]
  
  /* Return function status */
  return HAL_OK;
 8000c04:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
  /* Check DAC handle */
  if(hdac == NULL)
  {
     return HAL_ERROR;
 8000c06:	2001      	movs	r0, #1
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
  
  /* Return function status */
  return HAL_OK;
}
 8000c08:	bd10      	pop	{r4, pc}

08000c0a <HAL_DAC_ConfigChannel>:
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8000c0a:	7943      	ldrb	r3, [r0, #5]
 8000c0c:	2b01      	cmp	r3, #1
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8000c0e:	b570      	push	{r4, r5, r6, lr}
 8000c10:	f04f 0302 	mov.w	r3, #2
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8000c14:	d018      	beq.n	8000c48 <HAL_DAC_ConfigChannel+0x3e>
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8000c16:	6806      	ldr	r6, [r0, #0]
  
  /* Process locked */
  __HAL_LOCK(hdac);
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8000c18:	7103      	strb	r3, [r0, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8000c1a:	6835      	ldr	r5, [r6, #0]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8000c1c:	f640 73fe 	movw	r3, #4094	; 0xffe
 8000c20:	4093      	lsls	r3, r2
 8000c22:	ea25 0403 	bic.w	r4, r5, r3
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8000c26:	e891 0028 	ldmia.w	r1, {r3, r5}
 8000c2a:	432b      	orrs	r3, r5
 8000c2c:	4093      	lsls	r3, r2
 8000c2e:	4323      	orrs	r3, r4
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8000c30:	6033      	str	r3, [r6, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8000c32:	6833      	ldr	r3, [r6, #0]
 8000c34:	21c0      	movs	r1, #192	; 0xc0
 8000c36:	fa01 f202 	lsl.w	r2, r1, r2
 8000c3a:	ea23 0202 	bic.w	r2, r3, r2
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8000c3e:	2301      	movs	r3, #1
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8000c40:	6032      	str	r2, [r6, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8000c42:	7103      	strb	r3, [r0, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8000c44:	2300      	movs	r3, #0
 8000c46:	7143      	strb	r3, [r0, #5]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8000c48:	4618      	mov	r0, r3
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
  
  /* Return function status */
  return HAL_OK;
}
 8000c4a:	bd70      	pop	{r4, r5, r6, pc}

08000c4c <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000c4c:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8000c50:	2b02      	cmp	r3, #2
 8000c52:	d003      	beq.n	8000c5c <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000c54:	2380      	movs	r3, #128	; 0x80
 8000c56:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8000c58:	2001      	movs	r0, #1
 8000c5a:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000c5c:	6802      	ldr	r2, [r0, #0]
    return HAL_ERROR;
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000c5e:	2305      	movs	r3, #5
 8000c60:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000c64:	6813      	ldr	r3, [r2, #0]
 8000c66:	f023 0301 	bic.w	r3, r3, #1
 8000c6a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8000c6c:	2000      	movs	r0, #0
}
 8000c6e:	4770      	bx	lr

08000c70 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c74:	4f6a      	ldr	r7, [pc, #424]	; (8000e20 <HAL_GPIO_Init+0x1b0>)
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c76:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c78:	f8df c1ac 	ldr.w	ip, [pc, #428]	; 8000e28 <HAL_GPIO_Init+0x1b8>

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c7c:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8000e2c <HAL_GPIO_Init+0x1bc>
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c80:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c82:	2200      	movs	r2, #0
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c84:	9301      	str	r3, [sp, #4]
 8000c86:	46be      	mov	lr, r7

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 8000c88:	2401      	movs	r4, #1
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 8000c8a:	9b01      	ldr	r3, [sp, #4]

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 8000c8c:	4094      	lsls	r4, r2
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 8000c8e:	ea34 0303 	bics.w	r3, r4, r3
 8000c92:	f040 80bd 	bne.w	8000e10 <HAL_GPIO_Init+0x1a0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c96:	684d      	ldr	r5, [r1, #4]
 8000c98:	f025 0a10 	bic.w	sl, r5, #16
 8000c9c:	f1ba 0f02 	cmp.w	sl, #2
 8000ca0:	d114      	bne.n	8000ccc <HAL_GPIO_Init+0x5c>
 8000ca2:	ea4f 09d2 	mov.w	r9, r2, lsr #3
 8000ca6:	eb00 0989 	add.w	r9, r0, r9, lsl #2
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8000caa:	f002 0b07 	and.w	fp, r2, #7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000cae:	f8d9 6020 	ldr.w	r6, [r9, #32]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8000cb2:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000cb6:	230f      	movs	r3, #15
 8000cb8:	fa03 f30b 	lsl.w	r3, r3, fp
 8000cbc:	ea26 0603 	bic.w	r6, r6, r3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000cc0:	690b      	ldr	r3, [r1, #16]
 8000cc2:	fa03 f30b 	lsl.w	r3, r3, fp
 8000cc6:	4333      	orrs	r3, r6
        GPIOx->AFR[position >> 3U] = temp;
 8000cc8:	f8c9 3020 	str.w	r3, [r9, #32]
 8000ccc:	ea4f 0b42 	mov.w	fp, r2, lsl #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000cd0:	f04f 0903 	mov.w	r9, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000cd4:	6803      	ldr	r3, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000cd6:	fa09 f90b 	lsl.w	r9, r9, fp
 8000cda:	ea6f 0909 	mvn.w	r9, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000cde:	f005 0603 	and.w	r6, r5, #3
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000ce2:	ea03 0309 	and.w	r3, r3, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ce6:	fa06 f60b 	lsl.w	r6, r6, fp
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000cea:	f10a 3aff 	add.w	sl, sl, #4294967295
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000cee:	4333      	orrs	r3, r6
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000cf0:	f1ba 0f01 	cmp.w	sl, #1

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
      GPIOx->MODER = temp;
 8000cf4:	6003      	str	r3, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000cf6:	d80f      	bhi.n	8000d18 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000cf8:	6883      	ldr	r3, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000cfa:	68ce      	ldr	r6, [r1, #12]
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000cfc:	ea09 0303 	and.w	r3, r9, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d00:	fa06 f60b 	lsl.w	r6, r6, fp
 8000d04:	431e      	orrs	r6, r3
        GPIOx->OSPEEDR = temp;
 8000d06:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d08:	6843      	ldr	r3, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000d0a:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp |= (GPIO_Init->Speed << (position * 2U));
        GPIOx->OSPEEDR = temp;

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d0e:	ea23 0304 	bic.w	r3, r3, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000d12:	4096      	lsls	r6, r2
 8000d14:	4333      	orrs	r3, r6
        GPIOx->OTYPER = temp;
 8000d16:	6043      	str	r3, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000d18:	68c3      	ldr	r3, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000d1a:	ea09 0903 	and.w	r9, r9, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d1e:	688b      	ldr	r3, [r1, #8]
 8000d20:	fa03 f30b 	lsl.w	r3, r3, fp
 8000d24:	ea43 0309 	orr.w	r3, r3, r9
      GPIOx->PUPDR = temp;
 8000d28:	60c3      	str	r3, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d2a:	00eb      	lsls	r3, r5, #3
 8000d2c:	d570      	bpl.n	8000e10 <HAL_GPIO_Init+0x1a0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d2e:	2300      	movs	r3, #0
 8000d30:	9303      	str	r3, [sp, #12]
 8000d32:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d36:	4b3b      	ldr	r3, [pc, #236]	; (8000e24 <HAL_GPIO_Init+0x1b4>)
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d38:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 8000d3c:	f8cc 6044 	str.w	r6, [ip, #68]	; 0x44
 8000d40:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44
 8000d44:	f022 0903 	bic.w	r9, r2, #3
 8000d48:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
 8000d4c:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 8000d50:	f509 399c 	add.w	r9, r9, #79872	; 0x13800
 8000d54:	9603      	str	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000d56:	f002 0a03 	and.w	sl, r2, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d5a:	9e03      	ldr	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000d5c:	f8d9 b008 	ldr.w	fp, [r9, #8]
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000d60:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8000d64:	260f      	movs	r6, #15
 8000d66:	fa06 f60a 	lsl.w	r6, r6, sl
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d6a:	4298      	cmp	r0, r3
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000d6c:	ea2b 0606 	bic.w	r6, fp, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d70:	d01c      	beq.n	8000dac <HAL_GPIO_Init+0x13c>
 8000d72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000d76:	4298      	cmp	r0, r3
 8000d78:	d01a      	beq.n	8000db0 <HAL_GPIO_Init+0x140>
 8000d7a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000d7e:	4298      	cmp	r0, r3
 8000d80:	d018      	beq.n	8000db4 <HAL_GPIO_Init+0x144>
 8000d82:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000d86:	4298      	cmp	r0, r3
 8000d88:	d016      	beq.n	8000db8 <HAL_GPIO_Init+0x148>
 8000d8a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000d8e:	4298      	cmp	r0, r3
 8000d90:	d014      	beq.n	8000dbc <HAL_GPIO_Init+0x14c>
 8000d92:	4540      	cmp	r0, r8
 8000d94:	d014      	beq.n	8000dc0 <HAL_GPIO_Init+0x150>
 8000d96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8000d9a:	4298      	cmp	r0, r3
 8000d9c:	d012      	beq.n	8000dc4 <HAL_GPIO_Init+0x154>
 8000d9e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000da2:	4298      	cmp	r0, r3
 8000da4:	bf14      	ite	ne
 8000da6:	2308      	movne	r3, #8
 8000da8:	2307      	moveq	r3, #7
 8000daa:	e00c      	b.n	8000dc6 <HAL_GPIO_Init+0x156>
 8000dac:	2300      	movs	r3, #0
 8000dae:	e00a      	b.n	8000dc6 <HAL_GPIO_Init+0x156>
 8000db0:	2301      	movs	r3, #1
 8000db2:	e008      	b.n	8000dc6 <HAL_GPIO_Init+0x156>
 8000db4:	2302      	movs	r3, #2
 8000db6:	e006      	b.n	8000dc6 <HAL_GPIO_Init+0x156>
 8000db8:	2303      	movs	r3, #3
 8000dba:	e004      	b.n	8000dc6 <HAL_GPIO_Init+0x156>
 8000dbc:	2304      	movs	r3, #4
 8000dbe:	e002      	b.n	8000dc6 <HAL_GPIO_Init+0x156>
 8000dc0:	2305      	movs	r3, #5
 8000dc2:	e000      	b.n	8000dc6 <HAL_GPIO_Init+0x156>
 8000dc4:	2306      	movs	r3, #6
 8000dc6:	fa03 f30a 	lsl.w	r3, r3, sl
 8000dca:	4333      	orrs	r3, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000dcc:	f8c9 3008 	str.w	r3, [r9, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000dd0:	683b      	ldr	r3, [r7, #0]
        temp &= ~((uint32_t)iocurrent);
 8000dd2:	43e6      	mvns	r6, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000dd4:	f415 3f80 	tst.w	r5, #65536	; 0x10000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 8000dd8:	bf0c      	ite	eq
 8000dda:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
 8000ddc:	4323      	orrne	r3, r4
        }
        EXTI->IMR = temp;
 8000dde:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 8000de2:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000de6:	f415 3f00 	tst.w	r5, #131072	; 0x20000
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
 8000dea:	bf0c      	ite	eq
 8000dec:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
 8000dee:	4323      	orrne	r3, r4
        }
        EXTI->EMR = temp;
 8000df0:	607b      	str	r3, [r7, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000df2:	68bb      	ldr	r3, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000df4:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        }
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 8000df8:	bf0c      	ite	eq
 8000dfa:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
 8000dfc:	4323      	orrne	r3, r4
        }
        EXTI->RTSR = temp;
 8000dfe:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 8000e02:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e06:	02ad      	lsls	r5, r5, #10
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
 8000e08:	bf54      	ite	pl
 8000e0a:	4033      	andpl	r3, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 8000e0c:	4323      	orrmi	r3, r4
        }
        EXTI->FTSR = temp;
 8000e0e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e10:	3201      	adds	r2, #1
 8000e12:	2a10      	cmp	r2, #16
 8000e14:	f47f af38 	bne.w	8000c88 <HAL_GPIO_Init+0x18>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 8000e18:	b005      	add	sp, #20
 8000e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000e1e:	bf00      	nop
 8000e20:	40013c00 	.word	0x40013c00
 8000e24:	40020000 	.word	0x40020000
 8000e28:	40023800 	.word	0x40023800
 8000e2c:	40021400 	.word	0x40021400

08000e30 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000e30:	b902      	cbnz	r2, 8000e34 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000e32:	0409      	lsls	r1, r1, #16
 8000e34:	6181      	str	r1, [r0, #24]
 8000e36:	4770      	bx	lr

08000e38 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000e38:	6943      	ldr	r3, [r0, #20]
 8000e3a:	4059      	eors	r1, r3
 8000e3c:	6141      	str	r1, [r0, #20]
 8000e3e:	4770      	bx	lr

08000e40 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000e40:	4770      	bx	lr
	...

08000e44 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000e44:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000e46:	4b04      	ldr	r3, [pc, #16]	; (8000e58 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8000e48:	6959      	ldr	r1, [r3, #20]
 8000e4a:	4201      	tst	r1, r0
 8000e4c:	d002      	beq.n	8000e54 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000e4e:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000e50:	f7ff fff6 	bl	8000e40 <HAL_GPIO_EXTI_Callback>
 8000e54:	bd08      	pop	{r3, pc}
 8000e56:	bf00      	nop
 8000e58:	40013c00 	.word	0x40013c00

08000e5c <HAL_RCC_OscConfig>:
 uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e5c:	6803      	ldr	r3, [r0, #0]
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e5e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8000e62:	4604      	mov	r4, r0
 uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e64:	07d8      	lsls	r0, r3, #31
 8000e66:	d403      	bmi.n	8000e70 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e68:	6823      	ldr	r3, [r4, #0]
 8000e6a:	0799      	lsls	r1, r3, #30
 8000e6c:	d437      	bmi.n	8000ede <HAL_RCC_OscConfig+0x82>
 8000e6e:	e087      	b.n	8000f80 <HAL_RCC_OscConfig+0x124>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000e70:	4ba7      	ldr	r3, [pc, #668]	; (8001110 <HAL_RCC_OscConfig+0x2b4>)
 8000e72:	689a      	ldr	r2, [r3, #8]
 8000e74:	f002 020c 	and.w	r2, r2, #12
 8000e78:	2a04      	cmp	r2, #4
 8000e7a:	d007      	beq.n	8000e8c <HAL_RCC_OscConfig+0x30>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000e7c:	689a      	ldr	r2, [r3, #8]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000e7e:	f002 020c 	and.w	r2, r2, #12
 8000e82:	2a08      	cmp	r2, #8
 8000e84:	d10b      	bne.n	8000e9e <HAL_RCC_OscConfig+0x42>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	025a      	lsls	r2, r3, #9
 8000e8a:	d508      	bpl.n	8000e9e <HAL_RCC_OscConfig+0x42>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e8c:	4ba0      	ldr	r3, [pc, #640]	; (8001110 <HAL_RCC_OscConfig+0x2b4>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	039b      	lsls	r3, r3, #14
 8000e92:	d5e9      	bpl.n	8000e68 <HAL_RCC_OscConfig+0xc>
 8000e94:	6863      	ldr	r3, [r4, #4]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d1e6      	bne.n	8000e68 <HAL_RCC_OscConfig+0xc>
      {
        return HAL_ERROR;
 8000e9a:	2001      	movs	r0, #1
 8000e9c:	e134      	b.n	8001108 <HAL_RCC_OscConfig+0x2ac>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e9e:	4b9d      	ldr	r3, [pc, #628]	; (8001114 <HAL_RCC_OscConfig+0x2b8>)
 8000ea0:	7922      	ldrb	r2, [r4, #4]
 8000ea2:	701a      	strb	r2, [r3, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000ea4:	6863      	ldr	r3, [r4, #4]
 8000ea6:	b16b      	cbz	r3, 8000ec4 <HAL_RCC_OscConfig+0x68>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ea8:	f7ff fa00 	bl	80002ac <HAL_GetTick>
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eac:	4d98      	ldr	r5, [pc, #608]	; (8001110 <HAL_RCC_OscConfig+0x2b4>)
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000eae:	4606      	mov	r6, r0
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eb0:	682b      	ldr	r3, [r5, #0]
 8000eb2:	039f      	lsls	r7, r3, #14
 8000eb4:	d4d8      	bmi.n	8000e68 <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000eb6:	f7ff f9f9 	bl	80002ac <HAL_GetTick>
 8000eba:	1b80      	subs	r0, r0, r6
 8000ebc:	2864      	cmp	r0, #100	; 0x64
 8000ebe:	d9f7      	bls.n	8000eb0 <HAL_RCC_OscConfig+0x54>
          {
            return HAL_TIMEOUT;
 8000ec0:	2003      	movs	r0, #3
 8000ec2:	e121      	b.n	8001108 <HAL_RCC_OscConfig+0x2ac>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ec4:	f7ff f9f2 	bl	80002ac <HAL_GetTick>

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ec8:	4d91      	ldr	r5, [pc, #580]	; (8001110 <HAL_RCC_OscConfig+0x2b4>)
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000eca:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ecc:	682b      	ldr	r3, [r5, #0]
 8000ece:	0398      	lsls	r0, r3, #14
 8000ed0:	d5ca      	bpl.n	8000e68 <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ed2:	f7ff f9eb 	bl	80002ac <HAL_GetTick>
 8000ed6:	1b80      	subs	r0, r0, r6
 8000ed8:	2864      	cmp	r0, #100	; 0x64
 8000eda:	d9f7      	bls.n	8000ecc <HAL_RCC_OscConfig+0x70>
 8000edc:	e7f0      	b.n	8000ec0 <HAL_RCC_OscConfig+0x64>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000ede:	4b8c      	ldr	r3, [pc, #560]	; (8001110 <HAL_RCC_OscConfig+0x2b4>)
 8000ee0:	689a      	ldr	r2, [r3, #8]
 8000ee2:	f012 0f0c 	tst.w	r2, #12
 8000ee6:	d007      	beq.n	8000ef8 <HAL_RCC_OscConfig+0x9c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000ee8:	689a      	ldr	r2, [r3, #8]
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000eea:	f002 020c 	and.w	r2, r2, #12
 8000eee:	2a08      	cmp	r2, #8
 8000ef0:	d117      	bne.n	8000f22 <HAL_RCC_OscConfig+0xc6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	0259      	lsls	r1, r3, #9
 8000ef6:	d414      	bmi.n	8000f22 <HAL_RCC_OscConfig+0xc6>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ef8:	4b85      	ldr	r3, [pc, #532]	; (8001110 <HAL_RCC_OscConfig+0x2b4>)
 8000efa:	681a      	ldr	r2, [r3, #0]
 8000efc:	0792      	lsls	r2, r2, #30
 8000efe:	d502      	bpl.n	8000f06 <HAL_RCC_OscConfig+0xaa>
 8000f00:	68e2      	ldr	r2, [r4, #12]
 8000f02:	2a01      	cmp	r2, #1
 8000f04:	d1c9      	bne.n	8000e9a <HAL_RCC_OscConfig+0x3e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f06:	681a      	ldr	r2, [r3, #0]
 8000f08:	21f8      	movs	r1, #248	; 0xf8
 8000f0a:	fa91 f1a1 	rbit	r1, r1
 8000f0e:	6920      	ldr	r0, [r4, #16]
 8000f10:	fab1 f181 	clz	r1, r1
 8000f14:	fa00 f101 	lsl.w	r1, r0, r1
 8000f18:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000f1c:	430a      	orrs	r2, r1
 8000f1e:	601a      	str	r2, [r3, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f20:	e02e      	b.n	8000f80 <HAL_RCC_OscConfig+0x124>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000f22:	68e2      	ldr	r2, [r4, #12]
 8000f24:	4b7c      	ldr	r3, [pc, #496]	; (8001118 <HAL_RCC_OscConfig+0x2bc>)
 8000f26:	b1ea      	cbz	r2, 8000f64 <HAL_RCC_OscConfig+0x108>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f28:	2201      	movs	r2, #1
 8000f2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f2c:	f7ff f9be 	bl	80002ac <HAL_GetTick>

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f30:	4d77      	ldr	r5, [pc, #476]	; (8001110 <HAL_RCC_OscConfig+0x2b4>)
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f32:	4606      	mov	r6, r0

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f34:	682b      	ldr	r3, [r5, #0]
 8000f36:	4876      	ldr	r0, [pc, #472]	; (8001110 <HAL_RCC_OscConfig+0x2b4>)
 8000f38:	079b      	lsls	r3, r3, #30
 8000f3a:	d405      	bmi.n	8000f48 <HAL_RCC_OscConfig+0xec>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f3c:	f7ff f9b6 	bl	80002ac <HAL_GetTick>
 8000f40:	1b80      	subs	r0, r0, r6
 8000f42:	2802      	cmp	r0, #2
 8000f44:	d9f6      	bls.n	8000f34 <HAL_RCC_OscConfig+0xd8>
 8000f46:	e7bb      	b.n	8000ec0 <HAL_RCC_OscConfig+0x64>
            return HAL_TIMEOUT;
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f48:	6803      	ldr	r3, [r0, #0]
 8000f4a:	22f8      	movs	r2, #248	; 0xf8
 8000f4c:	fa92 f2a2 	rbit	r2, r2
 8000f50:	6921      	ldr	r1, [r4, #16]
 8000f52:	fab2 f282 	clz	r2, r2
 8000f56:	fa01 f202 	lsl.w	r2, r1, r2
 8000f5a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000f5e:	4313      	orrs	r3, r2
 8000f60:	6003      	str	r3, [r0, #0]
 8000f62:	e00d      	b.n	8000f80 <HAL_RCC_OscConfig+0x124>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f66:	f7ff f9a1 	bl	80002ac <HAL_GetTick>
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f6a:	4d69      	ldr	r5, [pc, #420]	; (8001110 <HAL_RCC_OscConfig+0x2b4>)
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f6c:	4606      	mov	r6, r0
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f6e:	682b      	ldr	r3, [r5, #0]
 8000f70:	079f      	lsls	r7, r3, #30
 8000f72:	d505      	bpl.n	8000f80 <HAL_RCC_OscConfig+0x124>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f74:	f7ff f99a 	bl	80002ac <HAL_GetTick>
 8000f78:	1b80      	subs	r0, r0, r6
 8000f7a:	2802      	cmp	r0, #2
 8000f7c:	d9f7      	bls.n	8000f6e <HAL_RCC_OscConfig+0x112>
 8000f7e:	e79f      	b.n	8000ec0 <HAL_RCC_OscConfig+0x64>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f80:	6823      	ldr	r3, [r4, #0]
 8000f82:	071e      	lsls	r6, r3, #28
 8000f84:	d403      	bmi.n	8000f8e <HAL_RCC_OscConfig+0x132>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f86:	6823      	ldr	r3, [r4, #0]
 8000f88:	075d      	lsls	r5, r3, #29
 8000f8a:	d545      	bpl.n	8001018 <HAL_RCC_OscConfig+0x1bc>
 8000f8c:	e01f      	b.n	8000fce <HAL_RCC_OscConfig+0x172>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000f8e:	6962      	ldr	r2, [r4, #20]
 8000f90:	4b62      	ldr	r3, [pc, #392]	; (800111c <HAL_RCC_OscConfig+0x2c0>)
 8000f92:	b172      	cbz	r2, 8000fb2 <HAL_RCC_OscConfig+0x156>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f94:	2201      	movs	r2, #1
 8000f96:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f98:	f7ff f988 	bl	80002ac <HAL_GetTick>
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f9c:	4d5c      	ldr	r5, [pc, #368]	; (8001110 <HAL_RCC_OscConfig+0x2b4>)
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f9e:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fa0:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000fa2:	0798      	lsls	r0, r3, #30
 8000fa4:	d4ef      	bmi.n	8000f86 <HAL_RCC_OscConfig+0x12a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000fa6:	f7ff f981 	bl	80002ac <HAL_GetTick>
 8000faa:	1b80      	subs	r0, r0, r6
 8000fac:	2802      	cmp	r0, #2
 8000fae:	d9f7      	bls.n	8000fa0 <HAL_RCC_OscConfig+0x144>
 8000fb0:	e786      	b.n	8000ec0 <HAL_RCC_OscConfig+0x64>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000fb2:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fb4:	f7ff f97a 	bl	80002ac <HAL_GetTick>
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fb8:	4d55      	ldr	r5, [pc, #340]	; (8001110 <HAL_RCC_OscConfig+0x2b4>)
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fba:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fbc:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000fbe:	0799      	lsls	r1, r3, #30
 8000fc0:	d5e1      	bpl.n	8000f86 <HAL_RCC_OscConfig+0x12a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000fc2:	f7ff f973 	bl	80002ac <HAL_GetTick>
 8000fc6:	1b80      	subs	r0, r0, r6
 8000fc8:	2802      	cmp	r0, #2
 8000fca:	d9f7      	bls.n	8000fbc <HAL_RCC_OscConfig+0x160>
 8000fcc:	e778      	b.n	8000ec0 <HAL_RCC_OscConfig+0x64>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8000fce:	2300      	movs	r3, #0
 8000fd0:	9301      	str	r3, [sp, #4]
 8000fd2:	4b4f      	ldr	r3, [pc, #316]	; (8001110 <HAL_RCC_OscConfig+0x2b4>)
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8000fd4:	4d52      	ldr	r5, [pc, #328]	; (8001120 <HAL_RCC_OscConfig+0x2c4>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8000fd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fd8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000fdc:	641a      	str	r2, [r3, #64]	; 0x40
 8000fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fe4:	9301      	str	r3, [sp, #4]
 8000fe6:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8000fe8:	682b      	ldr	r3, [r5, #0]
 8000fea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fee:	602b      	str	r3, [r5, #0]
    
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
 8000ff0:	f7ff f95c 	bl	80002ac <HAL_GetTick>
 8000ff4:	4606      	mov	r6, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8000ff6:	682b      	ldr	r3, [r5, #0]
 8000ff8:	05da      	lsls	r2, r3, #23
 8000ffa:	d510      	bpl.n	800101e <HAL_RCC_OscConfig+0x1c2>
        return HAL_TIMEOUT;
      }      
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ffc:	4b49      	ldr	r3, [pc, #292]	; (8001124 <HAL_RCC_OscConfig+0x2c8>)
 8000ffe:	7a22      	ldrb	r2, [r4, #8]
 8001000:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001002:	68a3      	ldr	r3, [r4, #8]
 8001004:	b1bb      	cbz	r3, 8001036 <HAL_RCC_OscConfig+0x1da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001006:	f7ff f951 	bl	80002ac <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800100a:	4d41      	ldr	r5, [pc, #260]	; (8001110 <HAL_RCC_OscConfig+0x2b4>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800100c:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800100e:	f241 3788 	movw	r7, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001012:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001014:	079b      	lsls	r3, r3, #30
 8001016:	d508      	bpl.n	800102a <HAL_RCC_OscConfig+0x1ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001018:	69a2      	ldr	r2, [r4, #24]
 800101a:	b9da      	cbnz	r2, 8001054 <HAL_RCC_OscConfig+0x1f8>
 800101c:	e059      	b.n	80010d2 <HAL_RCC_OscConfig+0x276>
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800101e:	f7ff f945 	bl	80002ac <HAL_GetTick>
 8001022:	1b80      	subs	r0, r0, r6
 8001024:	2802      	cmp	r0, #2
 8001026:	d9e6      	bls.n	8000ff6 <HAL_RCC_OscConfig+0x19a>
 8001028:	e74a      	b.n	8000ec0 <HAL_RCC_OscConfig+0x64>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800102a:	f7ff f93f 	bl	80002ac <HAL_GetTick>
 800102e:	1b80      	subs	r0, r0, r6
 8001030:	42b8      	cmp	r0, r7
 8001032:	d9ee      	bls.n	8001012 <HAL_RCC_OscConfig+0x1b6>
 8001034:	e744      	b.n	8000ec0 <HAL_RCC_OscConfig+0x64>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001036:	f7ff f939 	bl	80002ac <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800103a:	4d35      	ldr	r5, [pc, #212]	; (8001110 <HAL_RCC_OscConfig+0x2b4>)
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800103c:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800103e:	f241 3788 	movw	r7, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001042:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001044:	0798      	lsls	r0, r3, #30
 8001046:	d5e7      	bpl.n	8001018 <HAL_RCC_OscConfig+0x1bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001048:	f7ff f930 	bl	80002ac <HAL_GetTick>
 800104c:	1b80      	subs	r0, r0, r6
 800104e:	42b8      	cmp	r0, r7
 8001050:	d9f7      	bls.n	8001042 <HAL_RCC_OscConfig+0x1e6>
 8001052:	e735      	b.n	8000ec0 <HAL_RCC_OscConfig+0x64>
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001054:	4d2e      	ldr	r5, [pc, #184]	; (8001110 <HAL_RCC_OscConfig+0x2b4>)
 8001056:	68ab      	ldr	r3, [r5, #8]
 8001058:	f003 030c 	and.w	r3, r3, #12
 800105c:	2b08      	cmp	r3, #8
 800105e:	f43f af1c 	beq.w	8000e9a <HAL_RCC_OscConfig+0x3e>
 8001062:	4e31      	ldr	r6, [pc, #196]	; (8001128 <HAL_RCC_OscConfig+0x2cc>)
 8001064:	2300      	movs	r3, #0
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001066:	2a02      	cmp	r2, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001068:	6033      	str	r3, [r6, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800106a:	d141      	bne.n	80010f0 <HAL_RCC_OscConfig+0x294>
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800106c:	f7ff f91e 	bl	80002ac <HAL_GetTick>
 8001070:	4680      	mov	r8, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001072:	682b      	ldr	r3, [r5, #0]
 8001074:	4f26      	ldr	r7, [pc, #152]	; (8001110 <HAL_RCC_OscConfig+0x2b4>)
 8001076:	0199      	lsls	r1, r3, #6
 8001078:	d42d      	bmi.n	80010d6 <HAL_RCC_OscConfig+0x27a>
 800107a:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 800107e:	fa92 f2a2 	rbit	r2, r2
 8001082:	f44f 3340 	mov.w	r3, #196608	; 0x30000
            return HAL_TIMEOUT;
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001086:	fab2 fe82 	clz	lr, r2
 800108a:	fa93 f3a3 	rbit	r3, r3
 800108e:	f04f 6270 	mov.w	r2, #251658240	; 0xf000000
 8001092:	fab3 f583 	clz	r5, r3
 8001096:	fa92 f2a2 	rbit	r2, r2
 800109a:	69e0      	ldr	r0, [r4, #28]
 800109c:	6a23      	ldr	r3, [r4, #32]
 800109e:	fab2 f182 	clz	r1, r2
 80010a2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80010a4:	4303      	orrs	r3, r0
 80010a6:	fa02 f20e 	lsl.w	r2, r2, lr
 80010aa:	ea43 0002 	orr.w	r0, r3, r2
 80010ae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80010b0:	085a      	lsrs	r2, r3, #1
 80010b2:	3a01      	subs	r2, #1
 80010b4:	fa02 f305 	lsl.w	r3, r2, r5
 80010b8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80010ba:	4303      	orrs	r3, r0
 80010bc:	408a      	lsls	r2, r1
 80010be:	4313      	orrs	r3, r2
 80010c0:	607b      	str	r3, [r7, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80010c2:	2301      	movs	r3, #1
 80010c4:	6033      	str	r3, [r6, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010c6:	f7ff f8f1 	bl	80002ac <HAL_GetTick>
 80010ca:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	019a      	lsls	r2, r3, #6
 80010d0:	d508      	bpl.n	80010e4 <HAL_RCC_OscConfig+0x288>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 80010d2:	2000      	movs	r0, #0
 80010d4:	e018      	b.n	8001108 <HAL_RCC_OscConfig+0x2ac>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010d6:	f7ff f8e9 	bl	80002ac <HAL_GetTick>
 80010da:	ebc8 0000 	rsb	r0, r8, r0
 80010de:	2802      	cmp	r0, #2
 80010e0:	d9c7      	bls.n	8001072 <HAL_RCC_OscConfig+0x216>
 80010e2:	e6ed      	b.n	8000ec0 <HAL_RCC_OscConfig+0x64>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010e4:	f7ff f8e2 	bl	80002ac <HAL_GetTick>
 80010e8:	1b00      	subs	r0, r0, r4
 80010ea:	2802      	cmp	r0, #2
 80010ec:	d9ee      	bls.n	80010cc <HAL_RCC_OscConfig+0x270>
 80010ee:	e6e7      	b.n	8000ec0 <HAL_RCC_OscConfig+0x64>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010f0:	f7ff f8dc 	bl	80002ac <HAL_GetTick>
 80010f4:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80010f6:	682b      	ldr	r3, [r5, #0]
 80010f8:	019b      	lsls	r3, r3, #6
 80010fa:	d5ea      	bpl.n	80010d2 <HAL_RCC_OscConfig+0x276>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010fc:	f7ff f8d6 	bl	80002ac <HAL_GetTick>
 8001100:	1b00      	subs	r0, r0, r4
 8001102:	2802      	cmp	r0, #2
 8001104:	d9f7      	bls.n	80010f6 <HAL_RCC_OscConfig+0x29a>
 8001106:	e6db      	b.n	8000ec0 <HAL_RCC_OscConfig+0x64>
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8001108:	b002      	add	sp, #8
 800110a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800110e:	bf00      	nop
 8001110:	40023800 	.word	0x40023800
 8001114:	40023802 	.word	0x40023802
 8001118:	42470000 	.word	0x42470000
 800111c:	42470e80 	.word	0x42470e80
 8001120:	40007000 	.word	0x40007000
 8001124:	40023870 	.word	0x40023870
 8001128:	42470060 	.word	0x42470060

0800112c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800112c:	491b      	ldr	r1, [pc, #108]	; (800119c <HAL_RCC_GetSysClockFreq+0x70>)
 800112e:	688b      	ldr	r3, [r1, #8]
 8001130:	f003 030c 	and.w	r3, r3, #12
 8001134:	2b04      	cmp	r3, #4
 8001136:	d02c      	beq.n	8001192 <HAL_RCC_GetSysClockFreq+0x66>
 8001138:	2b08      	cmp	r3, #8
 800113a:	d12c      	bne.n	8001196 <HAL_RCC_GetSysClockFreq+0x6a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800113c:	6848      	ldr	r0, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800113e:	684b      	ldr	r3, [r1, #4]
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001140:	f000 003f 	and.w	r0, r0, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001144:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001148:	f647 72c0 	movw	r2, #32704	; 0x7fc0
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 800114c:	684b      	ldr	r3, [r1, #4]
 800114e:	fa92 f2a2 	rbit	r2, r2
 8001152:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8001156:	fab2 f282 	clz	r2, r2
 800115a:	ea01 0103 	and.w	r1, r1, r3
 800115e:	fa21 f102 	lsr.w	r1, r1, r2
 8001162:	bf14      	ite	ne
 8001164:	4a0e      	ldrne	r2, [pc, #56]	; (80011a0 <HAL_RCC_GetSysClockFreq+0x74>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8001166:	4a0f      	ldreq	r2, [pc, #60]	; (80011a4 <HAL_RCC_GetSysClockFreq+0x78>)
 8001168:	fbb2 f0f0 	udiv	r0, r2, r0
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 800116c:	4a0b      	ldr	r2, [pc, #44]	; (800119c <HAL_RCC_GetSysClockFreq+0x70>)
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 800116e:	fb00 f301 	mul.w	r3, r0, r1
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8001172:	6852      	ldr	r2, [r2, #4]
 8001174:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8001178:	fa90 f0a0 	rbit	r0, r0
      
      sysclockfreq = pllvco/pllp;
 800117c:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8001180:	fab0 f080 	clz	r0, r0
      
      sysclockfreq = pllvco/pllp;
 8001184:	fa22 f000 	lsr.w	r0, r2, r0
 8001188:	3001      	adds	r0, #1
 800118a:	0040      	lsls	r0, r0, #1
 800118c:	fbb3 f0f0 	udiv	r0, r3, r0
 8001190:	4770      	bx	lr
      sysclockfreq = HSI_VALUE;
       break;
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001192:	4803      	ldr	r0, [pc, #12]	; (80011a0 <HAL_RCC_GetSysClockFreq+0x74>)
 8001194:	4770      	bx	lr
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001196:	4803      	ldr	r0, [pc, #12]	; (80011a4 <HAL_RCC_GetSysClockFreq+0x78>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop
 800119c:	40023800 	.word	0x40023800
 80011a0:	00b71b00 	.word	0x00b71b00
 80011a4:	00f42400 	.word	0x00f42400

080011a8 <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80011a8:	4b55      	ldr	r3, [pc, #340]	; (8001300 <HAL_RCC_ClockConfig+0x158>)
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	f002 020f 	and.w	r2, r2, #15
 80011b0:	428a      	cmp	r2, r1
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80011b6:	4605      	mov	r5, r0
 80011b8:	460e      	mov	r6, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80011ba:	d30a      	bcc.n	80011d2 <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011bc:	6829      	ldr	r1, [r5, #0]
 80011be:	0788      	lsls	r0, r1, #30
 80011c0:	d511      	bpl.n	80011e6 <HAL_RCC_ClockConfig+0x3e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011c2:	4850      	ldr	r0, [pc, #320]	; (8001304 <HAL_RCC_ClockConfig+0x15c>)
 80011c4:	6883      	ldr	r3, [r0, #8]
 80011c6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80011ca:	68ab      	ldr	r3, [r5, #8]
 80011cc:	4313      	orrs	r3, r2
 80011ce:	6083      	str	r3, [r0, #8]
 80011d0:	e009      	b.n	80011e6 <HAL_RCC_ClockConfig+0x3e>
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011d2:	b2ca      	uxtb	r2, r1
 80011d4:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f003 030f 	and.w	r3, r3, #15
 80011dc:	4299      	cmp	r1, r3
 80011de:	d0ed      	beq.n	80011bc <HAL_RCC_ClockConfig+0x14>
    {
      return HAL_ERROR;
 80011e0:	2001      	movs	r0, #1
 80011e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011e6:	07c9      	lsls	r1, r1, #31
 80011e8:	d406      	bmi.n	80011f8 <HAL_RCC_ClockConfig+0x50>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80011ea:	4b45      	ldr	r3, [pc, #276]	; (8001300 <HAL_RCC_ClockConfig+0x158>)
 80011ec:	681a      	ldr	r2, [r3, #0]
 80011ee:	f002 020f 	and.w	r2, r2, #15
 80011f2:	4296      	cmp	r6, r2
 80011f4:	d351      	bcc.n	800129a <HAL_RCC_ClockConfig+0xf2>
 80011f6:	e057      	b.n	80012a8 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011f8:	686b      	ldr	r3, [r5, #4]
 80011fa:	4a42      	ldr	r2, [pc, #264]	; (8001304 <HAL_RCC_ClockConfig+0x15c>)
 80011fc:	2b01      	cmp	r3, #1
 80011fe:	d103      	bne.n	8001208 <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001200:	6812      	ldr	r2, [r2, #0]
 8001202:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8001206:	e008      	b.n	800121a <HAL_RCC_ClockConfig+0x72>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8001208:	1e99      	subs	r1, r3, #2
 800120a:	2901      	cmp	r1, #1
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800120c:	6812      	ldr	r2, [r2, #0]
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 800120e:	d802      	bhi.n	8001216 <HAL_RCC_ClockConfig+0x6e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001210:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001214:	e001      	b.n	800121a <HAL_RCC_ClockConfig+0x72>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001216:	f012 0f02 	tst.w	r2, #2
 800121a:	d0e1      	beq.n	80011e0 <HAL_RCC_ClockConfig+0x38>
      {
        return HAL_ERROR;
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800121c:	4c39      	ldr	r4, [pc, #228]	; (8001304 <HAL_RCC_ClockConfig+0x15c>)
 800121e:	68a2      	ldr	r2, [r4, #8]
 8001220:	f022 0203 	bic.w	r2, r2, #3
 8001224:	4313      	orrs	r3, r2
 8001226:	60a3      	str	r3, [r4, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001228:	f7ff f840 	bl	80002ac <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800122c:	686b      	ldr	r3, [r5, #4]
 800122e:	2b01      	cmp	r3, #1
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001230:	4607      	mov	r7, r0
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001232:	f241 3888 	movw	r8, #5000	; 0x1388
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001236:	d10c      	bne.n	8001252 <HAL_RCC_ClockConfig+0xaa>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001238:	68a3      	ldr	r3, [r4, #8]
 800123a:	f003 030c 	and.w	r3, r3, #12
 800123e:	2b04      	cmp	r3, #4
 8001240:	d0d3      	beq.n	80011ea <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001242:	f7ff f833 	bl	80002ac <HAL_GetTick>
 8001246:	1bc0      	subs	r0, r0, r7
 8001248:	4540      	cmp	r0, r8
 800124a:	d9f5      	bls.n	8001238 <HAL_RCC_ClockConfig+0x90>
        {
          return HAL_TIMEOUT;
 800124c:	2003      	movs	r0, #3
 800124e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001252:	2b02      	cmp	r3, #2
 8001254:	d10a      	bne.n	800126c <HAL_RCC_ClockConfig+0xc4>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001256:	68a3      	ldr	r3, [r4, #8]
 8001258:	f003 030c 	and.w	r3, r3, #12
 800125c:	2b08      	cmp	r3, #8
 800125e:	d0c4      	beq.n	80011ea <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001260:	f7ff f824 	bl	80002ac <HAL_GetTick>
 8001264:	1bc0      	subs	r0, r0, r7
 8001266:	4540      	cmp	r0, r8
 8001268:	d9f5      	bls.n	8001256 <HAL_RCC_ClockConfig+0xae>
 800126a:	e7ef      	b.n	800124c <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 800126c:	2b03      	cmp	r3, #3
 800126e:	d10f      	bne.n	8001290 <HAL_RCC_ClockConfig+0xe8>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8001270:	68a3      	ldr	r3, [r4, #8]
 8001272:	f003 030c 	and.w	r3, r3, #12
 8001276:	2b0c      	cmp	r3, #12
 8001278:	d0b7      	beq.n	80011ea <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800127a:	f7ff f817 	bl	80002ac <HAL_GetTick>
 800127e:	1bc0      	subs	r0, r0, r7
 8001280:	4540      	cmp	r0, r8
 8001282:	d9f5      	bls.n	8001270 <HAL_RCC_ClockConfig+0xc8>
 8001284:	e7e2      	b.n	800124c <HAL_RCC_ClockConfig+0xa4>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001286:	f7ff f811 	bl	80002ac <HAL_GetTick>
 800128a:	1bc0      	subs	r0, r0, r7
 800128c:	4540      	cmp	r0, r8
 800128e:	d8dd      	bhi.n	800124c <HAL_RCC_ClockConfig+0xa4>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001290:	68a3      	ldr	r3, [r4, #8]
 8001292:	f013 0f0c 	tst.w	r3, #12
 8001296:	d1f6      	bne.n	8001286 <HAL_RCC_ClockConfig+0xde>
 8001298:	e7a7      	b.n	80011ea <HAL_RCC_ClockConfig+0x42>
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800129a:	b2f2      	uxtb	r2, r6
 800129c:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f003 030f 	and.w	r3, r3, #15
 80012a4:	429e      	cmp	r6, r3
 80012a6:	d19b      	bne.n	80011e0 <HAL_RCC_ClockConfig+0x38>
      return HAL_ERROR;
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012a8:	6829      	ldr	r1, [r5, #0]
 80012aa:	074a      	lsls	r2, r1, #29
 80012ac:	d506      	bpl.n	80012bc <HAL_RCC_ClockConfig+0x114>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012ae:	4815      	ldr	r0, [pc, #84]	; (8001304 <HAL_RCC_ClockConfig+0x15c>)
 80012b0:	6883      	ldr	r3, [r0, #8]
 80012b2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80012b6:	68eb      	ldr	r3, [r5, #12]
 80012b8:	4313      	orrs	r3, r2
 80012ba:	6083      	str	r3, [r0, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012bc:	070b      	lsls	r3, r1, #28
 80012be:	d507      	bpl.n	80012d0 <HAL_RCC_ClockConfig+0x128>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80012c0:	4a10      	ldr	r2, [pc, #64]	; (8001304 <HAL_RCC_ClockConfig+0x15c>)
 80012c2:	6929      	ldr	r1, [r5, #16]
 80012c4:	6893      	ldr	r3, [r2, #8]
 80012c6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80012ca:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80012ce:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 80012d0:	f7ff ff2c 	bl	800112c <HAL_RCC_GetSysClockFreq>
 80012d4:	4b0b      	ldr	r3, [pc, #44]	; (8001304 <HAL_RCC_ClockConfig+0x15c>)
 80012d6:	22f0      	movs	r2, #240	; 0xf0
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	fa92 f2a2 	rbit	r2, r2
 80012de:	fab2 f282 	clz	r2, r2
 80012e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80012e6:	40d3      	lsrs	r3, r2
 80012e8:	4a07      	ldr	r2, [pc, #28]	; (8001308 <HAL_RCC_ClockConfig+0x160>)
 80012ea:	5cd3      	ldrb	r3, [r2, r3]
 80012ec:	40d8      	lsrs	r0, r3
 80012ee:	4b07      	ldr	r3, [pc, #28]	; (800130c <HAL_RCC_ClockConfig+0x164>)
 80012f0:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80012f2:	2000      	movs	r0, #0
 80012f4:	f002 f85c 	bl	80033b0 <HAL_InitTick>
  
  return HAL_OK;
 80012f8:	2000      	movs	r0, #0
}
 80012fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80012fe:	bf00      	nop
 8001300:	40023c00 	.word	0x40023c00
 8001304:	40023800 	.word	0x40023800
 8001308:	08003778 	.word	0x08003778
 800130c:	20000000 	.word	0x20000000

08001310 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001310:	4b01      	ldr	r3, [pc, #4]	; (8001318 <HAL_RCC_GetHCLKFreq+0x8>)
 8001312:	6818      	ldr	r0, [r3, #0]
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	20000000 	.word	0x20000000

0800131c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800131c:	4b08      	ldr	r3, [pc, #32]	; (8001340 <HAL_RCC_GetPCLK1Freq+0x24>)
 800131e:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8001322:	689b      	ldr	r3, [r3, #8]
 8001324:	fa92 f2a2 	rbit	r2, r2
 8001328:	fab2 f282 	clz	r2, r2
 800132c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8001330:	40d3      	lsrs	r3, r2
 8001332:	4a04      	ldr	r2, [pc, #16]	; (8001344 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001334:	5cd3      	ldrb	r3, [r2, r3]
 8001336:	4a04      	ldr	r2, [pc, #16]	; (8001348 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001338:	6810      	ldr	r0, [r2, #0]
}
 800133a:	40d8      	lsrs	r0, r3
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop
 8001340:	40023800 	.word	0x40023800
 8001344:	08003778 	.word	0x08003778
 8001348:	20000000 	.word	0x20000000

0800134c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 800134c:	4b08      	ldr	r3, [pc, #32]	; (8001370 <HAL_RCC_GetPCLK2Freq+0x24>)
 800134e:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8001352:	689b      	ldr	r3, [r3, #8]
 8001354:	fa92 f2a2 	rbit	r2, r2
 8001358:	fab2 f282 	clz	r2, r2
 800135c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001360:	40d3      	lsrs	r3, r2
 8001362:	4a04      	ldr	r2, [pc, #16]	; (8001374 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001364:	5cd3      	ldrb	r3, [r2, r3]
 8001366:	4a04      	ldr	r2, [pc, #16]	; (8001378 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8001368:	6810      	ldr	r0, [r2, #0]
} 
 800136a:	40d8      	lsrs	r0, r3
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	40023800 	.word	0x40023800
 8001374:	08003778 	.word	0x08003778
 8001378:	20000000 	.word	0x20000000

0800137c <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800137c:	230f      	movs	r3, #15
 800137e:	6003      	str	r3, [r0, #0]
   
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001380:	4b0b      	ldr	r3, [pc, #44]	; (80013b0 <HAL_RCC_GetClockConfig+0x34>)
 8001382:	689a      	ldr	r2, [r3, #8]
 8001384:	f002 0203 	and.w	r2, r2, #3
 8001388:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 800138a:	689a      	ldr	r2, [r3, #8]
 800138c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8001390:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8001392:	689a      	ldr	r2, [r3, #8]
 8001394:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8001398:	60c2      	str	r2, [r0, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	08db      	lsrs	r3, r3, #3
 800139e:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80013a2:	6103      	str	r3, [r0, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 80013a4:	4b03      	ldr	r3, [pc, #12]	; (80013b4 <HAL_RCC_GetClockConfig+0x38>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f003 030f 	and.w	r3, r3, #15
 80013ac:	600b      	str	r3, [r1, #0]
 80013ae:	4770      	bx	lr
 80013b0:	40023800 	.word	0x40023800
 80013b4:	40023c00 	.word	0x40023c00

080013b8 <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- I2S configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80013b8:	6803      	ldr	r3, [r0, #0]
 80013ba:	07da      	lsls	r2, r3, #31
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *              
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80013bc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80013c0:	4605      	mov	r5, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- I2S configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80013c2:	d419      	bmi.n	80013f8 <HAL_RCCEx_PeriphCLKConfig+0x40>
      }
    }
  }
  
  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80013c4:	6828      	ldr	r0, [r5, #0]
 80013c6:	f010 0002 	ands.w	r0, r0, #2
 80013ca:	f000 8090 	beq.w	80014ee <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80013ce:	2300      	movs	r3, #0
 80013d0:	9301      	str	r3, [sp, #4]
 80013d2:	4b48      	ldr	r3, [pc, #288]	; (80014f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80013d4:	4c48      	ldr	r4, [pc, #288]	; (80014f8 <HAL_RCCEx_PeriphCLKConfig+0x140>)
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80013d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013d8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80013dc:	641a      	str	r2, [r3, #64]	; 0x40
 80013de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013e4:	9301      	str	r3, [sp, #4]
 80013e6:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80013e8:	6823      	ldr	r3, [r4, #0]
 80013ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013ee:	6023      	str	r3, [r4, #0]
    
    /* Get tick */
    tickstart = HAL_GetTick();
 80013f0:	f7fe ff5c 	bl	80002ac <HAL_GetTick>
 80013f4:	4606      	mov	r6, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80013f6:	e039      	b.n	800146c <HAL_RCCEx_PeriphCLKConfig+0xb4>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)    
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80013f8:	4e40      	ldr	r6, [pc, #256]	; (80014fc <HAL_RCCEx_PeriphCLKConfig+0x144>)
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80013fa:	4f3e      	ldr	r7, [pc, #248]	; (80014f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)    
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80013fc:	2300      	movs	r3, #0
 80013fe:	6033      	str	r3, [r6, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001400:	f7fe ff54 	bl	80002ac <HAL_GetTick>
 8001404:	4680      	mov	r8, r0
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	4c3a      	ldr	r4, [pc, #232]	; (80014f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800140a:	011b      	lsls	r3, r3, #4
 800140c:	d507      	bpl.n	800141e <HAL_RCCEx_PeriphCLKConfig+0x66>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800140e:	f7fe ff4d 	bl	80002ac <HAL_GetTick>
 8001412:	ebc8 0000 	rsb	r0, r8, r0
 8001416:	2802      	cmp	r0, #2
 8001418:	d9f5      	bls.n	8001406 <HAL_RCCEx_PeriphCLKConfig+0x4e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800141a:	2003      	movs	r0, #3
 800141c:	e067      	b.n	80014ee <HAL_RCCEx_PeriphCLKConfig+0x136>
 800141e:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8001422:	fa91 f1a1 	rbit	r1, r1
 8001426:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800142a:	fab1 f181 	clz	r1, r1
 800142e:	fa93 f3a3 	rbit	r3, r3
 8001432:	fab3 f283 	clz	r2, r3
 8001436:	686b      	ldr	r3, [r5, #4]
 8001438:	fa03 f101 	lsl.w	r1, r3, r1
 800143c:	68ab      	ldr	r3, [r5, #8]
 800143e:	4093      	lsls	r3, r2
 8001440:	430b      	orrs	r3, r1
 8001442:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
#endif /* STM32F411xE */
    
    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001446:	2301      	movs	r3, #1
 8001448:	6033      	str	r3, [r6, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800144a:	f7fe ff2f 	bl	80002ac <HAL_GetTick>
 800144e:	4606      	mov	r6, r0
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001450:	6823      	ldr	r3, [r4, #0]
 8001452:	0118      	lsls	r0, r3, #4
 8001454:	d4b6      	bmi.n	80013c4 <HAL_RCCEx_PeriphCLKConfig+0xc>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001456:	f7fe ff29 	bl	80002ac <HAL_GetTick>
 800145a:	1b80      	subs	r0, r0, r6
 800145c:	2802      	cmp	r0, #2
 800145e:	d9f7      	bls.n	8001450 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8001460:	e7db      	b.n	800141a <HAL_RCCEx_PeriphCLKConfig+0x62>
    /* Get tick */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001462:	f7fe ff23 	bl	80002ac <HAL_GetTick>
 8001466:	1b80      	subs	r0, r0, r6
 8001468:	2802      	cmp	r0, #2
 800146a:	d8d6      	bhi.n	800141a <HAL_RCCEx_PeriphCLKConfig+0x62>
    PWR->CR |= PWR_CR_DBP;
    
    /* Get tick */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800146c:	6823      	ldr	r3, [r4, #0]
 800146e:	05d9      	lsls	r1, r3, #23
 8001470:	d5f7      	bpl.n	8001462 <HAL_RCCEx_PeriphCLKConfig+0xaa>
      {
        return HAL_TIMEOUT;
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001472:	4c20      	ldr	r4, [pc, #128]	; (80014f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8001474:	6f23      	ldr	r3, [r4, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001476:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800147a:	d10f      	bne.n	800149c <HAL_RCCEx_PeriphCLKConfig+0xe4>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800147c:	68ea      	ldr	r2, [r5, #12]
 800147e:	f402 7340 	and.w	r3, r2, #768	; 0x300
 8001482:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001486:	4b1b      	ldr	r3, [pc, #108]	; (80014f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8001488:	d127      	bne.n	80014da <HAL_RCCEx_PeriphCLKConfig+0x122>
 800148a:	6899      	ldr	r1, [r3, #8]
 800148c:	f421 10f8 	bic.w	r0, r1, #2031616	; 0x1f0000
 8001490:	f022 4170 	bic.w	r1, r2, #4026531840	; 0xf0000000
 8001494:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8001498:	4301      	orrs	r1, r0
 800149a:	e021      	b.n	80014e0 <HAL_RCCEx_PeriphCLKConfig+0x128>
        return HAL_TIMEOUT;
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800149c:	68ea      	ldr	r2, [r5, #12]
 800149e:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d0ea      	beq.n	800147c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80014a6:	6f23      	ldr	r3, [r4, #112]	; 0x70
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80014a8:	4a15      	ldr	r2, [pc, #84]	; (8001500 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 80014aa:	2101      	movs	r1, #1
 80014ac:	6011      	str	r1, [r2, #0]
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80014ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
      __HAL_RCC_BACKUPRESET_RELEASE();
 80014b2:	2100      	movs	r1, #0
 80014b4:	6011      	str	r1, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80014b6:	6723      	str	r3, [r4, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80014b8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80014ba:	07da      	lsls	r2, r3, #31
 80014bc:	d5de      	bpl.n	800147c <HAL_RCCEx_PeriphCLKConfig+0xc4>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80014be:	f7fe fef5 	bl	80002ac <HAL_GetTick>
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014c2:	f241 3788 	movw	r7, #5000	; 0x1388

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80014c6:	4606      	mov	r6, r0
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014c8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80014ca:	079b      	lsls	r3, r3, #30
 80014cc:	d4d6      	bmi.n	800147c <HAL_RCCEx_PeriphCLKConfig+0xc4>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014ce:	f7fe feed 	bl	80002ac <HAL_GetTick>
 80014d2:	1b80      	subs	r0, r0, r6
 80014d4:	42b8      	cmp	r0, r7
 80014d6:	d9f7      	bls.n	80014c8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80014d8:	e79f      	b.n	800141a <HAL_RCCEx_PeriphCLKConfig+0x62>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80014da:	6899      	ldr	r1, [r3, #8]
 80014dc:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 80014e0:	6099      	str	r1, [r3, #8]
 80014e2:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80014e4:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80014e8:	430a      	orrs	r2, r1
 80014ea:	671a      	str	r2, [r3, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80014ec:	2000      	movs	r0, #0
}
 80014ee:	b002      	add	sp, #8
 80014f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80014f4:	40023800 	.word	0x40023800
 80014f8:	40007000 	.word	0x40007000
 80014fc:	42470068 	.word	0x42470068
 8001500:	42470e40 	.word	0x42470e40

08001504 <RTC_EnterInitMode>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8001504:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U; 
  
  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8001506:	6803      	ldr	r3, [r0, #0]
 8001508:	68da      	ldr	r2, [r3, #12]
 800150a:	0652      	lsls	r2, r2, #25
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800150c:	4604      	mov	r4, r0
  uint32_t tickstart = 0U; 
  
  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800150e:	d501      	bpl.n	8001514 <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      } 
    }
  }
  
  return HAL_OK;  
 8001510:	2000      	movs	r0, #0
 8001512:	bd38      	pop	{r3, r4, r5, pc}
  
  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8001514:	f04f 32ff 	mov.w	r2, #4294967295
 8001518:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800151a:	f7fe fec7 	bl	80002ac <HAL_GetTick>
 800151e:	4605      	mov	r5, r0

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8001520:	6823      	ldr	r3, [r4, #0]
 8001522:	68db      	ldr	r3, [r3, #12]
 8001524:	065b      	lsls	r3, r3, #25
 8001526:	d4f3      	bmi.n	8001510 <RTC_EnterInitMode+0xc>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8001528:	f7fe fec0 	bl	80002ac <HAL_GetTick>
 800152c:	1b40      	subs	r0, r0, r5
 800152e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001532:	d9f5      	bls.n	8001520 <RTC_EnterInitMode+0x1c>
      {       
        return HAL_TIMEOUT;
 8001534:	2003      	movs	r0, #3
      } 
    }
  }
  
  return HAL_OK;  
}
 8001536:	bd38      	pop	{r3, r4, r5, pc}

08001538 <HAL_RTC_Init>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001538:	b510      	push	{r4, lr}
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800153a:	4604      	mov	r4, r0
 800153c:	2800      	cmp	r0, #0
 800153e:	d03d      	beq.n	80015bc <HAL_RTC_Init+0x84>
  assert_param(IS_RTC_SYNCH_PREDIV(hrtc->Init.SynchPrediv));
  assert_param (IS_RTC_OUTPUT(hrtc->Init.OutPut));
  assert_param (IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
  assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8001540:	7f43      	ldrb	r3, [r0, #29]
 8001542:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001546:	b913      	cbnz	r3, 800154e <HAL_RTC_Init+0x16>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001548:	7702      	strb	r2, [r0, #28]
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800154a:	f001 fea5 	bl	8003298 <HAL_RTC_MspInit>
  }
  
  /* Set RTC state */  
  hrtc->State = HAL_RTC_STATE_BUSY;  
 800154e:	2302      	movs	r3, #2
 8001550:	7763      	strb	r3, [r4, #29]
       
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001552:	6823      	ldr	r3, [r4, #0]
 8001554:	22ca      	movs	r2, #202	; 0xca
 8001556:	625a      	str	r2, [r3, #36]	; 0x24
 8001558:	2253      	movs	r2, #83	; 0x53
 800155a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800155c:	4620      	mov	r0, r4
 800155e:	f7ff ffd1 	bl	8001504 <RTC_EnterInitMode>
 8001562:	6823      	ldr	r3, [r4, #0]
 8001564:	b120      	cbz	r0, 8001570 <HAL_RTC_Init+0x38>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8001566:	22ff      	movs	r2, #255	; 0xff
 8001568:	625a      	str	r2, [r3, #36]	; 0x24
    
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800156a:	2304      	movs	r3, #4
 800156c:	7763      	strb	r3, [r4, #29]
 800156e:	e025      	b.n	80015bc <HAL_RTC_Init+0x84>
    return HAL_ERROR;
  } 
  else
  { 
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001570:	689a      	ldr	r2, [r3, #8]
 8001572:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 8001576:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800157a:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800157c:	6899      	ldr	r1, [r3, #8]
 800157e:	6862      	ldr	r2, [r4, #4]
 8001580:	4311      	orrs	r1, r2
 8001582:	6922      	ldr	r2, [r4, #16]
 8001584:	4311      	orrs	r1, r2
 8001586:	6962      	ldr	r2, [r4, #20]
 8001588:	430a      	orrs	r2, r1
 800158a:	609a      	str	r2, [r3, #8]
    
    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800158c:	68e2      	ldr	r2, [r4, #12]
 800158e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8001590:	691a      	ldr	r2, [r3, #16]
 8001592:	68a1      	ldr	r1, [r4, #8]
 8001594:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001598:	611a      	str	r2, [r3, #16]
    
    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT; 
 800159a:	68da      	ldr	r2, [r3, #12]
 800159c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80015a0:	60da      	str	r2, [r3, #12]
    
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80015a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80015a4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80015a8:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType); 
 80015aa:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80015ac:	69a2      	ldr	r2, [r4, #24]
 80015ae:	430a      	orrs	r2, r1
 80015b0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 80015b2:	22ff      	movs	r2, #255	; 0xff
 80015b4:	625a      	str	r2, [r3, #36]	; 0x24
    
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80015b6:	2301      	movs	r3, #1
 80015b8:	7763      	strb	r3, [r4, #29]
    
    return HAL_OK;
 80015ba:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
  {
     return HAL_ERROR;
 80015bc:	2001      	movs	r0, #1
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
    
    return HAL_OK;
  }
}
 80015be:	bd10      	pop	{r4, pc}

080015c0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80015c0:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80015c2:	4604      	mov	r4, r0
 80015c4:	2800      	cmp	r0, #0
 80015c6:	d036      	beq.n	8001636 <HAL_SPI_Init+0x76>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015c8:	2300      	movs	r3, #0
 80015ca:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 80015cc:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80015d0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80015d4:	b91b      	cbnz	r3, 80015de <HAL_SPI_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80015d6:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80015da:	f001 fe8b 	bl	80032f4 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80015de:	68a1      	ldr	r1, [r4, #8]
 80015e0:	6860      	ldr	r0, [r4, #4]
 80015e2:	4308      	orrs	r0, r1
 80015e4:	68e1      	ldr	r1, [r4, #12]
 80015e6:	4308      	orrs	r0, r1
 80015e8:	6921      	ldr	r1, [r4, #16]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80015ea:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80015ec:	4308      	orrs	r0, r1
 80015ee:	6961      	ldr	r1, [r4, #20]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80015f0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80015f4:	6823      	ldr	r3, [r4, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80015f6:	4308      	orrs	r0, r1
 80015f8:	69e1      	ldr	r1, [r4, #28]
  }

  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80015fa:	681a      	ldr	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80015fc:	4308      	orrs	r0, r1
 80015fe:	6a21      	ldr	r1, [r4, #32]
  }

  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001600:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001604:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001606:	4308      	orrs	r0, r1
 8001608:	69a2      	ldr	r2, [r4, #24]
 800160a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800160c:	4308      	orrs	r0, r1
 800160e:	f402 7100 	and.w	r1, r2, #512	; 0x200
 8001612:	4301      	orrs	r1, r0
 8001614:	6019      	str	r1, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001616:	0c12      	lsrs	r2, r2, #16
 8001618:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800161a:	f002 0204 	and.w	r2, r2, #4
 800161e:	430a      	orrs	r2, r1
 8001620:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001622:	69da      	ldr	r2, [r3, #28]
 8001624:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001628:	61da      	str	r2, [r3, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800162a:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 800162c:	2301      	movs	r3, #1
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800162e:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001630:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
 8001634:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if(hspi == NULL)
  {
    return HAL_ERROR;
 8001636:	2001      	movs	r0, #1

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State     = HAL_SPI_STATE_READY;

  return HAL_OK;
}
 8001638:	bd10      	pop	{r4, pc}

0800163a <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
 __weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800163a:	4770      	bx	lr

0800163c <HAL_SPI_IRQHandler>:
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
  uint32_t itsource = hspi->Instance->CR2;
 800163c:	6803      	ldr	r3, [r0, #0]
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800163e:	b530      	push	{r4, r5, lr}
  uint32_t itsource = hspi->Instance->CR2;
 8001640:	6859      	ldr	r1, [r3, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8001642:	689a      	ldr	r2, [r3, #8]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 8001644:	f002 0541 	and.w	r5, r2, #65	; 0x41
 8001648:	2d01      	cmp	r5, #1
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800164a:	b085      	sub	sp, #20
 800164c:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
  uint32_t itflag   = hspi->Instance->SR;

  /* SPI in mode Receiver ----------------------------------------------------*/
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 800164e:	d103      	bne.n	8001658 <HAL_SPI_IRQHandler+0x1c>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 8001650:	064d      	lsls	r5, r1, #25
 8001652:	d501      	bpl.n	8001658 <HAL_SPI_IRQHandler+0x1c>
  {
    hspi->RxISR(hspi);
 8001654:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001656:	e005      	b.n	8001664 <HAL_SPI_IRQHandler+0x28>
    return;
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if(((itflag & SPI_FLAG_TXE) != RESET) && ((itsource & SPI_IT_TXE) != RESET))
 8001658:	0795      	lsls	r5, r2, #30
 800165a:	d505      	bpl.n	8001668 <HAL_SPI_IRQHandler+0x2c>
 800165c:	0608      	lsls	r0, r1, #24
 800165e:	d503      	bpl.n	8001668 <HAL_SPI_IRQHandler+0x2c>
  {
    hspi->TxISR(hspi);
 8001660:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001662:	4620      	mov	r0, r4
 8001664:	4798      	blx	r3
    return;
 8001666:	e057      	b.n	8001718 <HAL_SPI_IRQHandler+0xdc>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if(((itflag & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE)) != RESET) && ((itsource & SPI_IT_ERR) != RESET))
 8001668:	f412 7fb0 	tst.w	r2, #352	; 0x160
 800166c:	d054      	beq.n	8001718 <HAL_SPI_IRQHandler+0xdc>
 800166e:	068d      	lsls	r5, r1, #26
 8001670:	d552      	bpl.n	8001718 <HAL_SPI_IRQHandler+0xdc>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if((itflag & SPI_FLAG_OVR) != RESET)
 8001672:	0650      	lsls	r0, r2, #25
 8001674:	d517      	bpl.n	80016a6 <HAL_SPI_IRQHandler+0x6a>
    {
      if(hspi->State != HAL_SPI_STATE_BUSY_TX)
 8001676:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 800167a:	2803      	cmp	r0, #3
 800167c:	f04f 0500 	mov.w	r5, #0
 8001680:	d00a      	beq.n	8001698 <HAL_SPI_IRQHandler+0x5c>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8001682:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001684:	f040 0004 	orr.w	r0, r0, #4
 8001688:	6560      	str	r0, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800168a:	9500      	str	r5, [sp, #0]
 800168c:	68d8      	ldr	r0, [r3, #12]
 800168e:	9000      	str	r0, [sp, #0]
 8001690:	6898      	ldr	r0, [r3, #8]
 8001692:	9000      	str	r0, [sp, #0]
 8001694:	9800      	ldr	r0, [sp, #0]
 8001696:	e006      	b.n	80016a6 <HAL_SPI_IRQHandler+0x6a>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001698:	9501      	str	r5, [sp, #4]
 800169a:	68da      	ldr	r2, [r3, #12]
 800169c:	9201      	str	r2, [sp, #4]
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	9301      	str	r3, [sp, #4]
 80016a2:	9b01      	ldr	r3, [sp, #4]
        return;
 80016a4:	e038      	b.n	8001718 <HAL_SPI_IRQHandler+0xdc>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if((itflag & SPI_FLAG_MODF) != RESET)
 80016a6:	0695      	lsls	r5, r2, #26
 80016a8:	d50c      	bpl.n	80016c4 <HAL_SPI_IRQHandler+0x88>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80016aa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80016ac:	f040 0001 	orr.w	r0, r0, #1
 80016b0:	6560      	str	r0, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80016b2:	2000      	movs	r0, #0
 80016b4:	9002      	str	r0, [sp, #8]
 80016b6:	6898      	ldr	r0, [r3, #8]
 80016b8:	9002      	str	r0, [sp, #8]
 80016ba:	6818      	ldr	r0, [r3, #0]
 80016bc:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 80016c0:	6018      	str	r0, [r3, #0]
 80016c2:	9802      	ldr	r0, [sp, #8]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if((itflag & SPI_FLAG_FRE) != RESET)
 80016c4:	05d0      	lsls	r0, r2, #23
 80016c6:	d508      	bpl.n	80016da <HAL_SPI_IRQHandler+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80016c8:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80016ca:	f042 0208 	orr.w	r2, r2, #8
 80016ce:	6562      	str	r2, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80016d0:	2200      	movs	r2, #0
 80016d2:	9203      	str	r2, [sp, #12]
 80016d4:	689a      	ldr	r2, [r3, #8]
 80016d6:	9203      	str	r2, [sp, #12]
 80016d8:	9a03      	ldr	r2, [sp, #12]
    }

    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80016da:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80016dc:	b1e2      	cbz	r2, 8001718 <HAL_SPI_IRQHandler+0xdc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80016de:	685a      	ldr	r2, [r3, #4]
 80016e0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80016e4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80016e6:	2201      	movs	r2, #1
 80016e8:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN))||(HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80016ec:	078a      	lsls	r2, r1, #30
 80016ee:	d010      	beq.n	8001712 <HAL_SPI_IRQHandler+0xd6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80016f0:	685a      	ldr	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if(hspi->hdmarx != NULL)
 80016f2:	6ce0      	ldr	r0, [r4, #76]	; 0x4c

      hspi->State = HAL_SPI_STATE_READY;
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN))||(HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80016f4:	f022 0203 	bic.w	r2, r2, #3
 80016f8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if(hspi->hdmarx != NULL)
 80016fa:	b118      	cbz	r0, 8001704 <HAL_SPI_IRQHandler+0xc8>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80016fc:	4b07      	ldr	r3, [pc, #28]	; (800171c <HAL_SPI_IRQHandler+0xe0>)
 80016fe:	6503      	str	r3, [r0, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmarx);
 8001700:	f7ff faa4 	bl	8000c4c <HAL_DMA_Abort_IT>
        }
        /* Abort the SPI DMA Tx channel */
        if(hspi->hdmatx != NULL)
 8001704:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8001706:	b138      	cbz	r0, 8001718 <HAL_SPI_IRQHandler+0xdc>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8001708:	4b04      	ldr	r3, [pc, #16]	; (800171c <HAL_SPI_IRQHandler+0xe0>)
 800170a:	6503      	str	r3, [r0, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmatx);
 800170c:	f7ff fa9e 	bl	8000c4c <HAL_DMA_Abort_IT>
 8001710:	e002      	b.n	8001718 <HAL_SPI_IRQHandler+0xdc>
        }
      }
      else
      {
        /* Call user error callback */
        HAL_SPI_ErrorCallback(hspi);
 8001712:	4620      	mov	r0, r4
 8001714:	f7ff ff91 	bl	800163a <HAL_SPI_ErrorCallback>
      }
    }
    return;
  }
}
 8001718:	b005      	add	sp, #20
 800171a:	bd30      	pop	{r4, r5, pc}
 800171c:	08001721 	.word	0x08001721

08001720 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001720:	b508      	push	{r3, lr}
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001722:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hspi->RxXferCount = 0;
 8001724:	2300      	movs	r3, #0
 8001726:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->TxXferCount = 0;
 8001728:	86c3      	strh	r3, [r0, #54]	; 0x36

  HAL_SPI_ErrorCallback(hspi);
 800172a:	f7ff ff86 	bl	800163a <HAL_SPI_ErrorCallback>
 800172e:	bd08      	pop	{r3, pc}

08001730 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001730:	6803      	ldr	r3, [r0, #0]
 8001732:	68da      	ldr	r2, [r3, #12]
 8001734:	f042 0201 	orr.w	r2, r2, #1
 8001738:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800173a:	681a      	ldr	r2, [r3, #0]
 800173c:	f042 0201 	orr.w	r2, r2, #1
 8001740:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 8001742:	2000      	movs	r0, #0
 8001744:	4770      	bx	lr

08001746 <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 8001746:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800174a:	2b01      	cmp	r3, #1
  * @param  sClockSourceConfig: pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 800174c:	b570      	push	{r4, r5, r6, lr}
 800174e:	f04f 0302 	mov.w	r3, #2
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 8001752:	f000 80b0 	beq.w	80018b6 <HAL_TIM_ConfigClockSource+0x170>
  
  htim->State = HAL_TIM_STATE_BUSY;
 8001756:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800175a:	6803      	ldr	r3, [r0, #0]
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 800175c:	2201      	movs	r2, #1
 800175e:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001762:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001764:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001768:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 800176c:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 800176e:	680a      	ldr	r2, [r1, #0]
 8001770:	2a40      	cmp	r2, #64	; 0x40
 8001772:	d077      	beq.n	8001864 <HAL_TIM_ConfigClockSource+0x11e>
 8001774:	d818      	bhi.n	80017a8 <HAL_TIM_ConfigClockSource+0x62>
 8001776:	2a10      	cmp	r2, #16
 8001778:	f000 808b 	beq.w	8001892 <HAL_TIM_ConfigClockSource+0x14c>
 800177c:	d808      	bhi.n	8001790 <HAL_TIM_ConfigClockSource+0x4a>
 800177e:	2a00      	cmp	r2, #0
 8001780:	f040 8093 	bne.w	80018aa <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001784:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8001786:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800178a:	f042 0207 	orr.w	r2, r2, #7
 800178e:	e08b      	b.n	80018a8 <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 8001790:	2a20      	cmp	r2, #32
 8001792:	f000 8084 	beq.w	800189e <HAL_TIM_ConfigClockSource+0x158>
 8001796:	2a30      	cmp	r2, #48	; 0x30
 8001798:	f040 8087 	bne.w	80018aa <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800179c:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800179e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80017a2:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 80017a6:	e07f      	b.n	80018a8 <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 80017a8:	2a70      	cmp	r2, #112	; 0x70
 80017aa:	d035      	beq.n	8001818 <HAL_TIM_ConfigClockSource+0xd2>
 80017ac:	d81b      	bhi.n	80017e6 <HAL_TIM_ConfigClockSource+0xa0>
 80017ae:	2a50      	cmp	r2, #80	; 0x50
 80017b0:	d041      	beq.n	8001836 <HAL_TIM_ConfigClockSource+0xf0>
 80017b2:	2a60      	cmp	r2, #96	; 0x60
 80017b4:	d179      	bne.n	80018aa <HAL_TIM_ConfigClockSource+0x164>
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80017b6:	6a1c      	ldr	r4, [r3, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance, 
 80017b8:	684d      	ldr	r5, [r1, #4]
 80017ba:	68ce      	ldr	r6, [r1, #12]
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80017bc:	f024 0410 	bic.w	r4, r4, #16
 80017c0:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80017c2:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80017c4:	6a1a      	ldr	r2, [r3, #32]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80017c6:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80017ca:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80017ce:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80017d2:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |= (TIM_ICPolarity << 4U);

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80017d6:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80017d8:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80017da:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80017dc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80017e0:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 80017e4:	e060      	b.n	80018a8 <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 80017e6:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80017ea:	d011      	beq.n	8001810 <HAL_TIM_ConfigClockSource+0xca>
 80017ec:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80017f0:	d15b      	bne.n	80018aa <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 80017f2:	689c      	ldr	r4, [r3, #8]
 80017f4:	688d      	ldr	r5, [r1, #8]
 80017f6:	684a      	ldr	r2, [r1, #4]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80017f8:	68c9      	ldr	r1, [r1, #12]
 80017fa:	432a      	orrs	r2, r5
 80017fc:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
 8001800:	4322      	orrs	r2, r4
 8001802:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001806:	609a      	str	r2, [r3, #8]
      TIM_ETR_SetConfig(htim->Instance, 
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001808:	689a      	ldr	r2, [r3, #8]
 800180a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800180e:	e04b      	b.n	80018a8 <HAL_TIM_ConfigClockSource+0x162>
    case TIM_CLOCKSOURCE_INTERNAL:
    { 
      assert_param(IS_TIM_INSTANCE(htim->Instance));
      
      /* Disable slave mode to clock the prescaler directly with the internal clock */
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001810:	689a      	ldr	r2, [r3, #8]
 8001812:	f022 0207 	bic.w	r2, r2, #7
 8001816:	e047      	b.n	80018a8 <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 8001818:	689c      	ldr	r4, [r3, #8]
 800181a:	688d      	ldr	r5, [r1, #8]
 800181c:	684a      	ldr	r2, [r1, #4]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800181e:	68c9      	ldr	r1, [r1, #12]
 8001820:	432a      	orrs	r2, r5
 8001822:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
 8001826:	4322      	orrs	r2, r4
 8001828:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800182c:	609a      	str	r2, [r3, #8]
      TIM_ETR_SetConfig(htim->Instance, 
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity, 
                        sClockSourceConfig->ClockFilter);
      /* Get the TIMx SMCR register value */
      tmpsmcr = htim->Instance->SMCR;
 800182e:	689a      	ldr	r2, [r3, #8]
      /* Reset the SMS and TS Bits */
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001830:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8001834:	e038      	b.n	80018a8 <HAL_TIM_ConfigClockSource+0x162>
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001836:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001838:	6a1c      	ldr	r4, [r3, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance, 
 800183a:	684d      	ldr	r5, [r1, #4]
 800183c:	68ce      	ldr	r6, [r1, #12]
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800183e:	f024 0401 	bic.w	r4, r4, #1
 8001842:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8001844:	6999      	ldr	r1, [r3, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001846:	f022 020a 	bic.w	r2, r2, #10
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800184a:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
 800184e:	432a      	orrs	r2, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001850:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001854:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8001856:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001858:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800185a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800185e:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8001862:	e021      	b.n	80018a8 <HAL_TIM_ConfigClockSource+0x162>
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001864:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001866:	6a1c      	ldr	r4, [r3, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance, 
 8001868:	684d      	ldr	r5, [r1, #4]
 800186a:	68ce      	ldr	r6, [r1, #12]
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800186c:	f024 0401 	bic.w	r4, r4, #1
 8001870:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8001872:	6999      	ldr	r1, [r3, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001874:	f022 020a 	bic.w	r2, r2, #10
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001878:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
 800187c:	432a      	orrs	r2, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800187e:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001882:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8001884:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001886:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8001888:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800188c:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8001890:	e00a      	b.n	80018a8 <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001892:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8001894:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8001898:	f042 0217 	orr.w	r2, r2, #23
 800189c:	e004      	b.n	80018a8 <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800189e:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80018a0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80018a4:	f042 0227 	orr.w	r2, r2, #39	; 0x27
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 80018a8:	609a      	str	r2, [r3, #8]
    break;
    
    default:
    break;    
  }
  htim->State = HAL_TIM_STATE_READY;
 80018aa:	2301      	movs	r3, #1
 80018ac:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 80018b0:	2300      	movs	r3, #0
 80018b2:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 80018b6:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
  
  __HAL_UNLOCK(htim);
  
  return HAL_OK;
}
 80018b8:	bd70      	pop	{r4, r5, r6, pc}

080018ba <HAL_TIM_OC_DelayElapsedCallback>:
 80018ba:	4770      	bx	lr

080018bc <HAL_TIM_IC_CaptureCallback>:
 80018bc:	4770      	bx	lr

080018be <HAL_TIM_PWM_PulseFinishedCallback>:
 80018be:	4770      	bx	lr

080018c0 <HAL_TIM_TriggerCallback>:
 80018c0:	4770      	bx	lr

080018c2 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80018c2:	6803      	ldr	r3, [r0, #0]
 80018c4:	691a      	ldr	r2, [r3, #16]
 80018c6:	0791      	lsls	r1, r2, #30
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80018c8:	b510      	push	{r4, lr}
 80018ca:	4604      	mov	r4, r0
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80018cc:	d514      	bpl.n	80018f8 <HAL_TIM_IRQHandler+0x36>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80018ce:	68da      	ldr	r2, [r3, #12]
 80018d0:	0792      	lsls	r2, r2, #30
 80018d2:	d511      	bpl.n	80018f8 <HAL_TIM_IRQHandler+0x36>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80018d4:	f06f 0202 	mvn.w	r2, #2
 80018d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80018da:	699b      	ldr	r3, [r3, #24]
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80018dc:	2201      	movs	r2, #1
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80018de:	079b      	lsls	r3, r3, #30
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80018e0:	7602      	strb	r2, [r0, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80018e2:	d002      	beq.n	80018ea <HAL_TIM_IRQHandler+0x28>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80018e4:	f7ff ffea 	bl	80018bc <HAL_TIM_IC_CaptureCallback>
 80018e8:	e004      	b.n	80018f4 <HAL_TIM_IRQHandler+0x32>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80018ea:	f7ff ffe6 	bl	80018ba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80018ee:	4620      	mov	r0, r4
 80018f0:	f7ff ffe5 	bl	80018be <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018f4:	2300      	movs	r3, #0
 80018f6:	7623      	strb	r3, [r4, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80018f8:	6823      	ldr	r3, [r4, #0]
 80018fa:	691a      	ldr	r2, [r3, #16]
 80018fc:	0750      	lsls	r0, r2, #29
 80018fe:	d516      	bpl.n	800192e <HAL_TIM_IRQHandler+0x6c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001900:	68da      	ldr	r2, [r3, #12]
 8001902:	0751      	lsls	r1, r2, #29
 8001904:	d513      	bpl.n	800192e <HAL_TIM_IRQHandler+0x6c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001906:	f06f 0204 	mvn.w	r2, #4
 800190a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800190c:	699b      	ldr	r3, [r3, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800190e:	2202      	movs	r2, #2
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001910:	f413 7f40 	tst.w	r3, #768	; 0x300
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001914:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001916:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001918:	d002      	beq.n	8001920 <HAL_TIM_IRQHandler+0x5e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800191a:	f7ff ffcf 	bl	80018bc <HAL_TIM_IC_CaptureCallback>
 800191e:	e004      	b.n	800192a <HAL_TIM_IRQHandler+0x68>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001920:	f7ff ffcb 	bl	80018ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001924:	4620      	mov	r0, r4
 8001926:	f7ff ffca 	bl	80018be <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800192a:	2300      	movs	r3, #0
 800192c:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800192e:	6823      	ldr	r3, [r4, #0]
 8001930:	691a      	ldr	r2, [r3, #16]
 8001932:	0712      	lsls	r2, r2, #28
 8001934:	d515      	bpl.n	8001962 <HAL_TIM_IRQHandler+0xa0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001936:	68da      	ldr	r2, [r3, #12]
 8001938:	0710      	lsls	r0, r2, #28
 800193a:	d512      	bpl.n	8001962 <HAL_TIM_IRQHandler+0xa0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800193c:	f06f 0208 	mvn.w	r2, #8
 8001940:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001942:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001944:	2204      	movs	r2, #4
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001946:	0799      	lsls	r1, r3, #30
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001948:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800194a:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800194c:	d002      	beq.n	8001954 <HAL_TIM_IRQHandler+0x92>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800194e:	f7ff ffb5 	bl	80018bc <HAL_TIM_IC_CaptureCallback>
 8001952:	e004      	b.n	800195e <HAL_TIM_IRQHandler+0x9c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001954:	f7ff ffb1 	bl	80018ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8001958:	4620      	mov	r0, r4
 800195a:	f7ff ffb0 	bl	80018be <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800195e:	2300      	movs	r3, #0
 8001960:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001962:	6823      	ldr	r3, [r4, #0]
 8001964:	691a      	ldr	r2, [r3, #16]
 8001966:	06d2      	lsls	r2, r2, #27
 8001968:	d516      	bpl.n	8001998 <HAL_TIM_IRQHandler+0xd6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800196a:	68da      	ldr	r2, [r3, #12]
 800196c:	06d0      	lsls	r0, r2, #27
 800196e:	d513      	bpl.n	8001998 <HAL_TIM_IRQHandler+0xd6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001970:	f06f 0210 	mvn.w	r2, #16
 8001974:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001976:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001978:	2208      	movs	r2, #8
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800197a:	f413 7f40 	tst.w	r3, #768	; 0x300
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800197e:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001980:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001982:	d002      	beq.n	800198a <HAL_TIM_IRQHandler+0xc8>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001984:	f7ff ff9a 	bl	80018bc <HAL_TIM_IC_CaptureCallback>
 8001988:	e004      	b.n	8001994 <HAL_TIM_IRQHandler+0xd2>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800198a:	f7ff ff96 	bl	80018ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800198e:	4620      	mov	r0, r4
 8001990:	f7ff ff95 	bl	80018be <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001994:	2300      	movs	r3, #0
 8001996:	7623      	strb	r3, [r4, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001998:	6823      	ldr	r3, [r4, #0]
 800199a:	691a      	ldr	r2, [r3, #16]
 800199c:	07d1      	lsls	r1, r2, #31
 800199e:	d508      	bpl.n	80019b2 <HAL_TIM_IRQHandler+0xf0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80019a0:	68da      	ldr	r2, [r3, #12]
 80019a2:	07d2      	lsls	r2, r2, #31
 80019a4:	d505      	bpl.n	80019b2 <HAL_TIM_IRQHandler+0xf0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80019a6:	f06f 0201 	mvn.w	r2, #1
 80019aa:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80019ac:	4620      	mov	r0, r4
 80019ae:	f001 fbb5 	bl	800311c <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80019b2:	6823      	ldr	r3, [r4, #0]
 80019b4:	691a      	ldr	r2, [r3, #16]
 80019b6:	0610      	lsls	r0, r2, #24
 80019b8:	d508      	bpl.n	80019cc <HAL_TIM_IRQHandler+0x10a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80019ba:	68da      	ldr	r2, [r3, #12]
 80019bc:	0611      	lsls	r1, r2, #24
 80019be:	d505      	bpl.n	80019cc <HAL_TIM_IRQHandler+0x10a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80019c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80019c4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80019c6:	4620      	mov	r0, r4
 80019c8:	f000 f8bf 	bl	8001b4a <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80019cc:	6823      	ldr	r3, [r4, #0]
 80019ce:	691a      	ldr	r2, [r3, #16]
 80019d0:	0652      	lsls	r2, r2, #25
 80019d2:	d508      	bpl.n	80019e6 <HAL_TIM_IRQHandler+0x124>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80019d4:	68da      	ldr	r2, [r3, #12]
 80019d6:	0650      	lsls	r0, r2, #25
 80019d8:	d505      	bpl.n	80019e6 <HAL_TIM_IRQHandler+0x124>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80019da:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80019de:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80019e0:	4620      	mov	r0, r4
 80019e2:	f7ff ff6d 	bl	80018c0 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80019e6:	6823      	ldr	r3, [r4, #0]
 80019e8:	691a      	ldr	r2, [r3, #16]
 80019ea:	0691      	lsls	r1, r2, #26
 80019ec:	d50a      	bpl.n	8001a04 <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80019ee:	68da      	ldr	r2, [r3, #12]
 80019f0:	0692      	lsls	r2, r2, #26
 80019f2:	d507      	bpl.n	8001a04 <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80019f4:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80019f8:	4620      	mov	r0, r4
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80019fa:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
    }
  }
}
 80019fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
      HAL_TIMEx_CommutationCallback(htim);
 8001a00:	f000 b8a2 	b.w	8001b48 <HAL_TIMEx_CommutationCallback>
 8001a04:	bd10      	pop	{r4, pc}
	...

08001a08 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001a08:	4a2e      	ldr	r2, [pc, #184]	; (8001ac4 <TIM_Base_SetConfig+0xbc>)
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
 8001a0a:	6803      	ldr	r3, [r0, #0]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001a0c:	4290      	cmp	r0, r2
 8001a0e:	d012      	beq.n	8001a36 <TIM_Base_SetConfig+0x2e>
 8001a10:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001a14:	d00f      	beq.n	8001a36 <TIM_Base_SetConfig+0x2e>
 8001a16:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001a1a:	4290      	cmp	r0, r2
 8001a1c:	d00b      	beq.n	8001a36 <TIM_Base_SetConfig+0x2e>
 8001a1e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a22:	4290      	cmp	r0, r2
 8001a24:	d007      	beq.n	8001a36 <TIM_Base_SetConfig+0x2e>
 8001a26:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a2a:	4290      	cmp	r0, r2
 8001a2c:	d003      	beq.n	8001a36 <TIM_Base_SetConfig+0x2e>
 8001a2e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001a32:	4290      	cmp	r0, r2
 8001a34:	d118      	bne.n	8001a68 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8001a36:	684a      	ldr	r2, [r1, #4]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001a38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001a3c:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001a3e:	4a21      	ldr	r2, [pc, #132]	; (8001ac4 <TIM_Base_SetConfig+0xbc>)
 8001a40:	4290      	cmp	r0, r2
 8001a42:	d037      	beq.n	8001ab4 <TIM_Base_SetConfig+0xac>
 8001a44:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001a48:	d034      	beq.n	8001ab4 <TIM_Base_SetConfig+0xac>
 8001a4a:	4a1f      	ldr	r2, [pc, #124]	; (8001ac8 <TIM_Base_SetConfig+0xc0>)
 8001a4c:	4290      	cmp	r0, r2
 8001a4e:	d031      	beq.n	8001ab4 <TIM_Base_SetConfig+0xac>
 8001a50:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a54:	4290      	cmp	r0, r2
 8001a56:	d02d      	beq.n	8001ab4 <TIM_Base_SetConfig+0xac>
 8001a58:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a5c:	4290      	cmp	r0, r2
 8001a5e:	d029      	beq.n	8001ab4 <TIM_Base_SetConfig+0xac>
 8001a60:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001a64:	4290      	cmp	r0, r2
 8001a66:	d025      	beq.n	8001ab4 <TIM_Base_SetConfig+0xac>
 8001a68:	4a18      	ldr	r2, [pc, #96]	; (8001acc <TIM_Base_SetConfig+0xc4>)
 8001a6a:	4290      	cmp	r0, r2
 8001a6c:	d022      	beq.n	8001ab4 <TIM_Base_SetConfig+0xac>
 8001a6e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a72:	4290      	cmp	r0, r2
 8001a74:	d01e      	beq.n	8001ab4 <TIM_Base_SetConfig+0xac>
 8001a76:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a7a:	4290      	cmp	r0, r2
 8001a7c:	d01a      	beq.n	8001ab4 <TIM_Base_SetConfig+0xac>
 8001a7e:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8001a82:	4290      	cmp	r0, r2
 8001a84:	d016      	beq.n	8001ab4 <TIM_Base_SetConfig+0xac>
 8001a86:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a8a:	4290      	cmp	r0, r2
 8001a8c:	d012      	beq.n	8001ab4 <TIM_Base_SetConfig+0xac>
 8001a8e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a92:	4290      	cmp	r0, r2
 8001a94:	d00e      	beq.n	8001ab4 <TIM_Base_SetConfig+0xac>
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  TIMx->CR1 = tmpcr1;
 8001a96:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001a98:	688b      	ldr	r3, [r1, #8]
 8001a9a:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001a9c:	680b      	ldr	r3, [r1, #0]
 8001a9e:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8001aa0:	4b08      	ldr	r3, [pc, #32]	; (8001ac4 <TIM_Base_SetConfig+0xbc>)
 8001aa2:	4298      	cmp	r0, r3
 8001aa4:	d00b      	beq.n	8001abe <TIM_Base_SetConfig+0xb6>
 8001aa6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001aaa:	4298      	cmp	r0, r3
 8001aac:	d007      	beq.n	8001abe <TIM_Base_SetConfig+0xb6>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	6143      	str	r3, [r0, #20]
}
 8001ab2:	4770      	bx	lr
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001ab4:	68ca      	ldr	r2, [r1, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001ab6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001aba:	4313      	orrs	r3, r2
 8001abc:	e7eb      	b.n	8001a96 <TIM_Base_SetConfig+0x8e>
  TIMx->PSC = (uint32_t)Structure->Prescaler;
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001abe:	690b      	ldr	r3, [r1, #16]
 8001ac0:	6303      	str	r3, [r0, #48]	; 0x30
 8001ac2:	e7f4      	b.n	8001aae <TIM_Base_SetConfig+0xa6>
 8001ac4:	40010000 	.word	0x40010000
 8001ac8:	40000400 	.word	0x40000400
 8001acc:	40014000 	.word	0x40014000

08001ad0 <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8001ad0:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001ad2:	4604      	mov	r4, r0
 8001ad4:	b1a0      	cbz	r0, 8001b00 <HAL_TIM_Base_Init+0x30>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8001ad6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001ada:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001ade:	b91b      	cbnz	r3, 8001ae8 <HAL_TIM_Base_Init+0x18>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ae0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ae4:	f001 fd3c 	bl	8003560 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001ae8:	2302      	movs	r3, #2
 8001aea:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001aee:	6820      	ldr	r0, [r4, #0]
 8001af0:	1d21      	adds	r1, r4, #4
 8001af2:	f7ff ff89 	bl	8001a08 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001af6:	2301      	movs	r3, #1
 8001af8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  return HAL_OK;
 8001afc:	2000      	movs	r0, #0
 8001afe:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 8001b00:	2001      	movs	r0, #1
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}
 8001b02:	bd10      	pop	{r4, pc}

08001b04 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8001b04:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001b08:	2b01      	cmp	r3, #1
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8001b0a:	b510      	push	{r4, lr}
 8001b0c:	f04f 0302 	mov.w	r3, #2
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8001b10:	d018      	beq.n	8001b44 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 8001b12:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001b16:	6803      	ldr	r3, [r0, #0]
 8001b18:	685a      	ldr	r2, [r3, #4]
 8001b1a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001b1e:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8001b20:	685c      	ldr	r4, [r3, #4]
 8001b22:	680a      	ldr	r2, [r1, #0]
 8001b24:	4322      	orrs	r2, r4
 8001b26:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001b28:	689a      	ldr	r2, [r3, #8]
 8001b2a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001b2e:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001b30:	689c      	ldr	r4, [r3, #8]
 8001b32:	684a      	ldr	r2, [r1, #4]
 8001b34:	4322      	orrs	r2, r4
 8001b36:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8001b3e:	2300      	movs	r3, #0
 8001b40:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8001b44:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
  
  __HAL_UNLOCK(htim);
  
  return HAL_OK;
} 
 8001b46:	bd10      	pop	{r4, pc}

08001b48 <HAL_TIMEx_CommutationCallback>:
 8001b48:	4770      	bx	lr

08001b4a <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001b4a:	4770      	bx	lr

08001b4c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001b4c:	6803      	ldr	r3, [r0, #0]
 8001b4e:	68da      	ldr	r2, [r3, #12]
 8001b50:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001b54:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001b56:	695a      	ldr	r2, [r3, #20]
 8001b58:	f022 0201 	bic.w	r2, r2, #1
 8001b5c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001b5e:	2320      	movs	r3, #32
 8001b60:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8001b64:	4770      	bx	lr
	...

08001b68 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001b68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8001b6c:	6807      	ldr	r7, [r0, #0]
 8001b6e:	693b      	ldr	r3, [r7, #16]
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001b70:	4604      	mov	r4, r0

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001b72:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001b76:	68c3      	ldr	r3, [r0, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001b78:	68a1      	ldr	r1, [r4, #8]
 8001b7a:	69c0      	ldr	r0, [r0, #28]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001b7c:	4313      	orrs	r3, r2
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001b7e:	6922      	ldr	r2, [r4, #16]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8001b80:	613b      	str	r3, [r7, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8001b82:	68fb      	ldr	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001b84:	4311      	orrs	r1, r2
 8001b86:	6962      	ldr	r2, [r4, #20]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001b88:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001b8c:	430a      	orrs	r2, r1
 8001b8e:	4302      	orrs	r2, r0

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001b90:	f023 030c 	bic.w	r3, r3, #12
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001b94:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8001b96:	60fb      	str	r3, [r7, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8001b98:	697b      	ldr	r3, [r7, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8001b9a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8001b9e:	69a3      	ldr	r3, [r4, #24]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001ba0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8001ba4:	ea43 0302 	orr.w	r3, r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8001ba8:	617b      	str	r3, [r7, #20]
 8001baa:	4b7c      	ldr	r3, [pc, #496]	; (8001d9c <UART_SetConfig+0x234>)
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001bac:	d17c      	bne.n	8001ca8 <UART_SetConfig+0x140>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001bae:	429f      	cmp	r7, r3
 8001bb0:	d003      	beq.n	8001bba <UART_SetConfig+0x52>
 8001bb2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001bb6:	429f      	cmp	r7, r3
 8001bb8:	d131      	bne.n	8001c1e <UART_SetConfig+0xb6>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001bba:	f7ff fbc7 	bl	800134c <HAL_RCC_GetPCLK2Freq>
 8001bbe:	6863      	ldr	r3, [r4, #4]
 8001bc0:	2519      	movs	r5, #25
 8001bc2:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8001bc6:	4368      	muls	r0, r5
 8001bc8:	fbb0 f8f8 	udiv	r8, r0, r8
 8001bcc:	f7ff fbbe 	bl	800134c <HAL_RCC_GetPCLK2Freq>
 8001bd0:	6866      	ldr	r6, [r4, #4]
 8001bd2:	4368      	muls	r0, r5
 8001bd4:	0076      	lsls	r6, r6, #1
 8001bd6:	fbb0 f6f6 	udiv	r6, r0, r6
 8001bda:	f7ff fbb7 	bl	800134c <HAL_RCC_GetPCLK2Freq>
 8001bde:	6863      	ldr	r3, [r4, #4]
 8001be0:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001be4:	005b      	lsls	r3, r3, #1
 8001be6:	4368      	muls	r0, r5
 8001be8:	fbb0 f0f3 	udiv	r0, r0, r3
 8001bec:	fbb0 f0f9 	udiv	r0, r0, r9
 8001bf0:	fb09 6610 	mls	r6, r9, r0, r6
 8001bf4:	f7ff fbaa 	bl	800134c <HAL_RCC_GetPCLK2Freq>
 8001bf8:	fbb8 f8f9 	udiv	r8, r8, r9
 8001bfc:	6861      	ldr	r1, [r4, #4]
 8001bfe:	00f6      	lsls	r6, r6, #3
 8001c00:	3632      	adds	r6, #50	; 0x32
 8001c02:	fbb6 f6f9 	udiv	r6, r6, r9
 8001c06:	0076      	lsls	r6, r6, #1
 8001c08:	4368      	muls	r0, r5
 8001c0a:	0049      	lsls	r1, r1, #1
 8001c0c:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8001c10:	f406 76f8 	and.w	r6, r6, #496	; 0x1f0
 8001c14:	fbb0 faf1 	udiv	sl, r0, r1
 8001c18:	f7ff fb98 	bl	800134c <HAL_RCC_GetPCLK2Freq>
 8001c1c:	e030      	b.n	8001c80 <UART_SetConfig+0x118>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001c1e:	f7ff fb7d 	bl	800131c <HAL_RCC_GetPCLK1Freq>
 8001c22:	6863      	ldr	r3, [r4, #4]
 8001c24:	2519      	movs	r5, #25
 8001c26:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8001c2a:	4368      	muls	r0, r5
 8001c2c:	fbb0 f8f8 	udiv	r8, r0, r8
 8001c30:	f7ff fb74 	bl	800131c <HAL_RCC_GetPCLK1Freq>
 8001c34:	6866      	ldr	r6, [r4, #4]
 8001c36:	4368      	muls	r0, r5
 8001c38:	0076      	lsls	r6, r6, #1
 8001c3a:	fbb0 f6f6 	udiv	r6, r0, r6
 8001c3e:	f7ff fb6d 	bl	800131c <HAL_RCC_GetPCLK1Freq>
 8001c42:	6863      	ldr	r3, [r4, #4]
 8001c44:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001c48:	005b      	lsls	r3, r3, #1
 8001c4a:	4368      	muls	r0, r5
 8001c4c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001c50:	fbb0 f0f9 	udiv	r0, r0, r9
 8001c54:	fb09 6610 	mls	r6, r9, r0, r6
 8001c58:	f7ff fb60 	bl	800131c <HAL_RCC_GetPCLK1Freq>
 8001c5c:	fbb8 f8f9 	udiv	r8, r8, r9
 8001c60:	00f6      	lsls	r6, r6, #3
 8001c62:	6861      	ldr	r1, [r4, #4]
 8001c64:	3632      	adds	r6, #50	; 0x32
 8001c66:	fbb6 f6f9 	udiv	r6, r6, r9
 8001c6a:	0076      	lsls	r6, r6, #1
 8001c6c:	4368      	muls	r0, r5
 8001c6e:	0049      	lsls	r1, r1, #1
 8001c70:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8001c74:	f406 76f8 	and.w	r6, r6, #496	; 0x1f0
 8001c78:	fbb0 faf1 	udiv	sl, r0, r1
 8001c7c:	f7ff fb4e 	bl	800131c <HAL_RCC_GetPCLK1Freq>
 8001c80:	4345      	muls	r5, r0
 8001c82:	6860      	ldr	r0, [r4, #4]
 8001c84:	0040      	lsls	r0, r0, #1
 8001c86:	fbb5 f0f0 	udiv	r0, r5, r0
 8001c8a:	fbb0 f0f9 	udiv	r0, r0, r9
 8001c8e:	fb09 a210 	mls	r2, r9, r0, sl
 8001c92:	00d2      	lsls	r2, r2, #3
 8001c94:	3232      	adds	r2, #50	; 0x32
 8001c96:	fbb2 f3f9 	udiv	r3, r2, r9
 8001c9a:	f003 0307 	and.w	r3, r3, #7
 8001c9e:	4443      	add	r3, r8
 8001ca0:	441e      	add	r6, r3
 8001ca2:	60be      	str	r6, [r7, #8]
 8001ca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    }
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001ca8:	429f      	cmp	r7, r3
 8001caa:	d002      	beq.n	8001cb2 <UART_SetConfig+0x14a>
 8001cac:	4b3c      	ldr	r3, [pc, #240]	; (8001da0 <UART_SetConfig+0x238>)
 8001cae:	429f      	cmp	r7, r3
 8001cb0:	d130      	bne.n	8001d14 <UART_SetConfig+0x1ac>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001cb2:	f7ff fb4b 	bl	800134c <HAL_RCC_GetPCLK2Freq>
 8001cb6:	6863      	ldr	r3, [r4, #4]
 8001cb8:	2519      	movs	r5, #25
 8001cba:	ea4f 0883 	mov.w	r8, r3, lsl #2
 8001cbe:	4368      	muls	r0, r5
 8001cc0:	fbb0 f8f8 	udiv	r8, r0, r8
 8001cc4:	f7ff fb42 	bl	800134c <HAL_RCC_GetPCLK2Freq>
 8001cc8:	6866      	ldr	r6, [r4, #4]
 8001cca:	4368      	muls	r0, r5
 8001ccc:	00b6      	lsls	r6, r6, #2
 8001cce:	fbb0 f6f6 	udiv	r6, r0, r6
 8001cd2:	f7ff fb3b 	bl	800134c <HAL_RCC_GetPCLK2Freq>
 8001cd6:	6863      	ldr	r3, [r4, #4]
 8001cd8:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	4368      	muls	r0, r5
 8001ce0:	fbb0 f0f3 	udiv	r0, r0, r3
 8001ce4:	fbb0 f0f9 	udiv	r0, r0, r9
 8001ce8:	fb09 6610 	mls	r6, r9, r0, r6
 8001cec:	f7ff fb2e 	bl	800134c <HAL_RCC_GetPCLK2Freq>
 8001cf0:	fbb8 f8f9 	udiv	r8, r8, r9
 8001cf4:	6861      	ldr	r1, [r4, #4]
 8001cf6:	0136      	lsls	r6, r6, #4
 8001cf8:	4368      	muls	r0, r5
 8001cfa:	0089      	lsls	r1, r1, #2
 8001cfc:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8001d00:	3632      	adds	r6, #50	; 0x32
 8001d02:	fbb0 faf1 	udiv	sl, r0, r1
 8001d06:	fbb6 f6f9 	udiv	r6, r6, r9
 8001d0a:	f006 06f0 	and.w	r6, r6, #240	; 0xf0
 8001d0e:	f7ff fb1d 	bl	800134c <HAL_RCC_GetPCLK2Freq>
 8001d12:	e02f      	b.n	8001d74 <UART_SetConfig+0x20c>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001d14:	f7ff fb02 	bl	800131c <HAL_RCC_GetPCLK1Freq>
 8001d18:	6863      	ldr	r3, [r4, #4]
 8001d1a:	2519      	movs	r5, #25
 8001d1c:	ea4f 0883 	mov.w	r8, r3, lsl #2
 8001d20:	4368      	muls	r0, r5
 8001d22:	fbb0 f8f8 	udiv	r8, r0, r8
 8001d26:	f7ff faf9 	bl	800131c <HAL_RCC_GetPCLK1Freq>
 8001d2a:	6866      	ldr	r6, [r4, #4]
 8001d2c:	4368      	muls	r0, r5
 8001d2e:	00b6      	lsls	r6, r6, #2
 8001d30:	fbb0 f6f6 	udiv	r6, r0, r6
 8001d34:	f7ff faf2 	bl	800131c <HAL_RCC_GetPCLK1Freq>
 8001d38:	6863      	ldr	r3, [r4, #4]
 8001d3a:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	4368      	muls	r0, r5
 8001d42:	fbb0 f0f3 	udiv	r0, r0, r3
 8001d46:	fbb0 f0f9 	udiv	r0, r0, r9
 8001d4a:	fb09 6610 	mls	r6, r9, r0, r6
 8001d4e:	f7ff fae5 	bl	800131c <HAL_RCC_GetPCLK1Freq>
 8001d52:	fbb8 f8f9 	udiv	r8, r8, r9
 8001d56:	6861      	ldr	r1, [r4, #4]
 8001d58:	0136      	lsls	r6, r6, #4
 8001d5a:	3632      	adds	r6, #50	; 0x32
 8001d5c:	4368      	muls	r0, r5
 8001d5e:	fbb6 f6f9 	udiv	r6, r6, r9
 8001d62:	0089      	lsls	r1, r1, #2
 8001d64:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8001d68:	f006 06f0 	and.w	r6, r6, #240	; 0xf0
 8001d6c:	fbb0 faf1 	udiv	sl, r0, r1
 8001d70:	f7ff fad4 	bl	800131c <HAL_RCC_GetPCLK1Freq>
 8001d74:	4345      	muls	r5, r0
 8001d76:	6860      	ldr	r0, [r4, #4]
 8001d78:	0080      	lsls	r0, r0, #2
 8001d7a:	fbb5 f0f0 	udiv	r0, r5, r0
 8001d7e:	fbb0 f0f9 	udiv	r0, r0, r9
 8001d82:	fb09 a210 	mls	r2, r9, r0, sl
 8001d86:	0112      	lsls	r2, r2, #4
 8001d88:	3232      	adds	r2, #50	; 0x32
 8001d8a:	fbb2 f3f9 	udiv	r3, r2, r9
 8001d8e:	f003 030f 	and.w	r3, r3, #15
 8001d92:	4433      	add	r3, r6
 8001d94:	4443      	add	r3, r8
 8001d96:	60bb      	str	r3, [r7, #8]
 8001d98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001d9c:	40011000 	.word	0x40011000
 8001da0:	40011400 	.word	0x40011400

08001da4 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001da4:	b510      	push	{r4, lr}
  /* Check the UART handle allocation */
  if(huart == NULL)
 8001da6:	4604      	mov	r4, r0
 8001da8:	b340      	cbz	r0, 8001dfc <HAL_UART_Init+0x58>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8001daa:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001dae:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001db2:	b91b      	cbnz	r3, 8001dbc <HAL_UART_Init+0x18>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001db4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8001db8:	f001 fc40 	bl	800363c <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001dbc:	6822      	ldr	r2, [r4, #0]
    huart->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001dbe:	2324      	movs	r3, #36	; 0x24
 8001dc0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001dc4:	68d3      	ldr	r3, [r2, #12]
 8001dc6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001dca:	60d3      	str	r3, [r2, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001dcc:	4620      	mov	r0, r4
 8001dce:	f7ff fecb 	bl	8001b68 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001dd2:	6823      	ldr	r3, [r4, #0]
 8001dd4:	691a      	ldr	r2, [r3, #16]
 8001dd6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001dda:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001ddc:	695a      	ldr	r2, [r3, #20]
 8001dde:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001de2:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001de4:	68da      	ldr	r2, [r3, #12]
 8001de6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001dea:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001dec:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8001dee:	2320      	movs	r3, #32
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001df0:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001df2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001df6:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  
  return HAL_OK;
 8001dfa:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
 8001dfc:	2001      	movs	r0, #1
  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState= HAL_UART_STATE_READY;
  huart->RxState= HAL_UART_STATE_READY;
  
  return HAL_OK;
}
 8001dfe:	bd10      	pop	{r4, pc}

08001e00 <HAL_UART_TxCpltCallback>:
 8001e00:	4770      	bx	lr

08001e02 <HAL_UART_RxCpltCallback>:
 8001e02:	4770      	bx	lr

08001e04 <UART_Receive_IT>:
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8001e04:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8001e08:	2b22      	cmp	r3, #34	; 0x22
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8001e0a:	b510      	push	{r4, lr}
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8001e0c:	d132      	bne.n	8001e74 <UART_Receive_IT+0x70>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001e0e:	6883      	ldr	r3, [r0, #8]
 8001e10:	6901      	ldr	r1, [r0, #16]
 8001e12:	6802      	ldr	r2, [r0, #0]
 8001e14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e18:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001e1a:	d10b      	bne.n	8001e34 <UART_Receive_IT+0x30>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
      if(huart->Init.Parity == UART_PARITY_NONE)
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FFU);
 8001e1c:	6852      	ldr	r2, [r2, #4]
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001e1e:	b921      	cbnz	r1, 8001e2a <UART_Receive_IT+0x26>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FFU);
 8001e20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001e24:	f823 2b02 	strh.w	r2, [r3], #2
 8001e28:	e002      	b.n	8001e30 <UART_Receive_IT+0x2c>
        huart->pRxBuffPtr += 2U;
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FFU);
 8001e2a:	b2d2      	uxtb	r2, r2
 8001e2c:	f823 2b01 	strh.w	r2, [r3], #1
        huart->pRxBuffPtr += 1U;
 8001e30:	6283      	str	r3, [r0, #40]	; 0x28
 8001e32:	e00a      	b.n	8001e4a <UART_Receive_IT+0x46>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001e34:	b919      	cbnz	r1, 8001e3e <UART_Receive_IT+0x3a>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FFU);
 8001e36:	1c59      	adds	r1, r3, #1
 8001e38:	6281      	str	r1, [r0, #40]	; 0x28
 8001e3a:	6852      	ldr	r2, [r2, #4]
 8001e3c:	e004      	b.n	8001e48 <UART_Receive_IT+0x44>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007FU);
 8001e3e:	6852      	ldr	r2, [r2, #4]
 8001e40:	1c59      	adds	r1, r3, #1
 8001e42:	6281      	str	r1, [r0, #40]	; 0x28
 8001e44:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001e48:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8001e4a:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8001e4c:	3c01      	subs	r4, #1
 8001e4e:	b2a4      	uxth	r4, r4
 8001e50:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8001e52:	b98c      	cbnz	r4, 8001e78 <UART_Receive_IT+0x74>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001e54:	6803      	ldr	r3, [r0, #0]
 8001e56:	68da      	ldr	r2, [r3, #12]
 8001e58:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001e5c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e5e:	695a      	ldr	r2, [r3, #20]
 8001e60:	f022 0201 	bic.w	r2, r2, #1
 8001e64:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8001e66:	2320      	movs	r3, #32
 8001e68:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 8001e6c:	f7ff ffc9 	bl	8001e02 <HAL_UART_RxCpltCallback>
 8001e70:	4620      	mov	r0, r4
 8001e72:	bd10      	pop	{r4, pc}
    }
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001e74:	2002      	movs	r0, #2
 8001e76:	bd10      	pop	{r4, pc}
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007FU);
      }
    }

    if(--huart->RxXferCount == 0U)
 8001e78:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001e7a:	bd10      	pop	{r4, pc}

08001e7c <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001e7c:	4770      	bx	lr
	...

08001e80 <HAL_UART_IRQHandler>:
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001e80:	6803      	ldr	r3, [r0, #0]
 8001e82:	681a      	ldr	r2, [r3, #0]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001e84:	68d9      	ldr	r1, [r3, #12]
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001e86:	b570      	push	{r4, r5, r6, lr}
   uint32_t errorflags = 0x00U;
   uint32_t dmarequest = 0x00U;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
  if(errorflags == RESET)
 8001e88:	0716      	lsls	r6, r2, #28
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001e8a:	4604      	mov	r4, r0
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001e8c:	695d      	ldr	r5, [r3, #20]
   uint32_t errorflags = 0x00U;
   uint32_t dmarequest = 0x00U;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
  if(errorflags == RESET)
 8001e8e:	d107      	bne.n	8001ea0 <HAL_UART_IRQHandler+0x20>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001e90:	0696      	lsls	r6, r2, #26
 8001e92:	d55a      	bpl.n	8001f4a <HAL_UART_IRQHandler+0xca>
 8001e94:	068d      	lsls	r5, r1, #26
 8001e96:	d558      	bpl.n	8001f4a <HAL_UART_IRQHandler+0xca>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
  {
    UART_EndTransmit_IT(huart);
    return;
  }
}
 8001e98:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  if(errorflags == RESET)
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
    {
      UART_Receive_IT(huart);
 8001e9c:	f7ff bfb2 	b.w	8001e04 <UART_Receive_IT>
      return;
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001ea0:	f015 0001 	ands.w	r0, r5, #1
 8001ea4:	d102      	bne.n	8001eac <HAL_UART_IRQHandler+0x2c>
 8001ea6:	f411 7f90 	tst.w	r1, #288	; 0x120
 8001eaa:	d04e      	beq.n	8001f4a <HAL_UART_IRQHandler+0xca>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001eac:	07d3      	lsls	r3, r2, #31
 8001eae:	d505      	bpl.n	8001ebc <HAL_UART_IRQHandler+0x3c>
 8001eb0:	05ce      	lsls	r6, r1, #23
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001eb2:	bf42      	ittt	mi
 8001eb4:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8001eb6:	f043 0301 	orrmi.w	r3, r3, #1
 8001eba:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001ebc:	0755      	lsls	r5, r2, #29
 8001ebe:	d504      	bpl.n	8001eca <HAL_UART_IRQHandler+0x4a>
 8001ec0:	b118      	cbz	r0, 8001eca <HAL_UART_IRQHandler+0x4a>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001ec2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001ec4:	f043 0302 	orr.w	r3, r3, #2
 8001ec8:	63e3      	str	r3, [r4, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001eca:	0793      	lsls	r3, r2, #30
 8001ecc:	d504      	bpl.n	8001ed8 <HAL_UART_IRQHandler+0x58>
 8001ece:	b118      	cbz	r0, 8001ed8 <HAL_UART_IRQHandler+0x58>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001ed0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001ed2:	f043 0304 	orr.w	r3, r3, #4
 8001ed6:	63e3      	str	r3, [r4, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001ed8:	0716      	lsls	r6, r2, #28
 8001eda:	d504      	bpl.n	8001ee6 <HAL_UART_IRQHandler+0x66>
 8001edc:	b118      	cbz	r0, 8001ee6 <HAL_UART_IRQHandler+0x66>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001ede:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001ee0:	f043 0308 	orr.w	r3, r3, #8
 8001ee4:	63e3      	str	r3, [r4, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001ee6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d066      	beq.n	8001fba <HAL_UART_IRQHandler+0x13a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001eec:	0695      	lsls	r5, r2, #26
 8001eee:	d504      	bpl.n	8001efa <HAL_UART_IRQHandler+0x7a>
 8001ef0:	0688      	lsls	r0, r1, #26
 8001ef2:	d502      	bpl.n	8001efa <HAL_UART_IRQHandler+0x7a>
      {
        UART_Receive_IT(huart);
 8001ef4:	4620      	mov	r0, r4
 8001ef6:	f7ff ff85 	bl	8001e04 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001efa:	6823      	ldr	r3, [r4, #0]
 8001efc:	695b      	ldr	r3, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001efe:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001f00:	0711      	lsls	r1, r2, #28
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001f02:	4620      	mov	r0, r4
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001f04:	d402      	bmi.n	8001f0c <HAL_UART_IRQHandler+0x8c>
 8001f06:	f013 0540 	ands.w	r5, r3, #64	; 0x40
 8001f0a:	d01a      	beq.n	8001f42 <HAL_UART_IRQHandler+0xc2>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001f0c:	f7ff fe1e 	bl	8001b4c <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f10:	6823      	ldr	r3, [r4, #0]
 8001f12:	695a      	ldr	r2, [r3, #20]
 8001f14:	0652      	lsls	r2, r2, #25
 8001f16:	d510      	bpl.n	8001f3a <HAL_UART_IRQHandler+0xba>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001f18:	695a      	ldr	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8001f1a:	6b60      	ldr	r0, [r4, #52]	; 0x34
        UART_EndRxTransfer(huart);
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001f1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001f20:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8001f22:	b150      	cbz	r0, 8001f3a <HAL_UART_IRQHandler+0xba>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001f24:	4b25      	ldr	r3, [pc, #148]	; (8001fbc <HAL_UART_IRQHandler+0x13c>)
 8001f26:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001f28:	f7fe fe90 	bl	8000c4c <HAL_DMA_Abort_IT>
 8001f2c:	2800      	cmp	r0, #0
 8001f2e:	d044      	beq.n	8001fba <HAL_UART_IRQHandler+0x13a>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001f30:	6b60      	ldr	r0, [r4, #52]	; 0x34
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
  {
    UART_EndTransmit_IT(huart);
    return;
  }
}
 8001f32:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001f36:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001f38:	4718      	bx	r3
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8001f3a:	4620      	mov	r0, r4
 8001f3c:	f7ff ff9e 	bl	8001e7c <HAL_UART_ErrorCallback>
 8001f40:	bd70      	pop	{r4, r5, r6, pc}
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8001f42:	f7ff ff9b 	bl	8001e7c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f46:	63e5      	str	r5, [r4, #60]	; 0x3c
 8001f48:	bd70      	pop	{r4, r5, r6, pc}
    }
    return;
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001f4a:	0616      	lsls	r6, r2, #24
 8001f4c:	d527      	bpl.n	8001f9e <HAL_UART_IRQHandler+0x11e>
 8001f4e:	060d      	lsls	r5, r1, #24
 8001f50:	d525      	bpl.n	8001f9e <HAL_UART_IRQHandler+0x11e>
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8001f52:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8001f56:	2a21      	cmp	r2, #33	; 0x21
 8001f58:	d12f      	bne.n	8001fba <HAL_UART_IRQHandler+0x13a>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001f5a:	68a2      	ldr	r2, [r4, #8]
 8001f5c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001f60:	6a22      	ldr	r2, [r4, #32]
 8001f62:	d10a      	bne.n	8001f7a <HAL_UART_IRQHandler+0xfa>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FFU);
 8001f64:	8811      	ldrh	r1, [r2, #0]
 8001f66:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8001f6a:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001f6c:	6921      	ldr	r1, [r4, #16]
 8001f6e:	b909      	cbnz	r1, 8001f74 <HAL_UART_IRQHandler+0xf4>
      {
        huart->pTxBuffPtr += 2U;
 8001f70:	3202      	adds	r2, #2
 8001f72:	e000      	b.n	8001f76 <HAL_UART_IRQHandler+0xf6>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8001f74:	3201      	adds	r2, #1
 8001f76:	6222      	str	r2, [r4, #32]
 8001f78:	e003      	b.n	8001f82 <HAL_UART_IRQHandler+0x102>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FFU);
 8001f7a:	1c51      	adds	r1, r2, #1
 8001f7c:	6221      	str	r1, [r4, #32]
 8001f7e:	7812      	ldrb	r2, [r2, #0]
 8001f80:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8001f82:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8001f84:	3a01      	subs	r2, #1
 8001f86:	b292      	uxth	r2, r2
 8001f88:	84e2      	strh	r2, [r4, #38]	; 0x26
 8001f8a:	b9b2      	cbnz	r2, 8001fba <HAL_UART_IRQHandler+0x13a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001f8c:	68da      	ldr	r2, [r3, #12]
 8001f8e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f92:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001f94:	68da      	ldr	r2, [r3, #12]
 8001f96:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f9a:	60da      	str	r2, [r3, #12]
 8001f9c:	bd70      	pop	{r4, r5, r6, pc}
    UART_Transmit_IT(huart);
    return;
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001f9e:	0650      	lsls	r0, r2, #25
 8001fa0:	d50b      	bpl.n	8001fba <HAL_UART_IRQHandler+0x13a>
 8001fa2:	064a      	lsls	r2, r1, #25
 8001fa4:	d509      	bpl.n	8001fba <HAL_UART_IRQHandler+0x13a>
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001fa6:	68da      	ldr	r2, [r3, #12]
 8001fa8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001fac:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001fae:	2320      	movs	r3, #32
 8001fb0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 8001fb4:	4620      	mov	r0, r4
 8001fb6:	f7ff ff23 	bl	8001e00 <HAL_UART_TxCpltCallback>
 8001fba:	bd70      	pop	{r4, r5, r6, pc}
 8001fbc:	08001fc1 	.word	0x08001fc1

08001fc0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001fc0:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001fc2:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0;
 8001fc8:	84c3      	strh	r3, [r0, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8001fca:	f7ff ff57 	bl	8001e7c <HAL_UART_ErrorCallback>
 8001fce:	bd08      	pop	{r3, pc}

08001fd0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001fd0:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8001fd2:	f000 fbf7 	bl	80027c4 <vTaskStartScheduler>
  
  return osOK;
}
 8001fd6:	2000      	movs	r0, #0
 8001fd8:	bd08      	pop	{r3, pc}

08001fda <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001fda:	b570      	push	{r4, r5, r6, lr}
  TaskHandle_t handle;
  
  
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001fdc:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
 8001fe0:	8a02      	ldrh	r2, [r0, #16]
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001fe2:	460b      	mov	r3, r1
  TaskHandle_t handle;
  
  
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001fe4:	e890 0042 	ldmia.w	r0, {r1, r6}
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001fe8:	b086      	sub	sp, #24
/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
  
  if (priority != osPriorityError) {
 8001fea:	2c84      	cmp	r4, #132	; 0x84
 8001fec:	f04f 0500 	mov.w	r5, #0
    fpriority += (priority - osPriorityIdle);
 8001ff0:	bf14      	ite	ne
 8001ff2:	3403      	addne	r4, #3
extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001ff4:	462c      	moveq	r4, r5
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
  TaskHandle_t handle;
  
  
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001ff6:	a805      	add	r0, sp, #20
 8001ff8:	9001      	str	r0, [sp, #4]
 8001ffa:	9503      	str	r5, [sp, #12]
 8001ffc:	9502      	str	r5, [sp, #8]
 8001ffe:	9400      	str	r4, [sp, #0]
 8002000:	4630      	mov	r0, r6
 8002002:	f000 fbc1 	bl	8002788 <xTaskGenericCreate>
 8002006:	2801      	cmp	r0, #1
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              &handle) != pdPASS)  {
    return NULL;
  }
  
  return handle;
 8002008:	bf0c      	ite	eq
 800200a:	9805      	ldreq	r0, [sp, #20]
  
  
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              &handle) != pdPASS)  {
    return NULL;
 800200c:	2000      	movne	r0, #0
  }
  
  return handle;
}
 800200e:	b006      	add	sp, #24
 8002010:	bd70      	pop	{r4, r5, r6, pc}

08002012 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8002012:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002014:	2800      	cmp	r0, #0
 8002016:	bf08      	it	eq
 8002018:	2001      	moveq	r0, #1
 800201a:	f000 fd21 	bl	8002a60 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800201e:	2000      	movs	r0, #0
 8002020:	bd08      	pop	{r3, pc}

08002022 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8002022:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002024:	f000 fddc 	bl	8002be0 <xTaskGetSchedulerState>
 8002028:	2801      	cmp	r0, #1
 800202a:	d003      	beq.n	8002034 <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 800202c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 8002030:	f000 b8fe 	b.w	8002230 <xPortSysTickHandler>
 8002034:	bd08      	pop	{r3, pc}

08002036 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002036:	f100 0308 	add.w	r3, r0, #8
 800203a:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800203c:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002040:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002042:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002044:	2300      	movs	r3, #0
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002046:	6082      	str	r2, [r0, #8]
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002048:	6003      	str	r3, [r0, #0]
 800204a:	4770      	bx	lr

0800204c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800204c:	2300      	movs	r3, #0
 800204e:	6103      	str	r3, [r0, #16]
 8002050:	4770      	bx	lr

08002052 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8002052:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002054:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002056:	689a      	ldr	r2, [r3, #8]
 8002058:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800205a:	689a      	ldr	r2, [r3, #8]
 800205c:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800205e:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8002060:	6803      	ldr	r3, [r0, #0]

	pxIndex->pxPrevious->pxNext = pxNewListItem;
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002062:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8002064:	3301      	adds	r3, #1
 8002066:	6003      	str	r3, [r0, #0]
 8002068:	4770      	bx	lr

0800206a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800206a:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800206c:	1c53      	adds	r3, r2, #1
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800206e:	b530      	push	{r4, r5, lr}
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002070:	d101      	bne.n	8002076 <vListInsert+0xc>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002072:	6903      	ldr	r3, [r0, #16]
 8002074:	e007      	b.n	8002086 <vListInsert+0x1c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002076:	f100 0308 	add.w	r3, r0, #8
 800207a:	685c      	ldr	r4, [r3, #4]
 800207c:	6825      	ldr	r5, [r4, #0]
 800207e:	42aa      	cmp	r2, r5
 8002080:	d301      	bcc.n	8002086 <vListInsert+0x1c>
 8002082:	4623      	mov	r3, r4
 8002084:	e7f9      	b.n	800207a <vListInsert+0x10>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002086:	685a      	ldr	r2, [r3, #4]
 8002088:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800208a:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800208c:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 800208e:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8002090:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxPrevious = pxIterator;
	pxIterator->pxNext = pxNewListItem;

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002092:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8002094:	3301      	adds	r3, #1
 8002096:	6003      	str	r3, [r0, #0]
 8002098:	bd30      	pop	{r4, r5, pc}

0800209a <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800209a:	6841      	ldr	r1, [r0, #4]
 800209c:	6882      	ldr	r2, [r0, #8]

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800209e:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80020a0:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80020a2:	6882      	ldr	r2, [r0, #8]
 80020a4:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80020a6:	6859      	ldr	r1, [r3, #4]
 80020a8:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80020aa:	bf08      	it	eq
 80020ac:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80020ae:	2200      	movs	r2, #0
 80020b0:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80020b2:	6818      	ldr	r0, [r3, #0]
 80020b4:	3801      	subs	r0, #1
 80020b6:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 80020b8:	4770      	bx	lr
	...

080020bc <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80020bc:	4b0a      	ldr	r3, [pc, #40]	; (80020e8 <prvTaskExitError+0x2c>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	3301      	adds	r3, #1
 80020c2:	d008      	beq.n	80020d6 <prvTaskExitError+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80020c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020c8:	f383 8811 	msr	BASEPRI, r3
 80020cc:	f3bf 8f6f 	isb	sy
 80020d0:	f3bf 8f4f 	dsb	sy
 80020d4:	e7fe      	b.n	80020d4 <prvTaskExitError+0x18>
 80020d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020da:	f383 8811 	msr	BASEPRI, r3
 80020de:	f3bf 8f6f 	isb	sy
 80020e2:	f3bf 8f4f 	dsb	sy
 80020e6:	e7fe      	b.n	80020e6 <prvTaskExitError+0x2a>
 80020e8:	20000004 	.word	0x20000004

080020ec <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80020ec:	4806      	ldr	r0, [pc, #24]	; (8002108 <prvPortStartFirstTask+0x1c>)
 80020ee:	6800      	ldr	r0, [r0, #0]
 80020f0:	6800      	ldr	r0, [r0, #0]
 80020f2:	f380 8808 	msr	MSP, r0
 80020f6:	b662      	cpsie	i
 80020f8:	b661      	cpsie	f
 80020fa:	f3bf 8f4f 	dsb	sy
 80020fe:	f3bf 8f6f 	isb	sy
 8002102:	df00      	svc	0
 8002104:	bf00      	nop
 8002106:	0000      	.short	0x0000
 8002108:	e000ed08 	.word	0xe000ed08

0800210c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800210c:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800211c <vPortEnableVFP+0x10>
 8002110:	6801      	ldr	r1, [r0, #0]
 8002112:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8002116:	6001      	str	r1, [r0, #0]
 8002118:	4770      	bx	lr
 800211a:	0000      	.short	0x0000
 800211c:	e000ed88 	.word	0xe000ed88

08002120 <pxPortInitialiseStack>:

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002120:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8002124:	e900 000a 	stmdb	r0, {r1, r3}
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002128:	4b05      	ldr	r3, [pc, #20]	; (8002140 <pxPortInitialiseStack+0x20>)
 800212a:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 800212e:	f06f 0302 	mvn.w	r3, #2
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002132:	f840 2c20 	str.w	r2, [r0, #-32]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8002136:	f840 3c24 	str.w	r3, [r0, #-36]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
 800213a:	3844      	subs	r0, #68	; 0x44
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	080020bd 	.word	0x080020bd

08002144 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002144:	4b06      	ldr	r3, [pc, #24]	; (8002160 <pxCurrentTCBConst2>)
 8002146:	6819      	ldr	r1, [r3, #0]
 8002148:	6808      	ldr	r0, [r1, #0]
 800214a:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800214e:	f380 8809 	msr	PSP, r0
 8002152:	f3bf 8f6f 	isb	sy
 8002156:	f04f 0000 	mov.w	r0, #0
 800215a:	f380 8811 	msr	BASEPRI, r0
 800215e:	4770      	bx	lr

08002160 <pxCurrentTCBConst2>:
 8002160:	20003d10 	.word	0x20003d10

08002164 <vPortEnterCritical>:
 8002164:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002168:	f383 8811 	msr	BASEPRI, r3
 800216c:	f3bf 8f6f 	isb	sy
 8002170:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8002174:	4a0a      	ldr	r2, [pc, #40]	; (80021a0 <vPortEnterCritical+0x3c>)
 8002176:	6813      	ldr	r3, [r2, #0]
 8002178:	3301      	adds	r3, #1
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800217a:	2b01      	cmp	r3, #1
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800217c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800217e:	d10d      	bne.n	800219c <vPortEnterCritical+0x38>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002180:	4b08      	ldr	r3, [pc, #32]	; (80021a4 <vPortEnterCritical+0x40>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f013 0fff 	tst.w	r3, #255	; 0xff
 8002188:	d008      	beq.n	800219c <vPortEnterCritical+0x38>
 800218a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800218e:	f383 8811 	msr	BASEPRI, r3
 8002192:	f3bf 8f6f 	isb	sy
 8002196:	f3bf 8f4f 	dsb	sy
 800219a:	e7fe      	b.n	800219a <vPortEnterCritical+0x36>
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop
 80021a0:	20000004 	.word	0x20000004
 80021a4:	e000ed04 	.word	0xe000ed04

080021a8 <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 80021a8:	4a08      	ldr	r2, [pc, #32]	; (80021cc <vPortExitCritical+0x24>)
 80021aa:	6813      	ldr	r3, [r2, #0]
 80021ac:	b943      	cbnz	r3, 80021c0 <vPortExitCritical+0x18>
 80021ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021b2:	f383 8811 	msr	BASEPRI, r3
 80021b6:	f3bf 8f6f 	isb	sy
 80021ba:	f3bf 8f4f 	dsb	sy
 80021be:	e7fe      	b.n	80021be <vPortExitCritical+0x16>
	uxCriticalNesting--;
 80021c0:	3b01      	subs	r3, #1
 80021c2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80021c4:	b90b      	cbnz	r3, 80021ca <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80021c6:	f383 8811 	msr	BASEPRI, r3
 80021ca:	4770      	bx	lr
 80021cc:	20000004 	.word	0x20000004

080021d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80021d0:	f3ef 8009 	mrs	r0, PSP
 80021d4:	f3bf 8f6f 	isb	sy
 80021d8:	4b14      	ldr	r3, [pc, #80]	; (800222c <pxCurrentTCBConst>)
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	f01e 0f10 	tst.w	lr, #16
 80021e0:	bf08      	it	eq
 80021e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80021e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80021ea:	6010      	str	r0, [r2, #0]
 80021ec:	f84d 3d04 	str.w	r3, [sp, #-4]!
 80021f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80021f4:	f380 8811 	msr	BASEPRI, r0
 80021f8:	f3bf 8f4f 	dsb	sy
 80021fc:	f3bf 8f6f 	isb	sy
 8002200:	f000 fca8 	bl	8002b54 <vTaskSwitchContext>
 8002204:	f04f 0000 	mov.w	r0, #0
 8002208:	f380 8811 	msr	BASEPRI, r0
 800220c:	bc08      	pop	{r3}
 800220e:	6819      	ldr	r1, [r3, #0]
 8002210:	6808      	ldr	r0, [r1, #0]
 8002212:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002216:	f01e 0f10 	tst.w	lr, #16
 800221a:	bf08      	it	eq
 800221c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002220:	f380 8809 	msr	PSP, r0
 8002224:	f3bf 8f6f 	isb	sy
 8002228:	4770      	bx	lr
 800222a:	bf00      	nop

0800222c <pxCurrentTCBConst>:
 800222c:	20003d10 	.word	0x20003d10

08002230 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002230:	b508      	push	{r3, lr}

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002232:	f3ef 8311 	mrs	r3, BASEPRI
 8002236:	f04f 0250 	mov.w	r2, #80	; 0x50
 800223a:	f382 8811 	msr	BASEPRI, r2
 800223e:	f3bf 8f6f 	isb	sy
 8002242:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002246:	f000 fafd 	bl	8002844 <xTaskIncrementTick>
 800224a:	b118      	cbz	r0, 8002254 <xPortSysTickHandler+0x24>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800224c:	4b03      	ldr	r3, [pc, #12]	; (800225c <xPortSysTickHandler+0x2c>)
 800224e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002252:	601a      	str	r2, [r3, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002254:	2300      	movs	r3, #0
 8002256:	f383 8811 	msr	BASEPRI, r3
 800225a:	bd08      	pop	{r3, pc}
 800225c:	e000ed04 	.word	0xe000ed04

08002260 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002260:	4b06      	ldr	r3, [pc, #24]	; (800227c <vPortSetupTimerInterrupt+0x1c>)
 8002262:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	fbb3 f3f2 	udiv	r3, r3, r2
 800226c:	4a04      	ldr	r2, [pc, #16]	; (8002280 <vPortSetupTimerInterrupt+0x20>)
 800226e:	3b01      	subs	r3, #1
 8002270:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002272:	4b04      	ldr	r3, [pc, #16]	; (8002284 <vPortSetupTimerInterrupt+0x24>)
 8002274:	2207      	movs	r2, #7
 8002276:	601a      	str	r2, [r3, #0]
 8002278:	4770      	bx	lr
 800227a:	bf00      	nop
 800227c:	20000000 	.word	0x20000000
 8002280:	e000e014 	.word	0xe000e014
 8002284:	e000e010 	.word	0xe000e010

08002288 <xPortStartScheduler>:
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002288:	4b31      	ldr	r3, [pc, #196]	; (8002350 <xPortStartScheduler+0xc8>)
 800228a:	4a32      	ldr	r2, [pc, #200]	; (8002354 <xPortStartScheduler+0xcc>)

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800228c:	b513      	push	{r0, r1, r4, lr}
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800228e:	6819      	ldr	r1, [r3, #0]
 8002290:	4291      	cmp	r1, r2
 8002292:	d108      	bne.n	80022a6 <xPortStartScheduler+0x1e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002298:	f383 8811 	msr	BASEPRI, r3
 800229c:	f3bf 8f6f 	isb	sy
 80022a0:	f3bf 8f4f 	dsb	sy
 80022a4:	e7fe      	b.n	80022a4 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	4b2b      	ldr	r3, [pc, #172]	; (8002358 <xPortStartScheduler+0xd0>)
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d108      	bne.n	80022c0 <xPortStartScheduler+0x38>
 80022ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022b2:	f383 8811 	msr	BASEPRI, r3
 80022b6:	f3bf 8f6f 	isb	sy
 80022ba:	f3bf 8f4f 	dsb	sy
 80022be:	e7fe      	b.n	80022be <xPortStartScheduler+0x36>
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80022c0:	4b26      	ldr	r3, [pc, #152]	; (800235c <xPortStartScheduler+0xd4>)
 80022c2:	781a      	ldrb	r2, [r3, #0]
 80022c4:	b2d2      	uxtb	r2, r2
 80022c6:	9201      	str	r2, [sp, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80022c8:	22ff      	movs	r2, #255	; 0xff
 80022ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80022cc:	781b      	ldrb	r3, [r3, #0]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80022ce:	4a24      	ldr	r2, [pc, #144]	; (8002360 <xPortStartScheduler+0xd8>)
		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	f88d 3003 	strb.w	r3, [sp, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80022d6:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80022da:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80022de:	7013      	strb	r3, [r2, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80022e0:	4b20      	ldr	r3, [pc, #128]	; (8002364 <xPortStartScheduler+0xdc>)
 80022e2:	2207      	movs	r2, #7
 80022e4:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80022e6:	2100      	movs	r1, #0
 80022e8:	f89d 0003 	ldrb.w	r0, [sp, #3]
 80022ec:	0600      	lsls	r0, r0, #24
 80022ee:	f102 34ff 	add.w	r4, r2, #4294967295
 80022f2:	d508      	bpl.n	8002306 <xPortStartScheduler+0x7e>
		{
			ulMaxPRIGROUPValue--;
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80022f4:	f89d 2003 	ldrb.w	r2, [sp, #3]
 80022f8:	0052      	lsls	r2, r2, #1
 80022fa:	b2d2      	uxtb	r2, r2
 80022fc:	f88d 2003 	strb.w	r2, [sp, #3]
 8002300:	2101      	movs	r1, #1
 8002302:	4622      	mov	r2, r4
 8002304:	e7f0      	b.n	80022e8 <xPortStartScheduler+0x60>
 8002306:	b101      	cbz	r1, 800230a <xPortStartScheduler+0x82>
 8002308:	601a      	str	r2, [r3, #0]
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800230a:	681a      	ldr	r2, [r3, #0]
 800230c:	0212      	lsls	r2, r2, #8
 800230e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8002312:	601a      	str	r2, [r3, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002314:	9b01      	ldr	r3, [sp, #4]
 8002316:	4a11      	ldr	r2, [pc, #68]	; (800235c <xPortStartScheduler+0xd4>)
 8002318:	b2db      	uxtb	r3, r3
 800231a:	7013      	strb	r3, [r2, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800231c:	4b12      	ldr	r3, [pc, #72]	; (8002368 <xPortStartScheduler+0xe0>)
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8002324:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 800232c:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800232e:	f7ff ff97 	bl	8002260 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8002332:	4b0e      	ldr	r3, [pc, #56]	; (800236c <xPortStartScheduler+0xe4>)
 8002334:	2200      	movs	r2, #0
 8002336:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8002338:	f7ff fee8 	bl	800210c <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800233c:	4a0c      	ldr	r2, [pc, #48]	; (8002370 <xPortStartScheduler+0xe8>)
 800233e:	6813      	ldr	r3, [r2, #0]
 8002340:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8002344:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8002346:	f7ff fed1 	bl	80020ec <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 800234a:	f7ff feb7 	bl	80020bc <prvTaskExitError>
 800234e:	bf00      	nop
 8002350:	e000ed00 	.word	0xe000ed00
 8002354:	410fc271 	.word	0x410fc271
 8002358:	410fc270 	.word	0x410fc270
 800235c:	e000e400 	.word	0xe000e400
 8002360:	20000024 	.word	0x20000024
 8002364:	20000028 	.word	0x20000028
 8002368:	e000ed20 	.word	0xe000ed20
 800236c:	20000004 	.word	0x20000004
 8002370:	e000ef34 	.word	0xe000ef34

08002374 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002374:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002376:	4b0f      	ldr	r3, [pc, #60]	; (80023b4 <prvInsertBlockIntoFreeList+0x40>)
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	4282      	cmp	r2, r0
 800237c:	d201      	bcs.n	8002382 <prvInsertBlockIntoFreeList+0xe>
 800237e:	4613      	mov	r3, r2
 8002380:	e7fa      	b.n	8002378 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002382:	6859      	ldr	r1, [r3, #4]
 8002384:	185c      	adds	r4, r3, r1
 8002386:	42a0      	cmp	r0, r4
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002388:	bf01      	itttt	eq
 800238a:	6840      	ldreq	r0, [r0, #4]
 800238c:	1809      	addeq	r1, r1, r0
 800238e:	4618      	moveq	r0, r3
 8002390:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002392:	6841      	ldr	r1, [r0, #4]
 8002394:	1844      	adds	r4, r0, r1
 8002396:	42a2      	cmp	r2, r4
 8002398:	d107      	bne.n	80023aa <prvInsertBlockIntoFreeList+0x36>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800239a:	4c07      	ldr	r4, [pc, #28]	; (80023b8 <prvInsertBlockIntoFreeList+0x44>)
 800239c:	6824      	ldr	r4, [r4, #0]
 800239e:	42a2      	cmp	r2, r4
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80023a0:	bf1f      	itttt	ne
 80023a2:	6854      	ldrne	r4, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80023a4:	6812      	ldrne	r2, [r2, #0]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80023a6:	1909      	addne	r1, r1, r4
 80023a8:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80023aa:	4298      	cmp	r0, r3
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80023ac:	6002      	str	r2, [r0, #0]
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80023ae:	bf18      	it	ne
 80023b0:	6018      	strne	r0, [r3, #0]
 80023b2:	bd10      	pop	{r4, pc}
 80023b4:	20000034 	.word	0x20000034
 80023b8:	20000030 	.word	0x20000030

080023bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80023bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80023c0:	4604      	mov	r4, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
 80023c2:	f000 fa37 	bl	8002834 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80023c6:	4940      	ldr	r1, [pc, #256]	; (80024c8 <pvPortMalloc+0x10c>)
 80023c8:	4d40      	ldr	r5, [pc, #256]	; (80024cc <pvPortMalloc+0x110>)
 80023ca:	680b      	ldr	r3, [r1, #0]
 80023cc:	bb0b      	cbnz	r3, 8002412 <pvPortMalloc+0x56>
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80023ce:	4a40      	ldr	r2, [pc, #256]	; (80024d0 <pvPortMalloc+0x114>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80023d0:	0756      	lsls	r6, r2, #29
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80023d2:	bf1f      	itttt	ne
 80023d4:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80023d6:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80023da:	f502 5370 	addne.w	r3, r2, #15360	; 0x3c00
 80023de:	1a1b      	subne	r3, r3, r0
	uxAddress = ( size_t ) ucHeap;

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80023e0:	bf14      	ite	ne
 80023e2:	4602      	movne	r2, r0
static void prvHeapInit( void )
{
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80023e4:	f44f 5370 	moveq.w	r3, #15360	; 0x3c00
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
	xStart.xBlockSize = ( size_t ) 0;

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80023e8:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 80023ea:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80023ec:	f023 0307 	bic.w	r3, r3, #7

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80023f0:	4e38      	ldr	r6, [pc, #224]	; (80024d4 <pvPortMalloc+0x118>)
	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
	pxEnd = ( void * ) uxAddress;
 80023f2:	600b      	str	r3, [r1, #0]
	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
	xStart.xBlockSize = ( size_t ) 0;
 80023f4:	2000      	movs	r0, #0
 80023f6:	6070      	str	r0, [r6, #4]

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80023f8:	6032      	str	r2, [r6, #0]
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
	pxEnd = ( void * ) uxAddress;
	pxEnd->xBlockSize = 0;
 80023fa:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80023fc:	6018      	str	r0, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80023fe:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002400:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002402:	4b35      	ldr	r3, [pc, #212]	; (80024d8 <pvPortMalloc+0x11c>)
	pxEnd->pxNextFreeBlock = NULL;

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002404:	6050      	str	r0, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002406:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002408:	4b34      	ldr	r3, [pc, #208]	; (80024dc <pvPortMalloc+0x120>)
 800240a:	6018      	str	r0, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800240c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8002410:	602b      	str	r3, [r5, #0]

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002412:	682f      	ldr	r7, [r5, #0]
 8002414:	4227      	tst	r7, r4
 8002416:	d146      	bne.n	80024a6 <pvPortMalloc+0xea>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002418:	2c00      	cmp	r4, #0
 800241a:	d045      	beq.n	80024a8 <pvPortMalloc+0xec>
			{
				xWantedSize += xHeapStructSize;
 800241c:	f104 0308 	add.w	r3, r4, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002420:	0758      	lsls	r0, r3, #29
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002422:	bf1c      	itt	ne
 8002424:	f023 0307 	bicne.w	r3, r3, #7
 8002428:	3308      	addne	r3, #8
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800242a:	2b00      	cmp	r3, #0
 800242c:	d039      	beq.n	80024a2 <pvPortMalloc+0xe6>
 800242e:	4a2b      	ldr	r2, [pc, #172]	; (80024dc <pvPortMalloc+0x120>)
 8002430:	6816      	ldr	r6, [r2, #0]
 8002432:	42b3      	cmp	r3, r6
 8002434:	4690      	mov	r8, r2
 8002436:	d836      	bhi.n	80024a6 <pvPortMalloc+0xea>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
 8002438:	4a26      	ldr	r2, [pc, #152]	; (80024d4 <pvPortMalloc+0x118>)
 800243a:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800243c:	6868      	ldr	r0, [r5, #4]
 800243e:	4283      	cmp	r3, r0
 8002440:	d803      	bhi.n	800244a <pvPortMalloc+0x8e>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8002442:	6809      	ldr	r1, [r1, #0]
 8002444:	428d      	cmp	r5, r1
 8002446:	d106      	bne.n	8002456 <pvPortMalloc+0x9a>
 8002448:	e02d      	b.n	80024a6 <pvPortMalloc+0xea>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800244a:	682c      	ldr	r4, [r5, #0]
 800244c:	2c00      	cmp	r4, #0
 800244e:	d0f8      	beq.n	8002442 <pvPortMalloc+0x86>
 8002450:	462a      	mov	r2, r5
 8002452:	4625      	mov	r5, r4
 8002454:	e7f2      	b.n	800243c <pvPortMalloc+0x80>
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002456:	6829      	ldr	r1, [r5, #0]
				was	not found. */
				if( pxBlock != pxEnd )
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002458:	6814      	ldr	r4, [r2, #0]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800245a:	6011      	str	r1, [r2, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800245c:	1ac2      	subs	r2, r0, r3
 800245e:	2a10      	cmp	r2, #16
 8002460:	d90f      	bls.n	8002482 <pvPortMalloc+0xc6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002462:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002464:	0741      	lsls	r1, r0, #29
 8002466:	d008      	beq.n	800247a <pvPortMalloc+0xbe>
 8002468:	f04f 0350 	mov.w	r3, #80	; 0x50
 800246c:	f383 8811 	msr	BASEPRI, r3
 8002470:	f3bf 8f6f 	isb	sy
 8002474:	f3bf 8f4f 	dsb	sy
 8002478:	e7fe      	b.n	8002478 <pvPortMalloc+0xbc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800247a:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 800247c:	606b      	str	r3, [r5, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800247e:	f7ff ff79 	bl	8002374 <prvInsertBlockIntoFreeList>
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002482:	4915      	ldr	r1, [pc, #84]	; (80024d8 <pvPortMalloc+0x11c>)
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002484:	686b      	ldr	r3, [r5, #4]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002486:	6808      	ldr	r0, [r1, #0]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002488:	1af2      	subs	r2, r6, r3
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800248a:	431f      	orrs	r7, r3
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800248c:	4282      	cmp	r2, r0
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
					pxBlock->pxNextFreeBlock = NULL;
 800248e:	f04f 0300 	mov.w	r3, #0
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002492:	f8c8 2000 	str.w	r2, [r8]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002496:	bf38      	it	cc
 8002498:	600a      	strcc	r2, [r1, #0]
				was	not found. */
				if( pxBlock != pxEnd )
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800249a:	3408      	adds	r4, #8
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800249c:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800249e:	602b      	str	r3, [r5, #0]
 80024a0:	e002      	b.n	80024a8 <pvPortMalloc+0xec>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80024a2:	461c      	mov	r4, r3
 80024a4:	e000      	b.n	80024a8 <pvPortMalloc+0xec>
 80024a6:	2400      	movs	r4, #0
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80024a8:	f000 fa64 	bl	8002974 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( uint32_t ) pvReturn ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80024ac:	0763      	lsls	r3, r4, #29
 80024ae:	d008      	beq.n	80024c2 <pvPortMalloc+0x106>
 80024b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024b4:	f383 8811 	msr	BASEPRI, r3
 80024b8:	f3bf 8f6f 	isb	sy
 80024bc:	f3bf 8f4f 	dsb	sy
 80024c0:	e7fe      	b.n	80024c0 <pvPortMalloc+0x104>
	return pvReturn;
}
 80024c2:	4620      	mov	r0, r4
 80024c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80024c8:	20000030 	.word	0x20000030
 80024cc:	20003c3c 	.word	0x20003c3c
 80024d0:	2000003c 	.word	0x2000003c
 80024d4:	20000034 	.word	0x20000034
 80024d8:	20003c40 	.word	0x20003c40
 80024dc:	2000002c 	.word	0x2000002c

080024e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80024e0:	b510      	push	{r4, lr}
uint8_t *puc = ( uint8_t * ) pv;
BlockLink_t *pxLink;

	if( pv != NULL )
 80024e2:	4604      	mov	r4, r0
 80024e4:	b370      	cbz	r0, 8002544 <vPortFree+0x64>

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80024e6:	4a18      	ldr	r2, [pc, #96]	; (8002548 <vPortFree+0x68>)
 80024e8:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80024ec:	6812      	ldr	r2, [r2, #0]
 80024ee:	4213      	tst	r3, r2
 80024f0:	d108      	bne.n	8002504 <vPortFree+0x24>
 80024f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024f6:	f383 8811 	msr	BASEPRI, r3
 80024fa:	f3bf 8f6f 	isb	sy
 80024fe:	f3bf 8f4f 	dsb	sy
 8002502:	e7fe      	b.n	8002502 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002504:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8002508:	b141      	cbz	r1, 800251c <vPortFree+0x3c>
 800250a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800250e:	f383 8811 	msr	BASEPRI, r3
 8002512:	f3bf 8f6f 	isb	sy
 8002516:	f3bf 8f4f 	dsb	sy
 800251a:	e7fe      	b.n	800251a <vPortFree+0x3a>
		{
			if( pxLink->pxNextFreeBlock == NULL )
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800251c:	ea23 0302 	bic.w	r3, r3, r2
 8002520:	f840 3c04 	str.w	r3, [r0, #-4]

				vTaskSuspendAll();
 8002524:	f000 f986 	bl	8002834 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002528:	4a08      	ldr	r2, [pc, #32]	; (800254c <vPortFree+0x6c>)
 800252a:	f854 1c04 	ldr.w	r1, [r4, #-4]
 800252e:	6813      	ldr	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002530:	f1a4 0008 	sub.w	r0, r4, #8
				pxLink->xBlockSize &= ~xBlockAllocatedBit;

				vTaskSuspendAll();
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002534:	440b      	add	r3, r1
 8002536:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002538:	f7ff ff1c 	bl	8002374 <prvInsertBlockIntoFreeList>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800253c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
				}
				( void ) xTaskResumeAll();
 8002540:	f000 ba18 	b.w	8002974 <xTaskResumeAll>
 8002544:	bd10      	pop	{r4, pc}
 8002546:	bf00      	nop
 8002548:	20003c3c 	.word	0x20003c3c
 800254c:	2000002c 	.word	0x2000002c

08002550 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002550:	4a06      	ldr	r2, [pc, #24]	; (800256c <prvResetNextTaskUnblockTime+0x1c>)
 8002552:	6813      	ldr	r3, [r2, #0]
 8002554:	6819      	ldr	r1, [r3, #0]
 8002556:	4b06      	ldr	r3, [pc, #24]	; (8002570 <prvResetNextTaskUnblockTime+0x20>)
 8002558:	b911      	cbnz	r1, 8002560 <prvResetNextTaskUnblockTime+0x10>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800255a:	f04f 32ff 	mov.w	r2, #4294967295
 800255e:	e003      	b.n	8002568 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002560:	6812      	ldr	r2, [r2, #0]
 8002562:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
 8002564:	68d2      	ldr	r2, [r2, #12]
 8002566:	6852      	ldr	r2, [r2, #4]
 8002568:	601a      	str	r2, [r3, #0]
 800256a:	4770      	bx	lr
 800256c:	20003c48 	.word	0x20003c48
 8002570:	20003d14 	.word	0x20003d14

08002574 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 8002574:	4b0e      	ldr	r3, [pc, #56]	; (80025b0 <prvAddCurrentTaskToDelayedList+0x3c>)
 8002576:	681a      	ldr	r2, [r3, #0]
	#endif /* vTaskDelete */
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
 8002578:	b510      	push	{r4, lr}
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 800257a:	6050      	str	r0, [r2, #4]

	if( xTimeToWake < xTickCount )
 800257c:	4a0d      	ldr	r2, [pc, #52]	; (80025b4 <prvAddCurrentTaskToDelayedList+0x40>)
 800257e:	6812      	ldr	r2, [r2, #0]
 8002580:	4290      	cmp	r0, r2
	#endif /* vTaskDelete */
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
 8002582:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );

	if( xTimeToWake < xTickCount )
 8002584:	d207      	bcs.n	8002596 <prvAddCurrentTaskToDelayedList+0x22>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8002586:	4a0c      	ldr	r2, [pc, #48]	; (80025b8 <prvAddCurrentTaskToDelayedList+0x44>)
 8002588:	6810      	ldr	r0, [r2, #0]
 800258a:	6819      	ldr	r1, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800258c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );

	if( xTimeToWake < xTickCount )
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8002590:	3104      	adds	r1, #4
 8002592:	f7ff bd6a 	b.w	800206a <vListInsert>
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8002596:	4a09      	ldr	r2, [pc, #36]	; (80025bc <prvAddCurrentTaskToDelayedList+0x48>)
 8002598:	6810      	ldr	r0, [r2, #0]
 800259a:	6819      	ldr	r1, [r3, #0]
 800259c:	3104      	adds	r1, #4
 800259e:	f7ff fd64 	bl	800206a <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
 80025a2:	4b07      	ldr	r3, [pc, #28]	; (80025c0 <prvAddCurrentTaskToDelayedList+0x4c>)
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	4294      	cmp	r4, r2
		{
			xNextTaskUnblockTime = xTimeToWake;
 80025a8:	bf38      	it	cc
 80025aa:	601c      	strcc	r4, [r3, #0]
 80025ac:	bd10      	pop	{r4, pc}
 80025ae:	bf00      	nop
 80025b0:	20003d10 	.word	0x20003d10
 80025b4:	20003d18 	.word	0x20003d18
 80025b8:	20003d1c 	.word	0x20003d1c
 80025bc:	20003c48 	.word	0x20003c48
 80025c0:	20003d14 	.word	0x20003d14

080025c4 <xTaskGenericCreate.part.5>:
	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName );

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
 80025c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025c8:	469a      	mov	sl, r3
 80025ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80025cc:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80025ce:	4681      	mov	r9, r0
 80025d0:	460e      	mov	r6, r1
 80025d2:	4615      	mov	r5, r2
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80025d4:	b93b      	cbnz	r3, 80025e6 <xTaskGenericCreate.part.5+0x22>
 80025d6:	0090      	lsls	r0, r2, #2
 80025d8:	f7ff fef0 	bl	80023bc <pvPortMalloc>

		if( pxStack != NULL )
 80025dc:	4683      	mov	fp, r0
 80025de:	2800      	cmp	r0, #0
 80025e0:	f000 80b2 	beq.w	8002748 <xTaskGenericCreate.part.5+0x184>
 80025e4:	e000      	b.n	80025e8 <xTaskGenericCreate.part.5+0x24>
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80025e6:	469b      	mov	fp, r3

		if( pxStack != NULL )
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 80025e8:	206c      	movs	r0, #108	; 0x6c
 80025ea:	f7ff fee7 	bl	80023bc <pvPortMalloc>

			if( pxNewTCB != NULL )
 80025ee:	4604      	mov	r4, r0
 80025f0:	b188      	cbz	r0, 8002616 <xTaskGenericCreate.part.5+0x52>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
 80025f2:	00ad      	lsls	r5, r5, #2
 80025f4:	462a      	mov	r2, r5
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );

			if( pxNewTCB != NULL )
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
 80025f6:	f8c0 b030 	str.w	fp, [r0, #48]	; 0x30
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
 80025fa:	21a5      	movs	r1, #165	; 0xa5
 80025fc:	4658      	mov	r0, fp
 80025fe:	f001 f89d 	bl	800373c <memset>
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8002602:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002604:	3d04      	subs	r5, #4
 8002606:	441d      	add	r5, r3
 8002608:	f025 0507 	bic.w	r5, r5, #7
 800260c:	1e73      	subs	r3, r6, #1
 800260e:	f104 0233 	add.w	r2, r4, #51	; 0x33
 8002612:	361f      	adds	r6, #31
 8002614:	e005      	b.n	8002622 <xTaskGenericCreate.part.5+0x5e>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
 8002616:	4658      	mov	r0, fp
 8002618:	f7ff ff62 	bl	80024e0 <vPortFree>
 800261c:	e094      	b.n	8002748 <xTaskGenericCreate.part.5+0x184>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800261e:	429e      	cmp	r6, r3
 8002620:	d006      	beq.n	8002630 <xTaskGenericCreate.part.5+0x6c>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
 8002622:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8002626:	f802 1f01 	strb.w	r1, [r2, #1]!

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800262a:	7819      	ldrb	r1, [r3, #0]
 800262c:	2900      	cmp	r1, #0
 800262e:	d1f6      	bne.n	800261e <xTaskGenericCreate.part.5+0x5a>
 8002630:	2f06      	cmp	r7, #6
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002632:	f04f 0800 	mov.w	r8, #0
 8002636:	46bb      	mov	fp, r7
		pxTCB->uxBasePriority = uxPriority;
		pxTCB->uxMutexesHeld = 0;
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 8002638:	f104 0604 	add.w	r6, r4, #4
 800263c:	bf28      	it	cs
 800263e:	f04f 0b06 	movcs.w	fp, #6
 8002642:	4630      	mov	r0, r6
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002644:	f884 8053 	strb.w	r8, [r4, #83]	; 0x53
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
 8002648:	f8c4 b02c 	str.w	fp, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
 800264c:	f8c4 b05c 	str.w	fp, [r4, #92]	; 0x5c
		pxTCB->uxMutexesHeld = 0;
 8002650:	f8c4 8060 	str.w	r8, [r4, #96]	; 0x60
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 8002654:	f7ff fcfa 	bl	800204c <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
 8002658:	f104 0018 	add.w	r0, r4, #24
 800265c:	f7ff fcf6 	bl	800204c <vListInitialiseItem>
	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002660:	f1cb 0307 	rsb	r3, fp, #7
 8002664:	61a3      	str	r3, [r4, #24]
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
 8002666:	f8c4 8064 	str.w	r8, [r4, #100]	; 0x64
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
	vListInitialiseItem( &( pxTCB->xEventListItem ) );

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
 800266a:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
 800266c:	6264      	str	r4, [r4, #36]	; 0x24
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
		pxTCB->eNotifyState = eNotWaitingNotification;
 800266e:	f884 8068 	strb.w	r8, [r4, #104]	; 0x68
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002672:	4652      	mov	r2, sl
 8002674:	4649      	mov	r1, r9
 8002676:	4628      	mov	r0, r5
 8002678:	f7ff fd52 	bl	8002120 <pxPortInitialiseStack>
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
 800267c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800267e:	6020      	str	r0, [r4, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
 8002680:	b103      	cbz	r3, 8002684 <xTaskGenericCreate.part.5+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002682:	601c      	str	r4, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
 8002684:	f7ff fd6e 	bl	8002164 <vPortEnterCritical>
		{
			uxCurrentNumberOfTasks++;
 8002688:	4a31      	ldr	r2, [pc, #196]	; (8002750 <xTaskGenericCreate.part.5+0x18c>)
			if( pxCurrentTCB == NULL )
 800268a:	4d32      	ldr	r5, [pc, #200]	; (8002754 <xTaskGenericCreate.part.5+0x190>)

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
		{
			uxCurrentNumberOfTasks++;
 800268c:	6813      	ldr	r3, [r2, #0]
 800268e:	f8df 90ec 	ldr.w	r9, [pc, #236]	; 800277c <xTaskGenericCreate.part.5+0x1b8>
 8002692:	3301      	adds	r3, #1
 8002694:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
 8002696:	682b      	ldr	r3, [r5, #0]
 8002698:	bb3b      	cbnz	r3, 80026ea <xTaskGenericCreate.part.5+0x126>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
 800269a:	602c      	str	r4, [r5, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800269c:	6812      	ldr	r2, [r2, #0]
 800269e:	2a01      	cmp	r2, #1
 80026a0:	d12b      	bne.n	80026fa <xTaskGenericCreate.part.5+0x136>
 80026a2:	4698      	mov	r8, r3
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80026a4:	eb09 0008 	add.w	r0, r9, r8
 80026a8:	f108 0814 	add.w	r8, r8, #20
 80026ac:	f7ff fcc3 	bl	8002036 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80026b0:	f1b8 0f8c 	cmp.w	r8, #140	; 0x8c
 80026b4:	d1f6      	bne.n	80026a4 <xTaskGenericCreate.part.5+0xe0>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 80026b6:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002780 <xTaskGenericCreate.part.5+0x1bc>
	vListInitialise( &xDelayedTaskList2 );
 80026ba:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 8002784 <xTaskGenericCreate.part.5+0x1c0>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 80026be:	4650      	mov	r0, sl
 80026c0:	f7ff fcb9 	bl	8002036 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80026c4:	4640      	mov	r0, r8
 80026c6:	f7ff fcb6 	bl	8002036 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80026ca:	4823      	ldr	r0, [pc, #140]	; (8002758 <xTaskGenericCreate.part.5+0x194>)
 80026cc:	f7ff fcb3 	bl	8002036 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80026d0:	4822      	ldr	r0, [pc, #136]	; (800275c <xTaskGenericCreate.part.5+0x198>)
 80026d2:	f7ff fcb0 	bl	8002036 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80026d6:	4822      	ldr	r0, [pc, #136]	; (8002760 <xTaskGenericCreate.part.5+0x19c>)
 80026d8:	f7ff fcad 	bl	8002036 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80026dc:	4b21      	ldr	r3, [pc, #132]	; (8002764 <xTaskGenericCreate.part.5+0x1a0>)
 80026de:	f8c3 a000 	str.w	sl, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80026e2:	4b21      	ldr	r3, [pc, #132]	; (8002768 <xTaskGenericCreate.part.5+0x1a4>)
 80026e4:	f8c3 8000 	str.w	r8, [r3]
 80026e8:	e007      	b.n	80026fa <xTaskGenericCreate.part.5+0x136>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
 80026ea:	4b20      	ldr	r3, [pc, #128]	; (800276c <xTaskGenericCreate.part.5+0x1a8>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	b923      	cbnz	r3, 80026fa <xTaskGenericCreate.part.5+0x136>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
 80026f0:	682b      	ldr	r3, [r5, #0]
 80026f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026f4:	429f      	cmp	r7, r3
					{
						pxCurrentTCB = pxNewTCB;
 80026f6:	bf28      	it	cs
 80026f8:	602c      	strcs	r4, [r5, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
 80026fa:	4a1d      	ldr	r2, [pc, #116]	; (8002770 <xTaskGenericCreate.part.5+0x1ac>)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 80026fc:	491d      	ldr	r1, [pc, #116]	; (8002774 <xTaskGenericCreate.part.5+0x1b0>)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
 80026fe:	6813      	ldr	r3, [r2, #0]
 8002700:	3301      	adds	r3, #1
 8002702:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 8002704:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
			uxTaskNumber++;

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002706:	6563      	str	r3, [r4, #84]	; 0x54
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 8002708:	680b      	ldr	r3, [r1, #0]
 800270a:	2401      	movs	r4, #1
 800270c:	fa04 f002 	lsl.w	r0, r4, r2
 8002710:	4303      	orrs	r3, r0
 8002712:	2014      	movs	r0, #20
 8002714:	600b      	str	r3, [r1, #0]
 8002716:	fb00 9002 	mla	r0, r0, r2, r9
 800271a:	4631      	mov	r1, r6
 800271c:	f7ff fc99 	bl	8002052 <vListInsertEnd>

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
 8002720:	f7ff fd42 	bl	80021a8 <vPortExitCritical>
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
 8002724:	4b11      	ldr	r3, [pc, #68]	; (800276c <xTaskGenericCreate.part.5+0x1a8>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	b15b      	cbz	r3, 8002742 <xTaskGenericCreate.part.5+0x17e>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
 800272a:	682b      	ldr	r3, [r5, #0]
 800272c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800272e:	429f      	cmp	r7, r3
 8002730:	d907      	bls.n	8002742 <xTaskGenericCreate.part.5+0x17e>
			{
				taskYIELD_IF_USING_PREEMPTION();
 8002732:	4b11      	ldr	r3, [pc, #68]	; (8002778 <xTaskGenericCreate.part.5+0x1b4>)
 8002734:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002738:	601a      	str	r2, [r3, #0]
 800273a:	f3bf 8f4f 	dsb	sy
 800273e:	f3bf 8f6f 	isb	sy
	{
		if( xSchedulerRunning != pdFALSE )
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
 8002742:	4620      	mov	r0, r4
 8002744:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002748:	f04f 30ff 	mov.w	r0, #4294967295
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
}
 800274c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002750:	20003d60 	.word	0x20003d60
 8002754:	20003d10 	.word	0x20003d10
 8002758:	20003d20 	.word	0x20003d20
 800275c:	20003c54 	.word	0x20003c54
 8002760:	20003c68 	.word	0x20003c68
 8002764:	20003c48 	.word	0x20003c48
 8002768:	20003d1c 	.word	0x20003d1c
 800276c:	20003c4c 	.word	0x20003c4c
 8002770:	20003d34 	.word	0x20003d34
 8002774:	20003d64 	.word	0x20003d64
 8002778:	e000ed04 	.word	0xe000ed04
 800277c:	20003c80 	.word	0x20003c80
 8002780:	20003d38 	.word	0x20003d38
 8002784:	20003d4c 	.word	0x20003d4c

08002788 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8002788:	b470      	push	{r4, r5, r6}
 800278a:	ac03      	add	r4, sp, #12
 800278c:	cc70      	ldmia	r4, {r4, r5, r6}
BaseType_t xReturn;
TCB_t * pxNewTCB;
StackType_t *pxTopOfStack;

	configASSERT( pxTaskCode );
 800278e:	b940      	cbnz	r0, 80027a2 <xTaskGenericCreate+0x1a>
 8002790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002794:	f383 8811 	msr	BASEPRI, r3
 8002798:	f3bf 8f6f 	isb	sy
 800279c:	f3bf 8f4f 	dsb	sy
 80027a0:	e7fe      	b.n	80027a0 <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
 80027a2:	2c06      	cmp	r4, #6
 80027a4:	d908      	bls.n	80027b8 <xTaskGenericCreate+0x30>
 80027a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027aa:	f383 8811 	msr	BASEPRI, r3
 80027ae:	f3bf 8f6f 	isb	sy
 80027b2:	f3bf 8f4f 	dsb	sy
 80027b6:	e7fe      	b.n	80027b6 <xTaskGenericCreate+0x2e>
 80027b8:	9605      	str	r6, [sp, #20]
 80027ba:	9504      	str	r5, [sp, #16]
 80027bc:	9403      	str	r4, [sp, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
}
 80027be:	bc70      	pop	{r4, r5, r6}
 80027c0:	f7ff bf00 	b.w	80025c4 <xTaskGenericCreate.part.5>

080027c4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80027c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80027c6:	2400      	movs	r4, #0
 80027c8:	9402      	str	r4, [sp, #8]
 80027ca:	9401      	str	r4, [sp, #4]
 80027cc:	9400      	str	r4, [sp, #0]
 80027ce:	4623      	mov	r3, r4
 80027d0:	2280      	movs	r2, #128	; 0x80
 80027d2:	4913      	ldr	r1, [pc, #76]	; (8002820 <vTaskStartScheduler+0x5c>)
 80027d4:	4813      	ldr	r0, [pc, #76]	; (8002824 <vTaskStartScheduler+0x60>)
 80027d6:	f7ff fef5 	bl	80025c4 <xTaskGenericCreate.part.5>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80027da:	2801      	cmp	r0, #1
 80027dc:	d114      	bne.n	8002808 <vTaskStartScheduler+0x44>
 80027de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027e2:	f383 8811 	msr	BASEPRI, r3
 80027e6:	f3bf 8f6f 	isb	sy
 80027ea:	f3bf 8f4f 	dsb	sy
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80027ee:	4b0e      	ldr	r3, [pc, #56]	; (8002828 <vTaskStartScheduler+0x64>)
 80027f0:	f04f 32ff 	mov.w	r2, #4294967295
 80027f4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80027f6:	4b0d      	ldr	r3, [pc, #52]	; (800282c <vTaskStartScheduler+0x68>)
 80027f8:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80027fa:	4b0d      	ldr	r3, [pc, #52]	; (8002830 <vTaskStartScheduler+0x6c>)
 80027fc:	601c      	str	r4, [r3, #0]
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
 80027fe:	b004      	add	sp, #16
 8002800:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002804:	f7ff bd40 	b.w	8002288 <xPortStartScheduler>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
 8002808:	b940      	cbnz	r0, 800281c <vTaskStartScheduler+0x58>
 800280a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800280e:	f383 8811 	msr	BASEPRI, r3
 8002812:	f3bf 8f6f 	isb	sy
 8002816:	f3bf 8f4f 	dsb	sy
 800281a:	e7fe      	b.n	800281a <vTaskStartScheduler+0x56>
	}
}
 800281c:	b004      	add	sp, #16
 800281e:	bd10      	pop	{r4, pc}
 8002820:	08003788 	.word	0x08003788
 8002824:	08002add 	.word	0x08002add
 8002828:	20003d14 	.word	0x20003d14
 800282c:	20003c4c 	.word	0x20003c4c
 8002830:	20003d18 	.word	0x20003d18

08002834 <vTaskSuspendAll>:
{
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8002834:	4a02      	ldr	r2, [pc, #8]	; (8002840 <vTaskSuspendAll+0xc>)
 8002836:	6813      	ldr	r3, [r2, #0]
 8002838:	3301      	adds	r3, #1
 800283a:	6013      	str	r3, [r2, #0]
 800283c:	4770      	bx	lr
 800283e:	bf00      	nop
 8002840:	20003d0c 	.word	0x20003d0c

08002844 <xTaskIncrementTick>:

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002844:	4b40      	ldr	r3, [pc, #256]	; (8002948 <xTaskIncrementTick+0x104>)
 8002846:	681b      	ldr	r3, [r3, #0]

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002848:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800284c:	2b00      	cmp	r3, #0
 800284e:	d13c      	bne.n	80028ca <xTaskIncrementTick+0x86>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
 8002850:	4b3e      	ldr	r3, [pc, #248]	; (800294c <xTaskIncrementTick+0x108>)
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	3201      	adds	r2, #1
 8002856:	601a      	str	r2, [r3, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8002858:	681d      	ldr	r5, [r3, #0]

			if( xConstTickCount == ( TickType_t ) 0U )
 800285a:	b9bd      	cbnz	r5, 800288c <xTaskIncrementTick+0x48>
			{
				taskSWITCH_DELAYED_LISTS();
 800285c:	4b3c      	ldr	r3, [pc, #240]	; (8002950 <xTaskIncrementTick+0x10c>)
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	6812      	ldr	r2, [r2, #0]
 8002862:	b142      	cbz	r2, 8002876 <xTaskIncrementTick+0x32>
 8002864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002868:	f383 8811 	msr	BASEPRI, r3
 800286c:	f3bf 8f6f 	isb	sy
 8002870:	f3bf 8f4f 	dsb	sy
 8002874:	e7fe      	b.n	8002874 <xTaskIncrementTick+0x30>
 8002876:	4a37      	ldr	r2, [pc, #220]	; (8002954 <xTaskIncrementTick+0x110>)
 8002878:	6819      	ldr	r1, [r3, #0]
 800287a:	6810      	ldr	r0, [r2, #0]
 800287c:	6018      	str	r0, [r3, #0]
 800287e:	6011      	str	r1, [r2, #0]
 8002880:	4a35      	ldr	r2, [pc, #212]	; (8002958 <xTaskIncrementTick+0x114>)
 8002882:	6813      	ldr	r3, [r2, #0]
 8002884:	3301      	adds	r3, #1
 8002886:	6013      	str	r3, [r2, #0]
 8002888:	f7ff fe62 	bl	8002550 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
 800288c:	4c33      	ldr	r4, [pc, #204]	; (800295c <xTaskIncrementTick+0x118>)
 800288e:	9401      	str	r4, [sp, #4]
 8002890:	6823      	ldr	r3, [r4, #0]
 8002892:	4e33      	ldr	r6, [pc, #204]	; (8002960 <xTaskIncrementTick+0x11c>)
 8002894:	4f33      	ldr	r7, [pc, #204]	; (8002964 <xTaskIncrementTick+0x120>)
 8002896:	429d      	cmp	r5, r3
 8002898:	f04f 0b00 	mov.w	fp, #0
 800289c:	d30b      	bcc.n	80028b6 <xTaskIncrementTick+0x72>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800289e:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 8002950 <xTaskIncrementTick+0x10c>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
 80028a2:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 8002970 <xTaskIncrementTick+0x12c>
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80028a6:	f8d8 2000 	ldr.w	r2, [r8]
 80028aa:	6812      	ldr	r2, [r2, #0]
 80028ac:	b9a2      	cbnz	r2, 80028d8 <xTaskIncrementTick+0x94>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
 80028ae:	9b01      	ldr	r3, [sp, #4]
 80028b0:	f04f 32ff 	mov.w	r2, #4294967295
 80028b4:	601a      	str	r2, [r3, #0]
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80028b6:	683a      	ldr	r2, [r7, #0]
 80028b8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80028ba:	2214      	movs	r2, #20
 80028bc:	434a      	muls	r2, r1
 80028be:	58b2      	ldr	r2, [r6, r2]
			{
				xSwitchRequired = pdTRUE;
 80028c0:	2a02      	cmp	r2, #2
 80028c2:	bf28      	it	cs
 80028c4:	f04f 0b01 	movcs.w	fp, #1
 80028c8:	e034      	b.n	8002934 <xTaskIncrementTick+0xf0>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80028ca:	4a27      	ldr	r2, [pc, #156]	; (8002968 <xTaskIncrementTick+0x124>)
 80028cc:	6813      	ldr	r3, [r2, #0]
 80028ce:	3301      	adds	r3, #1
 80028d0:	6013      	str	r3, [r2, #0]

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80028d2:	f04f 0b00 	mov.w	fp, #0
 80028d6:	e02d      	b.n	8002934 <xTaskIncrementTick+0xf0>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80028d8:	f8d8 2000 	ldr.w	r2, [r8]
 80028dc:	68d2      	ldr	r2, [r2, #12]
 80028de:	68d4      	ldr	r4, [r2, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
 80028e0:	6861      	ldr	r1, [r4, #4]

						if( xConstTickCount < xItemValue )
 80028e2:	428d      	cmp	r5, r1
 80028e4:	d202      	bcs.n	80028ec <xTaskIncrementTick+0xa8>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
 80028e6:	9b01      	ldr	r3, [sp, #4]
 80028e8:	6019      	str	r1, [r3, #0]
							break;
 80028ea:	e7e4      	b.n	80028b6 <xTaskIncrementTick+0x72>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 80028ec:	f104 0a04 	add.w	sl, r4, #4
 80028f0:	4650      	mov	r0, sl
 80028f2:	f7ff fbd2 	bl	800209a <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80028f6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80028f8:	b119      	cbz	r1, 8002902 <xTaskIncrementTick+0xbe>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80028fa:	f104 0018 	add.w	r0, r4, #24
 80028fe:	f7ff fbcc 	bl	800209a <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
 8002902:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8002904:	f8d9 1000 	ldr.w	r1, [r9]
 8002908:	2301      	movs	r3, #1
 800290a:	fa03 fe00 	lsl.w	lr, r3, r0
 800290e:	ea4e 0101 	orr.w	r1, lr, r1
 8002912:	f04f 0e14 	mov.w	lr, #20
 8002916:	f8c9 1000 	str.w	r1, [r9]
 800291a:	fb0e 6000 	mla	r0, lr, r0, r6
 800291e:	4651      	mov	r1, sl
 8002920:	f7ff fb97 	bl	8002052 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002924:	6838      	ldr	r0, [r7, #0]
 8002926:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002928:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							{
								xSwitchRequired = pdTRUE;
 800292a:	4291      	cmp	r1, r2
 800292c:	bf28      	it	cs
 800292e:	f04f 0b01 	movcs.w	fp, #1
 8002932:	e7b8      	b.n	80028a6 <xTaskIncrementTick+0x62>
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8002934:	4a0d      	ldr	r2, [pc, #52]	; (800296c <xTaskIncrementTick+0x128>)
 8002936:	6812      	ldr	r2, [r2, #0]
		{
			xSwitchRequired = pdTRUE;
 8002938:	2a00      	cmp	r2, #0
 800293a:	bf18      	it	ne
 800293c:	f04f 0b01 	movne.w	fp, #1
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
}
 8002940:	4658      	mov	r0, fp
 8002942:	b003      	add	sp, #12
 8002944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002948:	20003d0c 	.word	0x20003d0c
 800294c:	20003d18 	.word	0x20003d18
 8002950:	20003c48 	.word	0x20003c48
 8002954:	20003d1c 	.word	0x20003d1c
 8002958:	20003c44 	.word	0x20003c44
 800295c:	20003d14 	.word	0x20003d14
 8002960:	20003c80 	.word	0x20003c80
 8002964:	20003d10 	.word	0x20003d10
 8002968:	20003c7c 	.word	0x20003c7c
 800296c:	20003d68 	.word	0x20003d68
 8002970:	20003d64 	.word	0x20003d64

08002974 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002974:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002978:	4c30      	ldr	r4, [pc, #192]	; (8002a3c <xTaskResumeAll+0xc8>)
 800297a:	6823      	ldr	r3, [r4, #0]
 800297c:	b943      	cbnz	r3, 8002990 <xTaskResumeAll+0x1c>
 800297e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002982:	f383 8811 	msr	BASEPRI, r3
 8002986:	f3bf 8f6f 	isb	sy
 800298a:	f3bf 8f4f 	dsb	sy
 800298e:	e7fe      	b.n	800298e <xTaskResumeAll+0x1a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002990:	f7ff fbe8 	bl	8002164 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002994:	6823      	ldr	r3, [r4, #0]
 8002996:	3b01      	subs	r3, #1
 8002998:	6023      	str	r3, [r4, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800299a:	6823      	ldr	r3, [r4, #0]
 800299c:	b10b      	cbz	r3, 80029a2 <xTaskResumeAll+0x2e>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
 800299e:	2400      	movs	r4, #0
 80029a0:	e047      	b.n	8002a32 <xTaskResumeAll+0xbe>
	{
		--uxSchedulerSuspended;

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80029a2:	4b27      	ldr	r3, [pc, #156]	; (8002a40 <xTaskResumeAll+0xcc>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d0f9      	beq.n	800299e <xTaskResumeAll+0x2a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80029aa:	4d26      	ldr	r5, [pc, #152]	; (8002a44 <xTaskResumeAll+0xd0>)
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyList( pxTCB );
 80029ac:	4e26      	ldr	r6, [pc, #152]	; (8002a48 <xTaskResumeAll+0xd4>)
 80029ae:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 8002a5c <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80029b2:	682b      	ldr	r3, [r5, #0]
 80029b4:	b303      	cbz	r3, 80029f8 <xTaskResumeAll+0x84>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80029b6:	68eb      	ldr	r3, [r5, #12]
 80029b8:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 80029ba:	f104 0904 	add.w	r9, r4, #4
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80029be:	f104 0018 	add.w	r0, r4, #24
 80029c2:	f7ff fb6a 	bl	800209a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 80029c6:	4648      	mov	r0, r9
 80029c8:	f7ff fb67 	bl	800209a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80029cc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80029ce:	6833      	ldr	r3, [r6, #0]
 80029d0:	2701      	movs	r7, #1
 80029d2:	fa07 f102 	lsl.w	r1, r7, r2
 80029d6:	2014      	movs	r0, #20
 80029d8:	430b      	orrs	r3, r1
 80029da:	fb00 8002 	mla	r0, r0, r2, r8
 80029de:	4649      	mov	r1, r9
 80029e0:	6033      	str	r3, [r6, #0]
 80029e2:	f7ff fb36 	bl	8002052 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80029e6:	4b19      	ldr	r3, [pc, #100]	; (8002a4c <xTaskResumeAll+0xd8>)
 80029e8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ee:	429a      	cmp	r2, r3
 80029f0:	d3df      	bcc.n	80029b2 <xTaskResumeAll+0x3e>
					{
						xYieldPending = pdTRUE;
 80029f2:	4b17      	ldr	r3, [pc, #92]	; (8002a50 <xTaskResumeAll+0xdc>)
 80029f4:	601f      	str	r7, [r3, #0]
 80029f6:	e7da      	b.n	80029ae <xTaskResumeAll+0x3a>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
 80029f8:	4c16      	ldr	r4, [pc, #88]	; (8002a54 <xTaskResumeAll+0xe0>)
 80029fa:	6823      	ldr	r3, [r4, #0]
 80029fc:	b963      	cbnz	r3, 8002a18 <xTaskResumeAll+0xa4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
 80029fe:	4b14      	ldr	r3, [pc, #80]	; (8002a50 <xTaskResumeAll+0xdc>)
 8002a00:	681c      	ldr	r4, [r3, #0]
 8002a02:	2c01      	cmp	r4, #1
 8002a04:	d1cb      	bne.n	800299e <xTaskResumeAll+0x2a>
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002a06:	4b14      	ldr	r3, [pc, #80]	; (8002a58 <xTaskResumeAll+0xe4>)
 8002a08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a0c:	601a      	str	r2, [r3, #0]
 8002a0e:	f3bf 8f4f 	dsb	sy
 8002a12:	f3bf 8f6f 	isb	sy
 8002a16:	e00c      	b.n	8002a32 <xTaskResumeAll+0xbe>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
					{
						if( xTaskIncrementTick() != pdFALSE )
						{
							xYieldPending = pdTRUE;
 8002a18:	4d0d      	ldr	r5, [pc, #52]	; (8002a50 <xTaskResumeAll+0xdc>)
 8002a1a:	2601      	movs	r6, #1
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
 8002a1c:	6823      	ldr	r3, [r4, #0]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d0ed      	beq.n	80029fe <xTaskResumeAll+0x8a>
					{
						if( xTaskIncrementTick() != pdFALSE )
 8002a22:	f7ff ff0f 	bl	8002844 <xTaskIncrementTick>
 8002a26:	b100      	cbz	r0, 8002a2a <xTaskResumeAll+0xb6>
						{
							xYieldPending = pdTRUE;
 8002a28:	602e      	str	r6, [r5, #0]
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
 8002a2a:	6823      	ldr	r3, [r4, #0]
 8002a2c:	3b01      	subs	r3, #1
 8002a2e:	6023      	str	r3, [r4, #0]
 8002a30:	e7f4      	b.n	8002a1c <xTaskResumeAll+0xa8>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002a32:	f7ff fbb9 	bl	80021a8 <vPortExitCritical>

	return xAlreadyYielded;
}
 8002a36:	4620      	mov	r0, r4
 8002a38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002a3c:	20003d0c 	.word	0x20003d0c
 8002a40:	20003d60 	.word	0x20003d60
 8002a44:	20003d20 	.word	0x20003d20
 8002a48:	20003d64 	.word	0x20003d64
 8002a4c:	20003d10 	.word	0x20003d10
 8002a50:	20003d68 	.word	0x20003d68
 8002a54:	20003c7c 	.word	0x20003c7c
 8002a58:	e000ed04 	.word	0xe000ed04
 8002a5c:	20003c80 	.word	0x20003c80

08002a60 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002a60:	b538      	push	{r3, r4, r5, lr}
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002a62:	b940      	cbnz	r0, 8002a76 <vTaskDelay+0x16>

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
		{
			portYIELD_WITHIN_API();
 8002a64:	4b18      	ldr	r3, [pc, #96]	; (8002ac8 <vTaskDelay+0x68>)
 8002a66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a6a:	601a      	str	r2, [r3, #0]
 8002a6c:	f3bf 8f4f 	dsb	sy
 8002a70:	f3bf 8f6f 	isb	sy
 8002a74:	bd38      	pop	{r3, r4, r5, pc}


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002a76:	4b15      	ldr	r3, [pc, #84]	; (8002acc <vTaskDelay+0x6c>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	b143      	cbz	r3, 8002a8e <vTaskDelay+0x2e>
 8002a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a80:	f383 8811 	msr	BASEPRI, r3
 8002a84:	f3bf 8f6f 	isb	sy
 8002a88:	f3bf 8f4f 	dsb	sy
 8002a8c:	e7fe      	b.n	8002a8c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8002a8e:	f7ff fed1 	bl	8002834 <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
 8002a92:	4b0f      	ldr	r3, [pc, #60]	; (8002ad0 <vTaskDelay+0x70>)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8002a94:	4d0f      	ldr	r5, [pc, #60]	; (8002ad4 <vTaskDelay+0x74>)
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	18c4      	adds	r4, r0, r3

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8002a9a:	6828      	ldr	r0, [r5, #0]
 8002a9c:	3004      	adds	r0, #4
 8002a9e:	f7ff fafc 	bl	800209a <uxListRemove>
 8002aa2:	b940      	cbnz	r0, 8002ab6 <vTaskDelay+0x56>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8002aa4:	682b      	ldr	r3, [r5, #0]
 8002aa6:	490c      	ldr	r1, [pc, #48]	; (8002ad8 <vTaskDelay+0x78>)
 8002aa8:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8002aaa:	680a      	ldr	r2, [r1, #0]
 8002aac:	2301      	movs	r3, #1
 8002aae:	4083      	lsls	r3, r0
 8002ab0:	ea22 0303 	bic.w	r3, r2, r3
 8002ab4:	600b      	str	r3, [r1, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
 8002ab6:	4620      	mov	r0, r4
 8002ab8:	f7ff fd5c 	bl	8002574 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002abc:	f7ff ff5a 	bl	8002974 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002ac0:	2800      	cmp	r0, #0
 8002ac2:	d0cf      	beq.n	8002a64 <vTaskDelay+0x4>
 8002ac4:	bd38      	pop	{r3, r4, r5, pc}
 8002ac6:	bf00      	nop
 8002ac8:	e000ed04 	.word	0xe000ed04
 8002acc:	20003d0c 	.word	0x20003d0c
 8002ad0:	20003d18 	.word	0x20003d18
 8002ad4:	20003d10 	.word	0x20003d10
 8002ad8:	20003d64 	.word	0x20003d64

08002adc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002adc:	b580      	push	{r7, lr}
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 8002ade:	4d18      	ldr	r5, [pc, #96]	; (8002b40 <prvIdleTask+0x64>)
 8002ae0:	462e      	mov	r6, r5
		{
			vTaskSuspendAll();
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8002ae2:	4f18      	ldr	r7, [pc, #96]	; (8002b44 <prvIdleTask+0x68>)
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 8002ae4:	682b      	ldr	r3, [r5, #0]
 8002ae6:	b1f3      	cbz	r3, 8002b26 <prvIdleTask+0x4a>
		{
			vTaskSuspendAll();
 8002ae8:	f7ff fea4 	bl	8002834 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8002aec:	683c      	ldr	r4, [r7, #0]
			}
			( void ) xTaskResumeAll();
 8002aee:	f7ff ff41 	bl	8002974 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8002af2:	2c00      	cmp	r4, #0
 8002af4:	d0f6      	beq.n	8002ae4 <prvIdleTask+0x8>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 8002af6:	f7ff fb35 	bl	8002164 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002afa:	4b12      	ldr	r3, [pc, #72]	; (8002b44 <prvIdleTask+0x68>)
 8002afc:	68db      	ldr	r3, [r3, #12]
 8002afe:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8002b00:	1d20      	adds	r0, r4, #4
 8002b02:	f7ff faca 	bl	800209a <uxListRemove>
					--uxCurrentNumberOfTasks;
 8002b06:	4a10      	ldr	r2, [pc, #64]	; (8002b48 <prvIdleTask+0x6c>)
 8002b08:	6813      	ldr	r3, [r2, #0]
 8002b0a:	3b01      	subs	r3, #1
 8002b0c:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
 8002b0e:	6833      	ldr	r3, [r6, #0]
 8002b10:	3b01      	subs	r3, #1
 8002b12:	6033      	str	r3, [r6, #0]
				}
				taskEXIT_CRITICAL();
 8002b14:	f7ff fb48 	bl	80021a8 <vPortExitCritical>
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
 8002b18:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8002b1a:	f7ff fce1 	bl	80024e0 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
 8002b1e:	4620      	mov	r0, r4
 8002b20:	f7ff fcde 	bl	80024e0 <vPortFree>
 8002b24:	e7de      	b.n	8002ae4 <prvIdleTask+0x8>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002b26:	4b09      	ldr	r3, [pc, #36]	; (8002b4c <prvIdleTask+0x70>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	2b01      	cmp	r3, #1
 8002b2c:	d9d9      	bls.n	8002ae2 <prvIdleTask+0x6>
			{
				taskYIELD();
 8002b2e:	4b08      	ldr	r3, [pc, #32]	; (8002b50 <prvIdleTask+0x74>)
 8002b30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b34:	601a      	str	r2, [r3, #0]
 8002b36:	f3bf 8f4f 	dsb	sy
 8002b3a:	f3bf 8f6f 	isb	sy
 8002b3e:	e7d0      	b.n	8002ae2 <prvIdleTask+0x6>
 8002b40:	20003c50 	.word	0x20003c50
 8002b44:	20003c54 	.word	0x20003c54
 8002b48:	20003d60 	.word	0x20003d60
 8002b4c:	20003c80 	.word	0x20003c80
 8002b50:	e000ed04 	.word	0xe000ed04

08002b54 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002b54:	b538      	push	{r3, r4, r5, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002b56:	4b1d      	ldr	r3, [pc, #116]	; (8002bcc <vTaskSwitchContext+0x78>)
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	4b1d      	ldr	r3, [pc, #116]	; (8002bd0 <vTaskSwitchContext+0x7c>)
 8002b5c:	b112      	cbz	r2, 8002b64 <vTaskSwitchContext+0x10>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002b5e:	2201      	movs	r2, #1
 8002b60:	601a      	str	r2, [r3, #0]
 8002b62:	bd38      	pop	{r3, r4, r5, pc}
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();
 8002b64:	4c1b      	ldr	r4, [pc, #108]	; (8002bd4 <vTaskSwitchContext+0x80>)
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
 8002b66:	601a      	str	r2, [r3, #0]
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();
 8002b68:	6822      	ldr	r2, [r4, #0]
 8002b6a:	6823      	ldr	r3, [r4, #0]
 8002b6c:	6812      	ldr	r2, [r2, #0]
 8002b6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d804      	bhi.n	8002b7e <vTaskSwitchContext+0x2a>
 8002b74:	6820      	ldr	r0, [r4, #0]
 8002b76:	6821      	ldr	r1, [r4, #0]
 8002b78:	3134      	adds	r1, #52	; 0x34
 8002b7a:	f000 f9d3 	bl	8002f24 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002b7e:	4b16      	ldr	r3, [pc, #88]	; (8002bd8 <vTaskSwitchContext+0x84>)
 8002b80:	681b      	ldr	r3, [r3, #0]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8002b82:	fab3 f383 	clz	r3, r3
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	f1c3 031f 	rsb	r3, r3, #31
 8002b8c:	2214      	movs	r2, #20
 8002b8e:	4913      	ldr	r1, [pc, #76]	; (8002bdc <vTaskSwitchContext+0x88>)
 8002b90:	435a      	muls	r2, r3
 8002b92:	1888      	adds	r0, r1, r2
 8002b94:	588d      	ldr	r5, [r1, r2]
 8002b96:	b945      	cbnz	r5, 8002baa <vTaskSwitchContext+0x56>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002b98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b9c:	f383 8811 	msr	BASEPRI, r3
 8002ba0:	f3bf 8f6f 	isb	sy
 8002ba4:	f3bf 8f4f 	dsb	sy
 8002ba8:	e7fe      	b.n	8002ba8 <vTaskSwitchContext+0x54>
 8002baa:	6845      	ldr	r5, [r0, #4]
 8002bac:	3208      	adds	r2, #8
 8002bae:	686d      	ldr	r5, [r5, #4]
 8002bb0:	6045      	str	r5, [r0, #4]
 8002bb2:	440a      	add	r2, r1
 8002bb4:	4295      	cmp	r5, r2
 8002bb6:	bf04      	itt	eq
 8002bb8:	686a      	ldreq	r2, [r5, #4]
 8002bba:	6042      	streq	r2, [r0, #4]
 8002bbc:	2214      	movs	r2, #20
 8002bbe:	fb02 1303 	mla	r3, r2, r3, r1
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	68db      	ldr	r3, [r3, #12]
 8002bc6:	6023      	str	r3, [r4, #0]
 8002bc8:	bd38      	pop	{r3, r4, r5, pc}
 8002bca:	bf00      	nop
 8002bcc:	20003d0c 	.word	0x20003d0c
 8002bd0:	20003d68 	.word	0x20003d68
 8002bd4:	20003d10 	.word	0x20003d10
 8002bd8:	20003d64 	.word	0x20003d64
 8002bdc:	20003c80 	.word	0x20003c80

08002be0 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002be0:	4b05      	ldr	r3, [pc, #20]	; (8002bf8 <xTaskGetSchedulerState+0x18>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	b133      	cbz	r3, 8002bf4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002be6:	4b05      	ldr	r3, [pc, #20]	; (8002bfc <xTaskGetSchedulerState+0x1c>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2b00      	cmp	r3, #0
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8002bec:	bf0c      	ite	eq
 8002bee:	2002      	moveq	r0, #2
 8002bf0:	2000      	movne	r0, #0
 8002bf2:	4770      	bx	lr
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002bf4:	2001      	movs	r0, #1
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
 8002bf6:	4770      	bx	lr
 8002bf8:	20003c4c 	.word	0x20003c4c
 8002bfc:	20003d0c 	.word	0x20003d0c

08002c00 <HAL_ADC_ConvCpltCallback>:
    static uint16_t i1 = 0;
    static uint16_t i2 = 0;
    static uint32_t samples_averages_1 = 0;
    static uint32_t samples_averages_2 = 0;

    if (AdcHandle->Instance == ADC1) {
 8002c00:	6802      	ldr	r2, [r0, #0]
 8002c02:	4b1c      	ldr	r3, [pc, #112]	; (8002c74 <HAL_ADC_ConvCpltCallback+0x74>)
 8002c04:	429a      	cmp	r2, r3
//
//  return 0;
//}

/* ADC conversion complet callBack */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* AdcHandle) {
 8002c06:	b570      	push	{r4, r5, r6, lr}
 8002c08:	4606      	mov	r6, r0
    static uint16_t i1 = 0;
    static uint16_t i2 = 0;
    static uint32_t samples_averages_1 = 0;
    static uint32_t samples_averages_2 = 0;

    if (AdcHandle->Instance == ADC1) {
 8002c0a:	d116      	bne.n	8002c3a <HAL_ADC_ConvCpltCallback+0x3a>

        if (i1 < ADC_AVERAGE_AMMOUNT) {
 8002c0c:	4d1a      	ldr	r5, [pc, #104]	; (8002c78 <HAL_ADC_ConvCpltCallback+0x78>)
 8002c0e:	4c1b      	ldr	r4, [pc, #108]	; (8002c7c <HAL_ADC_ConvCpltCallback+0x7c>)
 8002c10:	882b      	ldrh	r3, [r5, #0]
 8002c12:	2b04      	cmp	r3, #4
 8002c14:	d808      	bhi.n	8002c28 <HAL_ADC_ConvCpltCallback+0x28>
            samples_averages_1 += HAL_ADC_GetValue(AdcHandle);
 8002c16:	f7fd fc59 	bl	80004cc <HAL_ADC_GetValue>
 8002c1a:	6823      	ldr	r3, [r4, #0]
 8002c1c:	4418      	add	r0, r3
            ++i1;
 8002c1e:	882b      	ldrh	r3, [r5, #0]
    static uint32_t samples_averages_2 = 0;

    if (AdcHandle->Instance == ADC1) {

        if (i1 < ADC_AVERAGE_AMMOUNT) {
            samples_averages_1 += HAL_ADC_GetValue(AdcHandle);
 8002c20:	6020      	str	r0, [r4, #0]
            ++i1;
 8002c22:	3301      	adds	r3, #1
 8002c24:	802b      	strh	r3, [r5, #0]
 8002c26:	e008      	b.n	8002c3a <HAL_ADC_ConvCpltCallback+0x3a>
        } else {
            uhADCxConvertedValue1 = samples_averages_1
 8002c28:	6823      	ldr	r3, [r4, #0]
 8002c2a:	2205      	movs	r2, #5
 8002c2c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002c30:	4a13      	ldr	r2, [pc, #76]	; (8002c80 <HAL_ADC_ConvCpltCallback+0x80>)
 8002c32:	6013      	str	r3, [r2, #0]
                    / ADC_AVERAGE_AMMOUNT;
            i1 = 0;
 8002c34:	2300      	movs	r3, #0
 8002c36:	802b      	strh	r3, [r5, #0]
            samples_averages_1 = 0;
 8002c38:	6023      	str	r3, [r4, #0]
        }
    }

    if (AdcHandle->Instance == ADC3) {
 8002c3a:	6832      	ldr	r2, [r6, #0]
 8002c3c:	4b11      	ldr	r3, [pc, #68]	; (8002c84 <HAL_ADC_ConvCpltCallback+0x84>)
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d117      	bne.n	8002c72 <HAL_ADC_ConvCpltCallback+0x72>

        if (i2 < ADC_AVERAGE_AMMOUNT) {
 8002c42:	4d11      	ldr	r5, [pc, #68]	; (8002c88 <HAL_ADC_ConvCpltCallback+0x88>)
 8002c44:	4c11      	ldr	r4, [pc, #68]	; (8002c8c <HAL_ADC_ConvCpltCallback+0x8c>)
 8002c46:	882b      	ldrh	r3, [r5, #0]
 8002c48:	2b04      	cmp	r3, #4
 8002c4a:	d809      	bhi.n	8002c60 <HAL_ADC_ConvCpltCallback+0x60>
            samples_averages_2 += HAL_ADC_GetValue(AdcHandle);
 8002c4c:	4630      	mov	r0, r6
 8002c4e:	f7fd fc3d 	bl	80004cc <HAL_ADC_GetValue>
 8002c52:	6823      	ldr	r3, [r4, #0]
 8002c54:	4418      	add	r0, r3
            ++i2;
 8002c56:	882b      	ldrh	r3, [r5, #0]
    }

    if (AdcHandle->Instance == ADC3) {

        if (i2 < ADC_AVERAGE_AMMOUNT) {
            samples_averages_2 += HAL_ADC_GetValue(AdcHandle);
 8002c58:	6020      	str	r0, [r4, #0]
            ++i2;
 8002c5a:	3301      	adds	r3, #1
 8002c5c:	802b      	strh	r3, [r5, #0]
 8002c5e:	bd70      	pop	{r4, r5, r6, pc}
        } else {
            uhADCxConvertedValue2 = samples_averages_2
 8002c60:	6823      	ldr	r3, [r4, #0]
 8002c62:	2205      	movs	r2, #5
 8002c64:	fbb3 f3f2 	udiv	r3, r3, r2
 8002c68:	4a09      	ldr	r2, [pc, #36]	; (8002c90 <HAL_ADC_ConvCpltCallback+0x90>)
 8002c6a:	6013      	str	r3, [r2, #0]
                    / ADC_AVERAGE_AMMOUNT;
            i2 = 0;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	802b      	strh	r3, [r5, #0]
            samples_averages_2 = 0;
 8002c70:	6023      	str	r3, [r4, #0]
 8002c72:	bd70      	pop	{r4, r5, r6, pc}
 8002c74:	40012000 	.word	0x40012000
 8002c78:	20003d78 	.word	0x20003d78
 8002c7c:	20003d80 	.word	0x20003d80
 8002c80:	20003d70 	.word	0x20003d70
 8002c84:	40012200 	.word	0x40012200
 8002c88:	20003d6c 	.word	0x20003d6c
 8002c8c:	20003d7c 	.word	0x20003d7c
 8002c90:	20003d74 	.word	0x20003d74

08002c94 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002c94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
 8002c96:	4818      	ldr	r0, [pc, #96]	; (8002cf8 <MX_ADC1_Init+0x64>)
 8002c98:	4b18      	ldr	r3, [pc, #96]	; (8002cfc <MX_ADC1_Init+0x68>)
 8002c9a:	6003      	str	r3, [r0, #0]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.ScanConvMode = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8002c9c:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002ca0:	2300      	movs	r3, #0
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONV_T2_TRGO;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 2;
 8002ca2:	2402      	movs	r4, #2
  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002ca4:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002ca6:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002ca8:	6103      	str	r3, [r0, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002caa:	6183      	str	r3, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002cac:	6203      	str	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8002cae:	62c2      	str	r2, [r0, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002cb0:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 2;
 8002cb2:	61c4      	str	r4, [r0, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002cb4:	6303      	str	r3, [r0, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002cb6:	6143      	str	r3, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002cb8:	f7fd fafe 	bl	80002b8 <HAL_ADC_Init>
 8002cbc:	b108      	cbz	r0, 8002cc2 <MX_ADC1_Init+0x2e>
  {
    Error_Handler();
 8002cbe:	f000 fa37 	bl	8003130 <Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_2;
  sConfig.Rank = 1;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002cc6:	4669      	mov	r1, sp

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_2;
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002cc8:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002cca:	480b      	ldr	r0, [pc, #44]	; (8002cf8 <MX_ADC1_Init+0x64>)
    Error_Handler();
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_2;
 8002ccc:	9400      	str	r4, [sp, #0]
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002cce:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002cd0:	f7fd fc96 	bl	8000600 <HAL_ADC_ConfigChannel>
 8002cd4:	b108      	cbz	r0, 8002cda <MX_ADC1_Init+0x46>
  {
    Error_Handler();
 8002cd6:	f000 fa2b 	bl	8003130 <Error_Handler>
  }

  sConfig.Channel = ADC_CHANNEL_3;
  sConfig.Rank = 2;
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002cda:	2103      	movs	r1, #3
 8002cdc:	2202      	movs	r2, #2
 8002cde:	2300      	movs	r3, #0
 8002ce0:	e88d 000e 	stmia.w	sp, {r1, r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ce4:	4804      	ldr	r0, [pc, #16]	; (8002cf8 <MX_ADC1_Init+0x64>)
 8002ce6:	4669      	mov	r1, sp
 8002ce8:	f7fd fc8a 	bl	8000600 <HAL_ADC_ConfigChannel>
 8002cec:	b108      	cbz	r0, 8002cf2 <MX_ADC1_Init+0x5e>
  {
    Error_Handler();
 8002cee:	f000 fa1f 	bl	8003130 <Error_Handler>
  }

}
 8002cf2:	b004      	add	sp, #16
 8002cf4:	bd10      	pop	{r4, pc}
 8002cf6:	bf00      	nop
 8002cf8:	20003d88 	.word	0x20003d88
 8002cfc:	40012000 	.word	0x40012000

08002d00 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8002d00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc3.Instance = ADC3;
 8002d02:	4813      	ldr	r0, [pc, #76]	; (8002d50 <MX_ADC3_Init+0x50>)
 8002d04:	4b13      	ldr	r3, [pc, #76]	; (8002d54 <MX_ADC3_Init+0x54>)
 8002d06:	6003      	str	r3, [r0, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
  hadc3.Init.ScanConvMode = DISABLE;
  hadc3.Init.ContinuousConvMode = DISABLE;
  hadc3.Init.DiscontinuousConvMode = DISABLE;
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002d08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc3.Instance = ADC3;
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002d0c:	2300      	movs	r3, #0
  hadc3.Init.ContinuousConvMode = DISABLE;
  hadc3.Init.DiscontinuousConvMode = DISABLE;
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T4_CC4;
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc3.Init.NbrOfConversion = 1;
 8002d0e:	2401      	movs	r4, #1
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
  hadc3.Init.ScanConvMode = DISABLE;
  hadc3.Init.ContinuousConvMode = DISABLE;
  hadc3.Init.DiscontinuousConvMode = DISABLE;
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002d10:	62c2      	str	r2, [r0, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T4_CC4;
 8002d12:	f04f 6210 	mov.w	r2, #150994944	; 0x9000000
  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc3.Instance = ADC3;
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002d16:	6043      	str	r3, [r0, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8002d18:	6083      	str	r3, [r0, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 8002d1a:	6103      	str	r3, [r0, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8002d1c:	6183      	str	r3, [r0, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8002d1e:	6203      	str	r3, [r0, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T4_CC4;
 8002d20:	6282      	str	r2, [r0, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002d22:	60c3      	str	r3, [r0, #12]
  hadc3.Init.NbrOfConversion = 1;
 8002d24:	61c4      	str	r4, [r0, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8002d26:	6303      	str	r3, [r0, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002d28:	6144      	str	r4, [r0, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8002d2a:	f7fd fac5 	bl	80002b8 <HAL_ADC_Init>
 8002d2e:	b108      	cbz	r0, 8002d34 <MX_ADC3_Init+0x34>
  {
    Error_Handler();
 8002d30:	f000 f9fe 	bl	8003130 <Error_Handler>

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_1;
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002d34:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002d36:	4669      	mov	r1, sp
 8002d38:	4805      	ldr	r0, [pc, #20]	; (8002d50 <MX_ADC3_Init+0x50>)
    Error_Handler();
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_1;
 8002d3a:	9400      	str	r4, [sp, #0]
  sConfig.Rank = 1;
 8002d3c:	9401      	str	r4, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002d3e:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002d40:	f7fd fc5e 	bl	8000600 <HAL_ADC_ConfigChannel>
 8002d44:	b108      	cbz	r0, 8002d4a <MX_ADC3_Init+0x4a>
  {
    Error_Handler();
 8002d46:	f000 f9f3 	bl	8003130 <Error_Handler>
  }

}
 8002d4a:	b004      	add	sp, #16
 8002d4c:	bd10      	pop	{r4, pc}
 8002d4e:	bf00      	nop
 8002d50:	20003dd0 	.word	0x20003dd0
 8002d54:	40012200 	.word	0x40012200

08002d58 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002d58:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 8002d5a:	4b23      	ldr	r3, [pc, #140]	; (8002de8 <HAL_ADC_MspInit+0x90>)
 8002d5c:	6804      	ldr	r4, [r0, #0]
 8002d5e:	429c      	cmp	r4, r3
  }

}

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002d60:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 8002d62:	d111      	bne.n	8002d88 <HAL_ADC_MspInit+0x30>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002d64:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8002d68:	2500      	movs	r5, #0
 8002d6a:	9501      	str	r5, [sp, #4]
 8002d6c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d6e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d72:	645a      	str	r2, [r3, #68]	; 0x44
 8002d74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d7a:	9301      	str	r3, [sp, #4]
 8002d7c:	9b01      	ldr	r3, [sp, #4]
  
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = B2_CURR_SENS_Pin|B1_CURR_SENS_Pin;
 8002d7e:	230c      	movs	r3, #12
 8002d80:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d82:	2303      	movs	r3, #3
 8002d84:	9304      	str	r3, [sp, #16]
 8002d86:	e01b      	b.n	8002dc0 <HAL_ADC_MspInit+0x68>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC1_MspInit 1 */
    ADC1->CR1 |= ADC_CR1_EOCIE;
  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC3)
 8002d88:	4b18      	ldr	r3, [pc, #96]	; (8002dec <HAL_ADC_MspInit+0x94>)
 8002d8a:	429c      	cmp	r4, r3
 8002d8c:	d129      	bne.n	8002de2 <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002d8e:	f503 338b 	add.w	r3, r3, #71168	; 0x11600
 8002d92:	2500      	movs	r5, #0
 8002d94:	9502      	str	r5, [sp, #8]
 8002d96:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PA1     ------> ADC3_IN1 
    */
    GPIO_InitStruct.Pin = B2_CURR_VZCR_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(B2_CURR_VZCR_GPIO_Port, &GPIO_InitStruct);
 8002d98:	4815      	ldr	r0, [pc, #84]	; (8002df0 <HAL_ADC_MspInit+0x98>)
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002d9a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002d9e:	645a      	str	r2, [r3, #68]	; 0x44
 8002da0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    PC0     ------> ADC3_IN10
    PA1     ------> ADC3_IN1 
    */
    GPIO_InitStruct.Pin = B2_CURR_VZCR_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002da2:	9505      	str	r5, [sp, #20]
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002da4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002da8:	9302      	str	r3, [sp, #8]
 8002daa:	9b02      	ldr	r3, [sp, #8]
    /**ADC3 GPIO Configuration    
    PC0     ------> ADC3_IN10
    PA1     ------> ADC3_IN1 
    */
    GPIO_InitStruct.Pin = B2_CURR_VZCR_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002dac:	2603      	movs	r6, #3
  
    /**ADC3 GPIO Configuration    
    PC0     ------> ADC3_IN10
    PA1     ------> ADC3_IN1 
    */
    GPIO_InitStruct.Pin = B2_CURR_VZCR_Pin;
 8002dae:	2301      	movs	r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(B2_CURR_VZCR_GPIO_Port, &GPIO_InitStruct);
 8002db0:	a903      	add	r1, sp, #12
  
    /**ADC3 GPIO Configuration    
    PC0     ------> ADC3_IN10
    PA1     ------> ADC3_IN1 
    */
    GPIO_InitStruct.Pin = B2_CURR_VZCR_Pin;
 8002db2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002db4:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(B2_CURR_VZCR_GPIO_Port, &GPIO_InitStruct);
 8002db6:	f7fd ff5b 	bl	8000c70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B1_CURR_VZCR_Pin;
 8002dba:	2302      	movs	r3, #2
 8002dbc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002dbe:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(B1_CURR_VZCR_GPIO_Port, &GPIO_InitStruct);
 8002dc0:	a903      	add	r1, sp, #12
 8002dc2:	480c      	ldr	r0, [pc, #48]	; (8002df4 <HAL_ADC_MspInit+0x9c>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(B2_CURR_VZCR_GPIO_Port, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = B1_CURR_VZCR_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc4:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(B1_CURR_VZCR_GPIO_Port, &GPIO_InitStruct);
 8002dc6:	f7fd ff53 	bl	8000c70 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8002dca:	462a      	mov	r2, r5
 8002dcc:	2105      	movs	r1, #5
 8002dce:	2012      	movs	r0, #18
 8002dd0:	f7fd fea6 	bl	8000b20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002dd4:	2012      	movs	r0, #18
 8002dd6:	f7fd fed7 	bl	8000b88 <HAL_NVIC_EnableIRQ>
    ADC3->CR1 |= ADC_CR1_EOCIE;
 8002dda:	6863      	ldr	r3, [r4, #4]
 8002ddc:	f043 0320 	orr.w	r3, r3, #32
 8002de0:	6063      	str	r3, [r4, #4]
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8002de2:	b008      	add	sp, #32
 8002de4:	bd70      	pop	{r4, r5, r6, pc}
 8002de6:	bf00      	nop
 8002de8:	40012000 	.word	0x40012000
 8002dec:	40012200 	.word	0x40012200
 8002df0:	40020800 	.word	0x40020800
 8002df4:	40020000 	.word	0x40020000

08002df8 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8002df8:	b508      	push	{r3, lr}

  hcan1.Instance = CAN1;
 8002dfa:	480c      	ldr	r0, [pc, #48]	; (8002e2c <MX_CAN1_Init+0x34>)
  hcan1.Init.Prescaler = 16;
 8002dfc:	4b0c      	ldr	r3, [pc, #48]	; (8002e30 <MX_CAN1_Init+0x38>)
 8002dfe:	f04f 0e10 	mov.w	lr, #16
 8002e02:	e880 4008 	stmia.w	r0, {r3, lr}
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002e06:	2300      	movs	r3, #0
 8002e08:	6083      	str	r3, [r0, #8]
  hcan1.Init.SJW = CAN_SJW_1TQ;
 8002e0a:	60c3      	str	r3, [r0, #12]
  hcan1.Init.BS1 = CAN_BS1_1TQ;
 8002e0c:	6103      	str	r3, [r0, #16]
  hcan1.Init.BS2 = CAN_BS2_1TQ;
 8002e0e:	6143      	str	r3, [r0, #20]
  hcan1.Init.TTCM = DISABLE;
 8002e10:	6183      	str	r3, [r0, #24]
  hcan1.Init.ABOM = DISABLE;
 8002e12:	61c3      	str	r3, [r0, #28]
  hcan1.Init.AWUM = DISABLE;
 8002e14:	6203      	str	r3, [r0, #32]
  hcan1.Init.NART = DISABLE;
 8002e16:	6243      	str	r3, [r0, #36]	; 0x24
  hcan1.Init.RFLM = DISABLE;
 8002e18:	6283      	str	r3, [r0, #40]	; 0x28
  hcan1.Init.TXFP = DISABLE;
 8002e1a:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002e1c:	f7fd fc87 	bl	800072e <HAL_CAN_Init>
 8002e20:	b118      	cbz	r0, 8002e2a <MX_CAN1_Init+0x32>
  {
    Error_Handler();
  }

}
 8002e22:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  hcan1.Init.NART = DISABLE;
  hcan1.Init.RFLM = DISABLE;
  hcan1.Init.TXFP = DISABLE;
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
  {
    Error_Handler();
 8002e26:	f000 b983 	b.w	8003130 <Error_Handler>
 8002e2a:	bd08      	pop	{r3, pc}
 8002e2c:	20003e18 	.word	0x20003e18
 8002e30:	40006400 	.word	0x40006400

08002e34 <HAL_CAN_MspInit>:
  }

}

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8002e34:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(canHandle->Instance==CAN1)
 8002e36:	6802      	ldr	r2, [r0, #0]
 8002e38:	4b14      	ldr	r3, [pc, #80]	; (8002e8c <HAL_CAN_MspInit+0x58>)
 8002e3a:	429a      	cmp	r2, r3
  }

}

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8002e3c:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct;
  if(canHandle->Instance==CAN1)
 8002e3e:	d122      	bne.n	8002e86 <HAL_CAN_MspInit+0x52>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002e40:	2400      	movs	r4, #0
 8002e42:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8002e46:	9400      	str	r4, [sp, #0]
 8002e48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e4a:	4811      	ldr	r0, [pc, #68]	; (8002e90 <HAL_CAN_MspInit+0x5c>)
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002e4c:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8002e50:	641a      	str	r2, [r3, #64]	; 0x40
 8002e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e54:	9403      	str	r4, [sp, #12]
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002e56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e5a:	9300      	str	r3, [sp, #0]
 8002e5c:	9b00      	ldr	r3, [sp, #0]
  
    /**CAN1 GPIO Configuration    
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002e5e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002e62:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e64:	2302      	movs	r3, #2
 8002e66:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e68:	2303      	movs	r3, #3
 8002e6a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e6c:	a901      	add	r1, sp, #4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002e6e:	2309      	movs	r3, #9
 8002e70:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e72:	f7fd fefd 	bl	8000c70 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8002e76:	2014      	movs	r0, #20
 8002e78:	4622      	mov	r2, r4
 8002e7a:	2105      	movs	r1, #5
 8002e7c:	f7fd fe50 	bl	8000b20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002e80:	2014      	movs	r0, #20
 8002e82:	f7fd fe81 	bl	8000b88 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8002e86:	b006      	add	sp, #24
 8002e88:	bd10      	pop	{r4, pc}
 8002e8a:	bf00      	nop
 8002e8c:	40006400 	.word	0x40006400
 8002e90:	40020000 	.word	0x40020000

08002e94 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 8002e94:	b507      	push	{r0, r1, r2, lr}
  DAC_ChannelConfTypeDef sConfig;

    /**DAC Initialization 
    */
  hdac.Instance = DAC;
 8002e96:	480a      	ldr	r0, [pc, #40]	; (8002ec0 <MX_DAC_Init+0x2c>)
 8002e98:	4b0a      	ldr	r3, [pc, #40]	; (8002ec4 <MX_DAC_Init+0x30>)
 8002e9a:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8002e9c:	f7fd fea2 	bl	8000be4 <HAL_DAC_Init>
 8002ea0:	b108      	cbz	r0, 8002ea6 <MX_DAC_Init+0x12>
  {
    Error_Handler();
 8002ea2:	f000 f945 	bl	8003130 <Error_Handler>
  }

    /**DAC channel OUT1 config 
    */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002ea6:	2200      	movs	r2, #0
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002ea8:	4669      	mov	r1, sp
 8002eaa:	4805      	ldr	r0, [pc, #20]	; (8002ec0 <MX_DAC_Init+0x2c>)
    Error_Handler();
  }

    /**DAC channel OUT1 config 
    */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002eac:	9200      	str	r2, [sp, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002eae:	9201      	str	r2, [sp, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002eb0:	f7fd feab 	bl	8000c0a <HAL_DAC_ConfigChannel>
 8002eb4:	b108      	cbz	r0, 8002eba <MX_DAC_Init+0x26>
  {
    Error_Handler();
 8002eb6:	f000 f93b 	bl	8003130 <Error_Handler>
  }

}
 8002eba:	b003      	add	sp, #12
 8002ebc:	f85d fb04 	ldr.w	pc, [sp], #4
 8002ec0:	20003e58 	.word	0x20003e58
 8002ec4:	40007400 	.word	0x40007400

08002ec8 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8002ec8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(dacHandle->Instance==DAC)
 8002eca:	6802      	ldr	r2, [r0, #0]
 8002ecc:	4b0d      	ldr	r3, [pc, #52]	; (8002f04 <HAL_DAC_MspInit+0x3c>)
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d115      	bne.n	8002efe <HAL_DAC_MspInit+0x36>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8002ed2:	2100      	movs	r1, #0
 8002ed4:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8002ed8:	9100      	str	r1, [sp, #0]
 8002eda:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    PA4     ------> DAC_OUT1 
    */
    GPIO_InitStruct.Pin = CURR_VOC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(CURR_VOC_GPIO_Port, &GPIO_InitStruct);
 8002edc:	480a      	ldr	r0, [pc, #40]	; (8002f08 <HAL_DAC_MspInit+0x40>)
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8002ede:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002ee2:	641a      	str	r2, [r3, #64]	; 0x40
 8002ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    /**DAC GPIO Configuration    
    PA4     ------> DAC_OUT1 
    */
    GPIO_InitStruct.Pin = CURR_VOC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee6:	9103      	str	r1, [sp, #12]
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8002ee8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002eec:	9300      	str	r3, [sp, #0]
 8002eee:	9b00      	ldr	r3, [sp, #0]
  
    /**DAC GPIO Configuration    
    PA4     ------> DAC_OUT1 
    */
    GPIO_InitStruct.Pin = CURR_VOC_Pin;
 8002ef0:	2310      	movs	r3, #16
 8002ef2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(CURR_VOC_GPIO_Port, &GPIO_InitStruct);
 8002ef4:	a901      	add	r1, sp, #4
  
    /**DAC GPIO Configuration    
    PA4     ------> DAC_OUT1 
    */
    GPIO_InitStruct.Pin = CURR_VOC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ef6:	2303      	movs	r3, #3
 8002ef8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(CURR_VOC_GPIO_Port, &GPIO_InitStruct);
 8002efa:	f7fd feb9 	bl	8000c70 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 8002efe:	b007      	add	sp, #28
 8002f00:	f85d fb04 	ldr.w	pc, [sp], #4
 8002f04:	40007400 	.word	0x40007400
 8002f08:	40020000 	.word	0x40020000

08002f0c <StartDefaultTask>:
  /* USER CODE END RTOS_QUEUES */
}

/* StartDefaultTask function */
void StartDefaultTask(void const * argument)
{
 8002f0c:	b508      	push	{r3, lr}

  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOE, MCU_GREEN_LED_Pin);
 8002f0e:	2101      	movs	r1, #1
 8002f10:	4803      	ldr	r0, [pc, #12]	; (8002f20 <StartDefaultTask+0x14>)
 8002f12:	f7fd ff91 	bl	8000e38 <HAL_GPIO_TogglePin>
	  osDelay(1000);
 8002f16:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002f1a:	f7ff f87a 	bl	8002012 <osDelay>
 8002f1e:	e7f6      	b.n	8002f0e <StartDefaultTask+0x2>
 8002f20:	40021000 	.word	0x40021000

08002f24 <vApplicationStackOverflowHook>:
/* Hook prototypes */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8002f24:	b508      	push	{r3, lr}
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
	HAL_GPIO_WritePin(GPIOE, MCU_GREEN_LED_Pin, GPIO_PIN_RESET);
 8002f26:	2200      	movs	r2, #0
 8002f28:	2101      	movs	r1, #1
 8002f2a:	4806      	ldr	r0, [pc, #24]	; (8002f44 <vApplicationStackOverflowHook+0x20>)
 8002f2c:	f7fd ff80 	bl	8000e30 <HAL_GPIO_WritePin>
	for(;;){
		HAL_GPIO_TogglePin(GPIOE, MCU_RED_LED_Pin);
 8002f30:	2108      	movs	r1, #8
 8002f32:	4804      	ldr	r0, [pc, #16]	; (8002f44 <vApplicationStackOverflowHook+0x20>)
 8002f34:	f7fd ff80 	bl	8000e38 <HAL_GPIO_TogglePin>
		osDelay(500);
 8002f38:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002f3c:	f7ff f869 	bl	8002012 <osDelay>
 8002f40:	e7f6      	b.n	8002f30 <vApplicationStackOverflowHook+0xc>
 8002f42:	bf00      	nop
 8002f44:	40021000 	.word	0x40021000

08002f48 <MX_FREERTOS_Init>:
}
/* USER CODE END 4 */

/* Init FreeRTOS */

void MX_FREERTOS_Init(void) {
 8002f48:	b530      	push	{r4, r5, lr}
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8002f4a:	4d07      	ldr	r5, [pc, #28]	; (8002f68 <MX_FREERTOS_Init+0x20>)
 8002f4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
}
/* USER CODE END 4 */

/* Init FreeRTOS */

void MX_FREERTOS_Init(void) {
 8002f4e:	b087      	sub	sp, #28
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8002f50:	ac01      	add	r4, sp, #4
 8002f52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f54:	682b      	ldr	r3, [r5, #0]
 8002f56:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002f58:	2100      	movs	r1, #0
 8002f5a:	a801      	add	r0, sp, #4
 8002f5c:	f7ff f83d 	bl	8001fda <osThreadCreate>
 8002f60:	4b02      	ldr	r3, [pc, #8]	; (8002f6c <MX_FREERTOS_Init+0x24>)
 8002f62:	6018      	str	r0, [r3, #0]
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */
}
 8002f64:	b007      	add	sp, #28
 8002f66:	bd30      	pop	{r4, r5, pc}
 8002f68:	08003764 	.word	0x08003764
 8002f6c:	20003e6c 	.word	0x20003e6c

08002f70 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002f70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002f74:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002f76:	2400      	movs	r4, #0
 8002f78:	4b60      	ldr	r3, [pc, #384]	; (80030fc <MX_GPIO_Init+0x18c>)
 8002f7a:	9401      	str	r4, [sp, #4]
 8002f7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, B2_GREEN_LED_Pin|MCU_RED_LED_Pin|B1_RED_LED_Pin|B2_RED_LED_Pin 
 8002f7e:	4f60      	ldr	r7, [pc, #384]	; (8003100 <MX_GPIO_Init+0x190>)
                          |B1_CHARGE_Pin|B2_CHARGE_Pin|B1_DISCHARGE_Pin|B2_DISCHARGE_Pin 
                          |MCU_GREEN_LED_Pin|B1_GREEN_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, B1_SPI_CS_Pin|B2_SPI_CS_Pin, GPIO_PIN_SET);
 8002f80:	f8df 8190 	ldr.w	r8, [pc, #400]	; 8003114 <MX_GPIO_Init+0x1a4>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, B2_CELL_PD_Pin|B1_CELL_PD_Pin|B1_CURR_FAULT_EN_Pin|B2_CURR_FAULT_EN_Pin, GPIO_PIN_RESET);
 8002f84:	4d5f      	ldr	r5, [pc, #380]	; (8003104 <MX_GPIO_Init+0x194>)
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002f86:	f042 0210 	orr.w	r2, r2, #16
 8002f8a:	631a      	str	r2, [r3, #48]	; 0x30
 8002f8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f8e:	f002 0210 	and.w	r2, r2, #16
 8002f92:	9201      	str	r2, [sp, #4]
 8002f94:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002f96:	9402      	str	r4, [sp, #8]
 8002f98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f9a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002f9e:	631a      	str	r2, [r3, #48]	; 0x30
 8002fa0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fa2:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8002fa6:	9202      	str	r2, [sp, #8]
 8002fa8:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002faa:	9403      	str	r4, [sp, #12]
 8002fac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fae:	f042 0204 	orr.w	r2, r2, #4
 8002fb2:	631a      	str	r2, [r3, #48]	; 0x30
 8002fb4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fb6:	f002 0204 	and.w	r2, r2, #4
 8002fba:	9203      	str	r2, [sp, #12]
 8002fbc:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fbe:	9404      	str	r4, [sp, #16]
 8002fc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fc2:	f042 0201 	orr.w	r2, r2, #1
 8002fc6:	631a      	str	r2, [r3, #48]	; 0x30
 8002fc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fca:	f002 0201 	and.w	r2, r2, #1
 8002fce:	9204      	str	r2, [sp, #16]
 8002fd0:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fd2:	9405      	str	r4, [sp, #20]
 8002fd4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fd6:	f042 0202 	orr.w	r2, r2, #2
 8002fda:	631a      	str	r2, [r3, #48]	; 0x30
 8002fdc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fde:	f002 0202 	and.w	r2, r2, #2
 8002fe2:	9205      	str	r2, [sp, #20]
 8002fe4:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002fe6:	9406      	str	r4, [sp, #24]
 8002fe8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fea:	f042 0208 	orr.w	r2, r2, #8
 8002fee:	631a      	str	r2, [r3, #48]	; 0x30
 8002ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff2:	f003 0308 	and.w	r3, r3, #8
 8002ff6:	9306      	str	r3, [sp, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, B2_GREEN_LED_Pin|MCU_RED_LED_Pin|B1_RED_LED_Pin|B2_RED_LED_Pin 
 8002ff8:	4622      	mov	r2, r4
 8002ffa:	4638      	mov	r0, r7
 8002ffc:	f640 713f 	movw	r1, #3903	; 0xf3f
  __HAL_RCC_GPIOE_CLK_ENABLE();
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003000:	9b06      	ldr	r3, [sp, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, B2_GREEN_LED_Pin|MCU_RED_LED_Pin|B1_RED_LED_Pin|B2_RED_LED_Pin 
 8003002:	f7fd ff15 	bl	8000e30 <HAL_GPIO_WritePin>
                          |B1_CHARGE_Pin|B2_CHARGE_Pin|B1_DISCHARGE_Pin|B2_DISCHARGE_Pin 
                          |MCU_GREEN_LED_Pin|B1_GREEN_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, B1_SPI_CS_Pin|B2_SPI_CS_Pin, GPIO_PIN_SET);
 8003006:	4640      	mov	r0, r8
 8003008:	2201      	movs	r2, #1
 800300a:	2130      	movs	r1, #48	; 0x30
 800300c:	f7fd ff10 	bl	8000e30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, B2_CELL_PD_Pin|B1_CELL_PD_Pin|B1_CURR_FAULT_EN_Pin|B2_CURR_FAULT_EN_Pin, GPIO_PIN_RESET);
 8003010:	4622      	mov	r2, r4
 8003012:	4628      	mov	r0, r5
 8003014:	f240 3103 	movw	r1, #771	; 0x303
 8003018:	f7fd ff0a 	bl	8000e30 <HAL_GPIO_WritePin>
                           PEPin PEPin PEPin PEPin 
                           PEPin PEPin */
  GPIO_InitStruct.Pin = B2_GREEN_LED_Pin|MCU_RED_LED_Pin|B1_RED_LED_Pin|B2_RED_LED_Pin 
                          |B1_CHARGE_Pin|B2_CHARGE_Pin|B1_DISCHARGE_Pin|B2_DISCHARGE_Pin 
                          |MCU_GREEN_LED_Pin|B1_GREEN_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800301c:	2601      	movs	r6, #1
  HAL_GPIO_WritePin(GPIOD, B2_CELL_PD_Pin|B1_CELL_PD_Pin|B1_CURR_FAULT_EN_Pin|B2_CURR_FAULT_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin 
                           PEPin PEPin PEPin PEPin 
                           PEPin PEPin */
  GPIO_InitStruct.Pin = B2_GREEN_LED_Pin|MCU_RED_LED_Pin|B1_RED_LED_Pin|B2_RED_LED_Pin 
 800301e:	f640 733f 	movw	r3, #3903	; 0xf3f
                          |B1_CHARGE_Pin|B2_CHARGE_Pin|B1_DISCHARGE_Pin|B2_DISCHARGE_Pin 
                          |MCU_GREEN_LED_Pin|B1_GREEN_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003022:	a907      	add	r1, sp, #28
 8003024:	4638      	mov	r0, r7
  HAL_GPIO_WritePin(GPIOD, B2_CELL_PD_Pin|B1_CELL_PD_Pin|B1_CURR_FAULT_EN_Pin|B2_CURR_FAULT_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin 
                           PEPin PEPin PEPin PEPin 
                           PEPin PEPin */
  GPIO_InitStruct.Pin = B2_GREEN_LED_Pin|MCU_RED_LED_Pin|B1_RED_LED_Pin|B2_RED_LED_Pin 
 8003026:	9307      	str	r3, [sp, #28]
                          |B1_CHARGE_Pin|B2_CHARGE_Pin|B1_DISCHARGE_Pin|B2_DISCHARGE_Pin 
                          |MCU_GREEN_LED_Pin|B1_GREEN_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003028:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800302a:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800302c:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800302e:	f7fd fe1f 	bl	8000c70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CHARGER_DETECT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003032:	4b35      	ldr	r3, [pc, #212]	; (8003108 <MX_GPIO_Init+0x198>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(CHARGER_DETECT_GPIO_Port, &GPIO_InitStruct);
 8003034:	4835      	ldr	r0, [pc, #212]	; (800310c <MX_GPIO_Init+0x19c>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CHARGER_DETECT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003036:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(CHARGER_DETECT_GPIO_Port, &GPIO_InitStruct);
 8003038:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CHARGER_DETECT_Pin;
 800303a:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800303c:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(CHARGER_DETECT_GPIO_Port, &GPIO_InitStruct);
 800303e:	f7fd fe17 	bl	8000c70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = B1_SPI_CS_Pin|B2_SPI_CS_Pin;
 8003042:	2330      	movs	r3, #48	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003044:	a907      	add	r1, sp, #28
 8003046:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(CHARGER_DETECT_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = B1_SPI_CS_Pin|B2_SPI_CS_Pin;
 8003048:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = BUTTON_USER_Pin|BUTTON_SHUTDOWN_Pin;
 800304a:	f44f 5940 	mov.w	r9, #12288	; 0x3000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800304e:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 8003118 <MX_GPIO_Init+0x1a8>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(CHARGER_DETECT_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = B1_SPI_CS_Pin|B2_SPI_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003052:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003054:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003056:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003058:	f7fd fe0a 	bl	8000c70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = BUTTON_USER_Pin|BUTTON_SHUTDOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800305c:	a907      	add	r1, sp, #28
 800305e:	4638      	mov	r0, r7
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = BUTTON_USER_Pin|BUTTON_SHUTDOWN_Pin;
 8003060:	f8cd 901c 	str.w	r9, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003064:	f8cd 8020 	str.w	r8, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003068:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800306a:	f7fd fe01 	bl	8000c70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = B2_CELL_PD_Pin|B1_CELL_PD_Pin|B1_CURR_FAULT_EN_Pin|B2_CURR_FAULT_EN_Pin;
 800306e:	f240 3303 	movw	r3, #771	; 0x303
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003072:	a907      	add	r1, sp, #28
 8003074:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = B2_CELL_PD_Pin|B1_CELL_PD_Pin|B1_CURR_FAULT_EN_Pin|B2_CURR_FAULT_EN_Pin;
 8003076:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003078:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800307a:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800307c:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800307e:	f7fd fdf7 	bl	8000c70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003082:	a907      	add	r1, sp, #28
 8003084:	4628      	mov	r0, r5
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

  /*Configure GPIO pins : PD12 PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003086:	f8cd 901c 	str.w	r9, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800308a:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800308c:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800308e:	f7fd fdef 	bl	8000c70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = B1_CURR_FAULT_Pin|B2_CURR_FAULT_Pin;
 8003092:	2318      	movs	r3, #24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003094:	a907      	add	r1, sp, #28
 8003096:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = B1_CURR_FAULT_Pin|B2_CURR_FAULT_Pin;
 8003098:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800309a:	f8cd 8020 	str.w	r8, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800309e:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80030a0:	f7fd fde6 	bl	8000c70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = B2_CELL_ALERT_Pin|B1_CELL_ALERT_Pin;
 80030a4:	2360      	movs	r3, #96	; 0x60
 80030a6:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80030a8:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = B2_CELL_ALERT_Pin|B1_CELL_ALERT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80030aa:	4b19      	ldr	r3, [pc, #100]	; (8003110 <MX_GPIO_Init+0x1a0>)
 80030ac:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80030ae:	4628      	mov	r0, r5
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = B2_CELL_ALERT_Pin|B1_CELL_ALERT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b0:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80030b2:	f7fd fddd 	bl	8000c70 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 80030b6:	4622      	mov	r2, r4
 80030b8:	2105      	movs	r1, #5
 80030ba:	2006      	movs	r0, #6
 80030bc:	f7fd fd30 	bl	8000b20 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80030c0:	2006      	movs	r0, #6
 80030c2:	f7fd fd61 	bl	8000b88 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 80030c6:	4622      	mov	r2, r4
 80030c8:	2105      	movs	r1, #5
 80030ca:	2009      	movs	r0, #9
 80030cc:	f7fd fd28 	bl	8000b20 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80030d0:	2009      	movs	r0, #9
 80030d2:	f7fd fd59 	bl	8000b88 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 80030d6:	4622      	mov	r2, r4
 80030d8:	2105      	movs	r1, #5
 80030da:	200a      	movs	r0, #10
 80030dc:	f7fd fd20 	bl	8000b20 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80030e0:	200a      	movs	r0, #10
 80030e2:	f7fd fd51 	bl	8000b88 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80030e6:	4622      	mov	r2, r4
 80030e8:	2105      	movs	r1, #5
 80030ea:	2028      	movs	r0, #40	; 0x28
 80030ec:	f7fd fd18 	bl	8000b20 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80030f0:	2028      	movs	r0, #40	; 0x28
 80030f2:	f7fd fd49 	bl	8000b88 <HAL_NVIC_EnableIRQ>

}
 80030f6:	b00d      	add	sp, #52	; 0x34
 80030f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80030fc:	40023800 	.word	0x40023800
 8003100:	40021000 	.word	0x40021000
 8003104:	40020c00 	.word	0x40020c00
 8003108:	10310000 	.word	0x10310000
 800310c:	40020000 	.word	0x40020000
 8003110:	10120000 	.word	0x10120000
 8003114:	40020800 	.word	0x40020800
 8003118:	10210000 	.word	0x10210000

0800311c <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
/* USER CODE BEGIN Callback 0 */

/* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800311c:	6802      	ldr	r2, [r0, #0]
 800311e:	4b03      	ldr	r3, [pc, #12]	; (800312c <HAL_TIM_PeriodElapsedCallback+0x10>)
 8003120:	429a      	cmp	r2, r3
 8003122:	d101      	bne.n	8003128 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 8003124:	f7fd b8ba 	b.w	800029c <HAL_IncTick>
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop
 800312c:	40010000 	.word	0x40010000

08003130 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8003130:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Error_Handler */
  /* User can add his own implementation to report the HAL error return state */
	HAL_GPIO_WritePin(GPIOE, MCU_GREEN_LED_Pin, GPIO_PIN_RESET);
 8003132:	2200      	movs	r2, #0
 8003134:	2101      	movs	r1, #1
 8003136:	4806      	ldr	r0, [pc, #24]	; (8003150 <Error_Handler+0x20>)
 8003138:	f7fd fe7a 	bl	8000e30 <HAL_GPIO_WritePin>
  while(1) 
  {
	  HAL_GPIO_TogglePin(GPIOE, MCU_RED_LED_Pin);
 800313c:	2108      	movs	r1, #8
 800313e:	4804      	ldr	r0, [pc, #16]	; (8003150 <Error_Handler+0x20>)
 8003140:	f7fd fe7a 	bl	8000e38 <HAL_GPIO_TogglePin>
	  osDelay(1000);
 8003144:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003148:	f7fe ff63 	bl	8002012 <osDelay>
 800314c:	e7f6      	b.n	800313c <Error_Handler+0xc>
 800314e:	bf00      	nop
 8003150:	40021000 	.word	0x40021000

08003154 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8003154:	b570      	push	{r4, r5, r6, lr}
 8003156:	b098      	sub	sp, #96	; 0x60
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003158:	4b2d      	ldr	r3, [pc, #180]	; (8003210 <SystemClock_Config+0xbc>)
 800315a:	2100      	movs	r1, #0
 800315c:	9101      	str	r1, [sp, #4]
 800315e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003160:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003164:	641a      	str	r2, [r3, #64]	; 0x40
 8003166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003168:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800316c:	9301      	str	r3, [sp, #4]
 800316e:	9b01      	ldr	r3, [sp, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003170:	4b28      	ldr	r3, [pc, #160]	; (8003214 <SystemClock_Config+0xc0>)
 8003172:	9102      	str	r1, [sp, #8]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800317a:	601a      	str	r2, [r3, #0]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003182:	9302      	str	r3, [sp, #8]
 8003184:	9b02      	ldr	r3, [sp, #8]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8003186:	2309      	movs	r3, #9
 8003188:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800318a:	2301      	movs	r3, #1
 800318c:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800318e:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003190:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003194:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003196:	2308      	movs	r3, #8
    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003198:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 8;
 800319a:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 224;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800319c:	2604      	movs	r6, #4
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 224;
 800319e:	23e0      	movs	r3, #224	; 0xe0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80031a0:	a80c      	add	r0, sp, #48	; 0x30
    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80031a2:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 224;
 80031a4:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80031a6:	9416      	str	r4, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80031a8:	9617      	str	r6, [sp, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80031aa:	f7fd fe57 	bl	8000e5c <HAL_RCC_OscConfig>
 80031ae:	b108      	cbz	r0, 80031b4 <SystemClock_Config+0x60>
  {
    Error_Handler();
 80031b0:	f7ff ffbe 	bl	8003130 <Error_Handler>
    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80031b4:	2380      	movs	r3, #128	; 0x80
 80031b6:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80031b8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
    Error_Handler();
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80031bc:	250f      	movs	r5, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80031be:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80031c0:	4621      	mov	r1, r4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80031c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80031c6:	a807      	add	r0, sp, #28
    Error_Handler();
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80031c8:	9507      	str	r5, [sp, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80031ca:	9408      	str	r4, [sp, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80031cc:	930b      	str	r3, [sp, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80031ce:	f7fd ffeb 	bl	80011a8 <HAL_RCC_ClockConfig>
 80031d2:	2800      	cmp	r0, #0
 80031d4:	d1ec      	bne.n	80031b0 <SystemClock_Config+0x5c>
  {
    Error_Handler();
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80031d6:	f44f 7300 	mov.w	r3, #512	; 0x200
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80031da:	a803      	add	r0, sp, #12
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
  {
    Error_Handler();
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80031dc:	9403      	str	r4, [sp, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80031de:	9306      	str	r3, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80031e0:	f7fe f8ea 	bl	80013b8 <HAL_RCCEx_PeriphCLKConfig>
 80031e4:	4604      	mov	r4, r0
 80031e6:	2800      	cmp	r0, #0
 80031e8:	d1e2      	bne.n	80031b0 <SystemClock_Config+0x5c>
    Error_Handler();
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80031ea:	f7fe f891 	bl	8001310 <HAL_RCC_GetHCLKFreq>
 80031ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80031f2:	fbb0 f0f3 	udiv	r0, r0, r3
 80031f6:	f7fd fcd3 	bl	8000ba0 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80031fa:	4630      	mov	r0, r6
 80031fc:	f7fd fce6 	bl	8000bcc <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8003200:	4622      	mov	r2, r4
 8003202:	4629      	mov	r1, r5
 8003204:	f04f 30ff 	mov.w	r0, #4294967295
 8003208:	f7fd fc8a 	bl	8000b20 <HAL_NVIC_SetPriority>
}
 800320c:	b018      	add	sp, #96	; 0x60
 800320e:	bd70      	pop	{r4, r5, r6, pc}
 8003210:	40023800 	.word	0x40023800
 8003214:	40007000 	.word	0x40007000

08003218 <main>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

int main(void)
{
 8003218:	b508      	push	{r3, lr}
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800321a:	f7fd f825 	bl	8000268 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 800321e:	f7ff ff99 	bl	8003154 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003222:	f7ff fea5 	bl	8002f70 <MX_GPIO_Init>
  MX_ADC1_Init();
 8003226:	f7ff fd35 	bl	8002c94 <MX_ADC1_Init>
  MX_ADC3_Init();
 800322a:	f7ff fd69 	bl	8002d00 <MX_ADC3_Init>
  MX_CAN1_Init();
 800322e:	f7ff fde3 	bl	8002df8 <MX_CAN1_Init>
  MX_DAC_Init();
 8003232:	f7ff fe2f 	bl	8002e94 <MX_DAC_Init>
  MX_SPI1_Init();
 8003236:	f000 f83b 	bl	80032b0 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800323a:	f000 f9c7 	bl	80035cc <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800323e:	f000 f9e1 	bl	8003604 <MX_USART3_UART_Init>
  //MX_WWDG_Init();
  MX_RTC_Init();
 8003242:	f000 f80f 	bl	8003264 <MX_RTC_Init>
  MX_TIM3_Init();
 8003246:	f000 f941 	bl	80034cc <MX_TIM3_Init>
  MX_TIM2_Init();
 800324a:	f000 f96f 	bl	800352c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 800324e:	f7ff fe7b 	bl	8002f48 <MX_FREERTOS_Init>

  HAL_ADC_Start(&hadc1);
 8003252:	4803      	ldr	r0, [pc, #12]	; (8003260 <main+0x48>)
 8003254:	f7fd f8da 	bl	800040c <HAL_ADC_Start>

  /* Start scheduler */
  osKernelStart();
 8003258:	f7fe feba 	bl	8001fd0 <osKernelStart>
 800325c:	e7fe      	b.n	800325c <main+0x44>
 800325e:	bf00      	nop
 8003260:	20003d88 	.word	0x20003d88

08003264 <MX_RTC_Init>:
void MX_RTC_Init(void)
{

    /**Initialize RTC Only 
    */
  hrtc.Instance = RTC;
 8003264:	480a      	ldr	r0, [pc, #40]	; (8003290 <MX_RTC_Init+0x2c>)

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8003266:	b508      	push	{r3, lr}

    /**Initialize RTC Only 
    */
  hrtc.Instance = RTC;
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
  hrtc.Init.AsynchPrediv = 127;
 8003268:	227f      	movs	r2, #127	; 0x7f
void MX_RTC_Init(void)
{

    /**Initialize RTC Only 
    */
  hrtc.Instance = RTC;
 800326a:	4b0a      	ldr	r3, [pc, #40]	; (8003294 <MX_RTC_Init+0x30>)
 800326c:	6003      	str	r3, [r0, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
  hrtc.Init.AsynchPrediv = 127;
 800326e:	6082      	str	r2, [r0, #8]
{

    /**Initialize RTC Only 
    */
  hrtc.Instance = RTC;
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003270:	2300      	movs	r3, #0
  hrtc.Init.AsynchPrediv = 127;
  hrtc.Init.SynchPrediv = 255;
 8003272:	22ff      	movs	r2, #255	; 0xff
{

    /**Initialize RTC Only 
    */
  hrtc.Instance = RTC;
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003274:	6043      	str	r3, [r0, #4]
  hrtc.Init.AsynchPrediv = 127;
  hrtc.Init.SynchPrediv = 255;
 8003276:	60c2      	str	r2, [r0, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003278:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800327a:	6143      	str	r3, [r0, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800327c:	6183      	str	r3, [r0, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800327e:	f7fe f95b 	bl	8001538 <HAL_RTC_Init>
 8003282:	b118      	cbz	r0, 800328c <MX_RTC_Init+0x28>
  {
    Error_Handler();
  }

}
 8003284:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
  {
    Error_Handler();
 8003288:	f7ff bf52 	b.w	8003130 <Error_Handler>
 800328c:	bd08      	pop	{r3, pc}
 800328e:	bf00      	nop
 8003290:	20003e70 	.word	0x20003e70
 8003294:	40002800 	.word	0x40002800

08003298 <HAL_RTC_MspInit>:
}

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{

  if(rtcHandle->Instance==RTC)
 8003298:	6802      	ldr	r2, [r0, #0]
 800329a:	4b03      	ldr	r3, [pc, #12]	; (80032a8 <HAL_RTC_MspInit+0x10>)
 800329c:	429a      	cmp	r2, r3
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800329e:	bf02      	ittt	eq
 80032a0:	4b02      	ldreq	r3, [pc, #8]	; (80032ac <HAL_RTC_MspInit+0x14>)
 80032a2:	2201      	moveq	r2, #1
 80032a4:	601a      	streq	r2, [r3, #0]
 80032a6:	4770      	bx	lr
 80032a8:	40002800 	.word	0x40002800
 80032ac:	42470e3c 	.word	0x42470e3c

080032b0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80032b0:	b508      	push	{r3, lr}

  hspi1.Instance = SPI1;
 80032b2:	480e      	ldr	r0, [pc, #56]	; (80032ec <MX_SPI1_Init+0x3c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80032b4:	4b0e      	ldr	r3, [pc, #56]	; (80032f0 <MX_SPI1_Init+0x40>)
 80032b6:	f44f 7e82 	mov.w	lr, #260	; 0x104
 80032ba:	e880 4008 	stmia.w	r0, {r3, lr}
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80032be:	2300      	movs	r3, #0
 80032c0:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80032c2:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80032c4:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80032c6:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80032c8:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80032cc:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80032ce:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80032d0:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80032d2:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80032d4:	230a      	movs	r3, #10
  hspi1.Init.Mode = SPI_MODE_MASTER;
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80032d6:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 10;
 80032d8:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80032da:	f7fe f971 	bl	80015c0 <HAL_SPI_Init>
 80032de:	b118      	cbz	r0, 80032e8 <MX_SPI1_Init+0x38>
  {
    Error_Handler();
  }

}
 80032e0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 10;
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
  {
    Error_Handler();
 80032e4:	f7ff bf24 	b.w	8003130 <Error_Handler>
 80032e8:	bd08      	pop	{r3, pc}
 80032ea:	bf00      	nop
 80032ec:	20003e90 	.word	0x20003e90
 80032f0:	40013000 	.word	0x40013000

080032f4 <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80032f4:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI1)
 80032f6:	6802      	ldr	r2, [r0, #0]
 80032f8:	4b13      	ldr	r3, [pc, #76]	; (8003348 <HAL_SPI_MspInit+0x54>)
 80032fa:	429a      	cmp	r2, r3
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80032fc:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI1)
 80032fe:	d121      	bne.n	8003344 <HAL_SPI_MspInit+0x50>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003300:	2400      	movs	r4, #0
 8003302:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 8003306:	9400      	str	r4, [sp, #0]
 8003308:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800330a:	4810      	ldr	r0, [pc, #64]	; (800334c <HAL_SPI_MspInit+0x58>)
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800330c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003310:	645a      	str	r2, [r3, #68]	; 0x44
 8003312:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003314:	9403      	str	r4, [sp, #12]
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003316:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800331a:	9300      	str	r3, [sp, #0]
 800331c:	9b00      	ldr	r3, [sp, #0]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800331e:	23e0      	movs	r3, #224	; 0xe0
 8003320:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003322:	2302      	movs	r3, #2
 8003324:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003326:	2505      	movs	r5, #5
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003328:	2303      	movs	r3, #3
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800332a:	a901      	add	r1, sp, #4
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800332c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800332e:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003330:	f7fd fc9e 	bl	8000c70 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8003334:	2023      	movs	r0, #35	; 0x23
 8003336:	4622      	mov	r2, r4
 8003338:	4629      	mov	r1, r5
 800333a:	f7fd fbf1 	bl	8000b20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800333e:	2023      	movs	r0, #35	; 0x23
 8003340:	f7fd fc22 	bl	8000b88 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003344:	b007      	add	sp, #28
 8003346:	bd30      	pop	{r4, r5, pc}
 8003348:	40013000 	.word	0x40013000
 800334c:	40020000 	.word	0x40020000

08003350 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003350:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003352:	2003      	movs	r0, #3
 8003354:	f7fd fbd2 	bl	8000afc <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8003358:	2200      	movs	r2, #0
 800335a:	4611      	mov	r1, r2
 800335c:	f06f 000b 	mvn.w	r0, #11
 8003360:	f7fd fbde 	bl	8000b20 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8003364:	2200      	movs	r2, #0
 8003366:	4611      	mov	r1, r2
 8003368:	f06f 000a 	mvn.w	r0, #10
 800336c:	f7fd fbd8 	bl	8000b20 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8003370:	2200      	movs	r2, #0
 8003372:	4611      	mov	r1, r2
 8003374:	f06f 0009 	mvn.w	r0, #9
 8003378:	f7fd fbd2 	bl	8000b20 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800337c:	2200      	movs	r2, #0
 800337e:	4611      	mov	r1, r2
 8003380:	f06f 0004 	mvn.w	r0, #4
 8003384:	f7fd fbcc 	bl	8000b20 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8003388:	2200      	movs	r2, #0
 800338a:	4611      	mov	r1, r2
 800338c:	f06f 0003 	mvn.w	r0, #3
 8003390:	f7fd fbc6 	bl	8000b20 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003394:	2200      	movs	r2, #0
 8003396:	210f      	movs	r1, #15
 8003398:	f06f 0001 	mvn.w	r0, #1
 800339c:	f7fd fbc0 	bl	8000b20 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 80033a0:	2200      	movs	r2, #0
 80033a2:	210f      	movs	r1, #15
 80033a4:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80033a8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 80033ac:	f7fd bbb8 	b.w	8000b20 <HAL_NVIC_SetPriority>

080033b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80033b0:	b530      	push	{r4, r5, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 80033b2:	4601      	mov	r1, r0
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80033b4:	b089      	sub	sp, #36	; 0x24
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 80033b6:	2200      	movs	r2, #0
 80033b8:	2019      	movs	r0, #25
 80033ba:	f7fd fbb1 	bl	8000b20 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 80033be:	2019      	movs	r0, #25
 80033c0:	f7fd fbe2 	bl	8000b88 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80033c4:	2500      	movs	r5, #0
 80033c6:	4b15      	ldr	r3, [pc, #84]	; (800341c <HAL_InitTick+0x6c>)
 80033c8:	9502      	str	r5, [sp, #8]
 80033ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80033cc:	4c14      	ldr	r4, [pc, #80]	; (8003420 <HAL_InitTick+0x70>)
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80033ce:	f042 0201 	orr.w	r2, r2, #1
 80033d2:	645a      	str	r2, [r3, #68]	; 0x44
 80033d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033d6:	f003 0301 	and.w	r3, r3, #1
 80033da:	9302      	str	r3, [sp, #8]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80033dc:	a901      	add	r1, sp, #4
 80033de:	a803      	add	r0, sp, #12
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80033e0:	9b02      	ldr	r3, [sp, #8]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80033e2:	f7fd ffcb 	bl	800137c <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80033e6:	f7fd ffb1 	bl	800134c <HAL_RCC_GetPCLK2Freq>
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80033ea:	4b0e      	ldr	r3, [pc, #56]	; (8003424 <HAL_InitTick+0x74>)
 80033ec:	6023      	str	r3, [r4, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 80033ee:	f240 33e7 	movw	r3, #999	; 0x3e7
 80033f2:	60e3      	str	r3, [r4, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80033f4:	0040      	lsls	r0, r0, #1
 80033f6:	4b0c      	ldr	r3, [pc, #48]	; (8003428 <HAL_InitTick+0x78>)
 80033f8:	fbb0 f0f3 	udiv	r0, r0, r3
 80033fc:	3801      	subs	r0, #1
 80033fe:	6060      	str	r0, [r4, #4]
  htim1.Init.ClockDivision = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8003400:	4620      	mov	r0, r4
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
  htim1.Init.Prescaler = uwPrescalerValue;
  htim1.Init.ClockDivision = 0;
 8003402:	6125      	str	r5, [r4, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003404:	60a5      	str	r5, [r4, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8003406:	f7fe fb63 	bl	8001ad0 <HAL_TIM_Base_Init>
 800340a:	b918      	cbnz	r0, 8003414 <HAL_InitTick+0x64>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800340c:	4620      	mov	r0, r4
 800340e:	f7fe f98f 	bl	8001730 <HAL_TIM_Base_Start_IT>
 8003412:	e000      	b.n	8003416 <HAL_InitTick+0x66>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8003414:	2001      	movs	r0, #1
}
 8003416:	b009      	add	sp, #36	; 0x24
 8003418:	bd30      	pop	{r4, r5, pc}
 800341a:	bf00      	nop
 800341c:	40023800 	.word	0x40023800
 8003420:	20003ee8 	.word	0x20003ee8
 8003424:	40010000 	.word	0x40010000
 8003428:	000f4240 	.word	0x000f4240

0800342c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 800342c:	f7fe bdf9 	b.w	8002022 <osSystickHandler>

08003430 <EXTI0_IRQHandler>:
void EXTI0_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003430:	2001      	movs	r0, #1
 8003432:	f7fd bd07 	b.w	8000e44 <HAL_GPIO_EXTI_IRQHandler>

08003436 <EXTI3_IRQHandler>:
void EXTI3_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8003436:	2008      	movs	r0, #8
 8003438:	f7fd bd04 	b.w	8000e44 <HAL_GPIO_EXTI_IRQHandler>

0800343c <EXTI4_IRQHandler>:
void EXTI4_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800343c:	2010      	movs	r0, #16
 800343e:	f7fd bd01 	b.w	8000e44 <HAL_GPIO_EXTI_IRQHandler>
	...

08003444 <ADC_IRQHandler>:

/**
* @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
*/
void ADC_IRQHandler(void)
{
 8003444:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003446:	4804      	ldr	r0, [pc, #16]	; (8003458 <ADC_IRQHandler+0x14>)
 8003448:	f7fd f845 	bl	80004d6 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc3);
 800344c:	4803      	ldr	r0, [pc, #12]	; (800345c <ADC_IRQHandler+0x18>)
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800344e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
  HAL_ADC_IRQHandler(&hadc3);
 8003452:	f7fd b840 	b.w	80004d6 <HAL_ADC_IRQHandler>
 8003456:	bf00      	nop
 8003458:	20003d88 	.word	0x20003d88
 800345c:	20003dd0 	.word	0x20003dd0

08003460 <CAN1_RX0_IRQHandler>:
void CAN1_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003460:	4801      	ldr	r0, [pc, #4]	; (8003468 <CAN1_RX0_IRQHandler+0x8>)
 8003462:	f7fd ba87 	b.w	8000974 <HAL_CAN_IRQHandler>
 8003466:	bf00      	nop
 8003468:	20003e18 	.word	0x20003e18

0800346c <TIM1_UP_TIM10_IRQHandler>:
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800346c:	4801      	ldr	r0, [pc, #4]	; (8003474 <TIM1_UP_TIM10_IRQHandler+0x8>)
 800346e:	f7fe ba28 	b.w	80018c2 <HAL_TIM_IRQHandler>
 8003472:	bf00      	nop
 8003474:	20003ee8 	.word	0x20003ee8

08003478 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003478:	4801      	ldr	r0, [pc, #4]	; (8003480 <TIM3_IRQHandler+0x8>)
 800347a:	f7fe ba22 	b.w	80018c2 <HAL_TIM_IRQHandler>
 800347e:	bf00      	nop
 8003480:	20003f24 	.word	0x20003f24

08003484 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003484:	4801      	ldr	r0, [pc, #4]	; (800348c <TIM2_IRQHandler+0x8>)
 8003486:	f7fe ba1c 	b.w	80018c2 <HAL_TIM_IRQHandler>
 800348a:	bf00      	nop
 800348c:	20003f60 	.word	0x20003f60

08003490 <SPI1_IRQHandler>:
void SPI1_IRQHandler(void)
{
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003490:	4801      	ldr	r0, [pc, #4]	; (8003498 <SPI1_IRQHandler+0x8>)
 8003492:	f7fe b8d3 	b.w	800163c <HAL_SPI_IRQHandler>
 8003496:	bf00      	nop
 8003498:	20003e90 	.word	0x20003e90

0800349c <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800349c:	4801      	ldr	r0, [pc, #4]	; (80034a4 <USART1_IRQHandler+0x8>)
 800349e:	f7fe bcef 	b.w	8001e80 <HAL_UART_IRQHandler>
 80034a2:	bf00      	nop
 80034a4:	20003fdc 	.word	0x20003fdc

080034a8 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80034a8:	4801      	ldr	r0, [pc, #4]	; (80034b0 <USART3_IRQHandler+0x8>)
 80034aa:	f7fe bce9 	b.w	8001e80 <HAL_UART_IRQHandler>
 80034ae:	bf00      	nop
 80034b0:	20003f9c 	.word	0x20003f9c

080034b4 <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 80034b4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80034b6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80034ba:	f7fd fcc3 	bl	8000e44 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80034be:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80034c2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80034c6:	f7fd bcbd 	b.w	8000e44 <HAL_GPIO_EXTI_IRQHandler>
	...

080034cc <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim2;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80034cc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
 80034ce:	4815      	ldr	r0, [pc, #84]	; (8003524 <MX_TIM3_Init+0x58>)
  htim3.Init.Prescaler = 650;
 80034d0:	4915      	ldr	r1, [pc, #84]	; (8003528 <MX_TIM3_Init+0x5c>)
 80034d2:	f240 238a 	movw	r3, #650	; 0x28a
 80034d6:	e880 000a 	stmia.w	r0, {r1, r3}
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 60000;
 80034da:	f64e 2260 	movw	r2, #60000	; 0xea60
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 650;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034de:	2300      	movs	r3, #0
 80034e0:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 60000;
 80034e2:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034e4:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80034e6:	f7fe faf3 	bl	8001ad0 <HAL_TIM_Base_Init>
 80034ea:	b108      	cbz	r0, 80034f0 <MX_TIM3_Init+0x24>
  {
    Error_Handler();
 80034ec:	f7ff fe20 	bl	8003130 <Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80034f0:	a906      	add	r1, sp, #24
 80034f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034f6:	f841 3d10 	str.w	r3, [r1, #-16]!
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80034fa:	480a      	ldr	r0, [pc, #40]	; (8003524 <MX_TIM3_Init+0x58>)
 80034fc:	f7fe f923 	bl	8001746 <HAL_TIM_ConfigClockSource>
 8003500:	b108      	cbz	r0, 8003506 <MX_TIM3_Init+0x3a>
  {
    Error_Handler();
 8003502:	f7ff fe15 	bl	8003130 <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003506:	2220      	movs	r2, #32
 8003508:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800350a:	4669      	mov	r1, sp
 800350c:	4805      	ldr	r0, [pc, #20]	; (8003524 <MX_TIM3_Init+0x58>)
  {
    Error_Handler();
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800350e:	e88d 000c 	stmia.w	sp, {r2, r3}
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003512:	f7fe faf7 	bl	8001b04 <HAL_TIMEx_MasterConfigSynchronization>
 8003516:	b108      	cbz	r0, 800351c <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8003518:	f7ff fe0a 	bl	8003130 <Error_Handler>
  }

}
 800351c:	b007      	add	sp, #28
 800351e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003522:	bf00      	nop
 8003524:	20003f24 	.word	0x20003f24
 8003528:	40000400 	.word	0x40000400

0800352c <MX_TIM2_Init>:

void MX_TIM2_Init(void)
{

  htim2.Instance = TIM2;
 800352c:	480b      	ldr	r0, [pc, #44]	; (800355c <MX_TIM2_Init+0x30>)
  }

}

void MX_TIM2_Init(void)
{
 800352e:	b508      	push	{r3, lr}

  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 650;
 8003530:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003534:	f240 238a 	movw	r3, #650	; 0x28a
 8003538:	e880 000a 	stmia.w	r0, {r1, r3}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 60000;
 800353c:	f64e 2260 	movw	r2, #60000	; 0xea60
void MX_TIM2_Init(void)
{

  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 650;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003540:	2300      	movs	r3, #0
 8003542:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 60000;
 8003544:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003546:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003548:	f7fe fac2 	bl	8001ad0 <HAL_TIM_Base_Init>
 800354c:	b108      	cbz	r0, 8003552 <MX_TIM2_Init+0x26>
  {
    Error_Handler();
 800354e:	f7ff fdef 	bl	8003130 <Error_Handler>
  }
  HAL_TIM_Base_Start_IT(&htim2);
 8003552:	4802      	ldr	r0, [pc, #8]	; (800355c <MX_TIM2_Init+0x30>)

}
 8003554:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  {
    Error_Handler();
  }
  HAL_TIM_Base_Start_IT(&htim2);
 8003558:	f7fe b8ea 	b.w	8001730 <HAL_TIM_Base_Start_IT>
 800355c:	20003f60 	.word	0x20003f60

08003560 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM3)
 8003560:	6802      	ldr	r2, [r0, #0]
 8003562:	4b19      	ldr	r3, [pc, #100]	; (80035c8 <HAL_TIM_Base_MspInit+0x68>)
 8003564:	429a      	cmp	r2, r3
  HAL_TIM_Base_Start_IT(&htim2);

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003566:	b513      	push	{r0, r1, r4, lr}
 8003568:	4604      	mov	r4, r0

  if(tim_baseHandle->Instance==TIM3)
 800356a:	d113      	bne.n	8003594 <HAL_TIM_Base_MspInit+0x34>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800356c:	f503 330d 	add.w	r3, r3, #144384	; 0x23400
 8003570:	2200      	movs	r2, #0
 8003572:	9200      	str	r2, [sp, #0]
 8003574:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003576:	f041 0102 	orr.w	r1, r1, #2
 800357a:	6419      	str	r1, [r3, #64]	; 0x40
 800357c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800357e:	f003 0302 	and.w	r3, r3, #2
 8003582:	9300      	str	r3, [sp, #0]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8003584:	201d      	movs	r0, #29
 8003586:	2105      	movs	r1, #5
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003588:	9b00      	ldr	r3, [sp, #0]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800358a:	f7fd fac9 	bl	8000b20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800358e:	201d      	movs	r0, #29
 8003590:	f7fd fafa 	bl	8000b88 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

  if(tim_baseHandle->Instance==TIM2)
 8003594:	6823      	ldr	r3, [r4, #0]
 8003596:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800359a:	d113      	bne.n	80035c4 <HAL_TIM_Base_MspInit+0x64>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800359c:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 80035a0:	2200      	movs	r2, #0
 80035a2:	9201      	str	r2, [sp, #4]
 80035a4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80035a6:	f041 0101 	orr.w	r1, r1, #1
 80035aa:	6419      	str	r1, [r3, #64]	; 0x40
 80035ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ae:	f003 0301 	and.w	r3, r3, #1
 80035b2:	9301      	str	r3, [sp, #4]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 7, 0);
 80035b4:	201c      	movs	r0, #28
 80035b6:	2107      	movs	r1, #7
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80035b8:	9b01      	ldr	r3, [sp, #4]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 7, 0);
 80035ba:	f7fd fab1 	bl	8000b20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80035be:	201c      	movs	r0, #28
 80035c0:	f7fd fae2 	bl	8000b88 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80035c4:	b002      	add	sp, #8
 80035c6:	bd10      	pop	{r4, pc}
 80035c8:	40000400 	.word	0x40000400

080035cc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80035cc:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 80035ce:	480b      	ldr	r0, [pc, #44]	; (80035fc <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 115200;
 80035d0:	4b0b      	ldr	r3, [pc, #44]	; (8003600 <MX_USART1_UART_Init+0x34>)
 80035d2:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 80035d6:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80035da:	220c      	movs	r2, #12
void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
  huart1.Init.BaudRate = 115200;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80035dc:	2300      	movs	r3, #0
 80035de:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80035e0:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80035e2:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80035e4:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80035e6:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80035e8:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80035ea:	f7fe fbdb 	bl	8001da4 <HAL_UART_Init>
 80035ee:	b118      	cbz	r0, 80035f8 <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 80035f0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  huart1.Init.Mode = UART_MODE_TX_RX;
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart1) != HAL_OK)
  {
    Error_Handler();
 80035f4:	f7ff bd9c 	b.w	8003130 <Error_Handler>
 80035f8:	bd08      	pop	{r3, pc}
 80035fa:	bf00      	nop
 80035fc:	20003fdc 	.word	0x20003fdc
 8003600:	40011000 	.word	0x40011000

08003604 <MX_USART3_UART_Init>:

}
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003604:	b508      	push	{r3, lr}

  huart3.Instance = USART3;
 8003606:	480b      	ldr	r0, [pc, #44]	; (8003634 <MX_USART3_UART_Init+0x30>)
  huart3.Init.BaudRate = 115200;
 8003608:	4b0b      	ldr	r3, [pc, #44]	; (8003638 <MX_USART3_UART_Init+0x34>)
 800360a:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 800360e:	e880 4008 	stmia.w	r0, {r3, lr}
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003612:	220c      	movs	r2, #12
void MX_USART3_UART_Init(void)
{

  huart3.Instance = USART3;
  huart3.Init.BaudRate = 115200;
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003614:	2300      	movs	r3, #0
 8003616:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003618:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800361a:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800361c:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800361e:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003620:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003622:	f7fe fbbf 	bl	8001da4 <HAL_UART_Init>
 8003626:	b118      	cbz	r0, 8003630 <MX_USART3_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8003628:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  huart3.Init.Mode = UART_MODE_TX_RX;
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart3) != HAL_OK)
  {
    Error_Handler();
 800362c:	f7ff bd80 	b.w	8003130 <Error_Handler>
 8003630:	bd08      	pop	{r3, pc}
 8003632:	bf00      	nop
 8003634:	20003f9c 	.word	0x20003f9c
 8003638:	40004800 	.word	0x40004800

0800363c <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800363c:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART1)
 800363e:	6803      	ldr	r3, [r0, #0]
 8003640:	4a26      	ldr	r2, [pc, #152]	; (80036dc <HAL_UART_MspInit+0xa0>)
 8003642:	4293      	cmp	r3, r2
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003644:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART1)
 8003646:	d121      	bne.n	800368c <HAL_UART_MspInit+0x50>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003648:	4b25      	ldr	r3, [pc, #148]	; (80036e0 <HAL_UART_MspInit+0xa4>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800364a:	4826      	ldr	r0, [pc, #152]	; (80036e4 <HAL_UART_MspInit+0xa8>)
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800364c:	2400      	movs	r4, #0
 800364e:	9401      	str	r4, [sp, #4]
 8003650:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003652:	f041 0110 	orr.w	r1, r1, #16
 8003656:	6459      	str	r1, [r3, #68]	; 0x44
 8003658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800365a:	f003 0310 	and.w	r3, r3, #16
 800365e:	9301      	str	r3, [sp, #4]
 8003660:	9b01      	ldr	r3, [sp, #4]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003662:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003666:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003668:	2302      	movs	r3, #2
 800366a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800366c:	2301      	movs	r3, #1
 800366e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003670:	2303      	movs	r3, #3
 8003672:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003674:	a903      	add	r1, sp, #12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003676:	2307      	movs	r3, #7
 8003678:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800367a:	f7fd faf9 	bl	8000c70 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800367e:	2025      	movs	r0, #37	; 0x25
 8003680:	4622      	mov	r2, r4
 8003682:	2105      	movs	r1, #5
 8003684:	f7fd fa4c 	bl	8000b20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003688:	2025      	movs	r0, #37	; 0x25
 800368a:	e023      	b.n	80036d4 <HAL_UART_MspInit+0x98>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART3)
 800368c:	4a16      	ldr	r2, [pc, #88]	; (80036e8 <HAL_UART_MspInit+0xac>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d122      	bne.n	80036d8 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003692:	4b13      	ldr	r3, [pc, #76]	; (80036e0 <HAL_UART_MspInit+0xa4>)
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003694:	4815      	ldr	r0, [pc, #84]	; (80036ec <HAL_UART_MspInit+0xb0>)
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003696:	2400      	movs	r4, #0
 8003698:	9402      	str	r4, [sp, #8]
 800369a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800369c:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
 80036a0:	6419      	str	r1, [r3, #64]	; 0x40
 80036a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036a8:	9302      	str	r3, [sp, #8]
 80036aa:	9b02      	ldr	r3, [sp, #8]
  
    /**USART3 GPIO Configuration    
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80036ac:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80036b0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036b2:	2302      	movs	r3, #2
 80036b4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80036b6:	2301      	movs	r3, #1
 80036b8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036ba:	2303      	movs	r3, #3
 80036bc:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036be:	a903      	add	r1, sp, #12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80036c0:	2307      	movs	r3, #7
 80036c2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036c4:	f7fd fad4 	bl	8000c70 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80036c8:	2027      	movs	r0, #39	; 0x27
 80036ca:	4622      	mov	r2, r4
 80036cc:	2105      	movs	r1, #5
 80036ce:	f7fd fa27 	bl	8000b20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80036d2:	2027      	movs	r0, #39	; 0x27
 80036d4:	f7fd fa58 	bl	8000b88 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80036d8:	b008      	add	sp, #32
 80036da:	bd10      	pop	{r4, pc}
 80036dc:	40011000 	.word	0x40011000
 80036e0:	40023800 	.word	0x40023800
 80036e4:	40020000 	.word	0x40020000
 80036e8:	40004800 	.word	0x40004800
 80036ec:	40020400 	.word	0x40020400

080036f0 <__libc_init_array>:
 80036f0:	b570      	push	{r4, r5, r6, lr}
 80036f2:	4b0e      	ldr	r3, [pc, #56]	; (800372c <__libc_init_array+0x3c>)
 80036f4:	4c0e      	ldr	r4, [pc, #56]	; (8003730 <__libc_init_array+0x40>)
 80036f6:	1ae4      	subs	r4, r4, r3
 80036f8:	10a4      	asrs	r4, r4, #2
 80036fa:	2500      	movs	r5, #0
 80036fc:	461e      	mov	r6, r3
 80036fe:	42a5      	cmp	r5, r4
 8003700:	d004      	beq.n	800370c <__libc_init_array+0x1c>
 8003702:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003706:	4798      	blx	r3
 8003708:	3501      	adds	r5, #1
 800370a:	e7f8      	b.n	80036fe <__libc_init_array+0xe>
 800370c:	f000 f81e 	bl	800374c <_init>
 8003710:	4c08      	ldr	r4, [pc, #32]	; (8003734 <__libc_init_array+0x44>)
 8003712:	4b09      	ldr	r3, [pc, #36]	; (8003738 <__libc_init_array+0x48>)
 8003714:	1ae4      	subs	r4, r4, r3
 8003716:	10a4      	asrs	r4, r4, #2
 8003718:	2500      	movs	r5, #0
 800371a:	461e      	mov	r6, r3
 800371c:	42a5      	cmp	r5, r4
 800371e:	d004      	beq.n	800372a <__libc_init_array+0x3a>
 8003720:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003724:	4798      	blx	r3
 8003726:	3501      	adds	r5, #1
 8003728:	e7f8      	b.n	800371c <__libc_init_array+0x2c>
 800372a:	bd70      	pop	{r4, r5, r6, pc}
 800372c:	0800379c 	.word	0x0800379c
 8003730:	0800379c 	.word	0x0800379c
 8003734:	080037a0 	.word	0x080037a0
 8003738:	0800379c 	.word	0x0800379c

0800373c <memset>:
 800373c:	4402      	add	r2, r0
 800373e:	4603      	mov	r3, r0
 8003740:	4293      	cmp	r3, r2
 8003742:	d002      	beq.n	800374a <memset+0xe>
 8003744:	f803 1b01 	strb.w	r1, [r3], #1
 8003748:	e7fa      	b.n	8003740 <memset+0x4>
 800374a:	4770      	bx	lr

0800374c <_init>:
 800374c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800374e:	bf00      	nop
 8003750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003752:	bc08      	pop	{r3}
 8003754:	469e      	mov	lr, r3
 8003756:	4770      	bx	lr

08003758 <_fini>:
 8003758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800375a:	bf00      	nop
 800375c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800375e:	bc08      	pop	{r3}
 8003760:	469e      	mov	lr, r3
 8003762:	4770      	bx	lr
