Release 14.1 Map P.15xf (lin64)
Xilinx Map Application Log File for Design 'ml505top'

Design Information
------------------
Command Line   : map -w -logic_opt off -ol high -t 1 -register_duplication off
-global_opt off -mt off -cm area -ir off -pr off -lc off -power off -p
xc5vlx110t-ff1136-1 -o ml505top_map.ncd ml505top.ngd ml505top.pcf 
Target Device  : xc5vlx110t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Sun Dec  2 03:16:48 2012

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file ml505top_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.
   r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram
   .r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because
   component delays alone exceed the constraint. A timing constraint summary
   below shows the failing constraints (preceded with an Asterisk (*)). Please
   use the Timing Analyzer (GUI) or TRCE (command line) with the Mapped NCD and
   PCF files to identify which constraints and paths are failing because of the
   component delays alone. If the failing path(s) is mapped to Xilinx components
   as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing
   the path. To allow the tools to bypass this error, set the environment
   variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing
   Analyzer Reference manual; for more information on TRCE, consult the Xilinx
   Command Line Tools User Guide "TRACE" chapter.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_ | SETUP       |    -9.879ns|    39.758ns|     527|     2749359
  USER_CLK / 0.5 HIGH 50%                   | HOLD        |    -0.036ns|            |      24|         684
----------------------------------------------------------------------------------------------------------
* TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER | SETUP       |    -0.100ns|     5.400ns|     144|       14400
  _CLK / 2 PHASE 1.25 ns HIGH 50%           | HOLD        |     0.019ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
* TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_ | SETUP       |     3.744ns|     2.512ns|       0|           0
  USER_CLK HIGH 50%                         | HOLD        |    -0.064ns|            |      35|        2221
                                            | MINPERIOD   |     6.001ns|     3.999ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_C | SETUP       |     1.943ns|     1.712ns|       0|           0
  LK / 2 HIGH 50%                           | HOLD        |    -0.064ns|            |     193|        9261
                                            | MINHIGHPULSE|     2.450ns|     2.550ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_ | MAXDELAY    |     0.600ns|     0.000ns|       0|           0
  top/u_phy_top/u_phy_io/en_dqs<0>" MAXDELA |             |            |            |        |            
  Y = 0.6 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_ | MAXDELAY    |     0.600ns|     0.000ns|       0|           0
  top/u_phy_top/u_phy_io/en_dqs<1>" MAXDELA |             |            |            |        |            
  Y = 0.6 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_ | MAXDELAY    |     0.600ns|     0.000ns|       0|           0
  top/u_phy_top/u_phy_io/en_dqs<7>" MAXDELA |             |            |            |        |            
  Y = 0.6 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_ | MAXDELAY    |     0.600ns|     0.000ns|       0|           0
  top/u_phy_top/u_phy_io/en_dqs<6>" MAXDELA |             |            |            |        |            
  Y = 0.6 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_ | MAXDELAY    |     0.600ns|     0.000ns|       0|           0
  top/u_phy_top/u_phy_io/en_dqs<5>" MAXDELA |             |            |            |        |            
  Y = 0.6 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_ | MAXDELAY    |     0.600ns|     0.000ns|       0|           0
  top/u_phy_top/u_phy_io/en_dqs<4>" MAXDELA |             |            |            |        |            
  Y = 0.6 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_ | MAXDELAY    |     0.600ns|     0.000ns|       0|           0
  top/u_phy_top/u_phy_io/en_dqs<3>" MAXDELA |             |            |            |        |            
  Y = 0.6 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_ | MAXDELAY    |     0.600ns|     0.000ns|       0|           0
  top/u_phy_top/u_phy_io/en_dqs<2>" MAXDELA |             |            |            |        |            
  Y = 0.6 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_ | MAXDELAY    |     0.850ns|     0.000ns|       0|           0
  top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_d |             |            |            |        |            
  qs/en_dqs_sync" MAXDELAY = 0.85 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_ | MAXDELAY    |     0.850ns|     0.000ns|       0|           0
  top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_d |             |            |            |        |            
  qs/en_dqs_sync" MAXDELAY = 0.85 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_ | MAXDELAY    |     0.850ns|     0.000ns|       0|           0
  top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_d |             |            |            |        |            
  qs/en_dqs_sync" MAXDELAY = 0.85 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_ | MAXDELAY    |     0.850ns|     0.000ns|       0|           0
  top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_d |             |            |            |        |            
  qs/en_dqs_sync" MAXDELAY = 0.85 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_ | MAXDELAY    |     0.850ns|     0.000ns|       0|           0
  top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_d |             |            |            |        |            
  qs/en_dqs_sync" MAXDELAY = 0.85 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_ | MAXDELAY    |     0.850ns|     0.000ns|       0|           0
  top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_d |             |            |            |        |            
  qs/en_dqs_sync" MAXDELAY = 0.85 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_ | MAXDELAY    |     0.850ns|     0.000ns|       0|           0
  top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_d |             |            |            |        |            
  qs/en_dqs_sync" MAXDELAY = 0.85 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_ | MAXDELAY    |     0.850ns|     0.000ns|       0|           0
  top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_d |             |            |            |        |            
  qs/en_dqs_sync" MAXDELAY = 0.85 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     1.267ns|     1.133ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS" 2.4 n | HOLD        |     0.737ns|            |       0|           0
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY  | SETUP       |     1.689ns|     2.161ns|       0|           0
  FROM TIMEGRP "EN_DQS_FF" TO TIMEGRP "TNM_ | HOLD        |     2.276ns|            |       0|           0
  DQ_CE_IDDR" 3.85 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 1 | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  0 ns HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk200 = PERIOD TIMEGRP "clk200" TS_US | SETUP       |     4.438ns|     0.562ns|       0|           0
  ER_CLK / 2 HIGH 50%                       | HOLD        |     0.195ns|            |       0|           0
                                            | MINPERIOD   |     3.334ns|     1.666ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_USER_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_USER_CLK                    |     10.000ns|      4.000ns|     19.879ns|            0|          923|           
0|7466776007977|
| TS_cpu_clk                    |     20.000ns|     39.758ns|          N/A|          551|            0|7466775991842|   
        0|
| TS_clk200                     |      5.000ns|      1.666ns|          N/A|            0|            0|           24|   
        0|
| TS_clk0                       |      5.000ns|      2.550ns|          N/A|          193|            0|         4062|   
        0|
| TS_clk90                      |      5.000ns|      5.400ns|          N/A|          144|            0|          926|   
        0|
| TS_clkdiv0                    |     10.000ns|      3.999ns|          N/A|           35|            0|        11123|   
        0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

4 constraints not met.


INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 14 secs 
Total CPU  time at the beginning of Placer: 1 mins 13 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e386be54) REAL time: 1 mins 22 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: GPIO_LED<0>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<1>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<2>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<3>   IOSTANDARD = SSTL18_II_DCI
   	 Comp: GPIO_LED<4>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<5>   IOSTANDARD = SSTL18_II_DCI
   	 Comp: GPIO_LED<6>   IOSTANDARD = SSTL18_II_DCI
   	 Comp: GPIO_LED<7>   IOSTANDARD = SSTL18_II_DCI


Phase 2.7  Design Feasibility Check (Checksum:e386be54) REAL time: 1 mins 22 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e7d67bcc) REAL time: 1 mins 22 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:9c15390e) REAL time: 1 mins 22 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:9c15390e) REAL time: 3 mins 21 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:9c15390e) REAL time: 3 mins 22 secs 

Phase 7.2  Initial Clock and IO Placement



There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  0  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" driven by "BUFIO_X0Y27"
INST "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC = "BUFIO_X0Y27" ;
NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" TNM_NET =
"TN_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
TIMEGRP "TN_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" AREA_GROUP =
"CLKAG_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" RANGE = CLOCKREGION_X0Y6;


# IO-Clock "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" driven by "BUFIO_X0Y9"
INST "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC = "BUFIO_X0Y9" ;
NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" TNM_NET =
"TN_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
TIMEGRP "TN_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" AREA_GROUP =
"CLKAG_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" RANGE = CLOCKREGION_X0Y2;


# IO-Clock "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" driven by "BUFIO_X0Y11"
INST "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC = "BUFIO_X0Y11" ;
NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" TNM_NET =
"TN_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
TIMEGRP "TN_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" AREA_GROUP =
"CLKAG_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" RANGE = CLOCKREGION_X0Y2;


# IO-Clock "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" driven by "BUFIO_X0Y4"
INST "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC = "BUFIO_X0Y4" ;
NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" TNM_NET =
"TN_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
TIMEGRP "TN_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" AREA_GROUP =
"CLKAG_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" RANGE = CLOCKREGION_X0Y1;


# IO-Clock "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" driven by "BUFIO_X0Y25"
INST "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC = "BUFIO_X0Y25" ;
NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" TNM_NET =
"TN_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
TIMEGRP "TN_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" AREA_GROUP =
"CLKAG_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" RANGE = CLOCKREGION_X0Y6;


# IO-Clock "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" driven by "BUFIO_X0Y7"
INST "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC = "BUFIO_X0Y7" ;
NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" TNM_NET =
"TN_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
TIMEGRP "TN_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" AREA_GROUP =
"CLKAG_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" RANGE = CLOCKREGION_X0Y1;


# IO-Clock "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" driven by "BUFIO_X0Y26"
INST "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC = "BUFIO_X0Y26" ;
NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" TNM_NET =
"TN_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
TIMEGRP "TN_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" AREA_GROUP =
"CLKAG_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" RANGE = CLOCKREGION_X0Y6;


# IO-Clock "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" driven by "BUFIO_X0Y10"
INST "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC = "BUFIO_X0Y10" ;
NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" TNM_NET =
"TN_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
TIMEGRP "TN_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" AREA_GROUP =
"CLKAG_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" RANGE = CLOCKREGION_X0Y2;


Phase 7.2  Initial Clock and IO Placement (Checksum:8ac70fae) REAL time: 3 mins 25 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:8ac70fae) REAL time: 3 mins 25 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:8ac70fae) REAL time: 3 mins 25 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:8ac70fae) REAL time: 3 mins 26 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:8ac70fae) REAL time: 3 mins 26 secs 

Phase 12.8  Global Placement
............................................................................................................
...................
...................................................................
........................
................................................................................
............................................
Phase 12.8  Global Placement (Checksum:12bb1760) REAL time: 4 mins 33 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:12bb1760) REAL time: 4 mins 33 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:12bb1760) REAL time: 4 mins 35 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:5bcc8d2c) REAL time: 7 mins 20 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:5bcc8d2c) REAL time: 7 mins 22 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:5bcc8d2c) REAL time: 7 mins 22 secs 

Total REAL time to Placer completion: 7 mins 24 secs 
Total CPU  time to Placer completion: 7 mins 22 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net CPU/the_controller/CTselreg_or0000 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CPU/the_controller/RDselreg_not0001 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CPU/the_controller/UARTselreg_not0001 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CPU/the_controller/JRselreg_or0000 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CPU/the_controller/DinSelReg_not0002 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   39
Slice Logic Utilization:
  Number of Slice Registers:                 4,535 out of  69,120    6%
    Number used as Flip Flops:               4,496
    Number used as Latches:                     39
  Number of Slice LUTs:                      5,786 out of  69,120    8%
    Number used as logic:                    5,758 out of  69,120    8%
      Number using O6 output only:           5,529
      Number using O5 output only:              98
      Number using O5 and O6:                  131
    Number used as Memory:                      20 out of  17,920    1%
      Number used as Shift Register:            20
        Number using O6 output only:            20
    Number used as exclusive route-thru:         8
  Number of route-thrus:                       112
    Number using O6 output only:               106
    Number using O5 output only:                 6

Slice Logic Distribution:
  Number of occupied Slices:                 3,134 out of  17,280   18%
  Number of LUT Flip Flop pairs used:        8,186
    Number with an unused Flip Flop:         3,651 out of   8,186   44%
    Number with an unused LUT:               2,400 out of   8,186   29%
    Number of fully used LUT-FF pairs:       2,135 out of   8,186   26%
    Number of unique control sets:             368
    Number of slice register sites lost
      to control set restrictions:             753 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       125 out of     640   19%
    Number of LOCed IOBs:                      125 out of     125  100%
    IOB Flip Flops:                            265

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      26 out of     148   17%
    Number using BlockRAM only:                 14
    Number using FIFO only:                     12
    Total primitives used:
      Number of 36k BlockRAM used:              12
      Number of 18k BlockRAM used:               2
      Number of 36k FIFO used:                  12
    Total Memory used (KB):                    900 out of   5,328   16%
  Number of BUFG/BUFGCTRLs:                      6 out of      32   18%
    Number used as BUFGs:                        6
  Number of IDELAYCTRLs:                         3 out of      22   13%
  Number of BUFIOs:                              8 out of      80   10%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.54

Peak Memory Usage:  1174 MB
Total REAL time to MAP completion:  7 mins 41 secs 
Total CPU time to MAP completion:   7 mins 38 secs 

Mapping completed.
See MAP report file "ml505top_map.mrp" for details.
