$var wire 16 ! I_dataInst $end
$var wire 1 " I_en $end
$var wire 3 # O_selA $end
$var wire 3 $ O_selB $end
$var wire 3 % O_selD $end
$var wire 16 & O_dataIMM $end
$var wire 1 ' O_regDwe $end
$var wire 5 ( O_aluop $end
$var wire 1 ) sys_clk $end
$dumpvars
$end
#0
b0000000000000000 !
0"
b000 #
b000 $
b000 %
b0000000000000000 &
0'
b00000 (
0)
#5
b010 #
1)
b011 $
b101 %
b0100111001001110 &
1'
b10000 (
b1000101001001110 !
1"
#10
0)
#15
b000 #
1)
b111 $
b110 %
b0001110000011100 &
0'
b01111 (
b0111110100011100 !
#20
0)
#25
b100 #
1)
b010 $
b100 %
b1000100010001000 &
1'
b10010 (
b1001100010001000 !
#30
0)
#35
b110 #
1)
b000 $
b010 %
b1100000111000001 &
b10001 (
b1000010111000001 !
#40
0)
#45
b001 #
1)
b010 $
b001 %
b0010101100101011 &
b10010 (
b1001001000101011 !
#50
0)
#55
b110 #
1)
b101 $
b010 %
b1101010011010100 &
b10001 (
b1000010111010100 !
#60
0)
#65
1)
b0000000000000000 !
0"
b000 #
b000 $
b000 %
b0000000000000000 &
0'
b00000 (
0)
