INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sources_1/new/Acc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Acc_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sources_1/new/class_choi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module class_choi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sources_1/new/de_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module de_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sources_1/new/decode_i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_i
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sources_1/new/decode_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sources_1/new/decode_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_r
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sources_1/new/exe_choi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_choi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sources_1/new/exe_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sources_1/new/exe_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sources_1/new/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sources_1/new/fe_de.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fe_de
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sources_1/new/get_alusel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_alusel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sources_1/new/get_ope_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_ope_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sources_1/new/mem_we.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_we
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sources_1/new/small_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sources_1/new/sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sim_1/new/tb_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sopc
