
---------- Begin Simulation Statistics ----------
simSeconds                                   0.056664                       # Number of seconds simulated (Second)
simTicks                                  56664497000                       # Number of ticks simulated (Tick)
finalTick                                 56664497000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    320.54                       # Real time elapsed on the host (Second)
hostTickRate                                176775918                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     701056                       # Number of bytes of host memory used (Byte)
simInsts                                     48413712                       # Number of instructions simulated (Count)
simOps                                       86500844                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   151036                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     269856                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         56664498                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        97819323                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   917799                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       95058028                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   8965                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             12236272                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          14498001                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 133                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            56564300                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.680530                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.033527                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  24975819     44.15%     44.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   9569844     16.92%     61.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   5497605      9.72%     70.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   4775535      8.44%     79.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3367624      5.95%     85.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   4813566      8.51%     93.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2536884      4.48%     98.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    812645      1.44%     99.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    214778      0.38%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              56564300                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   81532     25.11%     25.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     25.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     25.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     25.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     25.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     25.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     25.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     25.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     25.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     25.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     25.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      3      0.00%     25.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     25.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     42      0.01%     25.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     25.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                   1014      0.31%     25.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    12      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   10      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 1      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     25.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 169426     52.18%     77.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 72280     22.26%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               161      0.05%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              235      0.07%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1595249      1.68%      1.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      55150915     58.02%     59.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1934      0.00%     59.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         37380      0.04%     59.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      2104488      2.21%     61.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     61.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       262446      0.28%     62.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       262144      0.28%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7026      0.01%     62.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       275596      0.29%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        14860      0.02%     62.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       406525      0.43%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1045      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       655375      0.69%     63.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       393272      0.41%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv       131078      0.14%     64.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       458757      0.48%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     19412801     20.42%     85.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      9726503     10.23%     95.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2706306      2.85%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1454328      1.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       95058028                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.677559                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              324716                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.003416                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                226379865                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               100616791                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        84073300                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  20634172                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 10359605                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         10313054                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    83469732                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     10317763                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                        149893                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                        1921569                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                        30104                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   98737122                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      550                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                     22857419                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                    11541137                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                    917797                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                         10523                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                        14964                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents               3087                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              72671                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           76038                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                   148709                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          94620323                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      22021674                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    437705                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           33065208                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        7112060                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     11043534                       # Number of stores executed (Count)
system.cpu.numRate                           1.669834                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     94509264                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    94386354                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      67997553                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                     110554131                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.665705                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.615061                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                            1602                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          100198                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    48413712                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      86500844                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.170423                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.170423                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.854392                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.854392                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  147765848                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  65841648                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    10154298                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    8327673                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    19827374                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   20169287                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  48478380                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  1835170                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       22857419                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      11541137                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      9798965                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2201799                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 7663994                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2839081                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            146533                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              4342536                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 4339803                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999371                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1592457                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  9                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6195                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               4048                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2147                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          629                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        12232763                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          917666                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            146527                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     54968734                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.573637                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.391440                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        26777309     48.71%     48.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        11990432     21.81%     70.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4425283      8.05%     78.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         3716070      6.76%     85.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1019276      1.85%     87.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1298353      2.36%     89.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          496943      0.90%     90.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          999435      1.82%     92.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4245633      7.72%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     54968734                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             48413712                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               86500844                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    30064869                       # Number of memory references committed (Count)
system.cpu.commit.loads                      19316023                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6508487                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   10299427                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    79290112                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               1585659                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1587380      1.84%      1.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     49848428     57.63%     59.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1915      0.00%     59.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        35091      0.04%     59.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      2102037      2.43%     61.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     61.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       262432      0.30%     62.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       262144      0.30%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6484      0.01%     62.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       273297      0.32%     62.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     62.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13148      0.02%     62.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       404764      0.47%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          453      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       655360      0.76%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       393218      0.45%     64.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv       131072      0.15%     64.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       458752      0.53%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     16614820     19.21%     84.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      9295996     10.75%     95.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2701203      3.12%     98.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1452850      1.68%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     86500844                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4245633                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       21119901                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          21119901                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      21119901                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         21119901                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       227956                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          227956                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       227956                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         227956                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  20448829989                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  20448829989                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  20448829989                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  20448829989                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     21347857                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      21347857                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     21347857                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     21347857                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.010678                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.010678                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.010678                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.010678                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 89705.162352                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 89705.162352                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 89705.162352                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 89705.162352                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        22433                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          154                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          888                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      25.262387                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           77                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        78266                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             78266                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       137188                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        137188                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       137188                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       137188                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        90768                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        90768                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        90768                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        90768                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   7631525035                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   7631525035                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   7631525035                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   7631525035                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.004252                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.004252                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.004252                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.004252                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 84077.263298                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 84077.263298                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 84077.263298                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 84077.263298                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  78138                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     10413739                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        10413739                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       185269                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        185269                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  17517910000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  17517910000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     10599008                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     10599008                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.017480                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.017480                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 94553.918896                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 94553.918896                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       137051                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       137051                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        48218                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        48218                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   4786432041                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   4786432041                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.004549                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.004549                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 99266.498839                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 99266.498839                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     10706162                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       10706162                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        42687                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        42687                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2930919989                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2930919989                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     10748849                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     10748849                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.003971                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.003971                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 68660.716120                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 68660.716120                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          137                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          137                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        42550                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        42550                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2845092994                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2845092994                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.003959                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.003959                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 66864.700212                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 66864.700212                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  56664497000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           255.900898                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             21226487                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              78394                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             270.766730                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              230000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   255.900898                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999613                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999613                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           58                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          197                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           42774108                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          42774108                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56664497000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  6261821                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              35011861                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  14220305                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                920420                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 149893                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              4277585                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   789                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              100711006                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3576                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            8465357                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       58836696                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     7663994                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            5936308                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      47941617                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  301324                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  803                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          5610                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles          251                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.cacheLines                   8352690                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 49019                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           56564300                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.802687                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.065154                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 39938240     70.61%     70.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   994570      1.76%     72.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   802520      1.42%     73.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1228280      2.17%     75.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1492645      2.64%     78.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   850607      1.50%     80.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1681201      2.97%     83.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1237467      2.19%     85.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8338770     14.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             56564300                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.135252                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.038334                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        8349601                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           8349601                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       8349601                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          8349601                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         3089                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            3089                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         3089                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           3089                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    299555000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    299555000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    299555000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    299555000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      8352690                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       8352690                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      8352690                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      8352690                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000370                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000370                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000370                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000370                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 96974.749110                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 96974.749110                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 96974.749110                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 96974.749110                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          477                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            8                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      59.625000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          740                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           740                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          740                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          740                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2349                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2349                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2349                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2349                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    240250000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    240250000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    240250000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    240250000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000281                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000281                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000281                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000281                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 102277.564921                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 102277.564921                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 102277.564921                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 102277.564921                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   2091                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      8349601                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         8349601                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         3089                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          3089                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    299555000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    299555000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      8352690                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      8352690                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000370                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000370                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 96974.749110                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 96974.749110                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          740                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          740                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2349                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2349                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    240250000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    240250000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000281                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000281                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 102277.564921                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 102277.564921                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  56664497000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.912865                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              8351949                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2348                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            3557.048126                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.912865                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999660                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999660                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           74                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          155                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           27                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           16707728                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          16707728                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56664497000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                    11414309                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3541396                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                24537                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                3087                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 792291                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    5                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    703                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           19316023                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.429173                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            10.337509                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               19149620     99.14%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2865      0.01%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 3883      0.02%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                12302      0.06%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  727      0.00%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 8736      0.05%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1310      0.01%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1941      0.01%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                24301      0.13%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                28064      0.15%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              25562      0.13%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              19720      0.10%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              16992      0.09%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                659      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                475      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                441      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               7144      0.04%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1397      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1996      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1299      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1249      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               1432      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                549      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                370      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                415      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                356      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                285      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                169      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                123      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                144      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1497      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              572                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             19316023                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                22019598                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                11043539                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      7895                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       791                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  56664497000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 8353527                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1083                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  56664497000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  56664497000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 149893                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  6932751                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2103791                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       28160448                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  14406205                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               4811212                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               99878878                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  9279                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 515191                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                3036446                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  45727                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              65                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           104500228                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   243072298                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                158842242                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  10192115                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              87703617                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 16796605                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  918152                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              918246                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8016724                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        149448141                       # The number of ROB reads (Count)
system.cpu.rob.writes                       199063046                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 48413712                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   86500844                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    70                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                46866                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          57840                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackClean         107312                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               2091                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq              12260                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp             12260                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq               18959                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp              18959                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq            44518                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            2349                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         6787                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.victimcache.mem_side_port::system.l2cache.cpu_side_port       214679                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   221466                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       150208                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.victimcache.mem_side_port::system.l2cache.cpu_side_port      8107648                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   8257856                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                            101948                       # Total snoops (Count)
system.l2bus.snoopTraffic                     6524672                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              180033                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.301917                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.459200                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    125687     69.81%     69.81% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                     54337     30.18%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         9      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 2                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                180033                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  56664497000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            405789866                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             7052991                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           202691000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          143382                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        77557                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops             54334                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops        54325                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.data             11490                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                11490                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.data            11490                       # number of overall hits (Count)
system.l2cache.overallHits::total               11490                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            2348                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data           51987                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              54335                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           2348                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data          51987                       # number of overall misses (Count)
system.l2cache.overallMisses::total             54335                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    233116000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data   6476294715                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    6709410715                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    233116000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data   6476294715                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   6709410715                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          2348                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         63477                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            65825                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         2348                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        63477                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           65825                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.818990                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.825446                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.818990                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.825446                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 99282.793867                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu.data 124575.272953                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::total 123482.298979                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 99282.793867                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.data 124575.272953                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::total 123482.298979                       # average overall miss latency ((Cycle/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          101947                       # number of writebacks (Count)
system.l2cache.writebacks::total               101947                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         2348                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data        51987                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          54335                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         2348                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data        51987                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         54335                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst    186175001                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data   5436539730                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   5622714731                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst    186175001                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data   5436539730                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total   5622714731                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.818990                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.825446                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.818990                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.825446                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 79290.886286                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 104574.984708                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::total 103482.372890                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 79290.886286                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 104574.984708                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::total 103482.372890                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.replacements                     47630                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks         2088                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total         2088                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadCleanReq.hits::cpu.data        10481                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::total         10481                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.misses::cpu.data        34037                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total        34037                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu.data   4353704468                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total   4353704468                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu.data        44518                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total        44518                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu.data     0.764567                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total     0.764567                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu.data 127910.934219                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 127910.934219                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrMisses::cpu.data        34037                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total        34037                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu.data   3672964468                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total   3672964468                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu.data     0.764567                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total     0.764567                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.data 107910.934219                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 107910.934219                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data          1009                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total             1009                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data        17950                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total          17950                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data   2122590247                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total   2122590247                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data        18959                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total        18959                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.946780                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.946780                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 118250.153036                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 118250.153036                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data        17950                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total        17950                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data   1763575262                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total   1763575262                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.946780                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.946780                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 98249.318217                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 98249.318217                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.misses::cpu.inst         2348                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         2348                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst    233116000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    233116000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         2348                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         2348                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 99282.793867                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 99282.793867                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         2348                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         2348                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst    186175001                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    186175001                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 79290.886286                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 79290.886286                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data         3389                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total            3389                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.misses::cpu.data         8871                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.misses::total          8871                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.missLatency::cpu.data        53999                       # number of UpgradeReq miss ticks (Tick)
system.l2cache.UpgradeReq.missLatency::total        53999                       # number of UpgradeReq miss ticks (Tick)
system.l2cache.UpgradeReq.accesses::cpu.data        12260                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total        12260                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.missRate::cpu.data     0.723573                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.missRate::total     0.723573                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMissLatency::cpu.data     6.087138                       # average UpgradeReq miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMissLatency::total     6.087138                       # average UpgradeReq miss latency ((Tick/Count))
system.l2cache.UpgradeReq.mshrMisses::cpu.data         8871                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMisses::total         8871                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMissLatency::cpu.data    274936992                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissLatency::total    274936992                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissRate::cpu.data     0.723573                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMissRate::total     0.723573                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data 30992.784579                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMshrMissLatency::total 30992.784579                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackClean.hits::writebacks        32071                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.hits::total        32071                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.accesses::writebacks        32071                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackClean.accesses::total        32071                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks        31130                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        31130                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        31130                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        31130                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  56664497000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4019.163946                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   78098                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 62713                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.245324                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick               18460001                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks  4019.163946                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.981241                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.981241                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4089                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              57                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             617                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            3415                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024     0.998291                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               1209705                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              1209705                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56664497000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples     47630.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      2347.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     51965.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000670582500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          2756                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          2756                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               167651                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               44951                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        54317                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       47630                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      54317                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     47630                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       5                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.40                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  54317                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 47630                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    43402                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    10365                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      476                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       58                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    1639                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    1709                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    2760                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    2778                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    2763                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    2775                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    2763                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    2777                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    2766                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    2764                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    2766                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    2770                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    2764                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    2765                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    2769                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    2757                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    2759                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    2757                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         2756                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       19.688679                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      87.152329                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255           2755     99.96%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4352-4607            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           2756                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         2756                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.271408                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.236641                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.119208                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              1071     38.86%     38.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                35      1.27%     40.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              1535     55.70%     95.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                81      2.94%     98.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                32      1.16%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 1      0.04%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::37                 1      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           2756                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      320                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  3476288                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               3048320                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               61348607.75345804                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               53795942.10463034                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    56664393000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      555822.07                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       150208                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      3325760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      3046400                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 2650830.907402213197                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 58692129.571008101106                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 53762058.454343996942                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         2347                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        51970                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        47630                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     65593918                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   2625563164                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 1332027480170                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27947.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     50520.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  27966144.87                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       150208                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      3326080                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         3476288                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       150208                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       150208                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      1709440                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      1709440                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          2347                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         51970                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            54317                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        26710                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           26710                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         2650831                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        58697777                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           61348608                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      2650831                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        2650831                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     30167743                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          30167743                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     30167743                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        2650831                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       58697777                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          91516351                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 54312                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                47600                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          3190                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          3089                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          3482                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          3441                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          3280                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          3346                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          3395                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          3524                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          3400                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          3705                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         3264                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         3397                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         3580                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         3379                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         3494                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         3346                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          2873                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          2753                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          3066                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          3017                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          2906                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          2805                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          3010                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          3079                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          3067                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          3135                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         2947                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         2919                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         3124                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         2934                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         3013                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         2952                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1672807082                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              271560000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          2691157082                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 30799.95                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            49549.95                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                16503                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               39256                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             30.39                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            82.47                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        46142                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   141.294612                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    87.906819                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   224.979628                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        37164     80.54%     80.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         3974      8.61%     89.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1077      2.33%     91.49% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          573      1.24%     92.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          436      0.94%     93.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          360      0.78%     94.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          258      0.56%     95.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          201      0.44%     95.45% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         2099      4.55%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        46142                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                3475968                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             3046400                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                61.342960                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                53.762058                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.90                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.48                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.42                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                54.71                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  56664497000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        164619840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         87474750                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       190973580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      122716980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 4472735280.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   9895950120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  13425735360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    28360205910                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    500.493385                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  34709026365                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1892020000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  20063450635                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        164912580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         87634140                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       196814100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      125755020                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 4472735280.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   9847539450                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  13466502240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    28361892810                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    500.523155                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  34819704579                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1892020000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  19952772421                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  56664497000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               36384                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         26710                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean         20920                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2087                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              8888                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              17933                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             17933                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           36384                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port       167239                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total       167239                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  167239                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port      6524608                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total      6524608                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  6524608                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              63205                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    63205    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                63205                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  56664497000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           303493811                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          296418175                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         112922                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        58613                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.victimbus.transDist::ReadResp            48091                       # Transaction distribution (Count)
system.victimbus.transDist::WritebackDirty        76170                       # Transaction distribution (Count)
system.victimbus.transDist::WritebackClean       128801                       # Transaction distribution (Count)
system.victimbus.transDist::UpgradeReq          12255                       # Transaction distribution (Count)
system.victimbus.transDist::UpgradeResp         12255                       # Transaction distribution (Count)
system.victimbus.transDist::ReadExReq           30432                       # Transaction distribution (Count)
system.victimbus.transDist::ReadExResp          30432                       # Transaction distribution (Count)
system.victimbus.transDist::ReadSharedReq        48094                       # Transaction distribution (Count)
system.victimbus.pktCount_system.cpu.dcache.mem_side_port::system.victimcache.cpu_side_port       259821                       # Packet count per connected requestor and responder (Count)
system.victimbus.pktSize_system.cpu.dcache.mem_side_port::system.victimcache.cpu_side_port     10034496                       # Cumulative packet size per connected requestor and responder (Byte)
system.victimbus.snoops                        126710                       # Total snoops (Count)
system.victimbus.snoopTraffic                 8109184                       # Total snoop traffic (Byte)
system.victimbus.snoopFanout::samples          217486                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::mean           0.291991                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::stdev          0.454679                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.victimbus.snoopFanout::0                153982     70.80%     70.80% # Request fanout histogram (Count)
system.victimbus.snoopFanout::1                 63504     29.20%    100.00% # Request fanout histogram (Count)
system.victimbus.snoopFanout::overflows             0      0.00%    100.00% # Request fanout histogram (Count)
system.victimbus.snoopFanout::min_value             0                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::max_value             1                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::total            217486                       # Request fanout histogram (Count)
system.victimbus.power_state.pwrStateResidencyTicks::UNDEFINED  56664497000                       # Cumulative time (in ticks) in various power states (Tick)
system.victimbus.reqLayer0.occupancy        247324992                       # Layer occupancy (ticks) (Tick)
system.victimbus.reqLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.victimbus.respLayer0.occupancy       259939269                       # Layer occupancy (ticks) (Tick)
system.victimbus.respLayer0.utilization           0.0                       # Layer utilization (Ratio)
system.victimbus.snoopLayer0.occupancy           2000                       # Layer occupancy (ticks) (Tick)
system.victimbus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.victimbus.snoop_filter.totRequests       169051                       # Total number of requests made to the snoop filter. (Count)
system.victimbus.snoop_filter.hitSingleRequests        90529                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.victimbus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.victimbus.snoop_filter.totSnoops         63504                       # Total number of snoops made to the snoop filter. (Count)
system.victimbus.snoop_filter.hitSingleSnoops        63504                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.victimbus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.victimcache.demandHits::cpu.data         15040                       # number of demand (read+write) hits (Count)
system.victimcache.demandHits::total            15040                       # number of demand (read+write) hits (Count)
system.victimcache.overallHits::cpu.data        15040                       # number of overall hits (Count)
system.victimcache.overallHits::total           15040                       # number of overall hits (Count)
system.victimcache.demandMisses::cpu.data        63482                       # number of demand (read+write) misses (Count)
system.victimcache.demandMisses::total          63482                       # number of demand (read+write) misses (Count)
system.victimcache.overallMisses::cpu.data        63482                       # number of overall misses (Count)
system.victimcache.overallMisses::total         63482                       # number of overall misses (Count)
system.victimcache.demandMissLatency::cpu.data   6806476000                       # number of demand (read+write) miss ticks (Tick)
system.victimcache.demandMissLatency::total   6806476000                       # number of demand (read+write) miss ticks (Tick)
system.victimcache.overallMissLatency::cpu.data   6806476000                       # number of overall miss ticks (Tick)
system.victimcache.overallMissLatency::total   6806476000                       # number of overall miss ticks (Tick)
system.victimcache.demandAccesses::cpu.data        78522                       # number of demand (read+write) accesses (Count)
system.victimcache.demandAccesses::total        78522                       # number of demand (read+write) accesses (Count)
system.victimcache.overallAccesses::cpu.data        78522                       # number of overall (read+write) accesses (Count)
system.victimcache.overallAccesses::total        78522                       # number of overall (read+write) accesses (Count)
system.victimcache.demandMissRate::cpu.data     0.808461                       # miss rate for demand accesses (Ratio)
system.victimcache.demandMissRate::total     0.808461                       # miss rate for demand accesses (Ratio)
system.victimcache.overallMissRate::cpu.data     0.808461                       # miss rate for overall accesses (Ratio)
system.victimcache.overallMissRate::total     0.808461                       # miss rate for overall accesses (Ratio)
system.victimcache.demandAvgMissLatency::cpu.data 107218.991210                       # average overall miss latency ((Cycle/Count))
system.victimcache.demandAvgMissLatency::total 107218.991210                       # average overall miss latency ((Cycle/Count))
system.victimcache.overallAvgMissLatency::cpu.data 107218.991210                       # average overall miss latency ((Cycle/Count))
system.victimcache.overallAvgMissLatency::total 107218.991210                       # average overall miss latency ((Cycle/Count))
system.victimcache.blockedCycles::no_mshrs        19921                       # number of cycles access was blocked (Cycle)
system.victimcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.victimcache.blockedCauses::no_mshrs          692                       # number of times access was blocked (Count)
system.victimcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.victimcache.avgBlocked::no_mshrs     28.787572                       # average number of cycles each access was blocked ((Cycle/Count))
system.victimcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.victimcache.writebacks::writebacks       126686                       # number of writebacks (Count)
system.victimcache.writebacks::total           126686                       # number of writebacks (Count)
system.victimcache.demandMshrMisses::cpu.data        63482                       # number of demand (read+write) MSHR misses (Count)
system.victimcache.demandMshrMisses::total        63482                       # number of demand (read+write) MSHR misses (Count)
system.victimcache.overallMshrMisses::cpu.data        63482                       # number of overall MSHR misses (Count)
system.victimcache.overallMshrMisses::total        63482                       # number of overall MSHR misses (Count)
system.victimcache.demandMshrMissLatency::cpu.data   6806476000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.victimcache.demandMshrMissLatency::total   6806476000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.victimcache.overallMshrMissLatency::cpu.data   6806476000                       # number of overall MSHR miss ticks (Tick)
system.victimcache.overallMshrMissLatency::total   6806476000                       # number of overall MSHR miss ticks (Tick)
system.victimcache.demandMshrMissRate::cpu.data     0.808461                       # mshr miss ratio for demand accesses (Ratio)
system.victimcache.demandMshrMissRate::total     0.808461                       # mshr miss ratio for demand accesses (Ratio)
system.victimcache.overallMshrMissRate::cpu.data     0.808461                       # mshr miss ratio for overall accesses (Ratio)
system.victimcache.overallMshrMissRate::total     0.808461                       # mshr miss ratio for overall accesses (Ratio)
system.victimcache.demandAvgMshrMissLatency::cpu.data 107218.991210                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.demandAvgMshrMissLatency::total 107218.991210                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.overallAvgMshrMissLatency::cpu.data 107218.991210                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.overallAvgMshrMissLatency::total 107218.991210                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.replacements                 63209                       # number of replacements (Count)
system.victimcache.ReadExReq.hits::cpu.data        11468                       # number of ReadExReq hits (Count)
system.victimcache.ReadExReq.hits::total        11468                       # number of ReadExReq hits (Count)
system.victimcache.ReadExReq.misses::cpu.data        18964                       # number of ReadExReq misses (Count)
system.victimcache.ReadExReq.misses::total        18964                       # number of ReadExReq misses (Count)
system.victimcache.ReadExReq.missLatency::cpu.data   2165382000                       # number of ReadExReq miss ticks (Tick)
system.victimcache.ReadExReq.missLatency::total   2165382000                       # number of ReadExReq miss ticks (Tick)
system.victimcache.ReadExReq.accesses::cpu.data        30432                       # number of ReadExReq accesses(hits+misses) (Count)
system.victimcache.ReadExReq.accesses::total        30432                       # number of ReadExReq accesses(hits+misses) (Count)
system.victimcache.ReadExReq.missRate::cpu.data     0.623160                       # miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.missRate::total     0.623160                       # miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.avgMissLatency::cpu.data 114183.821978                       # average ReadExReq miss latency ((Tick/Count))
system.victimcache.ReadExReq.avgMissLatency::total 114183.821978                       # average ReadExReq miss latency ((Tick/Count))
system.victimcache.ReadExReq.mshrMisses::cpu.data        18964                       # number of ReadExReq MSHR misses (Count)
system.victimcache.ReadExReq.mshrMisses::total        18964                       # number of ReadExReq MSHR misses (Count)
system.victimcache.ReadExReq.mshrMissLatency::cpu.data   2165382000                       # number of ReadExReq MSHR miss ticks (Tick)
system.victimcache.ReadExReq.mshrMissLatency::total   2165382000                       # number of ReadExReq MSHR miss ticks (Tick)
system.victimcache.ReadExReq.mshrMissRate::cpu.data     0.623160                       # mshr miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.mshrMissRate::total     0.623160                       # mshr miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.avgMshrMissLatency::cpu.data 114183.821978                       # average ReadExReq mshr miss latency ((Tick/Count))
system.victimcache.ReadExReq.avgMshrMissLatency::total 114183.821978                       # average ReadExReq mshr miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.hits::cpu.data         3572                       # number of ReadSharedReq hits (Count)
system.victimcache.ReadSharedReq.hits::total         3572                       # number of ReadSharedReq hits (Count)
system.victimcache.ReadSharedReq.misses::cpu.data        44518                       # number of ReadSharedReq misses (Count)
system.victimcache.ReadSharedReq.misses::total        44518                       # number of ReadSharedReq misses (Count)
system.victimcache.ReadSharedReq.missLatency::cpu.data   4641094000                       # number of ReadSharedReq miss ticks (Tick)
system.victimcache.ReadSharedReq.missLatency::total   4641094000                       # number of ReadSharedReq miss ticks (Tick)
system.victimcache.ReadSharedReq.accesses::cpu.data        48090                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.victimcache.ReadSharedReq.accesses::total        48090                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.victimcache.ReadSharedReq.missRate::cpu.data     0.925723                       # miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.missRate::total     0.925723                       # miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.avgMissLatency::cpu.data 104252.077811                       # average ReadSharedReq miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.avgMissLatency::total 104252.077811                       # average ReadSharedReq miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.mshrMisses::cpu.data        44518                       # number of ReadSharedReq MSHR misses (Count)
system.victimcache.ReadSharedReq.mshrMisses::total        44518                       # number of ReadSharedReq MSHR misses (Count)
system.victimcache.ReadSharedReq.mshrMissLatency::cpu.data   4641094000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.victimcache.ReadSharedReq.mshrMissLatency::total   4641094000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.victimcache.ReadSharedReq.mshrMissRate::cpu.data     0.925723                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.mshrMissRate::total     0.925723                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.avgMshrMissLatency::cpu.data 104252.077811                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.avgMshrMissLatency::total 104252.077811                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.victimcache.UpgradeReq.misses::cpu.data        12255                       # number of UpgradeReq misses (Count)
system.victimcache.UpgradeReq.misses::total        12255                       # number of UpgradeReq misses (Count)
system.victimcache.UpgradeReq.accesses::cpu.data        12255                       # number of UpgradeReq accesses(hits+misses) (Count)
system.victimcache.UpgradeReq.accesses::total        12255                       # number of UpgradeReq accesses(hits+misses) (Count)
system.victimcache.UpgradeReq.missRate::cpu.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.mshrMisses::cpu.data        12255                       # number of UpgradeReq MSHR misses (Count)
system.victimcache.UpgradeReq.mshrMisses::total        12255                       # number of UpgradeReq MSHR misses (Count)
system.victimcache.UpgradeReq.mshrMissLatency::cpu.data    551253000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.victimcache.UpgradeReq.mshrMissLatency::total    551253000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.victimcache.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.avgMshrMissLatency::cpu.data 44981.884945                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.victimcache.UpgradeReq.avgMshrMissLatency::total 44981.884945                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.victimcache.WritebackClean.hits::writebacks        33242                       # number of WritebackClean hits (Count)
system.victimcache.WritebackClean.hits::total        33242                       # number of WritebackClean hits (Count)
system.victimcache.WritebackClean.accesses::writebacks        33242                       # number of WritebackClean accesses(hits+misses) (Count)
system.victimcache.WritebackClean.accesses::total        33242                       # number of WritebackClean accesses(hits+misses) (Count)
system.victimcache.WritebackDirty.hits::writebacks        45024                       # number of WritebackDirty hits (Count)
system.victimcache.WritebackDirty.hits::total        45024                       # number of WritebackDirty hits (Count)
system.victimcache.WritebackDirty.accesses::writebacks        45024                       # number of WritebackDirty accesses(hits+misses) (Count)
system.victimcache.WritebackDirty.accesses::total        45024                       # number of WritebackDirty accesses(hits+misses) (Count)
system.victimcache.power_state.pwrStateResidencyTicks::UNDEFINED  56664497000                       # Cumulative time (in ticks) in various power states (Tick)
system.victimcache.tags.tagsInUse           15.995193                       # Average ticks per tags in use ((Tick/Count))
system.victimcache.tags.totalRefs               93311                       # Total number of references to valid blocks. (Count)
system.victimcache.tags.sampledRefs             78265                       # Sample count of references to valid blocks. (Count)
system.victimcache.tags.avgRefs              1.192244                       # Average number of references to valid blocks. ((Count/Count))
system.victimcache.tags.warmupTick            3578000                       # The tick when the warmup percentage was hit. (Tick)
system.victimcache.tags.occupancies::writebacks    15.995193                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.victimcache.tags.avgOccs::writebacks     0.999700                       # Average percentage of cache occupancy ((Ratio/Tick))
system.victimcache.tags.avgOccs::total       0.999700                       # Average percentage of cache occupancy ((Ratio/Tick))
system.victimcache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.victimcache.tags.ageTaskId_1024::0           16                       # Occupied blocks per task id, per block age (Count)
system.victimcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.victimcache.tags.tagAccesses           2782953                       # Number of tag accesses (Count)
system.victimcache.tags.dataAccesses          2782953                       # Number of data accesses (Count)
system.victimcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56664497000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
