{
  "board": {
    "active_layer": 2,
    "active_layer_preset": "",
    "auto_track_width": true,
    "hidden_netclasses": [],
    "hidden_nets": [
      "Net-(U6-IN-)",
      "/Phase_detection/OP_AMP_OUT",
      "Net-(C2-Pad2)",
      "/Pedestals/SIGNAL1",
      "GND",
      "Net-(C3-Pad1)",
      "Net-(U7-SDI)",
      "+1V2",
      "+2V5",
      "/Biases,Thresh/discthresh1_postrc",
      "/Biases,Thresh/discthresh2_postrc",
      "/Biases,Thresh/discthresh3_postrc",
      "/Biases,Thresh/discthresh4_postrc",
      "/Biases,Thresh/discthresh5_postrc",
      "/Biases,Thresh/discthresh6_postrc",
      "/Biases,Thresh/discthresh7_postrc",
      "/Biases,Thresh/discthresh8_postrc",
      "/Biases,Thresh/readbias1_postrc",
      "/Biases,Thresh/readbias2_postrc",
      "/Biases,Thresh/wbufbias_postrc",
      "/Biases,Thresh/discbias_postrc",
      "Net-(C20-Pad2)",
      "/Pedestals/SIGNAL2",
      "Net-(C21-Pad1)",
      "Net-(C22-Pad2)",
      "/Pedestals/SIGNAL3",
      "Net-(C23-Pad1)",
      "/Pedestals/SIGNAL4",
      "Net-(C24-Pad2)",
      "Net-(C25-Pad1)",
      "/Pedestals/SIGNAL5",
      "Net-(C26-Pad2)",
      "Net-(C27-Pad1)",
      "Net-(C28-Pad2)",
      "/Pedestals/SIGNAL6",
      "Net-(C29-Pad1)",
      "/Pedestals/SIGNAL7",
      "Net-(C30-Pad2)",
      "Net-(C31-Pad1)",
      "Net-(C32-Pad2)",
      "/Pedestals/SIGNAL8",
      "Net-(C33-Pad1)",
      "Net-(U1-VOUT)",
      "Net-(IC1--IN)",
      "ADC2_Out-",
      "Net-(IC1-+IN)",
      "ADC2_Out+",
      "/ADC_Buffer/V_OCM",
      "/ADC_Buffer/VDD33",
      "ADC3_Out-",
      "Net-(IC2--IN)",
      "Net-(IC2-+IN)",
      "ADC3_Out+",
      "Net-(IC3--IN)",
      "ADC4_Out-",
      "Net-(IC3-+IN)",
      "ADC4_Out+",
      "/ADC_Buffer2/V_OCM",
      "/ADC_Buffer2/VDD33",
      "ADC5_Out-",
      "Net-(IC5--IN)",
      "ADC5_Out+",
      "Net-(IC5-+IN)",
      "Net-(IC6--IN)",
      "ADC6_Out-",
      "Net-(IC6-+IN)",
      "ADC6_Out+",
      "ADC1_Out-",
      "Net-(IC4--IN)",
      "/ADC_Buffer3/V_OCM",
      "Net-(IC4-+IN)",
      "ADC1_Out+",
      "/ADC_Buffer3/VDD33",
      "ADC7_Out-",
      "Net-(IC7--IN)",
      "Net-(IC7-+IN)",
      "ADC7_Out+",
      "ADC8_Out-",
      "Net-(IC8--IN)",
      "ADC8_Out+",
      "Net-(IC8-+IN)",
      "POCI",
      "TRIGGERIN",
      "Disc_Thresh1",
      "Disc_Thresh8",
      "Disc_Thresh3",
      "Disc_Thresh5",
      "DISCBIAS",
      "READBIAS2",
      "rst",
      "TRIGGEROUT",
      "Disc_Thresh7",
      "READBIAS1",
      "WBUFBIAS",
      "PSEC5_CLK_OUT",
      "PICO",
      "Disc_Thresh4",
      "ReadClk",
      "SPIclk",
      "Disc_Thresh2",
      "Disc_Thresh6",
      "Net-(J2-In)",
      "Net-(J3-In)",
      "Net-(J4-In)",
      "Net-(J5-In)",
      "Net-(J6-In)",
      "Net-(J7-In)",
      "Net-(J8-In)",
      "V_ped1",
      "ADC_SDO",
      "VDD33",
      "SYNC_N",
      "VDD",
      "V_ped6",
      "DAC_V_IN",
      "VDD25",
      "VDD18",
      "DAC_SCLK",
      "VDD50",
      "V_ped4",
      "V_ped2",
      "ADC_SCK",
      "V_ped7",
      "ADC_CNV?",
      "V_ped8",
      "V_ped3",
      "V_ped5",
      "Net-(J11-In)",
      "Net-(U5-U)",
      "/ADC_Buffer/ADC2_In",
      "/Phase_detection/To FPGA***",
      "/ADC_Buffer/ADC3_In",
      "/ADC_Buffer2/ADC4_In",
      "/ADC_Buffer/ADC1_In",
      "/ADC_Buffer2/ADC5_In",
      "/ADC_Buffer3/ADC6_In",
      "/ADC_Buffer3/ADC7_In",
      "/ADC_Buffer3/ADC8_In",
      "DAC_V_OUT",
      "/Phase_detection/PSEC5_CLK_OUT",
      "/Phase_detection/CLK_OUT"
    ],
    "high_contrast_mode": 0,
    "net_color_mode": 1,
    "opacity": {
      "images": 0.6,
      "pads": 1.0,
      "tracks": 1.0,
      "vias": 1.0,
      "zones": 0.6
    },
    "selection_filter": {
      "dimensions": true,
      "footprints": true,
      "graphics": true,
      "keepouts": true,
      "lockedItems": false,
      "otherItems": true,
      "pads": true,
      "text": true,
      "tracks": true,
      "vias": true,
      "zones": true
    },
    "visible_items": [
      0,
      1,
      2,
      3,
      4,
      5,
      8,
      9,
      10,
      11,
      12,
      13,
      15,
      16,
      17,
      18,
      19,
      20,
      21,
      22,
      23,
      24,
      25,
      26,
      27,
      28,
      29,
      30,
      32,
      33,
      34,
      35,
      36,
      39,
      40
    ],
    "visible_layers": "0001000_80000007",
    "zone_display_mode": 0
  },
  "git": {
    "repo_password": "",
    "repo_type": "",
    "repo_username": "",
    "ssh_key": ""
  },
  "meta": {
    "filename": "PSEC5_Board.kicad_prl",
    "version": 3
  },
  "project": {
    "files": []
  }
}
