<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\src\bios_msx2p_nologo_int.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\src\gowin\clk_108p.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\src\impulse.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\src\memory.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\src\pinfilter.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\src\rtc.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\src\subrom_msx2p.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\clockdiv.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\gowin\clk_135.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\hdmi\audio_clock_regeneration_packet.sv<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\hdmi\audio_info_frame.sv<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\hdmi\audio_sample_packet.sv<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\hdmi\auxiliary_video_information_info_frame.sv<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\hdmi\hdmi.sv<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\hdmi\packet_assembler.sv<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\hdmi\packet_picker.sv<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\hdmi\serializer.sv<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\hdmi\source_product_description_info_frame.sv<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\hdmi\tmds_channel.sv<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\memory_controller.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\sdram.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\v9958_top.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\top.v<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\T80A\t80.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\T80A\t80_alu.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\T80A\t80_mcode.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\T80A\t80_pack.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\T80A\t80_reg.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\T80A\t80a.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\ram.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\vdp\vdp.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\vdp\vdp_colordec.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\vdp\vdp_command.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\vdp\vdp_doublebuf.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\vdp\vdp_graphic123m.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\vdp\vdp_graphic4567.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\vdp\vdp_hvcounter.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\vdp\vdp_interrupt.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\vdp\vdp_linebuf.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\vdp\vdp_ntsc_pal.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\vdp\vdp_package.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\vdp\vdp_register.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\vdp\vdp_spinforam.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\vdp\vdp_sprite.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\vdp\vdp_ssg.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\vdp\vdp_text12.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\vdp\vdp_vga.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\vdp\vdp_wait_control.vhd<br>
D:\datos\proyectos\43_Tang_Nano_20k\58_Z80_v9958_bios_goauld_low_weight\tn_vdp_v3_v9958\src\vdp\vencode.vhd<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Apr  9 16:59:53 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 260.500MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 260.500MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.671s, Elapsed time = 0h 0m 0.669s, Peak memory usage = 260.500MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 260.500MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 260.500MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.046s, Peak memory usage = 260.500MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.056s, Peak memory usage = 260.500MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.053s, Peak memory usage = 260.500MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 260.500MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.25s, Elapsed time = 0h 0m 0.247s, Peak memory usage = 260.500MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.312s, Elapsed time = 0h 0m 0.283s, Peak memory usage = 260.500MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 35s, Elapsed time = 0h 0m 35s, Peak memory usage = 260.684MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.656s, Elapsed time = 0h 0m 0.671s, Peak memory usage = 260.684MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.656s, Elapsed time = 0h 0m 0.639s, Peak memory usage = 260.684MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 43s, Elapsed time = 0h 0m 43s, Peak memory usage = 260.684MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>40</td>
</tr>
<tr>
<td class="label"><b>Embedded Port </b></td>
<td>55</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>94</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>39</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>40</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspBUFG</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>2750</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>294</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>622</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>29</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>159</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>449</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>86</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>139</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>930</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDL</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>5683</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>547</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2022</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>3114</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>477</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>477</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>20</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>48</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>48</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>31</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>25</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>6352(5731 LUT, 477 ALU, 24 RAM16) / 20736</td>
<td>31%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>2750 / 15915</td>
<td>18%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>16 / 15915</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>2734 / 15915</td>
<td>18%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>31 / 46</td>
<td>68%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>ex_clk_27m_d</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>buf1/I </td>
</tr>
<tr>
<td>ex_clk_27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>ex_clk_27m_ibuf/I </td>
</tr>
<tr>
<td>vdp4/clk_bufg_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>vdp4/clk_bufg_inst/I </td>
</tr>
<tr>
<td>vdp4/clk_135_bufg_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>vdp4/clk_135_bufg_inst/I </td>
</tr>
<tr>
<td>vdp4/clk_audio_bufg_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>vdp4/clk_audio_bufg_inst/I </td>
</tr>
<tr>
<td>vdp4/clk_w</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>vdp4/clk_bufg_inst/O </td>
</tr>
<tr>
<td>vdp4/clk_audio_w</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>vdp4/clk_audio_bufg_inst/O </td>
</tr>
<tr>
<td>vdp4/u_v9958/U_SSG/VideoDLClk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q </td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>9.259</td>
<td>108.0</td>
<td>0.000</td>
<td>4.630</td>
<td>ex_clk_27m_ibuf/I</td>
<td>ex_clk_27m</td>
<td>clk_main/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.259</td>
<td>108.0</td>
<td>4.630</td>
<td>0.000</td>
<td>ex_clk_27m_ibuf/I</td>
<td>ex_clk_27m</td>
<td>clk_main/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>18.519</td>
<td>54.0</td>
<td>0.000</td>
<td>9.259</td>
<td>ex_clk_27m_ibuf/I</td>
<td>ex_clk_27m</td>
<td>clk_main/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>27.778</td>
<td>36.0</td>
<td>0.000</td>
<td>13.889</td>
<td>ex_clk_27m_ibuf/I</td>
<td>ex_clk_27m</td>
<td>clk_main/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.0</td>
<td>0.000</td>
<td>3.704</td>
<td>buf1/I</td>
<td>ex_clk_27m_d</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.0</td>
<td>0.000</td>
<td>3.704</td>
<td>buf1/I</td>
<td>ex_clk_27m_d</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>14.815</td>
<td>67.5</td>
<td>0.000</td>
<td>7.407</td>
<td>buf1/I</td>
<td>ex_clk_27m_d</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>22.222</td>
<td>45.0</td>
<td>0.000</td>
<td>11.111</td>
<td>buf1/I</td>
<td>ex_clk_27m_d</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>ex_clk_27m</td>
<td>27.000(MHz)</td>
<td>157.654(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>vdp4/clk_w</td>
<td>100.000(MHz)</td>
<td>72.056(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>vdp4/clk_audio_w</td>
<td>100.000(MHz)</td>
<td>407.000(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk</td>
<td>108.000(MHz)</td>
<td>48.482(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/BusB_0_s55</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/F_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu1/u0/BusB_0_s55/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>cpu1/u0/BusB_0_s55/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s9/I1</td>
</tr>
<tr>
<td>2.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>3.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>3.624</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>4.141</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>4.615</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>5.068</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>5.542</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n2223_s23/I2</td>
</tr>
<tr>
<td>5.995</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n2223_s23/F</td>
</tr>
<tr>
<td>6.469</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n2223_s21/I0</td>
</tr>
<tr>
<td>6.572</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n2223_s21/O</td>
</tr>
<tr>
<td>7.046</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/BusB_0_s328/I1</td>
</tr>
<tr>
<td>7.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/BusB_0_s328/F</td>
</tr>
<tr>
<td>8.075</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/BusB_0_s320/I2</td>
</tr>
<tr>
<td>8.528</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>cpu1/u0/BusB_0_s320/F</td>
</tr>
<tr>
<td>9.002</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/BusB_0_s334/I2</td>
</tr>
<tr>
<td>9.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu1/u0/BusB_0_s334/F</td>
</tr>
<tr>
<td>9.929</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>10.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>10.958</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>11.528</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>11.528</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>11.563</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>11.563</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>11.598</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>11.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>11.633</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>11.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>11.669</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>11.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>11.704</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>11.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>11.739</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>12.213</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1475_s17/I1</td>
</tr>
<tr>
<td>12.768</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/n1475_s17/F</td>
</tr>
<tr>
<td>13.242</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1847_s16/I2</td>
</tr>
<tr>
<td>13.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1847_s16/F</td>
</tr>
<tr>
<td>14.169</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1847_s14/I2</td>
</tr>
<tr>
<td>14.622</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1847_s14/F</td>
</tr>
<tr>
<td>15.096</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1847_s12/I2</td>
</tr>
<tr>
<td>15.549</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1847_s12/F</td>
</tr>
<tr>
<td>16.023</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1847_s5/I3</td>
</tr>
<tr>
<td>16.394</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1847_s5/F</td>
</tr>
<tr>
<td>16.868</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1847_s1/I2</td>
</tr>
<tr>
<td>17.321</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/n1847_s1/F</td>
</tr>
<tr>
<td>17.795</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1356_s53/I2</td>
</tr>
<tr>
<td>18.248</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1356_s53/F</td>
</tr>
<tr>
<td>18.722</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1356_s1/I1</td>
</tr>
<tr>
<td>19.277</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1356_s1/F</td>
</tr>
<tr>
<td>19.751</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/F_6_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.759</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.119</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu1/u0/F_6_s0/CLK</td>
</tr>
<tr>
<td>10.084</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu1/u0/F_6_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.179, 48.590%; route: 9.480, 50.182%; tC2Q: 0.232, 1.228%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/BusB_0_s55</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu1/u0/BusB_0_s55/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>cpu1/u0/BusB_0_s55/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s9/I1</td>
</tr>
<tr>
<td>2.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>3.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>3.624</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>4.141</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>4.615</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>5.068</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>5.542</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n2223_s23/I2</td>
</tr>
<tr>
<td>5.995</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n2223_s23/F</td>
</tr>
<tr>
<td>6.469</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n2223_s21/I0</td>
</tr>
<tr>
<td>6.572</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n2223_s21/O</td>
</tr>
<tr>
<td>7.046</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/BusB_0_s328/I1</td>
</tr>
<tr>
<td>7.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/BusB_0_s328/F</td>
</tr>
<tr>
<td>8.075</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/BusB_0_s320/I2</td>
</tr>
<tr>
<td>8.528</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>cpu1/u0/BusB_0_s320/F</td>
</tr>
<tr>
<td>9.002</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/BusB_0_s334/I2</td>
</tr>
<tr>
<td>9.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu1/u0/BusB_0_s334/F</td>
</tr>
<tr>
<td>9.929</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>10.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>10.958</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>11.528</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>11.528</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>11.563</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>11.563</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>11.598</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>11.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>11.633</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>11.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>12.103</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>12.577</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1478_s20/I3</td>
</tr>
<tr>
<td>12.948</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1478_s20/F</td>
</tr>
<tr>
<td>13.422</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1478_s9/I3</td>
</tr>
<tr>
<td>13.793</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu1/u0/n1478_s9/F</td>
</tr>
<tr>
<td>14.267</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1478_s7/I0</td>
</tr>
<tr>
<td>14.784</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/n1478_s7/F</td>
</tr>
<tr>
<td>15.258</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1470_s5/I1</td>
</tr>
<tr>
<td>15.813</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1470_s5/F</td>
</tr>
<tr>
<td>16.287</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1470_s4/I1</td>
</tr>
<tr>
<td>16.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>cpu1/u0/n1470_s4/F</td>
</tr>
<tr>
<td>17.316</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/RegDIL_4_s2/I0</td>
</tr>
<tr>
<td>17.833</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/RegDIL_4_s2/F</td>
</tr>
<tr>
<td>18.307</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/RegDIL_4_s0/I1</td>
</tr>
<tr>
<td>18.862</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu1/u0/RegDIL_4_s0/F</td>
</tr>
<tr>
<td>19.336</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1/DI[0]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.759</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.119</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>10.084</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.239, 50.001%; route: 9.006, 48.743%; tC2Q: 0.232, 1.256%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/BusB_0_s55</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu1/u0/BusB_0_s55/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>cpu1/u0/BusB_0_s55/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s9/I1</td>
</tr>
<tr>
<td>2.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>3.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>3.624</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>4.141</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>4.615</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>5.068</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>5.542</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n2223_s23/I2</td>
</tr>
<tr>
<td>5.995</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n2223_s23/F</td>
</tr>
<tr>
<td>6.469</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n2223_s21/I0</td>
</tr>
<tr>
<td>6.572</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n2223_s21/O</td>
</tr>
<tr>
<td>7.046</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/BusB_0_s328/I1</td>
</tr>
<tr>
<td>7.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/BusB_0_s328/F</td>
</tr>
<tr>
<td>8.075</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/BusB_0_s320/I2</td>
</tr>
<tr>
<td>8.528</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>cpu1/u0/BusB_0_s320/F</td>
</tr>
<tr>
<td>9.002</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/BusB_0_s334/I2</td>
</tr>
<tr>
<td>9.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu1/u0/BusB_0_s334/F</td>
</tr>
<tr>
<td>9.929</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>10.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>10.958</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>11.528</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>11.528</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>11.563</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>11.563</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>11.598</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>11.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>11.633</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>11.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>12.103</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>12.577</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1478_s20/I3</td>
</tr>
<tr>
<td>12.948</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1478_s20/F</td>
</tr>
<tr>
<td>13.422</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1478_s9/I3</td>
</tr>
<tr>
<td>13.793</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu1/u0/n1478_s9/F</td>
</tr>
<tr>
<td>14.267</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1478_s7/I0</td>
</tr>
<tr>
<td>14.784</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/n1478_s7/F</td>
</tr>
<tr>
<td>15.258</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1470_s5/I1</td>
</tr>
<tr>
<td>15.813</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1470_s5/F</td>
</tr>
<tr>
<td>16.287</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1470_s4/I1</td>
</tr>
<tr>
<td>16.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>cpu1/u0/n1470_s4/F</td>
</tr>
<tr>
<td>17.316</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/RegDIH_4_s2/I0</td>
</tr>
<tr>
<td>17.833</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/RegDIH_4_s2/F</td>
</tr>
<tr>
<td>18.307</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/RegDIH_4_s0/I1</td>
</tr>
<tr>
<td>18.862</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu1/u0/RegDIH_4_s0/F</td>
</tr>
<tr>
<td>19.336</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1/DI[0]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.759</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.119</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>10.084</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.239, 50.001%; route: 9.006, 48.743%; tC2Q: 0.232, 1.256%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/BusB_0_s55</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu1/u0/BusB_0_s55/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>cpu1/u0/BusB_0_s55/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s9/I1</td>
</tr>
<tr>
<td>2.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>3.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>3.624</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>4.141</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>4.615</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>5.068</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>5.542</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n2223_s23/I2</td>
</tr>
<tr>
<td>5.995</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n2223_s23/F</td>
</tr>
<tr>
<td>6.469</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n2223_s21/I0</td>
</tr>
<tr>
<td>6.572</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n2223_s21/O</td>
</tr>
<tr>
<td>7.046</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/BusB_0_s328/I1</td>
</tr>
<tr>
<td>7.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/BusB_0_s328/F</td>
</tr>
<tr>
<td>8.075</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/BusB_0_s320/I2</td>
</tr>
<tr>
<td>8.528</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>cpu1/u0/BusB_0_s320/F</td>
</tr>
<tr>
<td>9.002</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/BusB_0_s334/I2</td>
</tr>
<tr>
<td>9.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu1/u0/BusB_0_s334/F</td>
</tr>
<tr>
<td>9.929</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>10.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>10.958</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>11.528</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>11.528</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>11.563</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>11.563</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>11.598</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>11.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>11.633</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>11.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>12.103</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>12.577</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1478_s20/I3</td>
</tr>
<tr>
<td>12.948</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1478_s20/F</td>
</tr>
<tr>
<td>13.422</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1478_s9/I3</td>
</tr>
<tr>
<td>13.793</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu1/u0/n1478_s9/F</td>
</tr>
<tr>
<td>14.267</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1478_s7/I0</td>
</tr>
<tr>
<td>14.784</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/n1478_s7/F</td>
</tr>
<tr>
<td>15.258</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1470_s5/I1</td>
</tr>
<tr>
<td>15.813</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1470_s5/F</td>
</tr>
<tr>
<td>16.287</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1470_s4/I1</td>
</tr>
<tr>
<td>16.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>cpu1/u0/n1470_s4/F</td>
</tr>
<tr>
<td>17.316</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/RegDIL_4_s2/I0</td>
</tr>
<tr>
<td>17.833</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/RegDIL_4_s2/F</td>
</tr>
<tr>
<td>18.307</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/RegDIL_4_s0/I1</td>
</tr>
<tr>
<td>18.862</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu1/u0/RegDIL_4_s0/F</td>
</tr>
<tr>
<td>19.336</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s0/DI[0]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.759</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.119</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s0/CLK</td>
</tr>
<tr>
<td>10.084</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.239, 50.001%; route: 9.006, 48.743%; tC2Q: 0.232, 1.256%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/BusB_0_s55</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu1/u0/BusB_0_s55/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>cpu1/u0/BusB_0_s55/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s9/I1</td>
</tr>
<tr>
<td>2.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>3.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>3.624</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>4.141</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>4.615</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>5.068</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>5.542</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n2223_s23/I2</td>
</tr>
<tr>
<td>5.995</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n2223_s23/F</td>
</tr>
<tr>
<td>6.469</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n2223_s21/I0</td>
</tr>
<tr>
<td>6.572</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n2223_s21/O</td>
</tr>
<tr>
<td>7.046</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/BusB_0_s328/I1</td>
</tr>
<tr>
<td>7.601</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/BusB_0_s328/F</td>
</tr>
<tr>
<td>8.075</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/BusB_0_s320/I2</td>
</tr>
<tr>
<td>8.528</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>cpu1/u0/BusB_0_s320/F</td>
</tr>
<tr>
<td>9.002</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/BusB_0_s334/I2</td>
</tr>
<tr>
<td>9.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu1/u0/BusB_0_s334/F</td>
</tr>
<tr>
<td>9.929</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>10.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>10.958</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>11.528</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>11.528</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>11.563</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>11.563</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>11.598</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>11.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>11.633</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>11.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>12.103</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>12.577</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1478_s20/I3</td>
</tr>
<tr>
<td>12.948</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1478_s20/F</td>
</tr>
<tr>
<td>13.422</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1478_s9/I3</td>
</tr>
<tr>
<td>13.793</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu1/u0/n1478_s9/F</td>
</tr>
<tr>
<td>14.267</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1478_s7/I0</td>
</tr>
<tr>
<td>14.784</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/u0/n1478_s7/F</td>
</tr>
<tr>
<td>15.258</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1470_s5/I1</td>
</tr>
<tr>
<td>15.813</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1470_s5/F</td>
</tr>
<tr>
<td>16.287</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/n1470_s4/I1</td>
</tr>
<tr>
<td>16.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>cpu1/u0/n1470_s4/F</td>
</tr>
<tr>
<td>17.316</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/RegDIH_4_s2/I0</td>
</tr>
<tr>
<td>17.833</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/RegDIH_4_s2/F</td>
</tr>
<tr>
<td>18.307</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/RegDIH_4_s0/I1</td>
</tr>
<tr>
<td>18.862</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu1/u0/RegDIH_4_s0/F</td>
</tr>
<tr>
<td>19.336</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s0/DI[0]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_main/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.759</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>825</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.119</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>10.084</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.239, 50.001%; route: 9.006, 48.743%; tC2Q: 0.232, 1.256%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
