

================================================================
== Vitis HLS Report for 'avg'
================================================================
* Date:           Sun Jun  9 03:51:14 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m42
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.909 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   819202|   819202|  8.192 ms|  8.192 ms|  819203|  819203|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- ROW_COL  |   819200|   819200|         3|          2|          1|  409600|       yes|
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     407|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     -|      43|      42|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     118|    -|
|Register         |        -|     -|     102|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     145|     567|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+----+----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------+---------------+---------+----+----+----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  43|  42|    0|
    +-----------------+---------------+---------+----+----+----+-----+
    |Total            |               |        0|   0|  43|  42|    0|
    +-----------------+---------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln22_fu_221_p2                 |         +|   0|  0|  26|          19|           1|
    |add_ln24_fu_424_p2                 |         +|   0|  0|  17|          10|           1|
    |add_ln455_1_fu_338_p2              |         +|   0|  0|  18|          19|          19|
    |add_ln455_2_fu_386_p2              |         +|   0|  0|  18|          19|          19|
    |add_ln455_3_fu_396_p2              |         +|   0|  0|  18|          19|          19|
    |add_ln455_4_fu_407_p2              |         +|   0|  0|  18|          19|          19|
    |add_ln455_5_fu_418_p2              |         +|   0|  0|  18|          19|          19|
    |add_ln455_fu_272_p2                |         +|   0|  0|  18|          19|          19|
    |add_ln7_fu_187_p2                  |         +|   0|  0|  17|          10|           2|
    |empty_fu_167_p2                    |         +|   0|  0|  18|          11|           2|
    |indvars_iv_next175_fu_173_p2       |         +|   0|  0|  17|          10|           1|
    |indvars_iv_next175_mid1_fu_288_p2  |         +|   0|  0|  17|          10|           2|
    |p_mid1_fu_282_p2                   |         +|   0|  0|  18|          11|           2|
    |ret_V_1_fu_473_p2                  |         +|   0|  0|  18|          10|          10|
    |ret_V_fu_463_p2                    |         +|   0|  0|  18|          10|          10|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_condition_186                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln22_fu_215_p2                |      icmp|   0|  0|  14|          19|          18|
    |icmp_ln24_fu_230_p2                |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln9_1_fu_344_p2               |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln9_fu_201_p2                 |      icmp|   0|  0|  11|          10|          10|
    |select_ln22_1_fu_244_p3            |    select|   0|  0|  10|           1|          10|
    |select_ln22_2_fu_310_p3            |    select|   0|  0|  10|           1|          10|
    |select_ln22_3_fu_358_p3            |    select|   0|  0|  10|           1|          10|
    |select_ln22_fu_236_p3              |    select|   0|  0|  10|           1|           1|
    |select_ln7_fu_302_p3               |    select|   0|  0|  10|           1|           1|
    |select_ln9_fu_350_p3               |    select|   0|  0|  10|           1|          10|
    |tmp_6_fu_207_p3                    |    select|   0|  0|  10|           1|          10|
    |tmp_fu_193_p3                      |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 407|         275|         250|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load               |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   19|         38|
    |ap_sig_allocacmp_r_1                  |   9|          2|   10|         20|
    |c_fu_84                               |   9|          2|   10|         20|
    |din_Addr_A_orig                       |  14|          3|   32|         96|
    |indvar_flatten_fu_92                  |   9|          2|   19|         38|
    |r_fu_88                               |   9|          2|   10|         20|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 118|         26|  115|        263|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln455_5_reg_530          |  19|   0|   19|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_rst_n_inv                 |   1|   0|    1|          0|
    |ap_rst_reg_1                 |   1|   0|    1|          0|
    |ap_rst_reg_2                 |   1|   0|    1|          0|
    |c_fu_84                      |  10|   0|   10|          0|
    |icmp_ln22_reg_511            |   1|   0|    1|          0|
    |indvar_flatten_fu_92         |  19|   0|   19|          0|
    |r_fu_88                      |  10|   0|   10|          0|
    |tmp_13_reg_540               |   8|   0|    8|          0|
    |tmp_14_reg_545               |   8|   0|    8|          0|
    |zext_ln455_5_reg_520         |  19|   0|   64|         45|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 102|   0|  147|         45|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|           avg|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|           avg|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|           avg|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|           avg|  return value|
|din_Addr_A             |  out|   32|           bram|           din|         array|
|din_EN_A               |  out|    1|           bram|           din|         array|
|din_WEN_A              |  out|    1|           bram|           din|         array|
|din_Din_A              |  out|    8|           bram|           din|         array|
|din_Dout_A             |   in|    8|           bram|           din|         array|
|din_Clk_A              |  out|    1|           bram|           din|         array|
|din_Rst_A              |  out|    1|           bram|           din|         array|
|din_Addr_B             |  out|   32|           bram|           din|         array|
|din_EN_B               |  out|    1|           bram|           din|         array|
|din_WEN_B              |  out|    1|           bram|           din|         array|
|din_Din_B              |  out|    8|           bram|           din|         array|
|din_Dout_B             |   in|    8|           bram|           din|         array|
|din_Clk_B              |  out|    1|           bram|           din|         array|
|din_Rst_B              |  out|    1|           bram|           din|         array|
|dout_Addr_A            |  out|   32|           bram|          dout|         array|
|dout_EN_A              |  out|    1|           bram|          dout|         array|
|dout_WEN_A             |  out|    1|           bram|          dout|         array|
|dout_Din_A             |  out|    8|           bram|          dout|         array|
|dout_Dout_A            |   in|    8|           bram|          dout|         array|
|dout_Clk_A             |  out|    1|           bram|          dout|         array|
|dout_Rst_A             |  out|    1|           bram|          dout|         array|
+-----------------------+-----+-----+---------------+--------------+--------------+

