$date
	Sun Oct 23 00:57:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#660064
b10000 !
1"
#660066
b10000 &
b10000 %
1$
#660067
0"
#660070
b1000 &
b1000 %
#660074
b100 &
b100 %
#660078
b10 &
b10 %
#660082
b1 &
b1 %
1#
#660086
b0 &
0#
b0 %
0$
#1673233
b1000 !
1"
#1673234
b1000 &
b1000 %
1$
#1673235
0"
#1673238
b100 &
b100 %
#1673242
b10 &
b10 %
#1673246
b1 &
1#
b1 %
#1673250
b0 &
b0 %
0#
0$
#2591119
b11010 !
1"
#2591122
b11010 &
b11010 %
1$
#2591123
0"
#2591126
b1101 &
b1101 %
#2591130
b101000 &
b101000 %
#2591134
b10100 &
b10100 %
#2591138
b1010 &
b1010 %
#2591142
b101 &
b101 %
#2591146
b10000 &
b10000 %
#2591150
b1000 &
b1000 %
#2591154
b100 &
b100 %
#2591158
b10 &
b10 %
#2591162
b1 &
b1 %
1#
#2591166
b0 &
0#
b0 %
0$
#4500012
