Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: spi_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "spi_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "spi_top"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : spi_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\a_Max\max_xilinx\max\flash_ID_read\rtl\spi_master.v" into library work
Parsing module <spi_master>.
Analyzing Verilog file "F:\a_Max\max_xilinx\max\flash_ID_read\rtl\spi_config.v" into library work
Parsing module <spi_config>.
Analyzing Verilog file "F:\a_Max\max_xilinx\max\flash_ID_read\rtl\spi_top.v" into library work
Parsing module <spi_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <spi_top>.

Elaborating module <spi_config>.

Elaborating module <spi_master>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <spi_top>.
    Related source file is "F:\a_Max\max_xilinx\max\flash_ID_read\rtl\spi_top.v".
    Summary:
	no macro.
Unit <spi_top> synthesized.

Synthesizing Unit <spi_config>.
    Related source file is "F:\a_Max\max_xilinx\max\flash_ID_read\rtl\spi_config.v".
        mode = 2'b11
        spi_cnt = 2'b11
WARNING:Xst:647 - Input <spi_rdata<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_rdata<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 19-bit register for signal <cmd_cnt>.
    Found 19-bit register for signal <spi_wait_cnt>.
    Found 19-bit register for signal <ic_wait_cnt>.
    Found 3-bit register for signal <flow_cnt>.
    Found 16-bit register for signal <spi_sdata>.
    Found 8-bit register for signal <flash_ID>.
    Found 1-bit register for signal <spi_en>.
    Found 1-bit register for signal <ID_flag>.
    Found 19-bit adder for signal <ic_wait_cnt[18]_GND_2_o_add_2_OUT> created at line 56.
    Found 19-bit adder for signal <cmd_cnt[18]_GND_2_o_add_6_OUT> created at line 68.
    Found 19-bit adder for signal <spi_wait_cnt[18]_GND_2_o_add_12_OUT> created at line 86.
    Found 3-bit adder for signal <flow_cnt[2]_GND_2_o_add_17_OUT> created at line 108.
    Found 3-bit 4-to-1 multiplexer for signal <_n0098> created at line 104.
    Found 19-bit comparator greater for signal <n0001> created at line 55
    Found 19-bit comparator lessequal for signal <n0010> created at line 85
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  86 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <spi_config> synthesized.

Synthesizing Unit <spi_master>.
    Related source file is "F:\a_Max\max_xilinx\max\flash_ID_read\rtl\spi_master.v".
        H_DIV_CYC = 5'b11001
    Found 1-bit register for signal <spi_csn>.
    Found 16-bit register for signal <shift_buf>.
    Found 16-bit register for signal <spi_rdata>.
    Found 5-bit register for signal <shift_cnt>.
    Found 5-bit register for signal <div_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <clk_p>.
    Found 1-bit register for signal <spi_negedge>.
    Found 1-bit register for signal <spi_posedge>.
    Found 1-bit register for signal <idle_done>.
    Found 1-bit register for signal <spi_w_r_done>.
    Found 1-bit register for signal <spi_clk>.
    Found 1-bit register for signal <spi_mosi>.
    Found 1-bit register for signal <spi_done>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst_n (negative)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <div_cnt[4]_GND_3_o_add_2_OUT> created at line 72.
    Found 5-bit adder for signal <shift_cnt[4]_GND_3_o_add_59_OUT> created at line 240.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <spi_master> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 19-bit adder                                          : 3
 3-bit adder                                           : 1
 5-bit adder                                           : 2
# Registers                                            : 21
 1-bit register                                        : 11
 16-bit register                                       : 3
 19-bit register                                       : 3
 3-bit register                                        : 1
 5-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 2
 19-bit comparator greater                             : 1
 19-bit comparator lessequal                           : 1
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 3
 16-bit 2-to-1 multiplexer                             : 7
 19-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 4
 3-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <spi_rdata_0> of sequential type is unconnected in block <spi_master_inst>.
WARNING:Xst:2677 - Node <spi_rdata_8> of sequential type is unconnected in block <spi_master_inst>.
WARNING:Xst:2677 - Node <spi_rdata_9> of sequential type is unconnected in block <spi_master_inst>.
WARNING:Xst:2677 - Node <spi_rdata_10> of sequential type is unconnected in block <spi_master_inst>.
WARNING:Xst:2677 - Node <spi_rdata_11> of sequential type is unconnected in block <spi_master_inst>.
WARNING:Xst:2677 - Node <spi_rdata_12> of sequential type is unconnected in block <spi_master_inst>.
WARNING:Xst:2677 - Node <spi_rdata_13> of sequential type is unconnected in block <spi_master_inst>.
WARNING:Xst:2677 - Node <spi_rdata_14> of sequential type is unconnected in block <spi_master_inst>.
WARNING:Xst:2677 - Node <spi_rdata_15> of sequential type is unconnected in block <spi_master_inst>.

Synthesizing (advanced) Unit <spi_config>.
The following registers are absorbed into counter <cmd_cnt>: 1 register on signal <cmd_cnt>.
The following registers are absorbed into counter <ic_wait_cnt>: 1 register on signal <ic_wait_cnt>.
Unit <spi_config> synthesized (advanced).

Synthesizing (advanced) Unit <spi_master>.
The following registers are absorbed into counter <div_cnt>: 1 register on signal <div_cnt>.
The following registers are absorbed into counter <shift_cnt>: 1 register on signal <shift_cnt>.
Unit <spi_master> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 19-bit adder                                          : 1
 3-bit adder                                           : 1
# Counters                                             : 4
 19-bit up counter                                     : 2
 5-bit up counter                                      : 2
# Registers                                            : 89
 Flip-Flops                                            : 89
# Comparators                                          : 2
 19-bit comparator greater                             : 1
 19-bit comparator lessequal                           : 1
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 7
 19-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 4
 3-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <spi_master_inst/FSM_0> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 00010 | 01
 00100 | 10
-------------------
WARNING:Xst:1710 - FF/Latch <flash_ID_7> (without init value) has a constant value of 0 in block <spi_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_sdata_0> (without init value) has a constant value of 0 in block <spi_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_sdata_1> (without init value) has a constant value of 0 in block <spi_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_sdata_2> (without init value) has a constant value of 0 in block <spi_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_sdata_3> (without init value) has a constant value of 0 in block <spi_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_sdata_4> (without init value) has a constant value of 0 in block <spi_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_sdata_5> (without init value) has a constant value of 0 in block <spi_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_sdata_6> (without init value) has a constant value of 0 in block <spi_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_sdata_7> (without init value) has a constant value of 0 in block <spi_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_sdata_8> (without init value) has a constant value of 0 in block <spi_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_sdata_9> (without init value) has a constant value of 0 in block <spi_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_sdata_10> (without init value) has a constant value of 0 in block <spi_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_sdata_11> (without init value) has a constant value of 0 in block <spi_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_sdata_13> (without init value) has a constant value of 0 in block <spi_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_sdata_14> (without init value) has a constant value of 0 in block <spi_config>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <spi_sdata_12> in Unit <spi_config> is equivalent to the following FF/Latch, which will be removed : <spi_sdata_15> 

Optimizing unit <spi_top> ...

Optimizing unit <spi_config> ...
WARNING:Xst:1710 - FF/Latch <flow_cnt_2> (without init value) has a constant value of 0 in block <spi_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flow_cnt_2> (without init value) has a constant value of 0 in block <spi_config>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <spi_master> ...
WARNING:Xst:2677 - Node <spi_master_inst/spi_rdata_15> of sequential type is unconnected in block <spi_top>.
WARNING:Xst:2677 - Node <spi_master_inst/spi_rdata_14> of sequential type is unconnected in block <spi_top>.
WARNING:Xst:2677 - Node <spi_master_inst/spi_rdata_13> of sequential type is unconnected in block <spi_top>.
WARNING:Xst:2677 - Node <spi_master_inst/spi_rdata_12> of sequential type is unconnected in block <spi_top>.
WARNING:Xst:2677 - Node <spi_master_inst/spi_rdata_11> of sequential type is unconnected in block <spi_top>.
WARNING:Xst:2677 - Node <spi_master_inst/spi_rdata_10> of sequential type is unconnected in block <spi_top>.
WARNING:Xst:2677 - Node <spi_master_inst/spi_rdata_9> of sequential type is unconnected in block <spi_top>.
WARNING:Xst:2677 - Node <spi_master_inst/spi_rdata_8> of sequential type is unconnected in block <spi_top>.
WARNING:Xst:2677 - Node <spi_master_inst/spi_rdata_0> of sequential type is unconnected in block <spi_top>.
WARNING:Xst:1710 - FF/Latch <spi_config_inst/cmd_cnt_11> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/cmd_cnt_10> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/cmd_cnt_9> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/cmd_cnt_8> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/cmd_cnt_7> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/cmd_cnt_6> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/cmd_cnt_5> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/cmd_cnt_4> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/cmd_cnt_3> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/cmd_cnt_2> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/spi_wait_cnt_18> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/spi_wait_cnt_17> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/spi_wait_cnt_16> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/spi_wait_cnt_15> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/spi_wait_cnt_14> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/spi_wait_cnt_13> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/spi_wait_cnt_12> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/spi_wait_cnt_11> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/spi_wait_cnt_10> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/ic_wait_cnt_18> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/ic_wait_cnt_17> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/ic_wait_cnt_16> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/ic_wait_cnt_15> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/ic_wait_cnt_14> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/ic_wait_cnt_13> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/ic_wait_cnt_12> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/ic_wait_cnt_11> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/ic_wait_cnt_10> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/ic_wait_cnt_9> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/ic_wait_cnt_8> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/ic_wait_cnt_7> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/cmd_cnt_18> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/cmd_cnt_17> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/cmd_cnt_16> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/cmd_cnt_15> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/cmd_cnt_14> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/cmd_cnt_13> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_config_inst/cmd_cnt_12> (without init value) has a constant value of 0 in block <spi_top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block spi_top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 75
 Flip-Flops                                            : 75

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : spi_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 139
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 16
#      LUT2                        : 11
#      LUT3                        : 4
#      LUT4                        : 22
#      LUT5                        : 10
#      LUT6                        : 34
#      MUXCY                       : 16
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 19
# FlipFlops/Latches                : 75
#      FDC                         : 56
#      FDC_1                       : 4
#      FDCE                        : 14
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 2
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              75  out of  18224     0%  
 Number of Slice LUTs:                  101  out of   9112     1%  
    Number used as Logic:               101  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    103
   Number with an unused Flip Flop:      28  out of    103    27%  
   Number with an unused LUT:             2  out of    103     1%  
   Number of fully used LUT-FF pairs:    73  out of    103    70%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
sys_clk                            | BUFGP                  | 75    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.604ns (Maximum Frequency: 151.423MHz)
   Minimum input arrival time before clock: 4.737ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk'
  Clock period: 6.604ns (frequency: 151.423MHz)
  Total number of paths / destination ports: 524 / 89
-------------------------------------------------------------------------
Delay:               3.302ns (Levels of Logic = 2)
  Source:            spi_config_inst/spi_wait_cnt_5 (FF)
  Destination:       spi_config_inst/flow_cnt_1 (FF)
  Source Clock:      sys_clk rising
  Destination Clock: sys_clk falling

  Data Path: spi_config_inst/spi_wait_cnt_5 to spi_config_inst/flow_cnt_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   1.156  spi_config_inst/spi_wait_cnt_5 (spi_config_inst/spi_wait_cnt_5)
     LUT5:I0->O           11   0.254   1.039  spi_config_inst/Mmux_flow_cnt[2]_flow_cnt[2]_select_35_OUT22111 (spi_config_inst/Mmux_flow_cnt[2]_flow_cnt[2]_select_35_OUT2211)
     LUT6:I5->O            1   0.254   0.000  spi_config_inst/Mmux_flow_cnt[2]_flow_cnt[2]_select_35_OUT22 (spi_config_inst/Mmux_flow_cnt[2]_flow_cnt[2]_select_35_OUT22)
     FDC_1:D                   0.074          spi_config_inst/flow_cnt_1
    ----------------------------------------
    Total                      3.302ns (1.107ns logic, 2.195ns route)
                                       (33.5% logic, 66.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk'
  Total number of paths / destination ports: 76 / 76
-------------------------------------------------------------------------
Offset:              4.737ns (Levels of Logic = 2)
  Source:            sys_rst_n (PAD)
  Destination:       spi_config_inst/ic_wait_cnt_6 (FF)
  Destination Clock: sys_clk rising

  Data Path: sys_rst_n to spi_config_inst/ic_wait_cnt_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  sys_rst_n_IBUF (sys_rst_n_IBUF)
     INV:I->O             75   0.255   2.014  spi_config_inst/sys_rst_n_inv1_INV_0 (spi_config_inst/sys_rst_n_inv)
     FDC:CLR                   0.459          spi_config_inst/spi_wait_cnt_0
    ----------------------------------------
    Total                      4.737ns (2.042ns logic, 2.695ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            spi_master_inst/spi_csn (FF)
  Destination:       spi_csn (PAD)
  Source Clock:      sys_clk rising

  Data Path: spi_master_inst/spi_csn to spi_csn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.525   0.725  spi_master_inst/spi_csn (spi_master_inst/spi_csn)
     OBUF:I->O                 2.912          spi_csn_OBUF (spi_csn)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |    3.861|    2.569|    3.456|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.51 secs
 
--> 

Total memory usage is 4494468 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   75 (   0 filtered)
Number of infos    :    1 (   0 filtered)

