
Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
RST_N
putMemVal_ma_d[30]
putMemVal_ma_d[29]
putMemVal_ma_d[28]
putMemVal_ma_d[27]
putMemVal_ma_d[26]
putMemVal_ma_d[25]
putMemVal_ma_d[24]
putMemVal_ma_d[23]
putMemVal_ma_d[22]
putMemVal_ma_d[21]
putMemVal_ma_d[20]
putMemVal_ma_d[19]
putMemVal_ma_d[18]
putMemVal_ma_d[17]
putMemVal_ma_d[16]
putMemVal_ma_d[15]
putMemVal_ma_d[14]
putMemVal_ma_d[13]
putMemVal_ma_d[12]
putMemVal_ma_d[11]
putMemVal_ma_d[10]
putMemVal_ma_d[9]
putMemVal_ma_d[8]
putMemVal_ma_d[7]
putMemVal_ma_d[6]
putMemVal_ma_d[5]
putMemVal_ma_d[4]
putMemVal_ma_d[3]
putMemVal_ma_d[2]
putMemVal_ma_d[1]
putMemVal_ma_d[0]
EN_putMemVal_ma
putInpVal_ma_in[8]
putInpVal_ma_in[7]
putInpVal_ma_in[6]
putInpVal_ma_in[5]
putInpVal_ma_in[4]
putInpVal_ma_in[3]
putInpVal_ma_in[2]
putInpVal_ma_in[1]
putInpVal_ma_in[0]
EN_putInpVal_ma
EN_getTraceReq_mav
putTermReq_ma_in1[4]
putTermReq_ma_in1[3]
putTermReq_ma_in1[2]
putTermReq_ma_in1[1]
putTermReq_ma_in1[0]
EN_putTermReq_ma
putInitial_ma_n[4]
putInitial_ma_n[3]
putInitial_ma_n[2]
putInitial_ma_n[1]
putInitial_ma_n[0]
EN_putInitial_ma

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
RDY_getMemAddr_mv
RDY_getTraceReq_mav
RDY_putInitial_ma
RDY_putInpVal_ma
RDY_putMemVal_ma
clk_gate_numStates_reg/latch/D
getMemAddr_mv[0]
getMemAddr_mv[1]
getMemAddr_mv[2]
getMemAddr_mv[3]
getMemAddr_mv[4]
getMemAddr_mv[5]
getMemAddr_mv[6]
getMemAddr_mv[7]
getMemAddr_mv[8]
getMemAddr_mv[9]
getMemAddr_mv[10]
getMemAddr_mv[11]
getMemAddr_mv[12]
getMemAddr_mv[13]
getMemAddr_mv[14]
getTermReq_mv[0]
getTermReq_mv[1]
getTermReq_mv[2]
getTermReq_mv[3]
getTermReq_mv[4]
getTermReq_mv[5]
getTermReq_mv[6]
getTermReq_mv[7]
getTermReq_mv[8]
getTermReq_mv[9]
getTermReq_mv[10]
getTraceReq_mav[0]
getTraceReq_mav[1]
getTraceReq_mav[2]
getTraceReq_mav[3]
getTraceReq_mav[4]
getTraceReq_mav[5]
getTraceReq_mav[6]
getTraceReq_mav[7]
getTraceReq_mav[8]
getTraceReq_mav[9]
getTraceReq_mav[10]
getTraceReq_mav[11]
getTraceReq_mav[12]
getTraceReq_mav[13]
getTraceReq_mav[14]
getTraceReq_mav[15]
inp_F/data1_reg_reg_0_/D
inp_F/data1_reg_reg_1_/D
inp_F/data1_reg_reg_2_/D
inp_F/data1_reg_reg_3_/D
inp_F/data1_reg_reg_4_/D
inp_F/data1_reg_reg_5_/D
inp_F/data1_reg_reg_6_/D
inp_F/data1_reg_reg_7_/D
inp_F/data1_reg_reg_8_/D
numStates_reg_0_/D
numStates_reg_1_/D
numStates_reg_2_/D
numStates_reg_3_/D
numStates_reg_4_/D
preAdd_F/data1_reg_reg_32_/D
preAdd_F/data1_reg_reg_33_/D
preAdd_F/data1_reg_reg_34_/D
preAdd_F/data1_reg_reg_35_/D
preAdd_F/data1_reg_reg_36_/D
preAdd_F/data1_reg_reg_37_/D
preAdd_F/data1_reg_reg_38_/D
preAdd_F/data1_reg_reg_39_/D
preAdd_F/data1_reg_reg_40_/D
preAdd_F/data1_reg_reg_41_/D
preAdd_F/data1_reg_reg_42_/D
preAdd_F/data1_reg_reg_43_/D
preAdd_F/data1_reg_reg_44_/D
preAdd_F/data1_reg_reg_45_/D
preAdd_F/data1_reg_reg_46_/D
preAdd_F/data1_reg_reg_47_/D
preAdd_F/data1_reg_reg_48_/D
preAdd_F/data1_reg_reg_49_/D
preAdd_F/data1_reg_reg_50_/D
preAdd_F/data1_reg_reg_51_/D
preAdd_F/data1_reg_reg_52_/D
preAdd_F/data1_reg_reg_53_/D
preAdd_F/data1_reg_reg_54_/D
preAdd_F/data1_reg_reg_55_/D
preAdd_F/data1_reg_reg_56_/D
preAdd_F/data1_reg_reg_57_/D
preAdd_F/data1_reg_reg_58_/D
preAdd_F/data1_reg_reg_59_/D
preAdd_F/data1_reg_reg_60_/D
preAdd_F/data1_reg_reg_61_/D
preAdd_F/data1_reg_reg_62_/D

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
