# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_6_26_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_26_clock_gen {C:/Users/czhe/Downloads/digital_design/q_6_26_clock_gen/q_6_26.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:41:03 on Nov 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_26_clock_gen" C:/Users/czhe/Downloads/digital_design/q_6_26_clock_gen/q_6_26.v 
# -- Compiling module q_6_26
# 
# Top level modules:
# 	q_6_26
# End time: 09:41:03 on Nov 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_26_clock_gen/q_6_26_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:41:36 on Nov 11,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_26_clock_gen/q_6_26_tb.v 
# -- Compiling module q_6_26_tb
# 
# Top level modules:
# 	q_6_26_tb
# End time: 09:41:36 on Nov 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_6_26_tb
# vsim work.q_6_26_tb 
# Start time: 09:41:47 on Nov 11,2019
# Loading work.q_6_26_tb
# Loading work.q_6_26
add wave -position insertpoint sim:/q_6_26_tb/*
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_26_clock_gen/q_6_26_tb.v(23)
#    Time: 300 ps  Iteration: 0  Instance: /q_6_26_tb
# 1
# Break in Module q_6_26_tb at C:/Users/czhe/Downloads/digital_design/q_6_26_clock_gen/q_6_26_tb.v line 23
vlog -work work C:/Users/czhe/Downloads/digital_design/q_6_26_clock_gen/q_6_26_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:23 on Nov 11,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_26_clock_gen/q_6_26_tb.v 
# -- Compiling module q_6_26_tb
# 
# Top level modules:
# 	q_6_26_tb
# End time: 09:43:23 on Nov 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_6_26_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_26_clock_gen/q_6_26_tb.v(23)
#    Time: 500 ps  Iteration: 0  Instance: /q_6_26_tb
# 1
# Break in Module q_6_26_tb at C:/Users/czhe/Downloads/digital_design/q_6_26_clock_gen/q_6_26_tb.v line 23
# End time: 09:44:50 on Nov 11,2019, Elapsed time: 0:03:03
# Errors: 0, Warnings: 0
