Analysis & Synthesis report for lab2_task1
Tue Apr 19 11:02:26 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Port Connectivity Checks: "flopr:fl"
 11. Post-Synthesis Netlist Statistics for Top Partition
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Apr 19 11:02:26 2022       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; lab2_task1                                  ;
; Top-level Entity Name           ; lab2_task1                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5                                           ;
; Total pins                      ; 11                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; lab2_task1         ; lab2_task1         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                           ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                       ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------+---------+
; lab2_task1.sv                    ; yes             ; User SystemVerilog HDL File  ; Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 11            ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 17            ;
;     -- 7 input functions                    ; 1             ;
;     -- 6 input functions                    ; 4             ;
;     -- 5 input functions                    ; 5             ;
;     -- 4 input functions                    ; 3             ;
;     -- <=3 input functions                  ; 4             ;
;                                             ;               ;
; Dedicated logic registers                   ; 5             ;
;                                             ;               ;
; I/O pins                                    ; 11            ;
;                                             ;               ;
; Total DSP Blocks                            ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; flopr:fl|q[3] ;
; Maximum fan-out                             ; 7             ;
; Total fan-out                               ; 105           ;
; Average fan-out                             ; 2.39          ;
+---------------------------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                            ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name         ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------+-------------+--------------+
; |lab2_task1                ; 17 (0)              ; 5 (0)                     ; 0                 ; 0          ; 11   ; 0            ; |lab2_task1                 ; lab2_task1  ; work         ;
;    |decoder:dec|           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab2_task1|decoder:dec     ; decoder     ; work         ;
;    |flopr:fl|              ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |lab2_task1|flopr:fl        ; flopr       ; work         ;
;    |next_state:next|       ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab2_task1|next_state:next ; next_state  ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; next_state:next|c                                  ; sign                ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flopr:fl"                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "d[5..5]" will be connected to GND. ;
; q    ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (5 bits) it drives; bit(s) "q[5..5]" have no fanouts                      ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 5                           ;
;     plain             ; 5                           ;
; arriav_lcell_comb     ; 17                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 16                          ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 3                           ;
;         5 data inputs ; 5                           ;
;         6 data inputs ; 4                           ;
; boundary_port         ; 11                          ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 1.68                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Apr 19 11:02:13 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_task1 -c lab2_task1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10261): Verilog HDL Event Control warning at lab2_task1.sv(54): Event Control contains a complex event expression File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 54
Info (12021): Found 4 design units, including 4 entities, in source file lab2_task1.sv
    Info (12023): Found entity 1: flopr File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 1
    Info (12023): Found entity 2: lab2_task1 File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 10
    Info (12023): Found entity 3: decoder File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 26
    Info (12023): Found entity 4: next_state File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 40
Info (12127): Elaborating entity "lab2_task1" for the top level hierarchy
Info (12128): Elaborating entity "flopr" for hierarchy "flopr:fl" File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 16
Info (12128): Elaborating entity "next_state" for hierarchy "next_state:next" File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 18
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(55): variable "sign" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 55
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(57): variable "input_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 57
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(57): variable "input_c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 57
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(57): variable "left" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 57
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(58): variable "input_r" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 58
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(58): variable "input_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 58
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(58): variable "input_c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 58
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(59): variable "input_r" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 59
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(59): variable "left" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 59
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(59): variable "input_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 59
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(59): variable "input_c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 59
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(60): variable "input_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 60
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(60): variable "input_c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 60
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(60): variable "left" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 60
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(61): variable "input_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 61
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(61): variable "input_c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 61
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(65): variable "input_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 65
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(65): variable "input_c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 65
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(65): variable "left" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 65
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(66): variable "input_r" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 66
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(66): variable "input_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 66
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(66): variable "input_c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 66
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(67): variable "input_r" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 67
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(67): variable "left" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 67
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(67): variable "input_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 67
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(67): variable "input_c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 67
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(68): variable "input_a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 68
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(68): variable "input_c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 68
Warning (10235): Verilog HDL Always Construct warning at lab2_task1.sv(68): variable "left" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 68
Warning (10240): Verilog HDL Always Construct warning at lab2_task1.sv(54): inferring latch(es) for variable "c", which holds its previous value in one or more paths through the always construct File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 54
Info (10041): Inferred latch for "c" at lab2_task1.sv(65) File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 65
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:dec" File: Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv Line: 19
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 28 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 17 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 4820 megabytes
    Info: Processing ended: Tue Apr 19 11:02:26 2022
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:23


