{"blocks": [["0x0", null, 2, "7f45", "0x0:\tjg\t0x47"], ["0x2", null, 131, "4c460101010000000000000000000200030001000000b6a30408340000003c1a0d0000000000340020000a00280022002100060000003400000034800408348004084001000040010000050000000400000003000000740100007481040874810408130000001300000004000000010000000100000000000000008004080080040894", "0x2:\tdec\tesp\n0x3:\tinc\tesi\n0x4:\tadd\tdword ptr [ecx], eax\n0x6:\tadd\tdword ptr [eax], eax\n0x8:\tadd\tbyte ptr [eax], al\n0xa:\tadd\tbyte ptr [eax], al\n0xc:\tadd\tbyte ptr [eax], al\n0xe:\tadd\tbyte ptr [eax], al\n0x10:\tadd\tal, byte ptr [eax]\n0x12:\tadd\teax, dword ptr [eax]\n0x14:\tadd\tdword ptr [eax], eax\n0x16:\tadd\tbyte ptr [eax], al\n0x18:\tmov\tdh, 0xa3\n0x1a:\tadd\tal, 8\n0x1c:\txor\tal, 0\n0x1e:\tadd\tbyte ptr [eax], al\n0x20:\tcmp\tal, 0x1a\n0x22:\tor\teax, 0\n0x27:\tadd\tbyte ptr [eax + eax], dh\n0x2a:\tand\tbyte ptr [eax], al\n0x2c:\tor\tal, byte ptr [eax]\n0x2e:\tsub\tbyte ptr [eax], al\n0x30:\tand\tal, byte ptr [eax]\n0x32:\tand\tdword ptr [eax], eax\n0x34:\tpush\tes\n0x35:\tadd\tbyte ptr [eax], al\n0x37:\tadd\tbyte ptr [eax + eax], dh\n0x3a:\tadd\tbyte ptr [eax], al\n0x3c:\txor\tal, 0x80\n0x3e:\tadd\tal, 8\n0x40:\txor\tal, 0x80\n0x42:\tadd\tal, 8\n0x44:\tinc\teax\n0x45:\tadd\tdword ptr [eax], eax\n0x47:\tadd\tbyte ptr [eax + 1], al\n0x4a:\tadd\tbyte ptr [eax], al\n0x4c:\tadd\teax, 0x4000000\n0x51:\tadd\tbyte ptr [eax], al\n0x53:\tadd\tbyte ptr [ebx], al\n0x55:\tadd\tbyte ptr [eax], al\n0x57:\tadd\tbyte ptr [ecx + eax], dh\n0x5b:\tadd\tbyte ptr [ecx + eax*4 + 4], dh\n0x5f:\tor\tbyte ptr [ecx + eax*4 + 4], dh\n0x63:\tor\tbyte ptr [ebx], dl\n0x65:\tadd\tbyte ptr [eax], al\n0x67:\tadd\tbyte ptr [ebx], dl\n0x69:\tadd\tbyte ptr [eax], al\n0x6b:\tadd\tbyte ptr [eax + eax], al\n0x6e:\tadd\tbyte ptr [eax], al\n0x70:\tadd\tdword ptr [eax], eax\n0x72:\tadd\tbyte ptr [eax], al\n0x74:\tadd\tdword ptr [eax], eax\n0x76:\tadd\tbyte ptr [eax], al\n0x78:\tadd\tbyte ptr [eax], al\n0x7a:\tadd\tbyte ptr [eax], al\n0x7c:\tadd\tbyte ptr [eax - 0x7ffff7fc], al\n0x82:\tadd\tal, 8\n0x84:\txchg\teax, esp"], ["0x47", null, 62, "0040010000050000000400000003000000740100007481040874810408130000001300000004000000010000000100000000000000008004080080040894", "0x47:\tadd\tbyte ptr [eax + 1], al\n0x4a:\tadd\tbyte ptr [eax], al\n0x4c:\tadd\teax, 0x4000000\n0x51:\tadd\tbyte ptr [eax], al\n0x53:\tadd\tbyte ptr [ebx], al\n0x55:\tadd\tbyte ptr [eax], al\n0x57:\tadd\tbyte ptr [ecx + eax], dh\n0x5b:\tadd\tbyte ptr [ecx + eax*4 + 4], dh\n0x5f:\tor\tbyte ptr [ecx + eax*4 + 4], dh\n0x63:\tor\tbyte ptr [ebx], dl\n0x65:\tadd\tbyte ptr [eax], al\n0x67:\tadd\tbyte ptr [ebx], dl\n0x69:\tadd\tbyte ptr [eax], al\n0x6b:\tadd\tbyte ptr [eax + eax], al\n0x6e:\tadd\tbyte ptr [eax], al\n0x70:\tadd\tdword ptr [eax], eax\n0x72:\tadd\tbyte ptr [eax], al\n0x74:\tadd\tdword ptr [eax], eax\n0x76:\tadd\tbyte ptr [eax], al\n0x78:\tadd\tbyte ptr [eax], al\n0x7a:\tadd\tbyte ptr [eax], al\n0x7c:\tadd\tbyte ptr [eax - 0x7ffff7fc], al\n0x82:\tadd\tal, 8\n0x84:\txchg\teax, esp"]], "edges": [["0x0", "0x2"], ["0x0", "0x47"]]}